Analysis & Synthesis report for fix_engine
Thu May  2 04:32:35 2013
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |fix_engine|interface_controller_in:if_controller|state
 10. State Machine - |fix_engine|checksum:checksum|state
 11. State Machine - |fix_engine|checksum:checksum|ascii2int:ascii2binary|state
 12. State Machine - |fix_engine|fix_parser_out_module:out_module|state
 13. State Machine - |fix_engine|fix_parser:parser|state
 14. State Machine - |fix_engine|create_checksum:checksum_calc|state
 15. State Machine - |fix_engine|fsm_msg_create_2:fsm|state
 16. State Machine - |fix_engine|create_message:create_messege_module|state
 17. State Machine - |fix_engine|received_msg_processor:message_processor|state
 18. User-Specified and Inferred Latches
 19. Registers Removed During Synthesis
 20. Removed Registers Triggering Further Register Optimizations
 21. General Register Statistics
 22. Registers Packed Into Inferred Megafunctions
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for hostaddress:hostaddresstable|altsyncram:ram_rtl_0|altsyncram_dmj1:auto_generated
 25. Parameter Settings for User Entity Instance: Top-level Entity: |fix_engine
 26. Parameter Settings for User Entity Instance: hostaddress:hostaddresstable
 27. Parameter Settings for User Entity Instance: connection_toe:toe_if
 28. Parameter Settings for User Entity Instance: session_manager:session_controller
 29. Parameter Settings for User Entity Instance: session_manager:session_controller|ram:states
 30. Parameter Settings for User Entity Instance: received_msg_processor:message_processor
 31. Parameter Settings for User Entity Instance: create_message:create_messege_module
 32. Parameter Settings for User Entity Instance: fsm_msg_create_2:fsm
 33. Parameter Settings for User Entity Instance: create_checksum:checksum_calc
 34. Parameter Settings for User Entity Instance: sequence_generator:sequence_manager
 35. Parameter Settings for User Entity Instance: sequence_generator:sequence_manager|binary_to_bcd:converted
 36. Parameter Settings for User Entity Instance: bodylength:bodylengthcalc
 37. Parameter Settings for User Entity Instance: bodylength:bodylengthcalc|binary_to_bcd:converted
 38. Parameter Settings for User Entity Instance: fix_parser:parser
 39. Parameter Settings for User Entity Instance: fix_parser_out_module:out_module
 40. Parameter Settings for User Entity Instance: checksum:checksum
 41. Parameter Settings for User Entity Instance: checksum:checksum|ascii2int:ascii2binary
 42. Parameter Settings for User Entity Instance: interface_controller_in:if_controller
 43. Parameter Settings for Inferred Entity Instance: hostaddress:hostaddresstable|altsyncram:ram_rtl_0
 44. Parameter Settings for Inferred Entity Instance: create_checksum:checksum_calc|lpm_divide:Div1
 45. Parameter Settings for Inferred Entity Instance: create_checksum:checksum_calc|lpm_divide:Mod1
 46. Parameter Settings for Inferred Entity Instance: create_checksum:checksum_calc|lpm_divide:Div0
 47. Parameter Settings for Inferred Entity Instance: create_checksum:checksum_calc|lpm_divide:Mod0
 48. Parameter Settings for Inferred Entity Instance: create_checksum:checksum_calc|lpm_divide:Mod2
 49. altsyncram Parameter Settings by Entity Instance
 50. Port Connectivity Checks: "fix_parser_out_module:out_module"
 51. Port Connectivity Checks: "bodylength:bodylengthcalc|binary_to_bcd:converted"
 52. Port Connectivity Checks: "sequence_generator:sequence_manager|binary_to_bcd:converted"
 53. Port Connectivity Checks: "sequence_generator:sequence_manager"
 54. Port Connectivity Checks: "create_message:create_messege_module"
 55. Port Connectivity Checks: "session_manager:session_controller"
 56. Elapsed Time Per Partition
 57. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                ;
+---------------------------------+-------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu May  2 04:32:35 2013     ;
; Quartus II 64-Bit Version       ; 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name                   ; fix_engine                                ;
; Top-level Entity Name           ; fix_engine                                ;
; Family                          ; Stratix V                                 ;
; Logic utilization (in ALMs)     ; N/A                                       ;
; Total registers                 ; 600                                       ;
; Total pins                      ; 28                                        ;
; Total virtual pins              ; 0                                         ;
; Total block memory bits         ; 1,280                                     ;
; Total DSP Blocks                ; 0                                         ;
; Total HSSI STD RX PCSs          ; 0                                         ;
; Total HSSI 10G RX PCSs          ; 0                                         ;
; Total HSSI GEN3 RX PCSs         ; 0                                         ;
; Total HSSI PMA RX Deserializers ; 0                                         ;
; Total HSSI STD TX PCSs          ; 0                                         ;
; Total HSSI 10G TX PCSs          ; 0                                         ;
; Total HSSI GEN3 TX PCSs         ; 0                                         ;
; Total HSSI PMA TX Serializers   ; 0                                         ;
; Total HSSI PIPE GEN1_2s         ; 0                                         ;
; Total HSSI GEN3s                ; 0                                         ;
; Total PLLs                      ; 0                                         ;
; Total DLLs                      ; 0                                         ;
+---------------------------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5SGXMA5K2F40C3     ;                    ;
; Top-level entity name                                                           ; fix_engine         ; fix_engine         ;
; Family name                                                                     ; Stratix V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
;     5-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                  ;
+-------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                      ; Library ;
+-------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------+
; bin2bcd/binary_to_bcd.sv                        ; yes             ; User SystemVerilog HDL File                           ; /home/adil/fix_engine/fix_parser/quartus/version2/bin2bcd/binary_to_bcd.sv                        ;         ;
; session_manager.sv                              ; yes             ; User SystemVerilog HDL File                           ; /home/adil/fix_engine/fix_parser/quartus/version2/session_manager.sv                              ;         ;
; sequence_generator.sv                           ; yes             ; User SystemVerilog HDL File                           ; /home/adil/fix_engine/fix_parser/quartus/version2/sequence_generator.sv                           ;         ;
; received_msg_processor.sv                       ; yes             ; User SystemVerilog HDL File                           ; /home/adil/fix_engine/fix_parser/quartus/version2/received_msg_processor.sv                       ;         ;
; ram.sv                                          ; yes             ; User SystemVerilog HDL File                           ; /home/adil/fix_engine/fix_parser/quartus/version2/ram.sv                                          ;         ;
; interface_controller_in.sv                      ; yes             ; User SystemVerilog HDL File                           ; /home/adil/fix_engine/fix_parser/quartus/version2/interface_controller_in.sv                      ;         ;
; hostaddress.sv                                  ; yes             ; User SystemVerilog HDL File                           ; /home/adil/fix_engine/fix_parser/quartus/version2/hostaddress.sv                                  ;         ;
; fsm_msg_create_2.sv                             ; yes             ; User SystemVerilog HDL File                           ; /home/adil/fix_engine/fix_parser/quartus/version2/fsm_msg_create_2.sv                             ;         ;
; fix_parser_out_module.sv                        ; yes             ; User SystemVerilog HDL File                           ; /home/adil/fix_engine/fix_parser/quartus/version2/fix_parser_out_module.sv                        ;         ;
; fix_parser.sv                                   ; yes             ; User SystemVerilog HDL File                           ; /home/adil/fix_engine/fix_parser/quartus/version2/fix_parser.sv                                   ;         ;
; fix_engine.sv                                   ; yes             ; User SystemVerilog HDL File                           ; /home/adil/fix_engine/fix_parser/quartus/version2/fix_engine.sv                                   ;         ;
; create_message.sv                               ; yes             ; User SystemVerilog HDL File                           ; /home/adil/fix_engine/fix_parser/quartus/version2/create_message.sv                               ;         ;
; create_checksum.sv                              ; yes             ; User SystemVerilog HDL File                           ; /home/adil/fix_engine/fix_parser/quartus/version2/create_checksum.sv                              ;         ;
; connection_toe.sv                               ; yes             ; User SystemVerilog HDL File                           ; /home/adil/fix_engine/fix_parser/quartus/version2/connection_toe.sv                               ;         ;
; checksum.sv                                     ; yes             ; User SystemVerilog HDL File                           ; /home/adil/fix_engine/fix_parser/quartus/version2/checksum.sv                                     ;         ;
; bodylength.sv                                   ; yes             ; User SystemVerilog HDL File                           ; /home/adil/fix_engine/fix_parser/quartus/version2/bodylength.sv                                   ;         ;
; ascii2int.sv                                    ; yes             ; User SystemVerilog HDL File                           ; /home/adil/fix_engine/fix_parser/quartus/version2/ascii2int.sv                                    ;         ;
; defines.vh                                      ; yes             ; Auto-Found Unspecified File                           ; /home/adil/fix_engine/fix_parser/quartus/version2/defines.vh                                      ;         ;
; altsyncram.tdf                                  ; yes             ; Megafunction                                          ; /opt/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf                                   ;         ;
; stratix_ram_block.inc                           ; yes             ; Megafunction                                          ; /opt/altera/12.1/quartus/libraries/megafunctions/stratix_ram_block.inc                            ;         ;
; lpm_mux.inc                                     ; yes             ; Megafunction                                          ; /opt/altera/12.1/quartus/libraries/megafunctions/lpm_mux.inc                                      ;         ;
; lpm_decode.inc                                  ; yes             ; Megafunction                                          ; /opt/altera/12.1/quartus/libraries/megafunctions/lpm_decode.inc                                   ;         ;
; aglobal121.inc                                  ; yes             ; Megafunction                                          ; /opt/altera/12.1/quartus/libraries/megafunctions/aglobal121.inc                                   ;         ;
; a_rdenreg.inc                                   ; yes             ; Megafunction                                          ; /opt/altera/12.1/quartus/libraries/megafunctions/a_rdenreg.inc                                    ;         ;
; altrom.inc                                      ; yes             ; Megafunction                                          ; /opt/altera/12.1/quartus/libraries/megafunctions/altrom.inc                                       ;         ;
; altram.inc                                      ; yes             ; Megafunction                                          ; /opt/altera/12.1/quartus/libraries/megafunctions/altram.inc                                       ;         ;
; altdpram.inc                                    ; yes             ; Megafunction                                          ; /opt/altera/12.1/quartus/libraries/megafunctions/altdpram.inc                                     ;         ;
; db/altsyncram_dmj1.tdf                          ; yes             ; Auto-Generated Megafunction                           ; /home/adil/fix_engine/fix_parser/quartus/version2/db/altsyncram_dmj1.tdf                          ;         ;
; db/fix_engine.ram0_hostaddress_c19714e1.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/adil/fix_engine/fix_parser/quartus/version2/db/fix_engine.ram0_hostaddress_c19714e1.hdl.mif ;         ;
; lpm_divide.tdf                                  ; yes             ; Megafunction                                          ; /opt/altera/12.1/quartus/libraries/megafunctions/lpm_divide.tdf                                   ;         ;
; abs_divider.inc                                 ; yes             ; Megafunction                                          ; /opt/altera/12.1/quartus/libraries/megafunctions/abs_divider.inc                                  ;         ;
; sign_div_unsign.inc                             ; yes             ; Megafunction                                          ; /opt/altera/12.1/quartus/libraries/megafunctions/sign_div_unsign.inc                              ;         ;
; db/lpm_divide_7bm.tdf                           ; yes             ; Auto-Generated Megafunction                           ; /home/adil/fix_engine/fix_parser/quartus/version2/db/lpm_divide_7bm.tdf                           ;         ;
; db/sign_div_unsign_bkh.tdf                      ; yes             ; Auto-Generated Megafunction                           ; /home/adil/fix_engine/fix_parser/quartus/version2/db/sign_div_unsign_bkh.tdf                      ;         ;
; db/alt_u_div_ute.tdf                            ; yes             ; Auto-Generated Megafunction                           ; /home/adil/fix_engine/fix_parser/quartus/version2/db/alt_u_div_ute.tdf                            ;         ;
; db/lpm_divide_d3m.tdf                           ; yes             ; Auto-Generated Megafunction                           ; /home/adil/fix_engine/fix_parser/quartus/version2/db/lpm_divide_d3m.tdf                           ;         ;
; db/sign_div_unsign_ekh.tdf                      ; yes             ; Auto-Generated Megafunction                           ; /home/adil/fix_engine/fix_parser/quartus/version2/db/sign_div_unsign_ekh.tdf                      ;         ;
; db/alt_u_div_4ue.tdf                            ; yes             ; Auto-Generated Megafunction                           ; /home/adil/fix_engine/fix_parser/quartus/version2/db/alt_u_div_4ue.tdf                            ;         ;
; db/lpm_divide_a3m.tdf                           ; yes             ; Auto-Generated Megafunction                           ; /home/adil/fix_engine/fix_parser/quartus/version2/db/lpm_divide_a3m.tdf                           ;         ;
+-------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimate of Logic utilization (ALMs needed) ; 1474  ;
;                                             ;       ;
; Combinational ALUT usage for logic          ; 2452  ;
;     -- 7 input functions                    ; 31    ;
;     -- 6 input functions                    ; 392   ;
;     -- 5 input functions                    ; 296   ;
;     -- 4 input functions                    ; 341   ;
;     -- <=3 input functions                  ; 1392  ;
;                                             ;       ;
; Dedicated logic registers                   ; 600   ;
;                                             ;       ;
; I/O pins                                    ; 28    ;
; Total MLAB memory bits                      ; 0     ;
; Total block memory bits                     ; 1280  ;
; Total DSP Blocks                            ; 0     ;
; Maximum fan-out                             ; 920   ;
; Total fan-out                               ; 12774 ;
; Average fan-out                             ; 3.73  ;
+---------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                             ;
+--------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                 ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                       ; Library Name ;
+--------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |fix_engine                                ; 2452 (1)          ; 600 (0)      ; 1280              ; 0          ; 28   ; 0            ; |fix_engine                                                                                                                               ;              ;
;    |bodylength:bodylengthcalc|             ; 277 (185)         ; 78 (0)       ; 0                 ; 0          ; 0    ; 0            ; |fix_engine|bodylength:bodylengthcalc                                                                                                     ;              ;
;       |binary_to_bcd:converted|            ; 92 (92)           ; 78 (78)      ; 0                 ; 0          ; 0    ; 0            ; |fix_engine|bodylength:bodylengthcalc|binary_to_bcd:converted                                                                             ;              ;
;    |connection_toe:toe_if|                 ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |fix_engine|connection_toe:toe_if                                                                                                         ;              ;
;    |create_checksum:checksum_calc|         ; 343 (120)         ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |fix_engine|create_checksum:checksum_calc                                                                                                 ;              ;
;       |lpm_divide:Div0|                    ; 49 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fix_engine|create_checksum:checksum_calc|lpm_divide:Div0                                                                                 ;              ;
;          |lpm_divide_7bm:auto_generated|   ; 49 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fix_engine|create_checksum:checksum_calc|lpm_divide:Div0|lpm_divide_7bm:auto_generated                                                   ;              ;
;             |sign_div_unsign_bkh:divider|  ; 49 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fix_engine|create_checksum:checksum_calc|lpm_divide:Div0|lpm_divide_7bm:auto_generated|sign_div_unsign_bkh:divider                       ;              ;
;                |alt_u_div_ute:divider|     ; 49 (49)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fix_engine|create_checksum:checksum_calc|lpm_divide:Div0|lpm_divide_7bm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ute:divider ;              ;
;       |lpm_divide:Div1|                    ; 47 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fix_engine|create_checksum:checksum_calc|lpm_divide:Div1                                                                                 ;              ;
;          |lpm_divide_7bm:auto_generated|   ; 47 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fix_engine|create_checksum:checksum_calc|lpm_divide:Div1|lpm_divide_7bm:auto_generated                                                   ;              ;
;             |sign_div_unsign_bkh:divider|  ; 47 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fix_engine|create_checksum:checksum_calc|lpm_divide:Div1|lpm_divide_7bm:auto_generated|sign_div_unsign_bkh:divider                       ;              ;
;                |alt_u_div_ute:divider|     ; 47 (47)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fix_engine|create_checksum:checksum_calc|lpm_divide:Div1|lpm_divide_7bm:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ute:divider ;              ;
;       |lpm_divide:Mod0|                    ; 49 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fix_engine|create_checksum:checksum_calc|lpm_divide:Mod0                                                                                 ;              ;
;          |lpm_divide_a3m:auto_generated|   ; 49 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fix_engine|create_checksum:checksum_calc|lpm_divide:Mod0|lpm_divide_a3m:auto_generated                                                   ;              ;
;             |sign_div_unsign_bkh:divider|  ; 49 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fix_engine|create_checksum:checksum_calc|lpm_divide:Mod0|lpm_divide_a3m:auto_generated|sign_div_unsign_bkh:divider                       ;              ;
;                |alt_u_div_ute:divider|     ; 49 (49)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fix_engine|create_checksum:checksum_calc|lpm_divide:Mod0|lpm_divide_a3m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ute:divider ;              ;
;       |lpm_divide:Mod1|                    ; 31 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fix_engine|create_checksum:checksum_calc|lpm_divide:Mod1                                                                                 ;              ;
;          |lpm_divide_d3m:auto_generated|   ; 31 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fix_engine|create_checksum:checksum_calc|lpm_divide:Mod1|lpm_divide_d3m:auto_generated                                                   ;              ;
;             |sign_div_unsign_ekh:divider|  ; 31 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fix_engine|create_checksum:checksum_calc|lpm_divide:Mod1|lpm_divide_d3m:auto_generated|sign_div_unsign_ekh:divider                       ;              ;
;                |alt_u_div_4ue:divider|     ; 31 (31)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fix_engine|create_checksum:checksum_calc|lpm_divide:Mod1|lpm_divide_d3m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_4ue:divider ;              ;
;       |lpm_divide:Mod2|                    ; 47 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fix_engine|create_checksum:checksum_calc|lpm_divide:Mod2                                                                                 ;              ;
;          |lpm_divide_a3m:auto_generated|   ; 47 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fix_engine|create_checksum:checksum_calc|lpm_divide:Mod2|lpm_divide_a3m:auto_generated                                                   ;              ;
;             |sign_div_unsign_bkh:divider|  ; 47 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fix_engine|create_checksum:checksum_calc|lpm_divide:Mod2|lpm_divide_a3m:auto_generated|sign_div_unsign_bkh:divider                       ;              ;
;                |alt_u_div_ute:divider|     ; 47 (47)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |fix_engine|create_checksum:checksum_calc|lpm_divide:Mod2|lpm_divide_a3m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_ute:divider ;              ;
;    |create_message:create_messege_module|  ; 967 (967)         ; 40 (40)      ; 0                 ; 0          ; 0    ; 0            ; |fix_engine|create_message:create_messege_module                                                                                          ;              ;
;    |fsm_msg_create_2:fsm|                  ; 496 (496)         ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |fix_engine|fsm_msg_create_2:fsm                                                                                                          ;              ;
;    |hostaddress:hostaddresstable|          ; 0 (0)             ; 0 (0)        ; 1280              ; 0          ; 0    ; 0            ; |fix_engine|hostaddress:hostaddresstable                                                                                                  ;              ;
;       |altsyncram:ram_rtl_0|               ; 0 (0)             ; 0 (0)        ; 1280              ; 0          ; 0    ; 0            ; |fix_engine|hostaddress:hostaddresstable|altsyncram:ram_rtl_0                                                                             ;              ;
;          |altsyncram_dmj1:auto_generated|  ; 0 (0)             ; 0 (0)        ; 1280              ; 0          ; 0    ; 0            ; |fix_engine|hostaddress:hostaddresstable|altsyncram:ram_rtl_0|altsyncram_dmj1:auto_generated                                              ;              ;
;    |interface_controller_in:if_controller| ; 45 (45)           ; 24 (24)      ; 0                 ; 0          ; 0    ; 0            ; |fix_engine|interface_controller_in:if_controller                                                                                         ;              ;
;    |sequence_generator:sequence_manager|   ; 322 (237)         ; 111 (33)     ; 0                 ; 0          ; 0    ; 0            ; |fix_engine|sequence_generator:sequence_manager                                                                                           ;              ;
;       |binary_to_bcd:converted|            ; 85 (85)           ; 78 (78)      ; 0                 ; 0          ; 0    ; 0            ; |fix_engine|sequence_generator:sequence_manager|binary_to_bcd:converted                                                                   ;              ;
;    |session_manager:session_controller|    ; 1 (1)             ; 324 (324)    ; 0                 ; 0          ; 0    ; 0            ; |fix_engine|session_manager:session_controller                                                                                            ;              ;
+--------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+-------------------------------------------------+
; Name                                                                                        ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                             ;
+---------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+-------------------------------------------------+
; hostaddress:hostaddresstable|altsyncram:ram_rtl_0|altsyncram_dmj1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 4            ; 320          ; --           ; --           ; 1280 ; db/fix_engine.ram0_hostaddress_c19714e1.hdl.mif ;
+---------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+-------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |fix_engine|interface_controller_in:if_controller|state                                ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; state.state5 ; state.state4 ; state.state3 ; state.state2 ; state.state1 ; state.state0 ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; state.state0 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; state.state1 ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; state.state2 ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; state.state3 ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; state.state4 ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; state.state5 ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |fix_engine|checksum:checksum|state                                     ;
+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; state.state3 ; state.state2 ; state.state1 ; state.state0 ; state.state4 ;
+--------------+--------------+--------------+--------------+--------------+--------------+
; state.state0 ; 0            ; 0            ; 0            ; 0            ; 0            ;
; state.state1 ; 0            ; 0            ; 1            ; 1            ; 0            ;
; state.state2 ; 0            ; 1            ; 0            ; 1            ; 0            ;
; state.state3 ; 1            ; 0            ; 0            ; 1            ; 0            ;
; state.state4 ; 0            ; 0            ; 0            ; 1            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |fix_engine|checksum:checksum|ascii2int:ascii2binary|state              ;
+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; state.state3 ; state.state2 ; state.state1 ; state.state0 ; state.state4 ;
+--------------+--------------+--------------+--------------+--------------+--------------+
; state.state0 ; 0            ; 0            ; 0            ; 0            ; 0            ;
; state.state1 ; 0            ; 0            ; 1            ; 1            ; 0            ;
; state.state2 ; 0            ; 1            ; 0            ; 1            ; 0            ;
; state.state3 ; 1            ; 0            ; 0            ; 1            ; 0            ;
; state.state4 ; 0            ; 0            ; 0            ; 1            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |fix_engine|fix_parser_out_module:out_module|state                                     ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; state.state5 ; state.state4 ; state.state3 ; state.state2 ; state.state1 ; state.state0 ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; state.state0 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; state.state1 ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; state.state2 ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; state.state3 ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; state.state4 ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; state.state5 ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |fix_engine|fix_parser:parser|state                ;
+-----------------+----------+----------+----------+-----------------+
; Name            ; state.11 ; state.10 ; state.01 ; state.initial_s ;
+-----------------+----------+----------+----------+-----------------+
; state.initial_s ; 0        ; 0        ; 0        ; 0               ;
; state.01        ; 0        ; 0        ; 1        ; 1               ;
; state.10        ; 0        ; 1        ; 0        ; 1               ;
; state.11        ; 1        ; 0        ; 0        ; 1               ;
+-----------------+----------+----------+----------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fix_engine|create_checksum:checksum_calc|state                                                                      ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; state.state7 ; state.state6 ; state.state5 ; state.state4 ; state.state3 ; state.state2 ; state.state1 ; state.state0 ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; state.state0 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; state.state1 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; state.state2 ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; state.state3 ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; state.state4 ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; state.state5 ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.state6 ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.state7 ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fix_engine|fsm_msg_create_2:fsm|state                                                                                                                                              ;
+---------------+---------------+---------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name          ; state.state11 ; state.state10 ; state.state9 ; state.state8 ; state.state7 ; state.state6 ; state.state5 ; state.state4 ; state.state3 ; state.state2 ; state.state1 ; state.state0 ;
+---------------+---------------+---------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; state.state0  ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; state.state1  ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; state.state2  ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; state.state3  ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; state.state4  ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; state.state5  ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.state6  ; 0             ; 0             ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.state7  ; 0             ; 0             ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.state8  ; 0             ; 0             ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.state9  ; 0             ; 0             ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.state10 ; 0             ; 1             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.state11 ; 1             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+---------------+---------------+---------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fix_engine|create_message:create_messege_module|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name          ; state.state40 ; state.state39 ; state.state38 ; state.state37 ; state.state36 ; state.state35 ; state.state34 ; state.state33 ; state.state32 ; state.state31 ; state.state30 ; state.state29 ; state.state28 ; state.state27 ; state.state26 ; state.state25 ; state.state24 ; state.state23 ; state.state22 ; state.state21 ; state.state20 ; state.state19 ; state.state18 ; state.state17 ; state.state16 ; state.state15 ; state.state14 ; state.state13 ; state.state12 ; state.state11 ; state.state10 ; state.state9 ; state.state8 ; state.state7 ; state.state6 ; state.state5 ; state.state4 ; state.state3 ; state.state2 ; state.state1 ; state.state0 ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; state.state0  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; state.state1  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; state.state2  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; state.state3  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; state.state4  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; state.state5  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.state6  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.state7  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.state8  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.state9  ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.state10 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.state11 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.state12 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.state13 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.state14 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.state15 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.state16 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.state17 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.state18 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.state19 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.state20 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.state21 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.state22 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.state23 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.state24 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.state25 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.state26 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.state27 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.state28 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.state29 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.state30 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.state31 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.state32 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.state33 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.state34 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.state35 ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.state36 ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.state37 ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.state38 ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.state39 ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.state40 ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fix_engine|received_msg_processor:message_processor|state                                                                                                                                                          ;
+---------------+---------------+---------------+---------------+---------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name          ; state.state13 ; state.state12 ; state.state11 ; state.state10 ; state.state9 ; state.state8 ; state.state7 ; state.state6 ; state.state5 ; state.state4 ; state.state3 ; state.state2 ; state.state1 ; state.state0 ;
+---------------+---------------+---------------+---------------+---------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; state.state0  ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; state.state1  ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; state.state2  ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; state.state3  ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; state.state4  ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; state.state5  ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.state6  ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.state7  ; 0             ; 0             ; 0             ; 0             ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.state8  ; 0             ; 0             ; 0             ; 0             ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.state9  ; 0             ; 0             ; 0             ; 0             ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.state10 ; 0             ; 0             ; 0             ; 1             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.state11 ; 0             ; 0             ; 1             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.state12 ; 0             ; 1             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; state.state13 ; 1             ; 0             ; 0             ; 0             ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+---------------+---------------+---------------+---------------+---------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                ;
+------------------------------------------------------+----------------------------------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal                                ; Free of Timing Hazards ;
+------------------------------------------------------+----------------------------------------------------+------------------------+
; interface_controller_in:if_controller|data_o[0]      ; interface_controller_in:if_controller|Selector19   ; yes                    ;
; interface_controller_in:if_controller|data_o[1]      ; interface_controller_in:if_controller|Selector19   ; yes                    ;
; interface_controller_in:if_controller|data_o[2]      ; interface_controller_in:if_controller|Selector19   ; yes                    ;
; interface_controller_in:if_controller|data_o[3]      ; interface_controller_in:if_controller|Selector19   ; yes                    ;
; interface_controller_in:if_controller|data_o[4]      ; interface_controller_in:if_controller|Selector19   ; yes                    ;
; interface_controller_in:if_controller|data_o[5]      ; interface_controller_in:if_controller|Selector19   ; yes                    ;
; interface_controller_in:if_controller|data_o[6]      ; interface_controller_in:if_controller|Selector19   ; yes                    ;
; interface_controller_in:if_controller|data_o[7]      ; interface_controller_in:if_controller|Selector19   ; yes                    ;
; create_message:create_messege_module|val_valid_o     ; create_message:create_messege_module|Selector383   ; yes                    ;
; create_message:create_messege_module|tag_valid_o     ; create_message:create_messege_module|Selector383   ; yes                    ;
; fsm_msg_create_2:fsm|all_sent_o                      ; fsm_msg_create_2:fsm|Selector139                   ; yes                    ;
; bodylength:bodylengthcalc|length[0]                  ; create_message:create_messege_module|start_chksm_o ; yes                    ;
; fsm_msg_create_2:fsm|data_o[0]                       ; fsm_msg_create_2:fsm|Selector235                   ; yes                    ;
; interface_controller_in:if_controller|data_t_1       ; interface_controller_in:if_controller|Selector17   ; yes                    ;
; interface_controller_in:if_controller|data_t_2       ; interface_controller_in:if_controller|Selector17   ; yes                    ;
; fsm_msg_create_2:fsm|data_o[1]                       ; fsm_msg_create_2:fsm|Selector235                   ; yes                    ;
; bodylength:bodylengthcalc|length[1]                  ; create_message:create_messege_module|start_chksm_o ; yes                    ;
; bodylength:bodylengthcalc|length[2]                  ; create_message:create_messege_module|start_chksm_o ; yes                    ;
; fsm_msg_create_2:fsm|data_o[2]                       ; fsm_msg_create_2:fsm|Selector235                   ; yes                    ;
; bodylength:bodylengthcalc|length[3]                  ; create_message:create_messege_module|start_chksm_o ; yes                    ;
; fsm_msg_create_2:fsm|data_o[3]                       ; fsm_msg_create_2:fsm|Selector235                   ; yes                    ;
; bodylength:bodylengthcalc|length[4]                  ; create_message:create_messege_module|start_chksm_o ; yes                    ;
; fsm_msg_create_2:fsm|data_o[4]                       ; fsm_msg_create_2:fsm|Selector235                   ; yes                    ;
; bodylength:bodylengthcalc|length[5]                  ; create_message:create_messege_module|start_chksm_o ; yes                    ;
; fsm_msg_create_2:fsm|data_o[5]                       ; fsm_msg_create_2:fsm|Selector235                   ; yes                    ;
; bodylength:bodylengthcalc|length[6]                  ; create_message:create_messege_module|start_chksm_o ; yes                    ;
; fsm_msg_create_2:fsm|data_o[6]                       ; fsm_msg_create_2:fsm|Selector235                   ; yes                    ;
; fsm_msg_create_2:fsm|data_o[7]                       ; fsm_msg_create_2:fsm|Selector235                   ; yes                    ;
; fsm_msg_create_2:fsm|t_width[0]                      ; fsm_msg_create_2:fsm|Selector209                   ; yes                    ;
; fsm_msg_create_2:fsm|t_width[1]                      ; fsm_msg_create_2:fsm|Selector209                   ; yes                    ;
; fsm_msg_create_2:fsm|t_width[2]                      ; fsm_msg_create_2:fsm|Selector209                   ; yes                    ;
; fsm_msg_create_2:fsm|t_width_t[0]                    ; fsm_msg_create_2:fsm|Selector231                   ; yes                    ;
; fsm_msg_create_2:fsm|t_width_t[1]                    ; fsm_msg_create_2:fsm|Selector231                   ; yes                    ;
; create_message:create_messege_module|checksum_o      ; create_message:create_messege_module|Selector336   ; yes                    ;
; fsm_msg_create_2:fsm|v_width_t[0]                    ; fsm_msg_create_2:fsm|Selector0                     ; yes                    ;
; fsm_msg_create_2:fsm|v_width[0]                      ; fsm_msg_create_2:fsm|Selector229                   ; yes                    ;
; fsm_msg_create_2:fsm|done_o                          ; fsm_msg_create_2:fsm|Selector235                   ; yes                    ;
; create_message:create_messege_module|start_chksm_o   ; create_message:create_messege_module|Selector337   ; yes                    ;
; create_checksum:checksum_calc|checksum_o[0]          ; create_checksum:checksum_calc|Selector45           ; yes                    ;
; create_message:create_messege_module|tag_o[0]        ; create_message:create_messege_module|Selector383   ; yes                    ;
; create_message:create_messege_module|tag_o[8]        ; create_message:create_messege_module|Selector383   ; yes                    ;
; fsm_msg_create_2:fsm|temp_var[0]                     ; fsm_msg_create_2:fsm|Selector234                   ; yes                    ;
; fsm_msg_create_2:fsm|temp_var[1]                     ; fsm_msg_create_2:fsm|Selector234                   ; yes                    ;
; fsm_msg_create_2:fsm|temp_var[2]                     ; fsm_msg_create_2:fsm|Selector234                   ; yes                    ;
; fsm_msg_create_2:fsm|temp_var_t[1]                   ; fsm_msg_create_2:fsm|Selector232                   ; yes                    ;
; fsm_msg_create_2:fsm|temp_var_t[2]                   ; fsm_msg_create_2:fsm|Selector232                   ; yes                    ;
; fsm_msg_create_2:fsm|temp_var_t[0]                   ; fsm_msg_create_2:fsm|Selector232                   ; yes                    ;
; fsm_msg_create_2:fsm|temp_var_t[5]                   ; fsm_msg_create_2:fsm|Selector232                   ; yes                    ;
; fsm_msg_create_2:fsm|temp_var_t[3]                   ; fsm_msg_create_2:fsm|Selector232                   ; yes                    ;
; fsm_msg_create_2:fsm|temp_var_t[4]                   ; fsm_msg_create_2:fsm|Selector232                   ; yes                    ;
; fsm_msg_create_2:fsm|temp_var[5]                     ; fsm_msg_create_2:fsm|Selector234                   ; yes                    ;
; fsm_msg_create_2:fsm|temp_var[3]                     ; fsm_msg_create_2:fsm|Selector234                   ; yes                    ;
; fsm_msg_create_2:fsm|temp_var[4]                     ; fsm_msg_create_2:fsm|Selector234                   ; yes                    ;
; create_checksum:checksum_calc|checksum_o[1]          ; create_checksum:checksum_calc|Selector45           ; yes                    ;
; create_message:create_messege_module|val_o[129]      ; create_message:create_messege_module|Selector383   ; yes                    ;
; create_message:create_messege_module|val_o[137]      ; create_message:create_messege_module|Selector383   ; yes                    ;
; create_message:create_messege_module|val_o[145]      ; create_message:create_messege_module|Selector383   ; yes                    ;
; create_message:create_messege_module|val_o[153]      ; create_message:create_messege_module|Selector383   ; yes                    ;
; create_message:create_messege_module|val_o[161]      ; create_message:create_messege_module|Selector383   ; yes                    ;
; create_message:create_messege_module|val_o[169]      ; create_message:create_messege_module|Selector383   ; yes                    ;
; create_message:create_messege_module|val_o[177]      ; create_message:create_messege_module|Selector383   ; yes                    ;
; create_message:create_messege_module|val_o[185]      ; create_message:create_messege_module|Selector383   ; yes                    ;
; create_message:create_messege_module|val_o[193]      ; create_message:create_messege_module|Selector383   ; yes                    ;
; create_message:create_messege_module|val_o[201]      ; create_message:create_messege_module|Selector383   ; yes                    ;
; create_message:create_messege_module|val_o[209]      ; create_message:create_messege_module|Selector383   ; yes                    ;
; create_message:create_messege_module|val_o[217]      ; create_message:create_messege_module|Selector383   ; yes                    ;
; create_message:create_messege_module|val_o[225]      ; create_message:create_messege_module|Selector383   ; yes                    ;
; create_message:create_messege_module|val_o[233]      ; create_message:create_messege_module|Selector383   ; yes                    ;
; create_message:create_messege_module|val_o[241]      ; create_message:create_messege_module|Selector383   ; yes                    ;
; create_message:create_messege_module|val_o[249]      ; create_message:create_messege_module|Selector383   ; yes                    ;
; create_message:create_messege_module|tag_o[1]        ; create_message:create_messege_module|Selector383   ; yes                    ;
; create_message:create_messege_module|tag_o[9]        ; create_message:create_messege_module|Selector383   ; yes                    ;
; create_message:create_messege_module|val_o[1]        ; create_message:create_messege_module|Selector383   ; yes                    ;
; create_message:create_messege_module|val_o[33]       ; create_message:create_messege_module|Selector383   ; yes                    ;
; create_message:create_messege_module|val_o[65]       ; create_message:create_messege_module|Selector383   ; yes                    ;
; create_message:create_messege_module|val_o[97]       ; create_message:create_messege_module|Selector383   ; yes                    ;
; create_message:create_messege_module|val_o[9]        ; create_message:create_messege_module|Selector383   ; yes                    ;
; create_message:create_messege_module|val_o[41]       ; create_message:create_messege_module|Selector383   ; yes                    ;
; create_message:create_messege_module|val_o[73]       ; create_message:create_messege_module|Selector383   ; yes                    ;
; create_message:create_messege_module|val_o[105]      ; create_message:create_messege_module|Selector383   ; yes                    ;
; create_message:create_messege_module|val_o[17]       ; create_message:create_messege_module|Selector383   ; yes                    ;
; create_message:create_messege_module|val_o[49]       ; create_message:create_messege_module|Selector383   ; yes                    ;
; create_message:create_messege_module|val_o[81]       ; create_message:create_messege_module|Selector383   ; yes                    ;
; create_message:create_messege_module|val_o[113]      ; create_message:create_messege_module|Selector383   ; yes                    ;
; create_message:create_messege_module|val_o[25]       ; create_message:create_messege_module|Selector383   ; yes                    ;
; create_message:create_messege_module|val_o[57]       ; create_message:create_messege_module|Selector383   ; yes                    ;
; create_message:create_messege_module|val_o[89]       ; create_message:create_messege_module|Selector383   ; yes                    ;
; create_message:create_messege_module|val_o[121]      ; create_message:create_messege_module|Selector383   ; yes                    ;
; create_checksum:checksum_calc|checksum_o[2]          ; create_checksum:checksum_calc|Selector45           ; yes                    ;
; create_message:create_messege_module|val_o[130]      ; create_message:create_messege_module|Selector383   ; yes                    ;
; create_message:create_messege_module|val_o[138]      ; create_message:create_messege_module|Selector383   ; yes                    ;
; create_message:create_messege_module|val_o[146]      ; create_message:create_messege_module|Selector383   ; yes                    ;
; create_message:create_messege_module|val_o[154]      ; create_message:create_messege_module|Selector383   ; yes                    ;
; create_message:create_messege_module|val_o[162]      ; create_message:create_messege_module|Selector383   ; yes                    ;
; create_message:create_messege_module|val_o[170]      ; create_message:create_messege_module|Selector383   ; yes                    ;
; create_message:create_messege_module|val_o[178]      ; create_message:create_messege_module|Selector383   ; yes                    ;
; create_message:create_messege_module|val_o[186]      ; create_message:create_messege_module|Selector383   ; yes                    ;
; create_message:create_messege_module|val_o[194]      ; create_message:create_messege_module|Selector383   ; yes                    ;
; create_message:create_messege_module|val_o[202]      ; create_message:create_messege_module|Selector383   ; yes                    ;
; create_message:create_messege_module|val_o[210]      ; create_message:create_messege_module|Selector383   ; yes                    ;
; Number of user-specified and inferred latches = 566  ;                                                    ;                        ;
+------------------------------------------------------+----------------------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                 ;
+---------------------------------------------------------------+--------------------------------------------------------------------+
; Register name                                                 ; Reason for Removal                                                 ;
+---------------------------------------------------------------+--------------------------------------------------------------------+
; session_manager:session_controller|disconnect_host_num_o[0,1] ; Lost fanout                                                        ;
; session_manager:session_controller|seqCounterLoc_o[0,1]       ; Stuck at GND due to stuck port data_in                             ;
; session_manager:session_controller|updateSeqCounter_o         ; Stuck at GND due to stuck port data_in                             ;
; session_manager:session_controller|sendHeartbeat_o            ; Stuck at GND due to stuck port data_in                             ;
; sequence_generator:sequence_manager|mem[1][0]                 ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[1][1]                 ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[1][2]                 ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[1][3]                 ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[1][4]                 ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[1][5]                 ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[1][6]                 ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[1][7]                 ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[1][8]                 ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[1][9]                 ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[1][10]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[1][11]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[1][12]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[1][13]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[1][14]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[1][15]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[1][16]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[1][17]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[1][18]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[1][19]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[1][20]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[1][21]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[1][22]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[1][23]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[1][24]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[1][25]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[1][26]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[1][27]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[1][28]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[1][29]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[1][30]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[1][31]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[2][0]                 ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[2][1]                 ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[2][2]                 ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[2][3]                 ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[2][4]                 ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[2][5]                 ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[2][6]                 ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[2][7]                 ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[2][8]                 ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[2][9]                 ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[2][10]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[2][11]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[2][12]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[2][13]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[2][14]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[2][15]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[2][16]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[2][17]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[2][18]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[2][19]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[2][20]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[2][21]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[2][22]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[2][23]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[2][24]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[2][25]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[2][26]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[2][27]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[2][28]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[2][29]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[2][30]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[2][31]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[3][0]                 ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[3][1]                 ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[3][2]                 ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[3][3]                 ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[3][4]                 ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[3][5]                 ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[3][6]                 ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[3][7]                 ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[3][8]                 ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[3][9]                 ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[3][10]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[3][11]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[3][12]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[3][13]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[3][14]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[3][15]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[3][16]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[3][17]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[3][18]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[3][19]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[3][20]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[3][21]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[3][22]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[3][23]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[3][24]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[3][25]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[3][26]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[3][27]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[3][28]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[3][29]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[3][30]                ; Lost fanout                                                        ;
; sequence_generator:sequence_manager|mem[3][31]                ; Lost fanout                                                        ;
; session_manager:session_controller|resendReq_o                ; Merged with session_manager:session_controller|ignore_o            ;
; session_manager:session_controller|sendLogout_o               ; Merged with session_manager:session_controller|ignore_o            ;
; session_manager:session_controller|create_message_o[1]        ; Merged with session_manager:session_controller|create_message_o[3] ;
; session_manager:session_controller|create_message_o[3]        ; Stuck at GND due to stuck port data_in                             ;
; session_manager:session_controller|ignore_o                   ; Stuck at GND due to stuck port data_in                             ;
; session_manager:session_controller|data_in_1[0..3]            ; Lost fanout                                                        ;
; session_manager:session_controller|we_1                       ; Lost fanout                                                        ;
; session_manager:session_controller|addr_1[0,1]                ; Lost fanout                                                        ;
; session_manager:session_controller|ram:states|addr_reg[0,1]   ; Lost fanout                                                        ;
; session_manager:session_controller|create_message_o[0]        ; Stuck at VCC due to stuck port data_in                             ;
; session_manager:session_controller|create_message_o[2]        ; Stuck at GND due to stuck port data_in                             ;
; session_manager:session_controller|we_2                       ; Stuck at GND due to stuck port data_in                             ;
; interface_controller_in:if_controller|state~2                 ; Lost fanout                                                        ;
; interface_controller_in:if_controller|state~3                 ; Lost fanout                                                        ;
; interface_controller_in:if_controller|state~4                 ; Lost fanout                                                        ;
; checksum:checksum|state~2                                     ; Lost fanout                                                        ;
; checksum:checksum|state~3                                     ; Lost fanout                                                        ;
; checksum:checksum|ascii2int:ascii2binary|state~2              ; Lost fanout                                                        ;
; checksum:checksum|ascii2int:ascii2binary|state~3              ; Lost fanout                                                        ;
; fix_parser_out_module:out_module|state~2                      ; Lost fanout                                                        ;
; fix_parser_out_module:out_module|state~3                      ; Lost fanout                                                        ;
; fix_parser_out_module:out_module|state~4                      ; Lost fanout                                                        ;
; fix_parser:parser|state~2                                     ; Lost fanout                                                        ;
; fix_parser:parser|state~3                                     ; Lost fanout                                                        ;
; create_checksum:checksum_calc|state~2                         ; Lost fanout                                                        ;
; create_checksum:checksum_calc|state~3                         ; Lost fanout                                                        ;
; create_checksum:checksum_calc|state~4                         ; Lost fanout                                                        ;
; create_message:create_messege_module|state~2                  ; Lost fanout                                                        ;
; create_message:create_messege_module|state~3                  ; Lost fanout                                                        ;
; create_message:create_messege_module|state~4                  ; Lost fanout                                                        ;
; create_message:create_messege_module|state~5                  ; Lost fanout                                                        ;
; create_message:create_messege_module|state~6                  ; Lost fanout                                                        ;
; create_message:create_messege_module|state~7                  ; Lost fanout                                                        ;
; received_msg_processor:message_processor|done                 ; Lost fanout                                                        ;
; checksum:checksum|state.state4                                ; Lost fanout                                                        ;
; checksum:checksum|state.state0                                ; Lost fanout                                                        ;
; checksum:checksum|state.state1                                ; Lost fanout                                                        ;
; checksum:checksum|state.state2                                ; Lost fanout                                                        ;
; checksum:checksum|state.state3                                ; Lost fanout                                                        ;
; checksum:checksum|ascii2int:ascii2binary|state.state4         ; Lost fanout                                                        ;
; checksum:checksum|ascii2int:ascii2binary|state.state0         ; Lost fanout                                                        ;
; checksum:checksum|ascii2int:ascii2binary|state.state1         ; Lost fanout                                                        ;
; checksum:checksum|ascii2int:ascii2binary|state.state2         ; Lost fanout                                                        ;
; checksum:checksum|ascii2int:ascii2binary|state.state3         ; Lost fanout                                                        ;
; fix_parser_out_module:out_module|state.state0                 ; Lost fanout                                                        ;
; fix_parser_out_module:out_module|state.state1                 ; Lost fanout                                                        ;
; fix_parser_out_module:out_module|state.state2                 ; Lost fanout                                                        ;
; fix_parser_out_module:out_module|state.state3                 ; Lost fanout                                                        ;
; fix_parser_out_module:out_module|state.state4                 ; Lost fanout                                                        ;
; fix_parser_out_module:out_module|state.state5                 ; Lost fanout                                                        ;
; fix_parser:parser|state.initial_s                             ; Lost fanout                                                        ;
; fix_parser:parser|state.01                                    ; Lost fanout                                                        ;
; fix_parser:parser|state.10                                    ; Lost fanout                                                        ;
; fix_parser:parser|state.11                                    ; Lost fanout                                                        ;
; received_msg_processor:message_processor|state.state0         ; Lost fanout                                                        ;
; received_msg_processor:message_processor|state.state1         ; Lost fanout                                                        ;
; received_msg_processor:message_processor|state.state2         ; Lost fanout                                                        ;
; received_msg_processor:message_processor|state.state3         ; Lost fanout                                                        ;
; received_msg_processor:message_processor|state.state4         ; Lost fanout                                                        ;
; received_msg_processor:message_processor|state.state5         ; Lost fanout                                                        ;
; received_msg_processor:message_processor|state.state6         ; Lost fanout                                                        ;
; received_msg_processor:message_processor|state.state7         ; Lost fanout                                                        ;
; received_msg_processor:message_processor|state.state8         ; Lost fanout                                                        ;
; received_msg_processor:message_processor|state.state9         ; Lost fanout                                                        ;
; received_msg_processor:message_processor|state.state10        ; Lost fanout                                                        ;
; received_msg_processor:message_processor|state.state11        ; Lost fanout                                                        ;
; received_msg_processor:message_processor|state.state12        ; Lost fanout                                                        ;
; received_msg_processor:message_processor|state.state13        ; Lost fanout                                                        ;
; create_message:create_messege_module|state.state34            ; Stuck at GND due to stuck port data_in                             ;
; Total Number of Removed Registers = 176                       ;                                                                    ;
+---------------------------------------------------------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                ;
+----------------------------------------------------+---------------------------+---------------------------------------------------------------------------+
; Register name                                      ; Reason for Removal        ; Registers Removed due to This Register                                    ;
+----------------------------------------------------+---------------------------+---------------------------------------------------------------------------+
; session_manager:session_controller|sendHeartbeat_o ; Stuck at GND              ; session_manager:session_controller|create_message_o[3],                   ;
;                                                    ; due to stuck port data_in ; session_manager:session_controller|create_message_o[0],                   ;
;                                                    ;                           ; session_manager:session_controller|create_message_o[2]                    ;
; checksum:checksum|state~2                          ; Lost Fanouts              ; checksum:checksum|state.state1, checksum:checksum|state.state2            ;
; fix_parser_out_module:out_module|state~2           ; Lost Fanouts              ; fix_parser_out_module:out_module|state.state4, fix_parser:parser|state.01 ;
; received_msg_processor:message_processor|done      ; Lost Fanouts              ; received_msg_processor:message_processor|state.state0,                    ;
;                                                    ;                           ; received_msg_processor:message_processor|state.state11                    ;
; checksum:checksum|ascii2int:ascii2binary|state~2   ; Lost Fanouts              ; checksum:checksum|ascii2int:ascii2binary|state.state2                     ;
; checksum:checksum|ascii2int:ascii2binary|state~3   ; Lost Fanouts              ; checksum:checksum|ascii2int:ascii2binary|state.state1                     ;
; fix_parser_out_module:out_module|state~3           ; Lost Fanouts              ; fix_parser_out_module:out_module|state.state1                             ;
; fix_parser_out_module:out_module|state~4           ; Lost Fanouts              ; fix_parser_out_module:out_module|state.state5                             ;
; fix_parser:parser|state~2                          ; Lost Fanouts              ; fix_parser:parser|state.11                                                ;
; fix_parser:parser|state~3                          ; Lost Fanouts              ; fix_parser:parser|state.10                                                ;
+----------------------------------------------------+---------------------------+---------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 600   ;
; Number of registers using Synchronous Clear  ; 490   ;
; Number of registers using Synchronous Load   ; 75    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 524   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                               ;
+--------------------------------------------+----------------------------------------+------+
; Register Name                              ; Megafunction                           ; Type ;
+--------------------------------------------+----------------------------------------+------+
; hostaddress:hostaddresstable|addr_reg[0,1] ; hostaddress:hostaddresstable|ram_rtl_0 ; RAM  ;
+--------------------------------------------+----------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |fix_engine|sequence_generator:sequence_manager|mem[0][2]                            ;
; 3:1                ; 320 bits  ; 640 LEs       ; 0 LEs                ; 640 LEs                ; Yes        ; |fix_engine|session_manager:session_controller|targetCompId_o[69]                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |fix_engine|bodylength:bodylengthcalc|binary_to_bcd:converted|bit_count[4]           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |fix_engine|sequence_generator:sequence_manager|binary_to_bcd:converted|bit_count[4] ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |fix_engine|bodylength:bodylengthcalc|binary_to_bcd:converted|bin_reg[9]             ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |fix_engine|bodylength:bodylengthcalc|binary_to_bcd:converted|bin_reg[4]             ;
; 4:1                ; 54 bits   ; 108 LEs       ; 0 LEs                ; 108 LEs                ; Yes        ; |fix_engine|bodylength:bodylengthcalc|binary_to_bcd:converted|bin_reg[21]            ;
; 4:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |fix_engine|sequence_generator:sequence_manager|binary_to_bcd:converted|bin_reg[9]   ;
; 4:1                ; 40 bits   ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |fix_engine|sequence_generator:sequence_manager|binary_to_bcd:converted|bcd_reg[27]  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |fix_engine|fsm_msg_create_2:fsm|state                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fix_engine|interface_controller_in:if_controller|writereq_temp                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fix_engine|fix_parser_out_module:out_module|tag[31]                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |fix_engine|fix_parser_out_module:out_module|value[8]                                ;
; 3:1                ; 170 bits  ; 340 LEs       ; 340 LEs              ; 0 LEs                  ; No         ; |fix_engine|create_message:create_messege_module|v_size_o[43]                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |fix_engine|create_message:create_messege_module|val_o[60]                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |fix_engine|create_message:create_messege_module|val_o[52]                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fix_engine|create_checksum:checksum_calc|state                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |fix_engine|create_checksum:checksum_calc|Selector39                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fix_engine|sequence_generator:sequence_manager|width_seq_o[2]                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fix_engine|create_checksum:checksum_calc|Selector36                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |fix_engine|fix_parser:parser|Selector9                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fix_engine|create_checksum:checksum_calc|Selector40                                 ;
; 7:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |fix_engine|interface_controller_in:if_controller|Selector0                          ;
; 9:1                ; 32 bits   ; 192 LEs       ; 96 LEs               ; 96 LEs                 ; No         ; |fix_engine|fsm_msg_create_2:fsm|Selector18                                          ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |fix_engine|interface_controller_in:if_controller|Selector3                          ;
; 12:1               ; 32 bits   ; 256 LEs       ; 160 LEs              ; 96 LEs                 ; No         ; |fix_engine|fsm_msg_create_2:fsm|Selector70                                          ;
; 23:1               ; 14 bits   ; 210 LEs       ; 196 LEs              ; 14 LEs                 ; No         ; |fix_engine|create_message:create_messege_module|Selector320                         ;
; 29:1               ; 3 bits    ; 57 LEs        ; 51 LEs               ; 6 LEs                  ; No         ; |fix_engine|create_message:create_messege_module|Selector326                         ;
; 29:1               ; 5 bits    ; 95 LEs        ; 70 LEs               ; 25 LEs                 ; No         ; |fix_engine|create_message:create_messege_module|Selector328                         ;
; 142:1              ; 2 bits    ; 188 LEs       ; 60 LEs               ; 128 LEs                ; No         ; |fix_engine|fsm_msg_create_2:fsm|Selector38                                          ;
; 42:1               ; 14 bits   ; 392 LEs       ; 378 LEs              ; 14 LEs                 ; No         ; |fix_engine|create_message:create_messege_module|Selector215                         ;
; 42:1               ; 3 bits    ; 84 LEs        ; 81 LEs               ; 3 LEs                  ; No         ; |fix_engine|create_message:create_messege_module|Selector223                         ;
; 42:1               ; 2 bits    ; 56 LEs        ; 52 LEs               ; 4 LEs                  ; No         ; |fix_engine|create_message:create_messege_module|Selector255                         ;
; 42:1               ; 46 bits   ; 1288 LEs      ; 1242 LEs             ; 46 LEs                 ; No         ; |fix_engine|create_message:create_messege_module|Selector93                          ;
; 42:1               ; 7 bits    ; 196 LEs       ; 189 LEs              ; 7 LEs                  ; No         ; |fix_engine|create_message:create_messege_module|Selector193                         ;
; 42:1               ; 4 bits    ; 112 LEs       ; 104 LEs              ; 8 LEs                  ; No         ; |fix_engine|create_message:create_messege_module|Selector249                         ;
; 42:1               ; 3 bits    ; 84 LEs        ; 78 LEs               ; 6 LEs                  ; No         ; |fix_engine|create_message:create_messege_module|Selector248                         ;
; 42:1               ; 3 bits    ; 84 LEs        ; 72 LEs               ; 12 LEs                 ; No         ; |fix_engine|create_message:create_messege_module|Selector240                         ;
; 159:1              ; 2 bits    ; 212 LEs       ; 64 LEs               ; 148 LEs                ; No         ; |fix_engine|fsm_msg_create_2:fsm|Selector43                                          ;
; 159:1              ; 3 bits    ; 318 LEs       ; 96 LEs               ; 222 LEs                ; No         ; |fix_engine|fsm_msg_create_2:fsm|Selector39                                          ;
; 48:1               ; 2 bits    ; 64 LEs        ; 62 LEs               ; 2 LEs                  ; No         ; |fix_engine|create_message:create_messege_module|Selector266                         ;
; 48:1               ; 3 bits    ; 96 LEs        ; 93 LEs               ; 3 LEs                  ; No         ; |fix_engine|create_message:create_messege_module|Selector205                         ;
; 52:1               ; 3 bits    ; 102 LEs       ; 102 LEs              ; 0 LEs                  ; No         ; |fix_engine|create_message:create_messege_module|Selector213                         ;
; 52:1               ; 2 bits    ; 68 LEs        ; 68 LEs               ; 0 LEs                  ; No         ; |fix_engine|create_message:create_messege_module|Selector251                         ;
; 52:1               ; 3 bits    ; 102 LEs       ; 102 LEs              ; 0 LEs                  ; No         ; |fix_engine|create_message:create_messege_module|Selector221                         ;
; 52:1               ; 2 bits    ; 68 LEs        ; 68 LEs               ; 0 LEs                  ; No         ; |fix_engine|create_message:create_messege_module|Selector226                         ;
; 52:1               ; 4 bits    ; 136 LEs       ; 136 LEs              ; 0 LEs                  ; No         ; |fix_engine|create_message:create_messege_module|Selector194                         ;
; 52:1               ; 2 bits    ; 68 LEs        ; 68 LEs               ; 0 LEs                  ; No         ; |fix_engine|create_message:create_messege_module|Selector234                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for hostaddress:hostaddresstable|altsyncram:ram_rtl_0|altsyncram_dmj1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |fix_engine ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; NUM_HOST       ; 2     ; Signed Integer                                    ;
; SIZE           ; 64    ; Signed Integer                                    ;
; T_SIZE         ; 5     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hostaddress:hostaddresstable ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; ADDR_WIDTH     ; 2     ; Signed Integer                                   ;
; DATA_WIDTH     ; 320   ; Signed Integer                                   ;
; SIZE           ; 6     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: connection_toe:toe_if ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; HOST_ADDR      ; 2     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: session_manager:session_controller ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; NUM_HOST       ; 2     ; Signed Integer                                         ;
; VALUE_WIDTH    ; 256   ; Signed Integer                                         ;
; SIZE           ; 64    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: session_manager:session_controller|ram:states ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; ADDR_WIDTH     ; 2     ; Signed Integer                                                    ;
; DATA_WIDTH     ; 4     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: received_msg_processor:message_processor ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; VALUE_WIDTH    ; 256   ; Signed Integer                                               ;
; COUNTER_DEPTH  ; 80    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: create_message:create_messege_module ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; VALUE_WIDTH    ; 256   ; Signed Integer                                           ;
; SIZE           ; 64    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fsm_msg_create_2:fsm ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; VALUE_WIDTH    ; 256   ; Signed Integer                           ;
; T_SIZE         ; 5     ; Signed Integer                           ;
; SIZE           ; 64    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: create_checksum:checksum_calc ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; state0         ; 000   ; Unsigned Binary                                   ;
; state1         ; 001   ; Unsigned Binary                                   ;
; state2         ; 010   ; Unsigned Binary                                   ;
; state3         ; 011   ; Unsigned Binary                                   ;
; state4         ; 100   ; Unsigned Binary                                   ;
; state5         ; 101   ; Unsigned Binary                                   ;
; state6         ; 110   ; Unsigned Binary                                   ;
; state7         ; 111   ; Unsigned Binary                                   ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sequence_generator:sequence_manager ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; MAX_SIZE       ; 80    ; Signed Integer                                          ;
; HOST_ADDR      ; 2     ; Signed Integer                                          ;
; SIZE           ; 64    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sequence_generator:sequence_manager|binary_to_bcd:converted ;
+--------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------+
; BITS_IN_PP         ; 32    ; Signed Integer                                                              ;
; BCD_DIGITS_OUT_PP  ; 10    ; Signed Integer                                                              ;
; BIT_COUNT_WIDTH_PP ; 5     ; Signed Integer                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bodylength:bodylengthcalc ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; HOST_ADDR      ; 2     ; Signed Integer                                ;
; MAX_SIZE       ; 80    ; Signed Integer                                ;
; VALUE_WIDTH    ; 256   ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bodylength:bodylengthcalc|binary_to_bcd:converted ;
+--------------------+-------+-------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                              ;
+--------------------+-------+-------------------------------------------------------------------+
; BITS_IN_PP         ; 32    ; Signed Integer                                                    ;
; BCD_DIGITS_OUT_PP  ; 10    ; Signed Integer                                                    ;
; BIT_COUNT_WIDTH_PP ; 5     ; Signed Integer                                                    ;
+--------------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fix_parser:parser ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; initial_s      ; 00    ; Unsigned Binary                       ;
; tag            ; 01    ; Unsigned Binary                       ;
; value1         ; 10    ; Unsigned Binary                       ;
; value2         ; 11    ; Unsigned Binary                       ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fix_parser_out_module:out_module ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; state0         ; 000   ; Unsigned Binary                                      ;
; state1         ; 001   ; Unsigned Binary                                      ;
; state2         ; 010   ; Unsigned Binary                                      ;
; state3         ; 011   ; Unsigned Binary                                      ;
; state4         ; 100   ; Unsigned Binary                                      ;
; state5         ; 101   ; Unsigned Binary                                      ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: checksum:checksum ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; state0         ; 000   ; Unsigned Binary                       ;
; state1         ; 001   ; Unsigned Binary                       ;
; state2         ; 010   ; Unsigned Binary                       ;
; state3         ; 011   ; Unsigned Binary                       ;
; state4         ; 100   ; Unsigned Binary                       ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: checksum:checksum|ascii2int:ascii2binary ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; state0         ; 000   ; Unsigned Binary                                              ;
; state1         ; 001   ; Unsigned Binary                                              ;
; state2         ; 010   ; Unsigned Binary                                              ;
; state3         ; 011   ; Unsigned Binary                                              ;
; state4         ; 100   ; Unsigned Binary                                              ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: interface_controller_in:if_controller ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; NUM_HOST       ; 2     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hostaddress:hostaddresstable|altsyncram:ram_rtl_0    ;
+------------------------------------+-------------------------------------------------+----------------+
; Parameter Name                     ; Value                                           ; Type           ;
+------------------------------------+-------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                     ; Untyped        ;
; WIDTH_A                            ; 320                                             ; Untyped        ;
; WIDTHAD_A                          ; 2                                               ; Untyped        ;
; NUMWORDS_A                         ; 4                                               ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped        ;
; WIDTH_B                            ; 1                                               ; Untyped        ;
; WIDTHAD_B                          ; 1                                               ; Untyped        ;
; NUMWORDS_B                         ; 1                                               ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped        ;
; BYTE_SIZE                          ; 8                                               ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped        ;
; INIT_FILE                          ; db/fix_engine.ram0_hostaddress_c19714e1.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped        ;
; DEVICE_FAMILY                      ; Stratix V                                       ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_dmj1                                 ; Untyped        ;
+------------------------------------+-------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: create_checksum:checksum_calc|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_7bm ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: create_checksum:checksum_calc|lpm_divide:Mod1 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                              ;
; LPM_WIDTHD             ; 7              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_d3m ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: create_checksum:checksum_calc|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_7bm ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: create_checksum:checksum_calc|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_a3m ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: create_checksum:checksum_calc|lpm_divide:Mod2 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_a3m ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                              ;
+-------------------------------------------+---------------------------------------------------+
; Name                                      ; Value                                             ;
+-------------------------------------------+---------------------------------------------------+
; Number of entity instances                ; 1                                                 ;
; Entity Instance                           ; hostaddress:hostaddresstable|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                       ;
;     -- WIDTH_A                            ; 320                                               ;
;     -- NUMWORDS_A                         ; 4                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
+-------------------------------------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fix_parser_out_module:out_module"                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; t_wr_en_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; v_wr_en_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bodylength:bodylengthcalc|binary_to_bcd:converted"                                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; ce_i                 ; Input  ; Info     ; Stuck at VCC                                                                        ;
; dat_binary_i[31..18] ; Input  ; Info     ; Stuck at GND                                                                        ;
; dat_bcd_o            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sequence_generator:sequence_manager|binary_to_bcd:converted"                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ce_i      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; dat_bcd_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sequence_generator:sequence_manager"                                                                                                                                            ;
+------------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type  ; Severity ; Details                                                                                                                                                        ;
+------------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; receive_new_message_i  ; Input ; Info     ; Stuck at GND                                                                                                                                                   ;
; newSeqNum_i            ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (80 bits) it drives.  Extra input bit(s) "newSeqNum_i[79..1]" will be connected to GND.          ;
; newSeqNum_i            ; Input ; Info     ; Stuck at GND                                                                                                                                                   ;
; sending_to_host_addr_i ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "sending_to_host_addr_i[1..1]" will be connected to GND. ;
; sending_to_host_addr_i ; Input ; Info     ; Stuck at GND                                                                                                                                                   ;
; received_host_addr_i   ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "received_host_addr_i[1..1]" will be connected to GND.   ;
; received_host_addr_i   ; Input ; Info     ; Stuck at GND                                                                                                                                                   ;
+------------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "create_message:create_messege_module" ;
+---------------------------+-------+----------+-------------------+
; Port                      ; Type  ; Severity ; Details           ;
+---------------------------+-------+----------+-------------------+
; v_bodyLength_i[255..80]   ; Input ; Info     ; Stuck at GND      ;
; s_v_bodyLength_i[63..10]  ; Input ; Info     ; Stuck at GND      ;
; v_sendTime_i[189..188]    ; Input ; Info     ; Stuck at VCC      ;
; v_sendTime_i[181..180]    ; Input ; Info     ; Stuck at VCC      ;
; v_sendTime_i[178..176]    ; Input ; Info     ; Stuck at VCC      ;
; v_sendTime_i[173..172]    ; Input ; Info     ; Stuck at VCC      ;
; v_sendTime_i[163..161]    ; Input ; Info     ; Stuck at VCC      ;
; v_sendTime_i[157..156]    ; Input ; Info     ; Stuck at VCC      ;
; v_sendTime_i[153..152]    ; Input ; Info     ; Stuck at VCC      ;
; v_sendTime_i[149..148]    ; Input ; Info     ; Stuck at VCC      ;
; v_sendTime_i[141..139]    ; Input ; Info     ; Stuck at VCC      ;
; v_sendTime_i[133..132]    ; Input ; Info     ; Stuck at VCC      ;
; v_sendTime_i[125..124]    ; Input ; Info     ; Stuck at VCC      ;
; v_sendTime_i[117..115]    ; Input ; Info     ; Stuck at VCC      ;
; v_sendTime_i[109..108]    ; Input ; Info     ; Stuck at VCC      ;
; v_sendTime_i[101..100]    ; Input ; Info     ; Stuck at VCC      ;
; v_sendTime_i[93..91]      ; Input ; Info     ; Stuck at VCC      ;
; v_sendTime_i[85..84]      ; Input ; Info     ; Stuck at VCC      ;
; v_sendTime_i[77..76]      ; Input ; Info     ; Stuck at VCC      ;
; v_sendTime_i[67..66]      ; Input ; Info     ; Stuck at VCC      ;
; v_sendTime_i[61..60]      ; Input ; Info     ; Stuck at VCC      ;
; v_sendTime_i[53..52]      ; Input ; Info     ; Stuck at VCC      ;
; v_sendTime_i[45..44]      ; Input ; Info     ; Stuck at VCC      ;
; v_sendTime_i[37..36]      ; Input ; Info     ; Stuck at VCC      ;
; v_sendTime_i[29..28]      ; Input ; Info     ; Stuck at VCC      ;
; v_sendTime_i[25..24]      ; Input ; Info     ; Stuck at VCC      ;
; v_sendTime_i[21..20]      ; Input ; Info     ; Stuck at VCC      ;
; v_sendTime_i[13..12]      ; Input ; Info     ; Stuck at VCC      ;
; v_sendTime_i[5..4]        ; Input ; Info     ; Stuck at VCC      ;
; v_sendTime_i[255..190]    ; Input ; Info     ; Stuck at GND      ;
; v_sendTime_i[183..182]    ; Input ; Info     ; Stuck at GND      ;
; v_sendTime_i[175..174]    ; Input ; Info     ; Stuck at GND      ;
; v_sendTime_i[169..166]    ; Input ; Info     ; Stuck at GND      ;
; v_sendTime_i[160..158]    ; Input ; Info     ; Stuck at GND      ;
; v_sendTime_i[155..154]    ; Input ; Info     ; Stuck at GND      ;
; v_sendTime_i[151..150]    ; Input ; Info     ; Stuck at GND      ;
; v_sendTime_i[147..142]    ; Input ; Info     ; Stuck at GND      ;
; v_sendTime_i[136..134]    ; Input ; Info     ; Stuck at GND      ;
; v_sendTime_i[131..126]    ; Input ; Info     ; Stuck at GND      ;
; v_sendTime_i[123..118]    ; Input ; Info     ; Stuck at GND      ;
; v_sendTime_i[112..110]    ; Input ; Info     ; Stuck at GND      ;
; v_sendTime_i[107..102]    ; Input ; Info     ; Stuck at GND      ;
; v_sendTime_i[99..94]      ; Input ; Info     ; Stuck at GND      ;
; v_sendTime_i[88..86]      ; Input ; Info     ; Stuck at GND      ;
; v_sendTime_i[79..78]      ; Input ; Info     ; Stuck at GND      ;
; v_sendTime_i[75..70]      ; Input ; Info     ; Stuck at GND      ;
; v_sendTime_i[63..62]      ; Input ; Info     ; Stuck at GND      ;
; v_sendTime_i[57..54]      ; Input ; Info     ; Stuck at GND      ;
; v_sendTime_i[51..46]      ; Input ; Info     ; Stuck at GND      ;
; v_sendTime_i[41..38]      ; Input ; Info     ; Stuck at GND      ;
; v_sendTime_i[35..30]      ; Input ; Info     ; Stuck at GND      ;
; v_sendTime_i[27..26]      ; Input ; Info     ; Stuck at GND      ;
; v_sendTime_i[23..22]      ; Input ; Info     ; Stuck at GND      ;
; v_sendTime_i[19..17]      ; Input ; Info     ; Stuck at GND      ;
; v_sendTime_i[15..14]      ; Input ; Info     ; Stuck at GND      ;
; v_sendTime_i[11..6]       ; Input ; Info     ; Stuck at GND      ;
; v_sendTime_i[3..2]        ; Input ; Info     ; Stuck at GND      ;
; v_sendTime_i[187]         ; Input ; Info     ; Stuck at GND      ;
; v_sendTime_i[186]         ; Input ; Info     ; Stuck at VCC      ;
; v_sendTime_i[185]         ; Input ; Info     ; Stuck at GND      ;
; v_sendTime_i[184]         ; Input ; Info     ; Stuck at VCC      ;
; v_sendTime_i[179]         ; Input ; Info     ; Stuck at GND      ;
; v_sendTime_i[171]         ; Input ; Info     ; Stuck at GND      ;
; v_sendTime_i[170]         ; Input ; Info     ; Stuck at VCC      ;
; v_sendTime_i[165]         ; Input ; Info     ; Stuck at VCC      ;
; v_sendTime_i[164]         ; Input ; Info     ; Stuck at GND      ;
; v_sendTime_i[138]         ; Input ; Info     ; Stuck at GND      ;
; v_sendTime_i[137]         ; Input ; Info     ; Stuck at VCC      ;
; v_sendTime_i[114]         ; Input ; Info     ; Stuck at GND      ;
; v_sendTime_i[113]         ; Input ; Info     ; Stuck at VCC      ;
; v_sendTime_i[90]          ; Input ; Info     ; Stuck at GND      ;
; v_sendTime_i[89]          ; Input ; Info     ; Stuck at VCC      ;
; v_sendTime_i[83]          ; Input ; Info     ; Stuck at GND      ;
; v_sendTime_i[82]          ; Input ; Info     ; Stuck at VCC      ;
; v_sendTime_i[81]          ; Input ; Info     ; Stuck at GND      ;
; v_sendTime_i[80]          ; Input ; Info     ; Stuck at VCC      ;
; v_sendTime_i[69]          ; Input ; Info     ; Stuck at VCC      ;
; v_sendTime_i[68]          ; Input ; Info     ; Stuck at GND      ;
; v_sendTime_i[65]          ; Input ; Info     ; Stuck at GND      ;
; v_sendTime_i[64]          ; Input ; Info     ; Stuck at VCC      ;
; v_sendTime_i[59]          ; Input ; Info     ; Stuck at GND      ;
; v_sendTime_i[58]          ; Input ; Info     ; Stuck at VCC      ;
; v_sendTime_i[43]          ; Input ; Info     ; Stuck at GND      ;
; v_sendTime_i[42]          ; Input ; Info     ; Stuck at VCC      ;
; v_sendTime_i[16]          ; Input ; Info     ; Stuck at VCC      ;
; v_sendTime_i[1]           ; Input ; Info     ; Stuck at VCC      ;
; v_sendTime_i[0]           ; Input ; Info     ; Stuck at GND      ;
; v_msgSeqNum_i[255..80]    ; Input ; Info     ; Stuck at GND      ;
; v_senderCompId_i[46..44]  ; Input ; Info     ; Stuck at VCC      ;
; v_senderCompId_i[38..37]  ; Input ; Info     ; Stuck at VCC      ;
; v_senderCompId_i[35..33]  ; Input ; Info     ; Stuck at VCC      ;
; v_senderCompId_i[30..29]  ; Input ; Info     ; Stuck at VCC      ;
; v_senderCompId_i[22..21]  ; Input ; Info     ; Stuck at VCC      ;
; v_senderCompId_i[14..13]  ; Input ; Info     ; Stuck at VCC      ;
; v_senderCompId_i[11..10]  ; Input ; Info     ; Stuck at VCC      ;
; v_senderCompId_i[6..5]    ; Input ; Info     ; Stuck at VCC      ;
; v_senderCompId_i[1..0]    ; Input ; Info     ; Stuck at VCC      ;
; v_senderCompId_i[255..47] ; Input ; Info     ; Stuck at GND      ;
; v_senderCompId_i[41..39]  ; Input ; Info     ; Stuck at GND      ;
; v_senderCompId_i[32..31]  ; Input ; Info     ; Stuck at GND      ;
; v_senderCompId_i[28..27]  ; Input ; Info     ; Stuck at GND      ;
; v_senderCompId_i[18..17]  ; Input ; Info     ; Stuck at GND      ;
; v_senderCompId_i[9..7]    ; Input ; Info     ; Stuck at GND      ;
; v_senderCompId_i[4..2]    ; Input ; Info     ; Stuck at GND      ;
; v_senderCompId_i[43]      ; Input ; Info     ; Stuck at GND      ;
; v_senderCompId_i[42]      ; Input ; Info     ; Stuck at VCC      ;
; v_senderCompId_i[36]      ; Input ; Info     ; Stuck at GND      ;
; v_senderCompId_i[26]      ; Input ; Info     ; Stuck at VCC      ;
; v_senderCompId_i[25]      ; Input ; Info     ; Stuck at GND      ;
; v_senderCompId_i[24]      ; Input ; Info     ; Stuck at VCC      ;
; v_senderCompId_i[23]      ; Input ; Info     ; Stuck at GND      ;
; v_senderCompId_i[20]      ; Input ; Info     ; Stuck at GND      ;
; v_senderCompId_i[19]      ; Input ; Info     ; Stuck at VCC      ;
; v_senderCompId_i[16]      ; Input ; Info     ; Stuck at VCC      ;
; v_senderCompId_i[15]      ; Input ; Info     ; Stuck at GND      ;
; v_senderCompId_i[12]      ; Input ; Info     ; Stuck at GND      ;
; s_v_beginString_i[6..0]   ; Input ; Info     ; Stuck at VCC      ;
; s_v_beginString_i[63..7]  ; Input ; Info     ; Stuck at GND      ;
; v_beginString_i[53..52]   ; Input ; Info     ; Stuck at VCC      ;
; v_beginString_i[43..41]   ; Input ; Info     ; Stuck at VCC      ;
; v_beginString_i[37..36]   ; Input ; Info     ; Stuck at VCC      ;
; v_beginString_i[27..25]   ; Input ; Info     ; Stuck at VCC      ;
; v_beginString_i[20..19]   ; Input ; Info     ; Stuck at VCC      ;
; v_beginString_i[2..1]     ; Input ; Info     ; Stuck at VCC      ;
; v_beginString_i[255..54]  ; Input ; Info     ; Stuck at GND      ;
; v_beginString_i[51..50]   ; Input ; Info     ; Stuck at GND      ;
; v_beginString_i[48..46]   ; Input ; Info     ; Stuck at GND      ;
; v_beginString_i[40..38]   ; Input ; Info     ; Stuck at GND      ;
; v_beginString_i[33..30]   ; Input ; Info     ; Stuck at GND      ;
; v_beginString_i[24..23]   ; Input ; Info     ; Stuck at GND      ;
; v_beginString_i[18..15]   ; Input ; Info     ; Stuck at GND      ;
; v_beginString_i[13..12]   ; Input ; Info     ; Stuck at GND      ;
; v_beginString_i[10..9]    ; Input ; Info     ; Stuck at GND      ;
; v_beginString_i[5..3]     ; Input ; Info     ; Stuck at GND      ;
; v_beginString_i[49]       ; Input ; Info     ; Stuck at VCC      ;
; v_beginString_i[45]       ; Input ; Info     ; Stuck at VCC      ;
; v_beginString_i[44]       ; Input ; Info     ; Stuck at GND      ;
; v_beginString_i[35]       ; Input ; Info     ; Stuck at GND      ;
; v_beginString_i[34]       ; Input ; Info     ; Stuck at VCC      ;
; v_beginString_i[29]       ; Input ; Info     ; Stuck at VCC      ;
; v_beginString_i[28]       ; Input ; Info     ; Stuck at GND      ;
; v_beginString_i[22]       ; Input ; Info     ; Stuck at VCC      ;
; v_beginString_i[21]       ; Input ; Info     ; Stuck at GND      ;
; v_beginString_i[14]       ; Input ; Info     ; Stuck at VCC      ;
; v_beginString_i[11]       ; Input ; Info     ; Stuck at VCC      ;
; v_beginString_i[8]        ; Input ; Info     ; Stuck at VCC      ;
; v_beginString_i[7]        ; Input ; Info     ; Stuck at GND      ;
; v_beginString_i[6]        ; Input ; Info     ; Stuck at VCC      ;
; v_beginString_i[0]        ; Input ; Info     ; Stuck at GND      ;
; s_v_senderCompId_i[5..0]  ; Input ; Info     ; Stuck at VCC      ;
; s_v_senderCompId_i[63..6] ; Input ; Info     ; Stuck at GND      ;
; v_heartBeatInt_i[5..4]    ; Input ; Info     ; Stuck at VCC      ;
; v_heartBeatInt_i[255..6]  ; Input ; Info     ; Stuck at GND      ;
; v_heartBeatInt_i[3..0]    ; Input ; Info     ; Stuck at GND      ;
; s_v_heartBeatInt_i[63..1] ; Input ; Info     ; Stuck at GND      ;
; s_v_heartBeatInt_i[0]     ; Input ; Info     ; Stuck at VCC      ;
+---------------------------+-------+----------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "session_manager:session_controller"                                                          ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; timeout_i     ; Input  ; Info     ; Stuck at GND                                                                        ;
; end_session_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; resendDone_i  ; Input  ; Info     ; Stuck at GND                                                                        ;
; disconnect_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:32     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Thu May  2 04:31:51 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fix_engine -c fix_engine
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file bin2bcd/binary_to_bcd.sv
    Info (12023): Found entity 1: binary_to_bcd
Info (12021): Found 1 design units, including 1 entities, in source file session_manager.sv
    Info (12023): Found entity 1: session_manager
Info (12021): Found 1 design units, including 1 entities, in source file sequence_generator.sv
    Info (12023): Found entity 1: sequence_generator
Info (12021): Found 1 design units, including 1 entities, in source file received_msg_processor.sv
    Info (12023): Found entity 1: received_msg_processor
Info (12021): Found 1 design units, including 1 entities, in source file ram.sv
    Info (12023): Found entity 1: ram
Info (12021): Found 1 design units, including 1 entities, in source file interface_controller_in.sv
    Info (12023): Found entity 1: interface_controller_in
Info (12021): Found 1 design units, including 1 entities, in source file hostaddress.sv
    Info (12023): Found entity 1: hostaddress
Info (12021): Found 1 design units, including 1 entities, in source file fsm_msg_create_2.sv
    Info (12023): Found entity 1: fsm_msg_create_2
Info (12021): Found 1 design units, including 1 entities, in source file fix_parser_out_module.sv
    Info (12023): Found entity 1: fix_parser_out_module
Info (12021): Found 1 design units, including 1 entities, in source file fix_parser.sv
    Info (12023): Found entity 1: fix_parser
Info (12021): Found 1 design units, including 1 entities, in source file fix_engine.sv
    Info (12023): Found entity 1: fix_engine
Info (12021): Found 1 design units, including 1 entities, in source file create_message.sv
    Info (12023): Found entity 1: create_message
Info (12021): Found 1 design units, including 1 entities, in source file create_checksum.sv
    Info (12023): Found entity 1: create_checksum
Info (12021): Found 1 design units, including 1 entities, in source file counter.sv
    Info (12023): Found entity 1: counter
Info (12021): Found 1 design units, including 1 entities, in source file connection_toe.sv
    Info (12023): Found entity 1: connection_toe
Info (12021): Found 1 design units, including 1 entities, in source file checksum.sv
    Info (12023): Found entity 1: checksum
Info (12021): Found 1 design units, including 1 entities, in source file bodylength.sv
    Info (12023): Found entity 1: bodylength
Info (12021): Found 1 design units, including 1 entities, in source file ascii2int.sv
    Info (12023): Found entity 1: ascii2int
Warning (10236): Verilog HDL Implicit Net warning at fix_engine.sv(116): created implicit net for "disconnect_o"
Warning (10236): Verilog HDL Implicit Net warning at fix_engine.sv(135): created implicit net for "w_tag_en"
Warning (10236): Verilog HDL Implicit Net warning at fix_engine.sv(137): created implicit net for "w_val_en"
Warning (10222): Verilog HDL Parameter Declaration warning at session_manager.sv(42): Parameter Declaration in module "session_manager" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at ram.sv(9): Parameter Declaration in module "ram" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at sequence_generator.sv(27): Parameter Declaration in module "sequence_generator" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at received_msg_processor.sv(62): Parameter Declaration in module "received_msg_processor" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at received_msg_processor.sv(63): Parameter Declaration in module "received_msg_processor" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at received_msg_processor.sv(64): Parameter Declaration in module "received_msg_processor" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at received_msg_processor.sv(65): Parameter Declaration in module "received_msg_processor" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at received_msg_processor.sv(66): Parameter Declaration in module "received_msg_processor" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at received_msg_processor.sv(67): Parameter Declaration in module "received_msg_processor" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at received_msg_processor.sv(68): Parameter Declaration in module "received_msg_processor" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at received_msg_processor.sv(69): Parameter Declaration in module "received_msg_processor" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at received_msg_processor.sv(70): Parameter Declaration in module "received_msg_processor" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at received_msg_processor.sv(71): Parameter Declaration in module "received_msg_processor" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at received_msg_processor.sv(72): Parameter Declaration in module "received_msg_processor" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at received_msg_processor.sv(73): Parameter Declaration in module "received_msg_processor" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at received_msg_processor.sv(74): Parameter Declaration in module "received_msg_processor" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at received_msg_processor.sv(75): Parameter Declaration in module "received_msg_processor" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at interface_controller_in.sv(22): Parameter Declaration in module "interface_controller_in" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at interface_controller_in.sv(23): Parameter Declaration in module "interface_controller_in" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at interface_controller_in.sv(24): Parameter Declaration in module "interface_controller_in" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at interface_controller_in.sv(27): Parameter Declaration in module "interface_controller_in" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at interface_controller_in.sv(28): Parameter Declaration in module "interface_controller_in" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at interface_controller_in.sv(29): Parameter Declaration in module "interface_controller_in" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at interface_controller_in.sv(30): Parameter Declaration in module "interface_controller_in" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at interface_controller_in.sv(31): Parameter Declaration in module "interface_controller_in" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at interface_controller_in.sv(32): Parameter Declaration in module "interface_controller_in" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at hostaddress.sv(13): Parameter Declaration in module "hostaddress" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at fsm_msg_create_2.sv(32): Parameter Declaration in module "fsm_msg_create_2" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at fsm_msg_create_2.sv(33): Parameter Declaration in module "fsm_msg_create_2" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at fsm_msg_create_2.sv(34): Parameter Declaration in module "fsm_msg_create_2" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at fsm_msg_create_2.sv(35): Parameter Declaration in module "fsm_msg_create_2" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at fsm_msg_create_2.sv(36): Parameter Declaration in module "fsm_msg_create_2" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at fsm_msg_create_2.sv(37): Parameter Declaration in module "fsm_msg_create_2" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at fsm_msg_create_2.sv(38): Parameter Declaration in module "fsm_msg_create_2" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at fsm_msg_create_2.sv(39): Parameter Declaration in module "fsm_msg_create_2" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at fsm_msg_create_2.sv(40): Parameter Declaration in module "fsm_msg_create_2" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at fsm_msg_create_2.sv(41): Parameter Declaration in module "fsm_msg_create_2" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at fsm_msg_create_2.sv(42): Parameter Declaration in module "fsm_msg_create_2" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at fsm_msg_create_2.sv(43): Parameter Declaration in module "fsm_msg_create_2" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at fix_engine.sv(21): Parameter Declaration in module "fix_engine" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at create_message.sv(66): Parameter Declaration in module "create_message" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at create_message.sv(67): Parameter Declaration in module "create_message" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at create_message.sv(68): Parameter Declaration in module "create_message" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at create_message.sv(69): Parameter Declaration in module "create_message" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at create_message.sv(70): Parameter Declaration in module "create_message" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at create_message.sv(71): Parameter Declaration in module "create_message" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at create_message.sv(72): Parameter Declaration in module "create_message" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at create_message.sv(73): Parameter Declaration in module "create_message" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at create_message.sv(74): Parameter Declaration in module "create_message" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at create_message.sv(75): Parameter Declaration in module "create_message" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at create_message.sv(76): Parameter Declaration in module "create_message" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at create_message.sv(77): Parameter Declaration in module "create_message" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at create_message.sv(78): Parameter Declaration in module "create_message" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at create_message.sv(79): Parameter Declaration in module "create_message" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at create_message.sv(80): Parameter Declaration in module "create_message" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at create_message.sv(81): Parameter Declaration in module "create_message" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at create_message.sv(82): Parameter Declaration in module "create_message" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at create_message.sv(83): Parameter Declaration in module "create_message" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at create_message.sv(84): Parameter Declaration in module "create_message" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at create_message.sv(85): Parameter Declaration in module "create_message" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at create_message.sv(86): Parameter Declaration in module "create_message" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at create_message.sv(87): Parameter Declaration in module "create_message" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at create_message.sv(88): Parameter Declaration in module "create_message" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at create_message.sv(89): Parameter Declaration in module "create_message" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at create_message.sv(90): Parameter Declaration in module "create_message" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at create_message.sv(91): Parameter Declaration in module "create_message" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at create_message.sv(92): Parameter Declaration in module "create_message" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at create_message.sv(93): Parameter Declaration in module "create_message" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at create_message.sv(94): Parameter Declaration in module "create_message" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at create_message.sv(95): Parameter Declaration in module "create_message" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at create_message.sv(96): Parameter Declaration in module "create_message" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at create_message.sv(97): Parameter Declaration in module "create_message" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at create_message.sv(98): Parameter Declaration in module "create_message" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at create_message.sv(99): Parameter Declaration in module "create_message" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at create_message.sv(100): Parameter Declaration in module "create_message" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at create_message.sv(101): Parameter Declaration in module "create_message" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at create_message.sv(102): Parameter Declaration in module "create_message" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at create_message.sv(103): Parameter Declaration in module "create_message" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at create_message.sv(104): Parameter Declaration in module "create_message" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at create_message.sv(105): Parameter Declaration in module "create_message" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at create_message.sv(106): Parameter Declaration in module "create_message" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Info (12127): Elaborating entity "fix_engine" for the top level hierarchy
Info (12128): Elaborating entity "hostaddress" for hierarchy "hostaddress:hostaddresstable"
Warning (10030): Net "ram_s.data_a" at hostaddress.sv(16) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "ram_s.waddr_a" at hostaddress.sv(16) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "ram_s.we_a" at hostaddress.sv(16) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "connection_toe" for hierarchy "connection_toe:toe_if"
Info (12128): Elaborating entity "session_manager" for hierarchy "session_manager:session_controller"
Warning (10036): Verilog HDL or VHDL warning at session_manager.sv(46): object "doResend_o" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at session_manager.sv(47): object "end_session_o" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at session_manager.sv(48): object "error_type_o" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at session_manager.sv(49): object "messagereceived_o" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at session_manager.sv(70): object "new_message_valid" assigned a value but never read
Warning (10034): Output port "data_in_2" at session_manager.sv(24) has no driver
Info (12128): Elaborating entity "ram" for hierarchy "session_manager:session_controller|ram:states"
Info (12128): Elaborating entity "received_msg_processor" for hierarchy "received_msg_processor:message_processor"
Warning (10036): Verilog HDL or VHDL warning at received_msg_processor.sv(24): object "f_possDupFlag" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at received_msg_processor.sv(25): object "f_msgSeqNum" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at received_msg_processor.sv(26): object "f_targetCompId" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at received_msg_processor.sv(27): object "f_srcCompId" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at received_msg_processor.sv(28): object "f_beginSeqNum" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at received_msg_processor.sv(29): object "f_endSeqNum" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at received_msg_processor.sv(30): object "f_gapFillFlag" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at received_msg_processor.sv(31): object "f_newSeqNum" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at received_msg_processor.sv(32): object "f_heartbeatInt" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at received_msg_processor.sv(33): object "f_sendTime" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at received_msg_processor.sv(34): object "f_default" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at received_msg_processor.sv(35): object "buffer_pdf" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at received_msg_processor.sv(36): object "buffer_msgSeqN" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at received_msg_processor.sv(37): object "buffer_tcompid" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at received_msg_processor.sv(38): object "buffer_srcompid" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at received_msg_processor.sv(39): object "buffer_bgsn" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at received_msg_processor.sv(40): object "buffer_endsn" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at received_msg_processor.sv(41): object "buffer_gff" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at received_msg_processor.sv(42): object "buffer_newsqn" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at received_msg_processor.sv(43): object "buffer_hrtbtint" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at received_msg_processor.sv(44): object "buffer_sendtime" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at received_msg_processor.sv(45): object "buffer_msgType" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at received_msg_processor.sv(46): object "default_val" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at received_msg_processor.sv(47): object "temp_bodylength" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at received_msg_processor.sv(53): object "checksum_valid" assigned a value but never read
Warning (10240): Verilog HDL Always Construct warning at received_msg_processor.sv(127): inferring latch(es) for variable "new_message_o", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at received_msg_processor.sv(127): inferring latch(es) for variable "error_type_o", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at received_msg_processor.sv(127): inferring latch(es) for variable "type_o", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at received_msg_processor.sv(127): inferring latch(es) for variable "end_processing", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at received_msg_processor.sv(127): inferring latch(es) for variable "buffer_msgSeqN_signal", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at received_msg_processor.sv(127): inferring latch(es) for variable "buffer_msgtype_signal", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at received_msg_processor.sv(127): inferring latch(es) for variable "bufferval_signal", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at received_msg_processor.sv(127): inferring latch(es) for variable "buffer_t_signal", which holds its previous value in one or more paths through the always construct
Warning (10762): Verilog HDL Case Statement warning at received_msg_processor.sv(321): can't check case statement for completeness because the case expression has too many possible states
Info (10041): Inferred latch for "end_processing" at received_msg_processor.sv(127)
Info (10041): Inferred latch for "new_message_o" at received_msg_processor.sv(127)
Info (10041): Inferred latch for "type_o[0]" at received_msg_processor.sv(127)
Info (10041): Inferred latch for "type_o[1]" at received_msg_processor.sv(127)
Info (10041): Inferred latch for "type_o[2]" at received_msg_processor.sv(127)
Info (10041): Inferred latch for "type_o[3]" at received_msg_processor.sv(127)
Info (10041): Inferred latch for "error_type_o[0]" at received_msg_processor.sv(127)
Info (10041): Inferred latch for "error_type_o[1]" at received_msg_processor.sv(127)
Info (10041): Inferred latch for "error_type_o[2]" at received_msg_processor.sv(127)
Info (10041): Inferred latch for "error_type_o[3]" at received_msg_processor.sv(127)
Info (12128): Elaborating entity "create_message" for hierarchy "create_message:create_messege_module"
Warning (10036): Verilog HDL or VHDL warning at create_message.sv(61): object "msg_creation_done_o" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at create_message.sv(62): object "output_valid_o" assigned a value but never read
Warning (10235): Verilog HDL Always Construct warning at create_message.sv(145): variable "rst" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at create_message.sv(198): variable "s_v_beginString_i" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at create_message.sv(218): variable "s_v_beginString_i" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at create_message.sv(285): variable "v_bodyLength_i" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at create_message.sv(287): variable "s_v_bodyLength_i" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at create_message.sv(304): variable "v_bodyLength_i" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at create_message.sv(306): variable "s_v_bodyLength_i" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at create_message.sv(371): variable "v_msgSeqNum_i" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at create_message.sv(373): variable "s_v_msgSeqNum_i" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at create_message.sv(390): variable "v_msgSeqNum_i" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at create_message.sv(392): variable "s_v_msgSeqNum_i" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info (10264): Verilog HDL Case Statement information at create_message.sv(115): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at create_message.sv(128): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at create_message.sv(442): truncated value with size 256 to match size of target (64)
Warning (10230): Verilog HDL assignment warning at create_message.sv(460): truncated value with size 256 to match size of target (64)
Warning (10235): Verilog HDL Always Construct warning at create_message.sv(507): variable "v_senderCompId_i" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at create_message.sv(509): variable "s_v_senderCompId_i" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at create_message.sv(524): variable "v_senderCompId_i" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at create_message.sv(526): variable "s_v_senderCompId_i" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at create_message.sv(573): variable "v_sendTime_i" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at create_message.sv(590): variable "v_sendTime_i" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at create_message.sv(639): variable "v_targetCompId_i" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at create_message.sv(641): variable "s_v_targetCompId_i" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at create_message.sv(656): variable "v_targetCompId_i" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at create_message.sv(658): variable "s_v_targetCompId_i" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at create_message.sv(795): variable "v_heartBeatInt_i" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at create_message.sv(798): variable "s_v_heartBeatInt_i" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at create_message.sv(813): variable "v_heartBeatInt_i" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at create_message.sv(816): variable "s_v_heartBeatInt_i" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at create_message.sv(143): inferring latch(es) for variable "tag_o", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at create_message.sv(143): inferring latch(es) for variable "tag_valid_o", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at create_message.sv(143): inferring latch(es) for variable "val_o", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at create_message.sv(143): inferring latch(es) for variable "val_valid_o", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at create_message.sv(143): inferring latch(es) for variable "t_size_o", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at create_message.sv(143): inferring latch(es) for variable "v_size_o", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at create_message.sv(143): inferring latch(es) for variable "checksum_o", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at create_message.sv(143): inferring latch(es) for variable "start_chksm_o", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "start_chksm_o" at create_message.sv(143)
Info (10041): Inferred latch for "checksum_o" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[0]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[1]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[2]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[3]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[4]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[5]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[6]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[7]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[8]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[9]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[10]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[11]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[12]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[13]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[14]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[15]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[16]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[17]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[18]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[19]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[20]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[21]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[22]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[23]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[24]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[25]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[26]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[27]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[28]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[29]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[30]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[31]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[32]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[33]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[34]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[35]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[36]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[37]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[38]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[39]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[40]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[41]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[42]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[43]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[44]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[45]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[46]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[47]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[48]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[49]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[50]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[51]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[52]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[53]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[54]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[55]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[56]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[57]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[58]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[59]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[60]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[61]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[62]" at create_message.sv(143)
Info (10041): Inferred latch for "v_size_o[63]" at create_message.sv(143)
Info (10041): Inferred latch for "t_size_o[0]" at create_message.sv(143)
Info (10041): Inferred latch for "t_size_o[1]" at create_message.sv(143)
Info (10041): Inferred latch for "t_size_o[2]" at create_message.sv(143)
Info (10041): Inferred latch for "t_size_o[3]" at create_message.sv(143)
Info (10041): Inferred latch for "t_size_o[4]" at create_message.sv(143)
Info (10041): Inferred latch for "val_valid_o" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[0]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[1]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[2]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[3]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[4]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[5]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[6]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[7]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[8]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[9]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[10]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[11]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[12]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[13]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[14]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[15]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[16]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[17]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[18]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[19]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[20]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[21]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[22]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[23]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[24]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[25]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[26]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[27]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[28]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[29]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[30]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[31]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[32]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[33]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[34]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[35]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[36]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[37]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[38]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[39]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[40]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[41]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[42]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[43]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[44]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[45]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[46]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[47]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[48]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[49]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[50]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[51]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[52]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[53]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[54]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[55]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[56]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[57]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[58]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[59]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[60]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[61]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[62]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[63]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[64]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[65]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[66]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[67]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[68]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[69]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[70]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[71]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[72]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[73]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[74]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[75]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[76]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[77]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[78]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[79]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[80]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[81]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[82]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[83]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[84]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[85]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[86]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[87]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[88]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[89]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[90]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[91]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[92]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[93]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[94]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[95]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[96]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[97]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[98]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[99]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[100]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[101]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[102]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[103]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[104]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[105]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[106]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[107]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[108]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[109]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[110]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[111]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[112]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[113]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[114]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[115]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[116]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[117]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[118]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[119]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[120]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[121]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[122]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[123]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[124]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[125]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[126]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[127]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[128]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[129]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[130]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[131]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[132]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[133]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[134]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[135]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[136]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[137]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[138]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[139]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[140]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[141]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[142]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[143]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[144]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[145]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[146]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[147]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[148]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[149]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[150]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[151]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[152]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[153]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[154]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[155]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[156]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[157]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[158]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[159]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[160]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[161]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[162]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[163]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[164]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[165]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[166]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[167]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[168]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[169]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[170]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[171]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[172]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[173]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[174]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[175]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[176]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[177]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[178]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[179]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[180]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[181]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[182]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[183]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[184]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[185]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[186]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[187]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[188]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[189]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[190]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[191]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[192]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[193]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[194]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[195]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[196]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[197]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[198]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[199]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[200]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[201]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[202]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[203]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[204]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[205]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[206]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[207]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[208]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[209]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[210]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[211]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[212]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[213]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[214]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[215]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[216]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[217]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[218]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[219]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[220]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[221]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[222]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[223]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[224]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[225]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[226]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[227]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[228]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[229]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[230]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[231]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[232]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[233]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[234]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[235]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[236]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[237]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[238]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[239]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[240]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[241]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[242]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[243]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[244]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[245]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[246]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[247]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[248]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[249]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[250]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[251]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[252]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[253]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[254]" at create_message.sv(143)
Info (10041): Inferred latch for "val_o[255]" at create_message.sv(143)
Info (10041): Inferred latch for "tag_valid_o" at create_message.sv(143)
Info (10041): Inferred latch for "tag_o[0]" at create_message.sv(143)
Info (10041): Inferred latch for "tag_o[1]" at create_message.sv(143)
Info (10041): Inferred latch for "tag_o[2]" at create_message.sv(143)
Info (10041): Inferred latch for "tag_o[3]" at create_message.sv(143)
Info (10041): Inferred latch for "tag_o[4]" at create_message.sv(143)
Info (10041): Inferred latch for "tag_o[5]" at create_message.sv(143)
Info (10041): Inferred latch for "tag_o[6]" at create_message.sv(143)
Info (10041): Inferred latch for "tag_o[7]" at create_message.sv(143)
Info (10041): Inferred latch for "tag_o[8]" at create_message.sv(143)
Info (10041): Inferred latch for "tag_o[9]" at create_message.sv(143)
Info (10041): Inferred latch for "tag_o[10]" at create_message.sv(143)
Info (10041): Inferred latch for "tag_o[11]" at create_message.sv(143)
Info (10041): Inferred latch for "tag_o[12]" at create_message.sv(143)
Info (10041): Inferred latch for "tag_o[13]" at create_message.sv(143)
Info (10041): Inferred latch for "tag_o[14]" at create_message.sv(143)
Info (10041): Inferred latch for "tag_o[15]" at create_message.sv(143)
Info (10041): Inferred latch for "tag_o[16]" at create_message.sv(143)
Info (10041): Inferred latch for "tag_o[17]" at create_message.sv(143)
Info (10041): Inferred latch for "tag_o[18]" at create_message.sv(143)
Info (10041): Inferred latch for "tag_o[19]" at create_message.sv(143)
Info (10041): Inferred latch for "tag_o[20]" at create_message.sv(143)
Info (10041): Inferred latch for "tag_o[21]" at create_message.sv(143)
Info (10041): Inferred latch for "tag_o[22]" at create_message.sv(143)
Info (10041): Inferred latch for "tag_o[23]" at create_message.sv(143)
Info (10041): Inferred latch for "tag_o[24]" at create_message.sv(143)
Info (10041): Inferred latch for "tag_o[25]" at create_message.sv(143)
Info (10041): Inferred latch for "tag_o[26]" at create_message.sv(143)
Info (10041): Inferred latch for "tag_o[27]" at create_message.sv(143)
Info (10041): Inferred latch for "tag_o[28]" at create_message.sv(143)
Info (10041): Inferred latch for "tag_o[29]" at create_message.sv(143)
Info (10041): Inferred latch for "tag_o[30]" at create_message.sv(143)
Info (10041): Inferred latch for "tag_o[31]" at create_message.sv(143)
Info (12128): Elaborating entity "fsm_msg_create_2" for hierarchy "fsm_msg_create_2:fsm"
Warning (10036): Verilog HDL or VHDL warning at fsm_msg_create_2.sv(56): object "start_chksm_o" assigned a value but never read
Warning (10240): Verilog HDL Always Construct warning at fsm_msg_create_2.sv(69): inferring latch(es) for variable "done_o", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at fsm_msg_create_2.sv(69): inferring latch(es) for variable "data_o", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at fsm_msg_create_2.sv(69): inferring latch(es) for variable "end_o", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at fsm_msg_create_2.sv(69): inferring latch(es) for variable "all_sent_o", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at fsm_msg_create_2.sv(69): inferring latch(es) for variable "temp_var", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at fsm_msg_create_2.sv(69): inferring latch(es) for variable "end_of_msg_o", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at fsm_msg_create_2.sv(69): inferring latch(es) for variable "t_width", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at fsm_msg_create_2.sv(69): inferring latch(es) for variable "temp_var_t", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at fsm_msg_create_2.sv(69): inferring latch(es) for variable "t_width_t", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at fsm_msg_create_2.sv(69): inferring latch(es) for variable "v_width", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at fsm_msg_create_2.sv(69): inferring latch(es) for variable "v_width_t", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "v_width_t[0]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[1]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[2]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[3]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[4]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[5]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[6]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[7]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[8]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[9]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[10]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[11]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[12]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[13]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[14]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[15]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[16]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[17]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[18]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[19]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[20]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[21]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[22]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[23]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[24]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[25]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[26]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[27]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[28]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[29]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[30]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[31]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[32]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[33]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[34]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[35]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[36]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[37]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[38]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[39]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[40]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[41]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[42]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[43]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[44]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[45]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[46]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[47]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[48]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[49]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[50]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[51]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[52]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[53]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[54]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[55]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[56]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[57]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[58]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[59]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[60]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[61]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[62]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width_t[63]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[0]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[1]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[2]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[3]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[4]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[5]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[6]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[7]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[8]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[9]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[10]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[11]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[12]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[13]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[14]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[15]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[16]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[17]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[18]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[19]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[20]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[21]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[22]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[23]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[24]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[25]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[26]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[27]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[28]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[29]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[30]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[31]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[32]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[33]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[34]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[35]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[36]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[37]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[38]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[39]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[40]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[41]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[42]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[43]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[44]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[45]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[46]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[47]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[48]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[49]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[50]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[51]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[52]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[53]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[54]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[55]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[56]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[57]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[58]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[59]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[60]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[61]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[62]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "v_width[63]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "t_width_t[0]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "t_width_t[1]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "t_width_t[2]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "t_width_t[3]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "t_width_t[4]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var_t[0]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var_t[1]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var_t[2]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var_t[3]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var_t[4]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var_t[5]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var_t[6]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var_t[7]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var_t[8]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var_t[9]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var_t[10]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var_t[11]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var_t[12]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var_t[13]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var_t[14]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var_t[15]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var_t[16]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var_t[17]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var_t[18]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var_t[19]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var_t[20]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var_t[21]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var_t[22]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var_t[23]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var_t[24]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var_t[25]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var_t[26]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var_t[27]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var_t[28]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var_t[29]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var_t[30]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var_t[31]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "t_width[0]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "t_width[1]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "t_width[2]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "t_width[3]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "t_width[4]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "end_of_msg_o" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var[0]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var[1]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var[2]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var[3]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var[4]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var[5]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var[6]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var[7]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var[8]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var[9]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var[10]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var[11]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var[12]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var[13]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var[14]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var[15]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var[16]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var[17]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var[18]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var[19]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var[20]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var[21]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var[22]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var[23]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var[24]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var[25]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var[26]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var[27]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var[28]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var[29]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var[30]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "temp_var[31]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "all_sent_o" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "end_o" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "data_o[0]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "data_o[1]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "data_o[2]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "data_o[3]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "data_o[4]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "data_o[5]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "data_o[6]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "data_o[7]" at fsm_msg_create_2.sv(69)
Info (10041): Inferred latch for "done_o" at fsm_msg_create_2.sv(69)
Info (12128): Elaborating entity "create_checksum" for hierarchy "create_checksum:checksum_calc"
Warning (10240): Verilog HDL Always Construct warning at create_checksum.sv(52): inferring latch(es) for variable "checksum_o", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at create_checksum.sv(52): inferring latch(es) for variable "temp", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at create_checksum.sv(52): inferring latch(es) for variable "temp2", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at create_checksum.sv(52): inferring latch(es) for variable "temp3", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at create_checksum.sv(52): inferring latch(es) for variable "q_10", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at create_checksum.sv(52): inferring latch(es) for variable "r_10", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at create_checksum.sv(52): inferring latch(es) for variable "r_100", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "r_100[0]" at create_checksum.sv(52)
Info (10041): Inferred latch for "r_100[1]" at create_checksum.sv(52)
Info (10041): Inferred latch for "r_100[2]" at create_checksum.sv(52)
Info (10041): Inferred latch for "r_100[3]" at create_checksum.sv(52)
Info (10041): Inferred latch for "r_100[4]" at create_checksum.sv(52)
Info (10041): Inferred latch for "r_100[5]" at create_checksum.sv(52)
Info (10041): Inferred latch for "r_100[6]" at create_checksum.sv(52)
Info (10041): Inferred latch for "r_100[7]" at create_checksum.sv(52)
Info (10041): Inferred latch for "r_10[0]" at create_checksum.sv(52)
Info (10041): Inferred latch for "r_10[1]" at create_checksum.sv(52)
Info (10041): Inferred latch for "r_10[2]" at create_checksum.sv(52)
Info (10041): Inferred latch for "r_10[3]" at create_checksum.sv(52)
Info (10041): Inferred latch for "r_10[4]" at create_checksum.sv(52)
Info (10041): Inferred latch for "r_10[5]" at create_checksum.sv(52)
Info (10041): Inferred latch for "r_10[6]" at create_checksum.sv(52)
Info (10041): Inferred latch for "r_10[7]" at create_checksum.sv(52)
Info (10041): Inferred latch for "q_10[0]" at create_checksum.sv(52)
Info (10041): Inferred latch for "q_10[1]" at create_checksum.sv(52)
Info (10041): Inferred latch for "q_10[2]" at create_checksum.sv(52)
Info (10041): Inferred latch for "q_10[3]" at create_checksum.sv(52)
Info (10041): Inferred latch for "q_10[4]" at create_checksum.sv(52)
Info (10041): Inferred latch for "q_10[5]" at create_checksum.sv(52)
Info (10041): Inferred latch for "q_10[6]" at create_checksum.sv(52)
Info (10041): Inferred latch for "q_10[7]" at create_checksum.sv(52)
Info (10041): Inferred latch for "temp3[0]" at create_checksum.sv(52)
Info (10041): Inferred latch for "temp3[1]" at create_checksum.sv(52)
Info (10041): Inferred latch for "temp3[2]" at create_checksum.sv(52)
Info (10041): Inferred latch for "temp3[3]" at create_checksum.sv(52)
Info (10041): Inferred latch for "temp3[4]" at create_checksum.sv(52)
Info (10041): Inferred latch for "temp3[5]" at create_checksum.sv(52)
Info (10041): Inferred latch for "temp3[6]" at create_checksum.sv(52)
Info (10041): Inferred latch for "temp3[7]" at create_checksum.sv(52)
Info (10041): Inferred latch for "temp2[0]" at create_checksum.sv(52)
Info (10041): Inferred latch for "temp2[1]" at create_checksum.sv(52)
Info (10041): Inferred latch for "temp2[2]" at create_checksum.sv(52)
Info (10041): Inferred latch for "temp2[3]" at create_checksum.sv(52)
Info (10041): Inferred latch for "temp2[4]" at create_checksum.sv(52)
Info (10041): Inferred latch for "temp2[5]" at create_checksum.sv(52)
Info (10041): Inferred latch for "temp2[6]" at create_checksum.sv(52)
Info (10041): Inferred latch for "temp2[7]" at create_checksum.sv(52)
Info (10041): Inferred latch for "temp2[8]" at create_checksum.sv(52)
Info (10041): Inferred latch for "temp[0]" at create_checksum.sv(52)
Info (10041): Inferred latch for "temp[1]" at create_checksum.sv(52)
Info (10041): Inferred latch for "temp[2]" at create_checksum.sv(52)
Info (10041): Inferred latch for "temp[3]" at create_checksum.sv(52)
Info (10041): Inferred latch for "temp[4]" at create_checksum.sv(52)
Info (10041): Inferred latch for "temp[5]" at create_checksum.sv(52)
Info (10041): Inferred latch for "temp[6]" at create_checksum.sv(52)
Info (10041): Inferred latch for "temp[7]" at create_checksum.sv(52)
Info (10041): Inferred latch for "temp[8]" at create_checksum.sv(52)
Info (10041): Inferred latch for "checksum_o[0]" at create_checksum.sv(52)
Info (10041): Inferred latch for "checksum_o[1]" at create_checksum.sv(52)
Info (10041): Inferred latch for "checksum_o[2]" at create_checksum.sv(52)
Info (10041): Inferred latch for "checksum_o[3]" at create_checksum.sv(52)
Info (10041): Inferred latch for "checksum_o[4]" at create_checksum.sv(52)
Info (10041): Inferred latch for "checksum_o[5]" at create_checksum.sv(52)
Info (10041): Inferred latch for "checksum_o[6]" at create_checksum.sv(52)
Info (10041): Inferred latch for "checksum_o[7]" at create_checksum.sv(52)
Info (12128): Elaborating entity "sequence_generator" for hierarchy "sequence_generator:sequence_manager"
Warning (10230): Verilog HDL assignment warning at sequence_generator.sv(52): truncated value with size 80 to match size of target (32)
Warning (10240): Verilog HDL Always Construct warning at sequence_generator.sv(64): inferring latch(es) for variable "width_seq_o", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "width_seq_o[0]" at sequence_generator.sv(72)
Info (10041): Inferred latch for "width_seq_o[1]" at sequence_generator.sv(72)
Info (10041): Inferred latch for "width_seq_o[2]" at sequence_generator.sv(72)
Info (10041): Inferred latch for "width_seq_o[3]" at sequence_generator.sv(72)
Info (12128): Elaborating entity "binary_to_bcd" for hierarchy "sequence_generator:sequence_manager|binary_to_bcd:converted"
Warning (10230): Verilog HDL assignment warning at binary_to_bcd.sv(98): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at binary_to_bcd.sv(71): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at binary_to_bcd.sv(135): truncated value with size 32 to match size of target (5)
Info (12128): Elaborating entity "bodylength" for hierarchy "bodylength:bodylengthcalc"
Warning (10270): Verilog HDL Case Statement warning at bodylength.sv(35): incomplete case statement has no default case item
Info (10264): Verilog HDL Case Statement information at bodylength.sv(35): all case item expressions in this case statement are onehot
Warning (10240): Verilog HDL Always Construct warning at bodylength.sv(32): inferring latch(es) for variable "length", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at bodylength.sv(92): truncated value with size 32 to match size of target (1)
Info (10041): Inferred latch for "length[0]" at bodylength.sv(34)
Info (10041): Inferred latch for "length[1]" at bodylength.sv(34)
Info (10041): Inferred latch for "length[2]" at bodylength.sv(34)
Info (10041): Inferred latch for "length[3]" at bodylength.sv(34)
Info (10041): Inferred latch for "length[4]" at bodylength.sv(34)
Info (10041): Inferred latch for "length[5]" at bodylength.sv(34)
Info (10041): Inferred latch for "length[6]" at bodylength.sv(34)
Info (10041): Inferred latch for "length[7]" at bodylength.sv(34)
Info (10041): Inferred latch for "length[8]" at bodylength.sv(34)
Info (10041): Inferred latch for "length[9]" at bodylength.sv(34)
Info (10041): Inferred latch for "length[10]" at bodylength.sv(34)
Info (10041): Inferred latch for "length[11]" at bodylength.sv(34)
Info (10041): Inferred latch for "length[12]" at bodylength.sv(34)
Info (10041): Inferred latch for "length[13]" at bodylength.sv(34)
Info (10041): Inferred latch for "length[14]" at bodylength.sv(34)
Info (10041): Inferred latch for "length[15]" at bodylength.sv(34)
Info (10041): Inferred latch for "length[16]" at bodylength.sv(34)
Info (10041): Inferred latch for "length[17]" at bodylength.sv(34)
Info (10041): Inferred latch for "length[18]" at bodylength.sv(34)
Info (10041): Inferred latch for "length[19]" at bodylength.sv(34)
Info (10041): Inferred latch for "length[20]" at bodylength.sv(34)
Info (10041): Inferred latch for "length[21]" at bodylength.sv(34)
Info (10041): Inferred latch for "length[22]" at bodylength.sv(34)
Info (10041): Inferred latch for "length[23]" at bodylength.sv(34)
Info (10041): Inferred latch for "length[24]" at bodylength.sv(34)
Info (10041): Inferred latch for "length[25]" at bodylength.sv(34)
Info (10041): Inferred latch for "length[26]" at bodylength.sv(34)
Info (10041): Inferred latch for "length[27]" at bodylength.sv(34)
Info (10041): Inferred latch for "length[28]" at bodylength.sv(34)
Info (10041): Inferred latch for "length[29]" at bodylength.sv(34)
Info (10041): Inferred latch for "length[30]" at bodylength.sv(34)
Info (10041): Inferred latch for "length[31]" at bodylength.sv(34)
Info (12128): Elaborating entity "fix_parser" for hierarchy "fix_parser:parser"
Warning (10240): Verilog HDL Always Construct warning at fix_parser.sv(47): inferring latch(es) for variable "data", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at fix_parser.sv(47): inferring latch(es) for variable "tag_s", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at fix_parser.sv(47): inferring latch(es) for variable "value_s", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at fix_parser.sv(47): inferring latch(es) for variable "next_state", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "next_state.value2" at fix_parser.sv(47)
Info (10041): Inferred latch for "next_state.value1" at fix_parser.sv(47)
Info (10041): Inferred latch for "next_state.tag" at fix_parser.sv(47)
Info (10041): Inferred latch for "next_state.initial_s" at fix_parser.sv(47)
Info (10041): Inferred latch for "value_s" at fix_parser.sv(47)
Info (10041): Inferred latch for "tag_s" at fix_parser.sv(47)
Info (10041): Inferred latch for "data[0]" at fix_parser.sv(47)
Info (10041): Inferred latch for "data[1]" at fix_parser.sv(47)
Info (10041): Inferred latch for "data[2]" at fix_parser.sv(47)
Info (10041): Inferred latch for "data[3]" at fix_parser.sv(47)
Info (10041): Inferred latch for "data[4]" at fix_parser.sv(47)
Info (10041): Inferred latch for "data[5]" at fix_parser.sv(47)
Info (10041): Inferred latch for "data[6]" at fix_parser.sv(47)
Info (10041): Inferred latch for "data[7]" at fix_parser.sv(47)
Info (12128): Elaborating entity "fix_parser_out_module" for hierarchy "fix_parser_out_module:out_module"
Warning (10036): Verilog HDL or VHDL warning at fix_parser_out_module.sv(35): object "start_of_header_o" assigned a value but never read
Warning (10235): Verilog HDL Always Construct warning at fix_parser_out_module.sv(74): variable "rst" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at fix_parser_out_module.sv(91): variable "data_i" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at fix_parser_out_module.sv(116): variable "data_i" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at fix_parser_out_module.sv(121): variable "first_tag" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at fix_parser_out_module.sv(125): variable "last_tag" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at fix_parser_out_module.sv(139): variable "data_i" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at fix_parser_out_module.sv(144): variable "first_tag" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at fix_parser_out_module.sv(148): variable "last_tag" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at fix_parser_out_module.sv(163): variable "data_i" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at fix_parser_out_module.sv(176): variable "data_i" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at fix_parser_out_module.sv(193): variable "data_i" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at fix_parser_out_module.sv(72): inferring latch(es) for variable "tag", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at fix_parser_out_module.sv(72): inferring latch(es) for variable "value", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at fix_parser_out_module.sv(72): inferring latch(es) for variable "end_of_body", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at fix_parser_out_module.sv(72): inferring latch(es) for variable "start_of_header", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at fix_parser_out_module.sv(72): inferring latch(es) for variable "t_wr_cs", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at fix_parser_out_module.sv(72): inferring latch(es) for variable "t_wr_en", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at fix_parser_out_module.sv(72): inferring latch(es) for variable "v_wr_cs", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at fix_parser_out_module.sv(72): inferring latch(es) for variable "v_wr_en", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at fix_parser_out_module.sv(72): inferring latch(es) for variable "start_message", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at fix_parser_out_module.sv(72): inferring latch(es) for variable "next_state", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "start_message" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "v_wr_en" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "v_wr_cs" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "t_wr_en" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "t_wr_cs" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "end_of_body" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[0]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[1]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[2]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[3]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[4]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[5]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[6]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[7]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[8]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[9]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[10]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[11]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[12]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[13]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[14]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[15]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[16]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[17]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[18]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[19]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[20]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[21]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[22]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[23]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[24]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[25]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[26]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[27]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[28]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[29]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[30]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[31]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[32]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[33]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[34]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[35]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[36]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[37]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[38]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[39]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[40]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[41]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[42]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[43]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[44]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[45]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[46]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[47]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[48]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[49]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[50]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[51]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[52]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[53]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[54]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[55]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[56]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[57]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[58]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[59]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[60]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[61]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[62]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[63]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[64]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[65]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[66]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[67]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[68]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[69]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[70]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[71]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[72]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[73]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[74]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[75]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[76]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[77]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[78]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[79]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[80]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[81]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[82]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[83]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[84]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[85]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[86]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[87]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[88]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[89]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[90]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[91]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[92]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[93]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[94]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[95]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[96]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[97]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[98]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[99]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[100]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[101]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[102]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[103]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[104]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[105]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[106]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[107]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[108]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[109]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[110]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[111]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[112]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[113]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[114]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[115]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[116]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[117]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[118]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[119]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[120]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[121]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[122]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[123]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[124]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[125]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[126]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[127]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[128]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[129]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[130]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[131]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[132]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[133]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[134]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[135]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[136]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[137]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[138]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[139]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[140]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[141]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[142]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[143]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[144]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[145]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[146]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[147]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[148]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[149]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[150]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[151]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[152]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[153]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[154]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[155]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[156]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[157]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[158]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[159]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[160]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[161]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[162]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[163]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[164]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[165]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[166]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[167]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[168]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[169]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[170]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[171]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[172]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[173]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[174]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[175]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[176]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[177]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[178]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[179]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[180]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[181]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[182]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[183]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[184]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[185]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[186]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[187]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[188]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[189]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[190]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[191]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[192]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[193]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[194]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[195]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[196]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[197]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[198]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[199]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[200]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[201]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[202]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[203]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[204]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[205]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[206]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[207]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[208]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[209]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[210]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[211]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[212]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[213]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[214]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[215]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[216]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[217]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[218]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[219]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[220]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[221]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[222]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[223]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[224]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[225]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[226]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[227]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[228]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[229]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[230]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[231]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[232]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[233]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[234]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[235]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[236]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[237]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[238]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[239]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[240]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[241]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[242]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[243]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[244]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[245]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[246]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[247]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[248]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[249]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[250]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[251]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[252]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[253]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[254]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "value[255]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "tag[0]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "tag[1]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "tag[2]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "tag[3]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "tag[4]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "tag[5]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "tag[6]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "tag[7]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "tag[8]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "tag[9]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "tag[10]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "tag[11]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "tag[12]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "tag[13]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "tag[14]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "tag[15]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "tag[16]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "tag[17]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "tag[18]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "tag[19]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "tag[20]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "tag[21]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "tag[22]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "tag[23]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "tag[24]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "tag[25]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "tag[26]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "tag[27]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "tag[28]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "tag[29]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "tag[30]" at fix_parser_out_module.sv(72)
Info (10041): Inferred latch for "tag[31]" at fix_parser_out_module.sv(72)
Info (12128): Elaborating entity "checksum" for hierarchy "checksum:checksum"
Warning (10036): Verilog HDL or VHDL warning at checksum.sv(34): object "soh" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at checksum.sv(35): object "head" assigned a value but never read
Warning (10235): Verilog HDL Always Construct warning at checksum.sv(50): variable "rst" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at checksum.sv(68): variable "temp" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at checksum.sv(68): variable "data_i" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at checksum.sv(79): variable "temp" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at checksum.sv(79): variable "data_i" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at checksum.sv(89): variable "temp" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at checksum.sv(99): variable "rcv_checksum" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at checksum.sv(48): inferring latch(es) for variable "checksum", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at checksum.sv(48): inferring latch(es) for variable "valid", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at checksum.sv(48): inferring latch(es) for variable "temp", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "temp[0]" at checksum.sv(48)
Info (10041): Inferred latch for "temp[1]" at checksum.sv(48)
Info (10041): Inferred latch for "temp[2]" at checksum.sv(48)
Info (10041): Inferred latch for "temp[3]" at checksum.sv(48)
Info (10041): Inferred latch for "temp[4]" at checksum.sv(48)
Info (10041): Inferred latch for "temp[5]" at checksum.sv(48)
Info (10041): Inferred latch for "temp[6]" at checksum.sv(48)
Info (10041): Inferred latch for "temp[7]" at checksum.sv(48)
Info (10041): Inferred latch for "temp[8]" at checksum.sv(48)
Info (10041): Inferred latch for "valid" at checksum.sv(48)
Info (10041): Inferred latch for "checksum[0]" at checksum.sv(48)
Info (10041): Inferred latch for "checksum[1]" at checksum.sv(48)
Info (10041): Inferred latch for "checksum[2]" at checksum.sv(48)
Info (10041): Inferred latch for "checksum[3]" at checksum.sv(48)
Info (10041): Inferred latch for "checksum[4]" at checksum.sv(48)
Info (10041): Inferred latch for "checksum[5]" at checksum.sv(48)
Info (10041): Inferred latch for "checksum[6]" at checksum.sv(48)
Info (10041): Inferred latch for "checksum[7]" at checksum.sv(48)
Info (12128): Elaborating entity "ascii2int" for hierarchy "checksum:checksum|ascii2int:ascii2binary"
Warning (10235): Verilog HDL Always Construct warning at ascii2int.sv(48): variable "rst" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ascii2int.sv(67): variable "data_i" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at ascii2int.sv(71): truncated value with size 32 to match size of target (8)
Warning (10235): Verilog HDL Always Construct warning at ascii2int.sv(72): variable "data_i" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at ascii2int.sv(76): truncated value with size 32 to match size of target (8)
Warning (10235): Verilog HDL Always Construct warning at ascii2int.sv(77): variable "data_i" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at ascii2int.sv(46): inferring latch(es) for variable "result", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ascii2int.sv(46): inferring latch(es) for variable "d2", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ascii2int.sv(46): inferring latch(es) for variable "d1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ascii2int.sv(46): inferring latch(es) for variable "d0", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ascii2int.sv(46): inferring latch(es) for variable "done", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "done" at ascii2int.sv(46)
Info (10041): Inferred latch for "d0[0]" at ascii2int.sv(46)
Info (10041): Inferred latch for "d0[1]" at ascii2int.sv(46)
Info (10041): Inferred latch for "d0[2]" at ascii2int.sv(46)
Info (10041): Inferred latch for "d0[3]" at ascii2int.sv(46)
Info (10041): Inferred latch for "d0[4]" at ascii2int.sv(46)
Info (10041): Inferred latch for "d0[5]" at ascii2int.sv(46)
Info (10041): Inferred latch for "d0[6]" at ascii2int.sv(46)
Info (10041): Inferred latch for "d0[7]" at ascii2int.sv(46)
Info (10041): Inferred latch for "d1[0]" at ascii2int.sv(46)
Info (10041): Inferred latch for "d1[1]" at ascii2int.sv(46)
Info (10041): Inferred latch for "d1[2]" at ascii2int.sv(46)
Info (10041): Inferred latch for "d1[3]" at ascii2int.sv(46)
Info (10041): Inferred latch for "d1[4]" at ascii2int.sv(46)
Info (10041): Inferred latch for "d1[5]" at ascii2int.sv(46)
Info (10041): Inferred latch for "d1[6]" at ascii2int.sv(46)
Info (10041): Inferred latch for "d1[7]" at ascii2int.sv(46)
Info (10041): Inferred latch for "d2[0]" at ascii2int.sv(46)
Info (10041): Inferred latch for "d2[1]" at ascii2int.sv(46)
Info (10041): Inferred latch for "d2[2]" at ascii2int.sv(46)
Info (10041): Inferred latch for "d2[3]" at ascii2int.sv(46)
Info (10041): Inferred latch for "d2[4]" at ascii2int.sv(46)
Info (10041): Inferred latch for "d2[5]" at ascii2int.sv(46)
Info (10041): Inferred latch for "d2[6]" at ascii2int.sv(46)
Info (10041): Inferred latch for "d2[7]" at ascii2int.sv(46)
Info (10041): Inferred latch for "result[0]" at ascii2int.sv(46)
Info (10041): Inferred latch for "result[1]" at ascii2int.sv(46)
Info (10041): Inferred latch for "result[2]" at ascii2int.sv(46)
Info (10041): Inferred latch for "result[3]" at ascii2int.sv(46)
Info (10041): Inferred latch for "result[4]" at ascii2int.sv(46)
Info (10041): Inferred latch for "result[5]" at ascii2int.sv(46)
Info (10041): Inferred latch for "result[6]" at ascii2int.sv(46)
Info (10041): Inferred latch for "result[7]" at ascii2int.sv(46)
Info (12128): Elaborating entity "interface_controller_in" for hierarchy "interface_controller_in:if_controller"
Warning (10230): Verilog HDL assignment warning at interface_controller_in.sv(74): truncated value with size 9 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at interface_controller_in.sv(78): truncated value with size 9 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at interface_controller_in.sv(84): truncated value with size 9 to match size of target (8)
Warning (10240): Verilog HDL Always Construct warning at interface_controller_in.sv(58): inferring latch(es) for variable "data_o", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at interface_controller_in.sv(58): inferring latch(es) for variable "data_t_1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at interface_controller_in.sv(58): inferring latch(es) for variable "data_t_2", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "data_t_2" at interface_controller_in.sv(58)
Info (10041): Inferred latch for "data_t_1" at interface_controller_in.sv(58)
Info (10041): Inferred latch for "data_o[0]" at interface_controller_in.sv(58)
Info (10041): Inferred latch for "data_o[1]" at interface_controller_in.sv(58)
Info (10041): Inferred latch for "data_o[2]" at interface_controller_in.sv(58)
Info (10041): Inferred latch for "data_o[3]" at interface_controller_in.sv(58)
Info (10041): Inferred latch for "data_o[4]" at interface_controller_in.sv(58)
Info (10041): Inferred latch for "data_o[5]" at interface_controller_in.sv(58)
Info (10041): Inferred latch for "data_o[6]" at interface_controller_in.sv(58)
Info (10041): Inferred latch for "data_o[7]" at interface_controller_in.sv(58)
Warning (14026): LATCH primitive "fix_parser:parser|tag_s" is permanently enabled
Warning (14026): LATCH primitive "fix_parser:parser|value_s" is permanently enabled
Warning (276021): Created node "hostaddress:hostaddresstable|ram" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "hostaddress:hostaddresstable|ram_s" is uninferred due to inappropriate RAM size
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "hostaddress:hostaddresstable|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 320
        Info (286033): Parameter WIDTHAD_A set to 2
        Info (286033): Parameter NUMWORDS_A set to 4
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/fix_engine.ram0_hostaddress_c19714e1.hdl.mif
Info (278001): Inferred 5 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "create_checksum:checksum_calc|Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "create_checksum:checksum_calc|Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "create_checksum:checksum_calc|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "create_checksum:checksum_calc|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "create_checksum:checksum_calc|Mod2"
Info (12130): Elaborated megafunction instantiation "hostaddress:hostaddresstable|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "hostaddress:hostaddresstable|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "320"
    Info (12134): Parameter "WIDTHAD_A" = "2"
    Info (12134): Parameter "NUMWORDS_A" = "4"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/fix_engine.ram0_hostaddress_c19714e1.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dmj1.tdf
    Info (12023): Found entity 1: altsyncram_dmj1
Info (12130): Elaborated megafunction instantiation "create_checksum:checksum_calc|lpm_divide:Div1"
Info (12133): Instantiated megafunction "create_checksum:checksum_calc|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_7bm.tdf
    Info (12023): Found entity 1: lpm_divide_7bm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ute.tdf
    Info (12023): Found entity 1: alt_u_div_ute
Info (12130): Elaborated megafunction instantiation "create_checksum:checksum_calc|lpm_divide:Mod1"
Info (12133): Instantiated megafunction "create_checksum:checksum_calc|lpm_divide:Mod1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_d3m.tdf
    Info (12023): Found entity 1: lpm_divide_d3m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ekh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_4ue.tdf
    Info (12023): Found entity 1: alt_u_div_4ue
Info (12130): Elaborated megafunction instantiation "create_checksum:checksum_calc|lpm_divide:Div0"
Info (12133): Instantiated megafunction "create_checksum:checksum_calc|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "create_checksum:checksum_calc|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "create_checksum:checksum_calc|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_a3m.tdf
    Info (12023): Found entity 1: lpm_divide_a3m
Info (12130): Elaborated megafunction instantiation "create_checksum:checksum_calc|lpm_divide:Mod2"
Info (12133): Instantiated megafunction "create_checksum:checksum_calc|lpm_divide:Mod2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "create_message:create_messege_module|tag_o[21]" merged with LATCH primitive "create_message:create_messege_module|tag_o[19]"
    Info (13026): Duplicate LATCH primitive "create_message:create_messege_module|tag_o[20]" merged with LATCH primitive "create_message:create_messege_module|tag_o[19]"
    Info (13026): Duplicate LATCH primitive "create_checksum:checksum_calc|checksum_o[5]" merged with LATCH primitive "create_checksum:checksum_calc|checksum_o[4]"
    Info (13026): Duplicate LATCH primitive "create_message:create_messege_module|tag_o[5]" merged with LATCH primitive "create_message:create_messege_module|tag_o[4]"
    Info (13026): Duplicate LATCH primitive "create_message:create_messege_module|tag_o[13]" merged with LATCH primitive "create_message:create_messege_module|tag_o[12]"
Warning (13012): Latch interface_controller_in:if_controller|data_o[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch interface_controller_in:if_controller|data_o[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal session_manager:session_controller|initiate_msg_o
Warning (13012): Latch interface_controller_in:if_controller|data_o[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch interface_controller_in:if_controller|data_o[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch interface_controller_in:if_controller|data_o[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch interface_controller_in:if_controller|data_o[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch interface_controller_in:if_controller|data_o[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch interface_controller_in:if_controller|data_o[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_valid_o has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|tag_valid_o has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|all_sent_o has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|data_o[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch interface_controller_in:if_controller|data_t_1 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch interface_controller_in:if_controller|data_t_2 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|data_o[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|data_o[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|data_o[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|data_o[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|data_o[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|data_o[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|data_o[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|t_width[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|t_width_t[1]
Warning (13012): Latch fsm_msg_create_2:fsm|t_width[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state0
Warning (13012): Latch fsm_msg_create_2:fsm|t_width[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state0
Warning (13012): Latch fsm_msg_create_2:fsm|t_width_t[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|t_width[1]
Warning (13012): Latch fsm_msg_create_2:fsm|t_width_t[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|t_width[2]
Warning (13012): Latch create_message:create_messege_module|checksum_o has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_message:create_messege_module|state.state18
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch fsm_msg_create_2:fsm|done_o has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|start_chksm_o has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_message:create_messege_module|state.state20
Warning (13012): Latch create_checksum:checksum_calc|checksum_o[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_checksum:checksum_calc|state.state3
Warning (13012): Latch create_message:create_messege_module|tag_o[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_message:create_messege_module|state.state16
Warning (13012): Latch create_message:create_messege_module|tag_o[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|temp_var[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|WideOr16
Warning (13012): Latch fsm_msg_create_2:fsm|temp_var[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|WideOr16
Warning (13012): Latch fsm_msg_create_2:fsm|temp_var[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|WideOr16
Warning (13012): Latch fsm_msg_create_2:fsm|temp_var_t[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state6
Warning (13012): Latch fsm_msg_create_2:fsm|temp_var_t[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state6
Warning (13012): Latch fsm_msg_create_2:fsm|temp_var_t[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state6
Warning (13012): Latch fsm_msg_create_2:fsm|temp_var_t[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state6
Warning (13012): Latch fsm_msg_create_2:fsm|temp_var_t[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state6
Warning (13012): Latch fsm_msg_create_2:fsm|temp_var_t[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state6
Warning (13012): Latch fsm_msg_create_2:fsm|temp_var[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|WideOr16
Warning (13012): Latch fsm_msg_create_2:fsm|temp_var[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|WideOr16
Warning (13012): Latch fsm_msg_create_2:fsm|temp_var[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|WideOr16
Warning (13012): Latch create_checksum:checksum_calc|checksum_o[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_checksum:checksum_calc|state.state3
Warning (13012): Latch create_message:create_messege_module|val_o[129] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[137] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[145] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[153] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[161] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[169] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[177] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[185] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[193] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[201] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[209] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[217] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[225] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[233] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[241] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[249] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|tag_o[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|tag_o[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_message:create_messege_module|state.state1
Warning (13012): Latch create_message:create_messege_module|val_o[33] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[65] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_message:create_messege_module|state.state38
Warning (13012): Latch create_message:create_messege_module|val_o[97] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[41] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_message:create_messege_module|state.state1
Warning (13012): Latch create_message:create_messege_module|val_o[73] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_message:create_messege_module|state.state38
Warning (13012): Latch create_message:create_messege_module|val_o[105] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_message:create_messege_module|state.state38
Warning (13012): Latch create_message:create_messege_module|val_o[49] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_message:create_messege_module|state.state1
Warning (13012): Latch create_message:create_messege_module|val_o[81] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[113] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_message:create_messege_module|state.state1
Warning (13012): Latch create_message:create_messege_module|val_o[57] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_message:create_messege_module|state.state38
Warning (13012): Latch create_message:create_messege_module|val_o[89] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[121] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[130] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[138] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[146] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[154] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[162] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[170] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[178] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[186] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[194] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[202] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[210] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[218] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[226] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[234] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[242] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[250] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|tag_o[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|tag_o[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_message:create_messege_module|state.state1
Warning (13012): Latch create_message:create_messege_module|val_o[34] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_message:create_messege_module|state.state1
Warning (13012): Latch create_message:create_messege_module|val_o[66] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[98] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[42] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_message:create_messege_module|state.state1
Warning (13012): Latch create_message:create_messege_module|val_o[74] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_message:create_messege_module|state.state38
Warning (13012): Latch create_message:create_messege_module|val_o[106] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_message:create_messege_module|state.state38
Warning (13012): Latch create_message:create_messege_module|val_o[50] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_message:create_messege_module|state.state38
Warning (13012): Latch create_message:create_messege_module|val_o[82] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[114] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_message:create_messege_module|state.state1
Warning (13012): Latch create_message:create_messege_module|val_o[58] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[90] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[122] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|tag_o[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_message:create_messege_module|state.state16
Warning (13012): Latch create_message:create_messege_module|tag_o[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|tag_o[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_message:create_messege_module|state.state38
Warning (13012): Latch create_message:create_messege_module|val_o[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_message:create_messege_module|state.state1
Warning (13012): Latch create_message:create_messege_module|val_o[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_message:create_messege_module|state.state1
Warning (13012): Latch create_message:create_messege_module|val_o[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_message:create_messege_module|state.state1
Warning (13012): Latch create_message:create_messege_module|val_o[35] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[43] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_message:create_messege_module|state.state1
Warning (13012): Latch create_message:create_messege_module|val_o[51] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_message:create_messege_module|state.state38
Warning (13012): Latch create_message:create_messege_module|val_o[59] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_message:create_messege_module|state.state38
Warning (13012): Latch create_message:create_messege_module|val_o[67] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[75] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_message:create_messege_module|state.state38
Warning (13012): Latch create_message:create_messege_module|val_o[83] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[91] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[99] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[107] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[115] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[123] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[131] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[163] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[195] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[227] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[139] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[171] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[203] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[235] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[147] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[179] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[211] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[243] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[155] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[187] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[219] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[251] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_checksum:checksum_calc|checksum_o[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_checksum:checksum_calc|state.state3
Warning (13012): Latch create_message:create_messege_module|tag_o[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_message:create_messege_module|state.state16
Warning (13012): Latch create_message:create_messege_module|tag_o[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_message:create_messege_module|state.state16
Warning (13012): Latch create_message:create_messege_module|val_o[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[36] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[44] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[52] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[60] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[68] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[76] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[84] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[92] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[100] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[108] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[116] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[124] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[132] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[164] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[196] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[228] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[140] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[172] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[204] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[236] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[148] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[180] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[212] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[244] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[156] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[188] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[220] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[252] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[37] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[45] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[53] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[61] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[69] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[77] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[85] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[93] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[101] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[109] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[117] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[125] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[133] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[165] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[197] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[229] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[141] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[173] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[205] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[237] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[149] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[181] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[213] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[245] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[157] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[189] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[221] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[253] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_message:create_messege_module|state.state1
Warning (13012): Latch create_message:create_messege_module|val_o[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[38] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[46] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[54] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_message:create_messege_module|state.state37
Warning (13012): Latch create_message:create_messege_module|val_o[62] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_message:create_messege_module|state.state37
Warning (13012): Latch create_message:create_messege_module|val_o[70] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_message:create_messege_module|state.state37
Warning (13012): Latch create_message:create_messege_module|val_o[78] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_message:create_messege_module|state.state37
Warning (13012): Latch create_message:create_messege_module|val_o[86] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[94] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[102] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[110] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[118] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[126] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[134] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[166] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[198] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[230] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[142] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[174] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[206] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[238] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[150] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[182] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[214] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[246] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[158] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[190] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[222] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[254] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_message:create_messege_module|state.state37
Warning (13012): Latch create_message:create_messege_module|val_o[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_message:create_messege_module|state.state37
Warning (13012): Latch create_message:create_messege_module|val_o[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_message:create_messege_module|state.state37
Warning (13012): Latch create_message:create_messege_module|val_o[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_message:create_messege_module|state.state37
Warning (13012): Latch create_message:create_messege_module|val_o[39] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_message:create_messege_module|state.state37
Warning (13012): Latch create_message:create_messege_module|val_o[47] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_message:create_messege_module|state.state37
Warning (13012): Latch create_message:create_messege_module|val_o[55] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_message:create_messege_module|state.state37
Warning (13012): Latch create_message:create_messege_module|val_o[63] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_message:create_messege_module|state.state37
Warning (13012): Latch create_message:create_messege_module|val_o[71] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_message:create_messege_module|state.state37
Warning (13012): Latch create_message:create_messege_module|val_o[79] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_message:create_messege_module|state.state37
Warning (13012): Latch create_message:create_messege_module|val_o[87] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[95] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[103] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[111] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[119] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[127] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[135] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[167] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[199] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[231] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[143] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[175] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[207] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[239] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[151] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[183] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[215] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[247] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[159] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[191] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[223] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[255] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|t_size_o[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_message:create_messege_module|state.state16
Warning (13012): Latch create_message:create_messege_module|t_size_o[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_message:create_messege_module|state.state16
Warning (13012): Latch create_message:create_messege_module|t_size_o[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_message:create_messege_module|state.state16
Warning (13012): Latch create_message:create_messege_module|v_size_o[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch create_message:create_messege_module|v_size_o[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_message:create_messege_module|state.state1
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch fsm_msg_create_2:fsm|end_o has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_checksum:checksum_calc|q_10[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_checksum:checksum_calc|state.state6
Warning (13012): Latch create_checksum:checksum_calc|temp3[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_checksum:checksum_calc|state.state2
Warning (13012): Latch create_checksum:checksum_calc|temp3[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_checksum:checksum_calc|state.state2
Warning (13012): Latch create_checksum:checksum_calc|temp3[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_checksum:checksum_calc|state.state2
Warning (13012): Latch create_checksum:checksum_calc|temp3[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_checksum:checksum_calc|state.state2
Warning (13012): Latch create_checksum:checksum_calc|temp3[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_checksum:checksum_calc|state.state2
Warning (13012): Latch create_checksum:checksum_calc|temp3[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_checksum:checksum_calc|state.state2
Warning (13012): Latch create_checksum:checksum_calc|r_10[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_checksum:checksum_calc|state.state6
Warning (13012): Latch create_message:create_messege_module|val_o[40] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[56] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_message:create_messege_module|state.state38
Warning (13012): Latch create_message:create_messege_module|val_o[32] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[48] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_message:create_messege_module|state.state38
Warning (13012): Latch create_message:create_messege_module|val_o[104] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[120] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[96] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[112] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[168] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[184] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[160] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[176] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[232] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[248] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[224] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[240] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_checksum:checksum_calc|q_10[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_checksum:checksum_calc|state.state6
Warning (13012): Latch create_checksum:checksum_calc|r_10[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_checksum:checksum_calc|state.state6
Warning (13012): Latch create_checksum:checksum_calc|r_10[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_checksum:checksum_calc|state.state6
Warning (13012): Latch create_checksum:checksum_calc|q_10[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_checksum:checksum_calc|state.state6
Warning (13012): Latch create_checksum:checksum_calc|r_10[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_checksum:checksum_calc|state.state6
Warning (13012): Latch create_checksum:checksum_calc|q_10[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_checksum:checksum_calc|state.state6
Warning (13012): Latch create_checksum:checksum_calc|q_10[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_checksum:checksum_calc|state.state6
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch create_message:create_messege_module|v_size_o[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch create_checksum:checksum_calc|temp[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_checksum:checksum_calc|state.state2
Warning (13012): Latch create_checksum:checksum_calc|temp[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_checksum:checksum_calc|state.state2
Warning (13012): Latch create_checksum:checksum_calc|temp[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_checksum:checksum_calc|state.state2
Warning (13012): Latch create_checksum:checksum_calc|temp[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_checksum:checksum_calc|state.state2
Warning (13012): Latch create_checksum:checksum_calc|temp[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_checksum:checksum_calc|state.state2
Warning (13012): Latch create_checksum:checksum_calc|temp[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_checksum:checksum_calc|state.state2
Warning (13012): Latch create_checksum:checksum_calc|temp3[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_checksum:checksum_calc|state.state2
Warning (13012): Latch create_message:create_messege_module|val_o[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_message:create_messege_module|state.state1
Warning (13012): Latch create_message:create_messege_module|val_o[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[72] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_message:create_messege_module|state.state38
Warning (13012): Latch create_message:create_messege_module|val_o[88] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[64] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[80] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[136] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[152] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[128] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[144] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[200] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[216] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[192] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_message:create_messege_module|val_o[208] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch create_checksum:checksum_calc|temp3[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_checksum:checksum_calc|state.state2
Warning (13012): Latch create_checksum:checksum_calc|r_100[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_checksum:checksum_calc|temp3[2]
Warning (13012): Latch create_checksum:checksum_calc|r_100[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_checksum:checksum_calc|temp3[3]
Warning (13012): Latch create_message:create_messege_module|v_size_o[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch create_checksum:checksum_calc|r_100[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_checksum:checksum_calc|temp3[4]
Warning (13012): Latch create_checksum:checksum_calc|temp[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_checksum:checksum_calc|state.state2
Warning (13012): Latch create_checksum:checksum_calc|r_100[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_checksum:checksum_calc|temp3[5]
Warning (13012): Latch create_checksum:checksum_calc|temp[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_checksum:checksum_calc|state.state2
Warning (13012): Latch create_checksum:checksum_calc|r_100[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_checksum:checksum_calc|temp3[6]
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch create_message:create_messege_module|v_size_o[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch create_message:create_messege_module|v_size_o[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch create_message:create_messege_module|v_size_o[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal create_message:create_messege_module|state.state1
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch create_message:create_messege_module|v_size_o[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch create_message:create_messege_module|v_size_o[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch create_message:create_messege_module|v_size_o[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch create_message:create_messege_module|v_size_o[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch create_message:create_messege_module|v_size_o[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch create_message:create_messege_module|v_size_o[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch create_message:create_messege_module|v_size_o[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch create_message:create_messege_module|v_size_o[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch create_message:create_messege_module|v_size_o[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch create_message:create_messege_module|v_size_o[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch create_message:create_messege_module|v_size_o[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch create_message:create_messege_module|v_size_o[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch create_message:create_messege_module|v_size_o[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch create_message:create_messege_module|v_size_o[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch create_message:create_messege_module|v_size_o[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch create_message:create_messege_module|v_size_o[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch create_message:create_messege_module|v_size_o[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch create_message:create_messege_module|v_size_o[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch create_message:create_messege_module|v_size_o[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch create_message:create_messege_module|v_size_o[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch create_message:create_messege_module|v_size_o[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch create_message:create_messege_module|v_size_o[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch create_message:create_messege_module|v_size_o[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch create_message:create_messege_module|v_size_o[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch create_message:create_messege_module|v_size_o[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[32] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch create_message:create_messege_module|v_size_o[32] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[32] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch create_message:create_messege_module|v_size_o[33] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[33] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[33] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[34] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch create_message:create_messege_module|v_size_o[34] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[34] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch create_message:create_messege_module|v_size_o[35] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[35] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[35] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[36] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch create_message:create_messege_module|v_size_o[36] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[36] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch create_message:create_messege_module|v_size_o[37] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[37] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[37] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[38] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch create_message:create_messege_module|v_size_o[38] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[38] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch create_message:create_messege_module|v_size_o[39] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[39] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[39] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[40] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch create_message:create_messege_module|v_size_o[40] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[40] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch create_message:create_messege_module|v_size_o[41] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[41] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[41] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[42] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch create_message:create_messege_module|v_size_o[42] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[42] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch create_message:create_messege_module|v_size_o[43] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[43] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[43] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[44] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch create_message:create_messege_module|v_size_o[44] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[44] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch create_message:create_messege_module|v_size_o[45] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[45] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[45] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[46] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch create_message:create_messege_module|v_size_o[46] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[46] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch create_message:create_messege_module|v_size_o[47] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[47] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[47] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[48] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch create_message:create_messege_module|v_size_o[48] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[48] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch create_message:create_messege_module|v_size_o[49] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[49] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[49] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[50] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch create_message:create_messege_module|v_size_o[50] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[50] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch create_message:create_messege_module|v_size_o[51] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[51] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[51] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[52] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch create_message:create_messege_module|v_size_o[52] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[52] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch create_message:create_messege_module|v_size_o[53] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[53] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[53] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[54] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch create_message:create_messege_module|v_size_o[54] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[54] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch create_message:create_messege_module|v_size_o[55] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[55] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[55] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[56] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch create_message:create_messege_module|v_size_o[56] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[56] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch create_message:create_messege_module|v_size_o[57] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[57] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[57] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[58] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch create_message:create_messege_module|v_size_o[58] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[58] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch create_message:create_messege_module|v_size_o[59] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[59] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[59] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[60] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch create_message:create_messege_module|v_size_o[60] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[60] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch create_message:create_messege_module|v_size_o[61] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[61] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[61] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch fsm_msg_create_2:fsm|v_width_t[62] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state5
Warning (13012): Latch create_message:create_messege_module|v_size_o[62] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[62] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Warning (13012): Latch create_message:create_messege_module|v_size_o[63] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fifo_full_i
Warning (13012): Latch fsm_msg_create_2:fsm|v_width[63] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal fsm_msg_create_2:fsm|state.state4
Info (286030): Timing-Driven Synthesis is running
Info (17049): 163 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "valid_i"
    Warning (15610): No output dependent on input pin "message_i[0]"
    Warning (15610): No output dependent on input pin "message_i[1]"
    Warning (15610): No output dependent on input pin "message_i[2]"
    Warning (15610): No output dependent on input pin "message_i[3]"
    Warning (15610): No output dependent on input pin "message_i[4]"
    Warning (15610): No output dependent on input pin "message_i[5]"
    Warning (15610): No output dependent on input pin "message_i[6]"
    Warning (15610): No output dependent on input pin "message_i[7]"
    Warning (15610): No output dependent on input pin "new_message_i"
Info (21057): Implemented 3283 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 9 output pins
    Info (21061): Implemented 2935 logic cells
    Info (21064): Implemented 320 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1333 warnings
    Info: Peak virtual memory: 739 megabytes
    Info: Processing ended: Thu May  2 04:32:35 2013
    Info: Elapsed time: 00:00:44
    Info: Total CPU time (on all processors): 00:00:45


