# Compile of FinalTB.v was successful.
# Compile of Noise_Eliminator.vo was successful.
# 2 compiles, 0 failed with no errors.
# Load canceled
# Compile of FinalTB.v was successful.
# Compile of Noise_Eliminator.vo was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui -L altera_ver -L cycloneiv_ver -L cycloneive_ver -sdftyp {/ne=D:/Files/University/Term 4/DLD Lab/Projects/Project2/ModelSim/NoiseEliminatorTB/Noise_Eliminator_v.sdo} work.FullTB
# vsim -gui -L altera_ver -L cycloneiv_ver -L cycloneive_ver -sdftyp "/ne=D:/Files/University/Term 4/DLD Lab/Projects/Project2/ModelSim/NoiseEliminatorTB/Noise_Eliminator_v.sdo" work.FullTB 
# Start time: 07:30:39 on May 04,2021
# Loading work.FullTB
# Loading work.RingOscillator
# Loading work.FullDesign
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# SDF 2020.1 Compiler 2020.02 Feb 28 2020
# 
# Loading instances from D:/Files/University/Term 4/DLD Lab/Projects/Project2/ModelSim/NoiseEliminatorTB/Noise_Eliminator_v.sdo
# ** Error (suppressible): (vsim-SDF-3250) Noise_Eliminator_v.sdo(0): Failed to find INSTANCE '/ne'.
# Loading instances from Noise_Eliminator_v.sdo
# ** Error (suppressible): (vsim-SDF-3894) : Errors occured in reading and resolving instances from compiled SDF file(s).
# ** Error: (vsim-3063) Port 'PowerMode' not found in the connected module (9th connection).
#    Time: 0 ps  Iteration: 0  Instance: /FullTB/full File: D:/Files/University/Term 4/DLD Lab/Projects/Project2/ModelSim/FinalTB/FinalTB.v Line: 17
# Loading altera_ver.PRIM_GDFF_LOW
# Error loading design
# End time: 07:30:40 on May 04,2021, Elapsed time: 0:00:01
# Errors: 3, Warnings: 8
vsim -gui -L altera_ver -L cycloneiv_ver -L cycloneive_ver -sdftyp {/full=D:/Files/University/Term 4/DLD Lab/Projects/Project2/ModelSim/FinalTB/Noise_Eliminator_v.sdo} work.FullTB
# vsim -gui -L altera_ver -L cycloneiv_ver -L cycloneive_ver -sdftyp "/full=D:/Files/University/Term 4/DLD Lab/Projects/Project2/ModelSim/FinalTB/Noise_Eliminator_v.sdo" work.FullTB 
# Start time: 07:31:07 on May 04,2021
# Loading work.FullTB
# Loading work.RingOscillator
# Loading work.FullDesign
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading instances from D:/Files/University/Term 4/DLD Lab/Projects/Project2/ModelSim/FinalTB/Noise_Eliminator_v.sdo
# Loading instances from Noise_Eliminator_v.sdo
# ** Error: (vsim-3063) Port 'PowerMode' not found in the connected module (9th connection).
#    Time: 0 ps  Iteration: 0  Instance: /FullTB/full File: D:/Files/University/Term 4/DLD Lab/Projects/Project2/ModelSim/FinalTB/FinalTB.v Line: 17
# Loading altera_ver.PRIM_GDFF_LOW
# Error loading design
# End time: 07:31:07 on May 04,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# Compile of FinalTB.v was successful.
# Compile of Noise_Eliminator.vo was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui -L altera_ver -L cycloneiv_ver -L cycloneive_ver -sdftyp {/full=D:/Files/University/Term 4/DLD Lab/Projects/Project2/ModelSim/FinalTB/Noise_Eliminator_v.sdo} work.FullTB
# vsim -gui -L altera_ver -L cycloneiv_ver -L cycloneive_ver -sdftyp "/full=D:/Files/University/Term 4/DLD Lab/Projects/Project2/ModelSim/FinalTB/Noise_Eliminator_v.sdo" work.FullTB 
# Start time: 07:31:37 on May 04,2021
# Loading work.FullTB
# Loading work.RingOscillator
# Loading work.FullDesign
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading instances from D:/Files/University/Term 4/DLD Lab/Projects/Project2/ModelSim/FinalTB/Noise_Eliminator_v.sdo
# Loading instances from Noise_Eliminator_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from D:/Files/University/Term 4/DLD Lab/Projects/Project2/ModelSim/FinalTB/Noise_Eliminator_v.sdo
# Loading timing data from Noise_Eliminator_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /FullTB File: D:/Files/University/Term 4/DLD Lab/Projects/Project2/ModelSim/FinalTB/FinalTB.v
add wave -position end sim:/FullTB/*
run -all
# ** Note: $stop    : D:/Files/University/Term 4/DLD Lab/Projects/Project2/ModelSim/FinalTB/FinalTB.v(35)
#    Time: 210 us  Iteration: 0  Instance: /FullTB
# Break in Module FullTB at D:/Files/University/Term 4/DLD Lab/Projects/Project2/ModelSim/FinalTB/FinalTB.v line 35
# Compile of FinalTB.v was successful.
# Compile of Noise_Eliminator.vo was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.FullTB
# Loading work.RingOscillator
# Loading work.FullDesign
# Loading work.hard_block
# Loading instances from D:/Files/University/Term 4/DLD Lab/Projects/Project2/ModelSim/FinalTB/Noise_Eliminator_v.sdo
# Loading instances from Noise_Eliminator_v.sdo
# Loading timing data from D:/Files/University/Term 4/DLD Lab/Projects/Project2/ModelSim/FinalTB/Noise_Eliminator_v.sdo
# Loading timing data from Noise_Eliminator_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /FullTB File: D:/Files/University/Term 4/DLD Lab/Projects/Project2/ModelSim/FinalTB/FinalTB.v
run -all
# ** Error: $hold( posedge clk &&& nosloadsclr:13574386 ps, d:13574391 ps, 189 ps );
#    Time: 13574391 ps  Iteration: 0  Process: /FullTB/full/\inst1|cnt|cnt[2]~_emulated /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:16732411 ps, d:16732545 ps, 189 ps );
#    Time: 16732545 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:17232411 ps, d:17232465 ps, 189 ps );
#    Time: 17232465 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:17232411 ps, d:17232544 ps, 189 ps );
#    Time: 17232544 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:17732411 ps, d:17732464 ps, 189 ps );
#    Time: 17732464 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:19232411 ps, ena:19232585 ps, 189 ps );
#    Time: 19232585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19232411 ps, ena:19232585 ps, 189 ps );
#    Time: 19232585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19232411 ps, ena:19232585 ps, 189 ps );
#    Time: 19232585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19232411 ps, ena:19232585 ps, 189 ps );
#    Time: 19232585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19232411 ps, ena:19232585 ps, 189 ps );
#    Time: 19232585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19232411 ps, ena:19232585 ps, 189 ps );
#    Time: 19232585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19232411 ps, ena:19232585 ps, 189 ps );
#    Time: 19232585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19232411 ps, ena:19232585 ps, 189 ps );
#    Time: 19232585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19232411 ps, ena:19232585 ps, 189 ps );
#    Time: 19232585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:19252411 ps, d:19252586 ps, 189 ps );
#    Time: 19252586 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:19732411 ps, ena:19732505 ps, 189 ps );
#    Time: 19732505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19732411 ps, ena:19732505 ps, 189 ps );
#    Time: 19732505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19732411 ps, ena:19732505 ps, 189 ps );
#    Time: 19732505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19732411 ps, ena:19732505 ps, 189 ps );
#    Time: 19732505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19732411 ps, ena:19732505 ps, 189 ps );
#    Time: 19732505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19732411 ps, ena:19732505 ps, 189 ps );
#    Time: 19732505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19732411 ps, ena:19732505 ps, 189 ps );
#    Time: 19732505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19732411 ps, ena:19732505 ps, 189 ps );
#    Time: 19732505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19732411 ps, ena:19732505 ps, 189 ps );
#    Time: 19732505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:19752411 ps, d:19752506 ps, 189 ps );
#    Time: 19752506 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:20232411 ps, ena:20232425 ps, 189 ps );
#    Time: 20232425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:20232411 ps, ena:20232425 ps, 189 ps );
#    Time: 20232425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:20232411 ps, ena:20232425 ps, 189 ps );
#    Time: 20232425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:20232411 ps, ena:20232425 ps, 189 ps );
#    Time: 20232425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:20232411 ps, ena:20232425 ps, 189 ps );
#    Time: 20232425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:20232411 ps, ena:20232425 ps, 189 ps );
#    Time: 20232425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:20232411 ps, ena:20232425 ps, 189 ps );
#    Time: 20232425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:20232411 ps, ena:20232425 ps, 189 ps );
#    Time: 20232425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:20232411 ps, ena:20232425 ps, 189 ps );
#    Time: 20232425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:20252411 ps, d:20252426 ps, 189 ps );
#    Time: 20252426 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:27272411 ps, d:27272525 ps, 189 ps );
#    Time: 27272525 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:27772411 ps, d:27772445 ps, 189 ps );
#    Time: 27772445 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:27772411 ps, d:27772524 ps, 189 ps );
#    Time: 27772524 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:28272411 ps, d:28272444 ps, 189 ps );
#    Time: 28272444 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:29772411 ps, ena:29772565 ps, 189 ps );
#    Time: 29772565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:29772411 ps, ena:29772565 ps, 189 ps );
#    Time: 29772565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:29772411 ps, ena:29772565 ps, 189 ps );
#    Time: 29772565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:29772411 ps, ena:29772565 ps, 189 ps );
#    Time: 29772565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:29772411 ps, ena:29772565 ps, 189 ps );
#    Time: 29772565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:29772411 ps, ena:29772565 ps, 189 ps );
#    Time: 29772565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:29772411 ps, ena:29772565 ps, 189 ps );
#    Time: 29772565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:29772411 ps, ena:29772565 ps, 189 ps );
#    Time: 29772565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:29772411 ps, ena:29772565 ps, 189 ps );
#    Time: 29772565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:29792411 ps, d:29792566 ps, 189 ps );
#    Time: 29792566 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:30272411 ps, ena:30272485 ps, 189 ps );
#    Time: 30272485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:30272411 ps, ena:30272485 ps, 189 ps );
#    Time: 30272485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:30272411 ps, ena:30272485 ps, 189 ps );
#    Time: 30272485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:30272411 ps, ena:30272485 ps, 189 ps );
#    Time: 30272485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:30272411 ps, ena:30272485 ps, 189 ps );
#    Time: 30272485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:30272411 ps, ena:30272485 ps, 189 ps );
#    Time: 30272485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:30272411 ps, ena:30272485 ps, 189 ps );
#    Time: 30272485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:30272411 ps, ena:30272485 ps, 189 ps );
#    Time: 30272485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:30272411 ps, ena:30272485 ps, 189 ps );
#    Time: 30272485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:30292411 ps, d:30292486 ps, 189 ps );
#    Time: 30292486 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:37312411 ps, d:37312585 ps, 189 ps );
#    Time: 37312585 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:37812411 ps, d:37812505 ps, 189 ps );
#    Time: 37812505 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:37812411 ps, d:37812584 ps, 189 ps );
#    Time: 37812584 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:38312411 ps, d:38312425 ps, 189 ps );
#    Time: 38312425 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:38312411 ps, d:38312504 ps, 189 ps );
#    Time: 38312504 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:38812411 ps, d:38812424 ps, 189 ps );
#    Time: 38812424 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:40312411 ps, ena:40312545 ps, 189 ps );
#    Time: 40312545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40312411 ps, ena:40312545 ps, 189 ps );
#    Time: 40312545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40312411 ps, ena:40312545 ps, 189 ps );
#    Time: 40312545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40312411 ps, ena:40312545 ps, 189 ps );
#    Time: 40312545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40312411 ps, ena:40312545 ps, 189 ps );
#    Time: 40312545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40312411 ps, ena:40312545 ps, 189 ps );
#    Time: 40312545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40312411 ps, ena:40312545 ps, 189 ps );
#    Time: 40312545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40312411 ps, ena:40312545 ps, 189 ps );
#    Time: 40312545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40312411 ps, ena:40312545 ps, 189 ps );
#    Time: 40312545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:40332411 ps, d:40332546 ps, 189 ps );
#    Time: 40332546 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:40812411 ps, ena:40812465 ps, 189 ps );
#    Time: 40812465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40812411 ps, ena:40812465 ps, 189 ps );
#    Time: 40812465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40812411 ps, ena:40812465 ps, 189 ps );
#    Time: 40812465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40812411 ps, ena:40812465 ps, 189 ps );
#    Time: 40812465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40812411 ps, ena:40812465 ps, 189 ps );
#    Time: 40812465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40812411 ps, ena:40812465 ps, 189 ps );
#    Time: 40812465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40812411 ps, ena:40812465 ps, 189 ps );
#    Time: 40812465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40812411 ps, ena:40812465 ps, 189 ps );
#    Time: 40812465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40812411 ps, ena:40812465 ps, 189 ps );
#    Time: 40812465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:40832411 ps, d:40832466 ps, 189 ps );
#    Time: 40832466 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:47852411 ps, d:47852565 ps, 189 ps );
#    Time: 47852565 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:48352411 ps, d:48352485 ps, 189 ps );
#    Time: 48352485 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:48352411 ps, d:48352564 ps, 189 ps );
#    Time: 48352564 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:48852411 ps, d:48852484 ps, 189 ps );
#    Time: 48852484 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:50852411 ps, ena:50852525 ps, 189 ps );
#    Time: 50852525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:50852411 ps, ena:50852525 ps, 189 ps );
#    Time: 50852525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:50852411 ps, ena:50852525 ps, 189 ps );
#    Time: 50852525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:50852411 ps, ena:50852525 ps, 189 ps );
#    Time: 50852525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:50852411 ps, ena:50852525 ps, 189 ps );
#    Time: 50852525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:50852411 ps, ena:50852525 ps, 189 ps );
#    Time: 50852525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:50852411 ps, ena:50852525 ps, 189 ps );
#    Time: 50852525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:50852411 ps, ena:50852525 ps, 189 ps );
#    Time: 50852525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:50852411 ps, ena:50852525 ps, 189 ps );
#    Time: 50852525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:50872411 ps, d:50872526 ps, 189 ps );
#    Time: 50872526 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:51352411 ps, ena:51352445 ps, 189 ps );
#    Time: 51352445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:51352411 ps, ena:51352445 ps, 189 ps );
#    Time: 51352445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:51352411 ps, ena:51352445 ps, 189 ps );
#    Time: 51352445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:51352411 ps, ena:51352445 ps, 189 ps );
#    Time: 51352445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:51352411 ps, ena:51352445 ps, 189 ps );
#    Time: 51352445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:51352411 ps, ena:51352445 ps, 189 ps );
#    Time: 51352445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:51352411 ps, ena:51352445 ps, 189 ps );
#    Time: 51352445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:51352411 ps, ena:51352445 ps, 189 ps );
#    Time: 51352445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:51352411 ps, ena:51352445 ps, 189 ps );
#    Time: 51352445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:51372411 ps, d:51372446 ps, 189 ps );
#    Time: 51372446 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:58392411 ps, d:58392545 ps, 189 ps );
#    Time: 58392545 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:58892411 ps, d:58892465 ps, 189 ps );
#    Time: 58892465 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:58892411 ps, d:58892544 ps, 189 ps );
#    Time: 58892544 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:59392411 ps, d:59392464 ps, 189 ps );
#    Time: 59392464 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:60892411 ps, ena:60892585 ps, 189 ps );
#    Time: 60892585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:60892411 ps, ena:60892585 ps, 189 ps );
#    Time: 60892585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:60892411 ps, ena:60892585 ps, 189 ps );
#    Time: 60892585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:60892411 ps, ena:60892585 ps, 189 ps );
#    Time: 60892585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:60892411 ps, ena:60892585 ps, 189 ps );
#    Time: 60892585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:60892411 ps, ena:60892585 ps, 189 ps );
#    Time: 60892585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:60892411 ps, ena:60892585 ps, 189 ps );
#    Time: 60892585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:60892411 ps, ena:60892585 ps, 189 ps );
#    Time: 60892585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:60892411 ps, ena:60892585 ps, 189 ps );
#    Time: 60892585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:60912411 ps, d:60912586 ps, 189 ps );
#    Time: 60912586 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:61392411 ps, ena:61392505 ps, 189 ps );
#    Time: 61392505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61392411 ps, ena:61392505 ps, 189 ps );
#    Time: 61392505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61392411 ps, ena:61392505 ps, 189 ps );
#    Time: 61392505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61392411 ps, ena:61392505 ps, 189 ps );
#    Time: 61392505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61392411 ps, ena:61392505 ps, 189 ps );
#    Time: 61392505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61392411 ps, ena:61392505 ps, 189 ps );
#    Time: 61392505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61392411 ps, ena:61392505 ps, 189 ps );
#    Time: 61392505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61392411 ps, ena:61392505 ps, 189 ps );
#    Time: 61392505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61392411 ps, ena:61392505 ps, 189 ps );
#    Time: 61392505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:61412411 ps, d:61412506 ps, 189 ps );
#    Time: 61412506 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:61892411 ps, ena:61892425 ps, 189 ps );
#    Time: 61892425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61892411 ps, ena:61892425 ps, 189 ps );
#    Time: 61892425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61892411 ps, ena:61892425 ps, 189 ps );
#    Time: 61892425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61892411 ps, ena:61892425 ps, 189 ps );
#    Time: 61892425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61892411 ps, ena:61892425 ps, 189 ps );
#    Time: 61892425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61892411 ps, ena:61892425 ps, 189 ps );
#    Time: 61892425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61892411 ps, ena:61892425 ps, 189 ps );
#    Time: 61892425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61892411 ps, ena:61892425 ps, 189 ps );
#    Time: 61892425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61892411 ps, ena:61892425 ps, 189 ps );
#    Time: 61892425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:61912411 ps, d:61912426 ps, 189 ps );
#    Time: 61912426 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:68932411 ps, d:68932525 ps, 189 ps );
#    Time: 68932525 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:69432411 ps, d:69432445 ps, 189 ps );
#    Time: 69432445 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:69432411 ps, d:69432524 ps, 189 ps );
#    Time: 69432524 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:69932411 ps, d:69932444 ps, 189 ps );
#    Time: 69932444 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:71432411 ps, ena:71432565 ps, 189 ps );
#    Time: 71432565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71432411 ps, ena:71432565 ps, 189 ps );
#    Time: 71432565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71432411 ps, ena:71432565 ps, 189 ps );
#    Time: 71432565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71432411 ps, ena:71432565 ps, 189 ps );
#    Time: 71432565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71432411 ps, ena:71432565 ps, 189 ps );
#    Time: 71432565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71432411 ps, ena:71432565 ps, 189 ps );
#    Time: 71432565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71432411 ps, ena:71432565 ps, 189 ps );
#    Time: 71432565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71432411 ps, ena:71432565 ps, 189 ps );
#    Time: 71432565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71432411 ps, ena:71432565 ps, 189 ps );
#    Time: 71432565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:71452411 ps, d:71452566 ps, 189 ps );
#    Time: 71452566 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:71932411 ps, ena:71932485 ps, 189 ps );
#    Time: 71932485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71932411 ps, ena:71932485 ps, 189 ps );
#    Time: 71932485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71932411 ps, ena:71932485 ps, 189 ps );
#    Time: 71932485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71932411 ps, ena:71932485 ps, 189 ps );
#    Time: 71932485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71932411 ps, ena:71932485 ps, 189 ps );
#    Time: 71932485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71932411 ps, ena:71932485 ps, 189 ps );
#    Time: 71932485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71932411 ps, ena:71932485 ps, 189 ps );
#    Time: 71932485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71932411 ps, ena:71932485 ps, 189 ps );
#    Time: 71932485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71932411 ps, ena:71932485 ps, 189 ps );
#    Time: 71932485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:71952411 ps, d:71952486 ps, 189 ps );
#    Time: 71952486 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:78972411 ps, d:78972585 ps, 189 ps );
#    Time: 78972585 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:79472411 ps, d:79472505 ps, 189 ps );
#    Time: 79472505 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:79472411 ps, d:79472584 ps, 189 ps );
#    Time: 79472584 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:79972411 ps, d:79972425 ps, 189 ps );
#    Time: 79972425 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:79972411 ps, d:79972504 ps, 189 ps );
#    Time: 79972504 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:80472411 ps, d:80472424 ps, 189 ps );
#    Time: 80472424 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:81972411 ps, ena:81972545 ps, 189 ps );
#    Time: 81972545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:81972411 ps, ena:81972545 ps, 189 ps );
#    Time: 81972545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:81972411 ps, ena:81972545 ps, 189 ps );
#    Time: 81972545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:81972411 ps, ena:81972545 ps, 189 ps );
#    Time: 81972545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:81972411 ps, ena:81972545 ps, 189 ps );
#    Time: 81972545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:81972411 ps, ena:81972545 ps, 189 ps );
#    Time: 81972545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:81972411 ps, ena:81972545 ps, 189 ps );
#    Time: 81972545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:81972411 ps, ena:81972545 ps, 189 ps );
#    Time: 81972545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:81972411 ps, ena:81972545 ps, 189 ps );
#    Time: 81972545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:81992411 ps, d:81992546 ps, 189 ps );
#    Time: 81992546 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:82472411 ps, ena:82472465 ps, 189 ps );
#    Time: 82472465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:82472411 ps, ena:82472465 ps, 189 ps );
#    Time: 82472465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:82472411 ps, ena:82472465 ps, 189 ps );
#    Time: 82472465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:82472411 ps, ena:82472465 ps, 189 ps );
#    Time: 82472465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:82472411 ps, ena:82472465 ps, 189 ps );
#    Time: 82472465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:82472411 ps, ena:82472465 ps, 189 ps );
#    Time: 82472465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:82472411 ps, ena:82472465 ps, 189 ps );
#    Time: 82472465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:82472411 ps, ena:82472465 ps, 189 ps );
#    Time: 82472465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:82472411 ps, ena:82472465 ps, 189 ps );
#    Time: 82472465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:82492411 ps, d:82492466 ps, 189 ps );
#    Time: 82492466 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:89512411 ps, d:89512565 ps, 189 ps );
#    Time: 89512565 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:90012411 ps, d:90012485 ps, 189 ps );
#    Time: 90012485 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:90012411 ps, d:90012564 ps, 189 ps );
#    Time: 90012564 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:90512411 ps, d:90512484 ps, 189 ps );
#    Time: 90512484 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:92512411 ps, ena:92512525 ps, 189 ps );
#    Time: 92512525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:92512411 ps, ena:92512525 ps, 189 ps );
#    Time: 92512525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:92512411 ps, ena:92512525 ps, 189 ps );
#    Time: 92512525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:92512411 ps, ena:92512525 ps, 189 ps );
#    Time: 92512525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:92512411 ps, ena:92512525 ps, 189 ps );
#    Time: 92512525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:92512411 ps, ena:92512525 ps, 189 ps );
#    Time: 92512525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:92512411 ps, ena:92512525 ps, 189 ps );
#    Time: 92512525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:92512411 ps, ena:92512525 ps, 189 ps );
#    Time: 92512525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:92512411 ps, ena:92512525 ps, 189 ps );
#    Time: 92512525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:92532411 ps, d:92532526 ps, 189 ps );
#    Time: 92532526 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:93012411 ps, ena:93012445 ps, 189 ps );
#    Time: 93012445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:93012411 ps, ena:93012445 ps, 189 ps );
#    Time: 93012445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:93012411 ps, ena:93012445 ps, 189 ps );
#    Time: 93012445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:93012411 ps, ena:93012445 ps, 189 ps );
#    Time: 93012445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:93012411 ps, ena:93012445 ps, 189 ps );
#    Time: 93012445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:93012411 ps, ena:93012445 ps, 189 ps );
#    Time: 93012445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:93012411 ps, ena:93012445 ps, 189 ps );
#    Time: 93012445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:93012411 ps, ena:93012445 ps, 189 ps );
#    Time: 93012445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:93012411 ps, ena:93012445 ps, 189 ps );
#    Time: 93012445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:93032411 ps, d:93032446 ps, 189 ps );
#    Time: 93032446 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:100052411 ps, d:100052545 ps, 189 ps );
#    Time: 100052545 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:100552411 ps, d:100552465 ps, 189 ps );
#    Time: 100552465 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:100552411 ps, d:100552544 ps, 189 ps );
#    Time: 100552544 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:101052411 ps, d:101052464 ps, 189 ps );
#    Time: 101052464 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:102552411 ps, ena:102552585 ps, 189 ps );
#    Time: 102552585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:102552411 ps, ena:102552585 ps, 189 ps );
#    Time: 102552585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:102552411 ps, ena:102552585 ps, 189 ps );
#    Time: 102552585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:102552411 ps, ena:102552585 ps, 189 ps );
#    Time: 102552585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:102552411 ps, ena:102552585 ps, 189 ps );
#    Time: 102552585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:102552411 ps, ena:102552585 ps, 189 ps );
#    Time: 102552585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:102552411 ps, ena:102552585 ps, 189 ps );
#    Time: 102552585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:102552411 ps, ena:102552585 ps, 189 ps );
#    Time: 102552585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:102552411 ps, ena:102552585 ps, 189 ps );
#    Time: 102552585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:102572411 ps, d:102572586 ps, 189 ps );
#    Time: 102572586 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:103052411 ps, ena:103052505 ps, 189 ps );
#    Time: 103052505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103052411 ps, ena:103052505 ps, 189 ps );
#    Time: 103052505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103052411 ps, ena:103052505 ps, 189 ps );
#    Time: 103052505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103052411 ps, ena:103052505 ps, 189 ps );
#    Time: 103052505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103052411 ps, ena:103052505 ps, 189 ps );
#    Time: 103052505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103052411 ps, ena:103052505 ps, 189 ps );
#    Time: 103052505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103052411 ps, ena:103052505 ps, 189 ps );
#    Time: 103052505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103052411 ps, ena:103052505 ps, 189 ps );
#    Time: 103052505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103052411 ps, ena:103052505 ps, 189 ps );
#    Time: 103052505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:103072411 ps, d:103072506 ps, 189 ps );
#    Time: 103072506 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:103552411 ps, ena:103552425 ps, 189 ps );
#    Time: 103552425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103552411 ps, ena:103552425 ps, 189 ps );
#    Time: 103552425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103552411 ps, ena:103552425 ps, 189 ps );
#    Time: 103552425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103552411 ps, ena:103552425 ps, 189 ps );
#    Time: 103552425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103552411 ps, ena:103552425 ps, 189 ps );
#    Time: 103552425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103552411 ps, ena:103552425 ps, 189 ps );
#    Time: 103552425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103552411 ps, ena:103552425 ps, 189 ps );
#    Time: 103552425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103552411 ps, ena:103552425 ps, 189 ps );
#    Time: 103552425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103552411 ps, ena:103552425 ps, 189 ps );
#    Time: 103552425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:103572411 ps, d:103572426 ps, 189 ps );
#    Time: 103572426 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:110592411 ps, d:110592525 ps, 189 ps );
#    Time: 110592525 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:111092411 ps, d:111092445 ps, 189 ps );
#    Time: 111092445 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:111092411 ps, d:111092524 ps, 189 ps );
#    Time: 111092524 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:111592411 ps, d:111592444 ps, 189 ps );
#    Time: 111592444 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:113092411 ps, ena:113092565 ps, 189 ps );
#    Time: 113092565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113092411 ps, ena:113092565 ps, 189 ps );
#    Time: 113092565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113092411 ps, ena:113092565 ps, 189 ps );
#    Time: 113092565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113092411 ps, ena:113092565 ps, 189 ps );
#    Time: 113092565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113092411 ps, ena:113092565 ps, 189 ps );
#    Time: 113092565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113092411 ps, ena:113092565 ps, 189 ps );
#    Time: 113092565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113092411 ps, ena:113092565 ps, 189 ps );
#    Time: 113092565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113092411 ps, ena:113092565 ps, 189 ps );
#    Time: 113092565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113092411 ps, ena:113092565 ps, 189 ps );
#    Time: 113092565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:113112411 ps, d:113112566 ps, 189 ps );
#    Time: 113112566 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:113592411 ps, ena:113592485 ps, 189 ps );
#    Time: 113592485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113592411 ps, ena:113592485 ps, 189 ps );
#    Time: 113592485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113592411 ps, ena:113592485 ps, 189 ps );
#    Time: 113592485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113592411 ps, ena:113592485 ps, 189 ps );
#    Time: 113592485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113592411 ps, ena:113592485 ps, 189 ps );
#    Time: 113592485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113592411 ps, ena:113592485 ps, 189 ps );
#    Time: 113592485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113592411 ps, ena:113592485 ps, 189 ps );
#    Time: 113592485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113592411 ps, ena:113592485 ps, 189 ps );
#    Time: 113592485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113592411 ps, ena:113592485 ps, 189 ps );
#    Time: 113592485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:113612411 ps, d:113612486 ps, 189 ps );
#    Time: 113612486 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:120632411 ps, d:120632585 ps, 189 ps );
#    Time: 120632585 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:121132411 ps, d:121132505 ps, 189 ps );
#    Time: 121132505 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:121132411 ps, d:121132584 ps, 189 ps );
#    Time: 121132584 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:121632411 ps, d:121632425 ps, 189 ps );
#    Time: 121632425 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:121632411 ps, d:121632504 ps, 189 ps );
#    Time: 121632504 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:122132411 ps, d:122132424 ps, 189 ps );
#    Time: 122132424 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:123632411 ps, ena:123632545 ps, 189 ps );
#    Time: 123632545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:123632411 ps, ena:123632545 ps, 189 ps );
#    Time: 123632545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:123632411 ps, ena:123632545 ps, 189 ps );
#    Time: 123632545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:123632411 ps, ena:123632545 ps, 189 ps );
#    Time: 123632545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:123632411 ps, ena:123632545 ps, 189 ps );
#    Time: 123632545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:123632411 ps, ena:123632545 ps, 189 ps );
#    Time: 123632545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:123632411 ps, ena:123632545 ps, 189 ps );
#    Time: 123632545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:123632411 ps, ena:123632545 ps, 189 ps );
#    Time: 123632545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:123632411 ps, ena:123632545 ps, 189 ps );
#    Time: 123632545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:123652411 ps, d:123652546 ps, 189 ps );
#    Time: 123652546 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:124132411 ps, ena:124132465 ps, 189 ps );
#    Time: 124132465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:124132411 ps, ena:124132465 ps, 189 ps );
#    Time: 124132465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:124132411 ps, ena:124132465 ps, 189 ps );
#    Time: 124132465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:124132411 ps, ena:124132465 ps, 189 ps );
#    Time: 124132465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:124132411 ps, ena:124132465 ps, 189 ps );
#    Time: 124132465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:124132411 ps, ena:124132465 ps, 189 ps );
#    Time: 124132465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:124132411 ps, ena:124132465 ps, 189 ps );
#    Time: 124132465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:124132411 ps, ena:124132465 ps, 189 ps );
#    Time: 124132465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:124132411 ps, ena:124132465 ps, 189 ps );
#    Time: 124132465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:124152411 ps, d:124152466 ps, 189 ps );
#    Time: 124152466 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:131172411 ps, d:131172565 ps, 189 ps );
#    Time: 131172565 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:131672411 ps, d:131672485 ps, 189 ps );
#    Time: 131672485 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:131672411 ps, d:131672564 ps, 189 ps );
#    Time: 131672564 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:132172411 ps, d:132172484 ps, 189 ps );
#    Time: 132172484 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:134172411 ps, ena:134172525 ps, 189 ps );
#    Time: 134172525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134172411 ps, ena:134172525 ps, 189 ps );
#    Time: 134172525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134172411 ps, ena:134172525 ps, 189 ps );
#    Time: 134172525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134172411 ps, ena:134172525 ps, 189 ps );
#    Time: 134172525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134172411 ps, ena:134172525 ps, 189 ps );
#    Time: 134172525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134172411 ps, ena:134172525 ps, 189 ps );
#    Time: 134172525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134172411 ps, ena:134172525 ps, 189 ps );
#    Time: 134172525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134172411 ps, ena:134172525 ps, 189 ps );
#    Time: 134172525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134172411 ps, ena:134172525 ps, 189 ps );
#    Time: 134172525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:134192411 ps, d:134192526 ps, 189 ps );
#    Time: 134192526 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:134672411 ps, ena:134672445 ps, 189 ps );
#    Time: 134672445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134672411 ps, ena:134672445 ps, 189 ps );
#    Time: 134672445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134672411 ps, ena:134672445 ps, 189 ps );
#    Time: 134672445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134672411 ps, ena:134672445 ps, 189 ps );
#    Time: 134672445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134672411 ps, ena:134672445 ps, 189 ps );
#    Time: 134672445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134672411 ps, ena:134672445 ps, 189 ps );
#    Time: 134672445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134672411 ps, ena:134672445 ps, 189 ps );
#    Time: 134672445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134672411 ps, ena:134672445 ps, 189 ps );
#    Time: 134672445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134672411 ps, ena:134672445 ps, 189 ps );
#    Time: 134672445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:134692411 ps, d:134692446 ps, 189 ps );
#    Time: 134692446 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:141712411 ps, d:141712545 ps, 189 ps );
#    Time: 141712545 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:142212411 ps, d:142212465 ps, 189 ps );
#    Time: 142212465 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:142212411 ps, d:142212544 ps, 189 ps );
#    Time: 142212544 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:142712411 ps, d:142712464 ps, 189 ps );
#    Time: 142712464 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:144212411 ps, ena:144212585 ps, 189 ps );
#    Time: 144212585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144212411 ps, ena:144212585 ps, 189 ps );
#    Time: 144212585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144212411 ps, ena:144212585 ps, 189 ps );
#    Time: 144212585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144212411 ps, ena:144212585 ps, 189 ps );
#    Time: 144212585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144212411 ps, ena:144212585 ps, 189 ps );
#    Time: 144212585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144212411 ps, ena:144212585 ps, 189 ps );
#    Time: 144212585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144212411 ps, ena:144212585 ps, 189 ps );
#    Time: 144212585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144212411 ps, ena:144212585 ps, 189 ps );
#    Time: 144212585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144212411 ps, ena:144212585 ps, 189 ps );
#    Time: 144212585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:144232411 ps, d:144232586 ps, 189 ps );
#    Time: 144232586 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:144712411 ps, ena:144712505 ps, 189 ps );
#    Time: 144712505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144712411 ps, ena:144712505 ps, 189 ps );
#    Time: 144712505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144712411 ps, ena:144712505 ps, 189 ps );
#    Time: 144712505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144712411 ps, ena:144712505 ps, 189 ps );
#    Time: 144712505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144712411 ps, ena:144712505 ps, 189 ps );
#    Time: 144712505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144712411 ps, ena:144712505 ps, 189 ps );
#    Time: 144712505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144712411 ps, ena:144712505 ps, 189 ps );
#    Time: 144712505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144712411 ps, ena:144712505 ps, 189 ps );
#    Time: 144712505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144712411 ps, ena:144712505 ps, 189 ps );
#    Time: 144712505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:144732411 ps, d:144732506 ps, 189 ps );
#    Time: 144732506 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:145212411 ps, ena:145212425 ps, 189 ps );
#    Time: 145212425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:145212411 ps, ena:145212425 ps, 189 ps );
#    Time: 145212425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:145212411 ps, ena:145212425 ps, 189 ps );
#    Time: 145212425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:145212411 ps, ena:145212425 ps, 189 ps );
#    Time: 145212425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:145212411 ps, ena:145212425 ps, 189 ps );
#    Time: 145212425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:145212411 ps, ena:145212425 ps, 189 ps );
#    Time: 145212425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:145212411 ps, ena:145212425 ps, 189 ps );
#    Time: 145212425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:145212411 ps, ena:145212425 ps, 189 ps );
#    Time: 145212425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:145212411 ps, ena:145212425 ps, 189 ps );
#    Time: 145212425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:145232411 ps, d:145232426 ps, 189 ps );
#    Time: 145232426 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:152252411 ps, d:152252525 ps, 189 ps );
#    Time: 152252525 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:152752411 ps, d:152752445 ps, 189 ps );
#    Time: 152752445 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:152752411 ps, d:152752524 ps, 189 ps );
#    Time: 152752524 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:153252411 ps, d:153252444 ps, 189 ps );
#    Time: 153252444 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:154752411 ps, ena:154752565 ps, 189 ps );
#    Time: 154752565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:154752411 ps, ena:154752565 ps, 189 ps );
#    Time: 154752565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:154752411 ps, ena:154752565 ps, 189 ps );
#    Time: 154752565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:154752411 ps, ena:154752565 ps, 189 ps );
#    Time: 154752565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:154752411 ps, ena:154752565 ps, 189 ps );
#    Time: 154752565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:154752411 ps, ena:154752565 ps, 189 ps );
#    Time: 154752565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:154752411 ps, ena:154752565 ps, 189 ps );
#    Time: 154752565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:154752411 ps, ena:154752565 ps, 189 ps );
#    Time: 154752565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:154752411 ps, ena:154752565 ps, 189 ps );
#    Time: 154752565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:154772411 ps, d:154772566 ps, 189 ps );
#    Time: 154772566 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:155252411 ps, ena:155252485 ps, 189 ps );
#    Time: 155252485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:155252411 ps, ena:155252485 ps, 189 ps );
#    Time: 155252485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:155252411 ps, ena:155252485 ps, 189 ps );
#    Time: 155252485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:155252411 ps, ena:155252485 ps, 189 ps );
#    Time: 155252485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:155252411 ps, ena:155252485 ps, 189 ps );
#    Time: 155252485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:155252411 ps, ena:155252485 ps, 189 ps );
#    Time: 155252485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:155252411 ps, ena:155252485 ps, 189 ps );
#    Time: 155252485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:155252411 ps, ena:155252485 ps, 189 ps );
#    Time: 155252485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:155252411 ps, ena:155252485 ps, 189 ps );
#    Time: 155252485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:155272411 ps, d:155272486 ps, 189 ps );
#    Time: 155272486 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:162292411 ps, d:162292585 ps, 189 ps );
#    Time: 162292585 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:162792411 ps, d:162792505 ps, 189 ps );
#    Time: 162792505 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:162792411 ps, d:162792584 ps, 189 ps );
#    Time: 162792584 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:163292411 ps, d:163292425 ps, 189 ps );
#    Time: 163292425 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:163292411 ps, d:163292504 ps, 189 ps );
#    Time: 163292504 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:163792411 ps, d:163792424 ps, 189 ps );
#    Time: 163792424 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:165292411 ps, ena:165292545 ps, 189 ps );
#    Time: 165292545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165292411 ps, ena:165292545 ps, 189 ps );
#    Time: 165292545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165292411 ps, ena:165292545 ps, 189 ps );
#    Time: 165292545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165292411 ps, ena:165292545 ps, 189 ps );
#    Time: 165292545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165292411 ps, ena:165292545 ps, 189 ps );
#    Time: 165292545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165292411 ps, ena:165292545 ps, 189 ps );
#    Time: 165292545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165292411 ps, ena:165292545 ps, 189 ps );
#    Time: 165292545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165292411 ps, ena:165292545 ps, 189 ps );
#    Time: 165292545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165292411 ps, ena:165292545 ps, 189 ps );
#    Time: 165292545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:165312411 ps, d:165312546 ps, 189 ps );
#    Time: 165312546 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:165792411 ps, ena:165792465 ps, 189 ps );
#    Time: 165792465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165792411 ps, ena:165792465 ps, 189 ps );
#    Time: 165792465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165792411 ps, ena:165792465 ps, 189 ps );
#    Time: 165792465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165792411 ps, ena:165792465 ps, 189 ps );
#    Time: 165792465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165792411 ps, ena:165792465 ps, 189 ps );
#    Time: 165792465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165792411 ps, ena:165792465 ps, 189 ps );
#    Time: 165792465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165792411 ps, ena:165792465 ps, 189 ps );
#    Time: 165792465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165792411 ps, ena:165792465 ps, 189 ps );
#    Time: 165792465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165792411 ps, ena:165792465 ps, 189 ps );
#    Time: 165792465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:165812411 ps, d:165812466 ps, 189 ps );
#    Time: 165812466 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:172832411 ps, d:172832565 ps, 189 ps );
#    Time: 172832565 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:173332411 ps, d:173332485 ps, 189 ps );
#    Time: 173332485 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:173332411 ps, d:173332564 ps, 189 ps );
#    Time: 173332564 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:173832411 ps, d:173832484 ps, 189 ps );
#    Time: 173832484 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:175832411 ps, ena:175832525 ps, 189 ps );
#    Time: 175832525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:175832411 ps, ena:175832525 ps, 189 ps );
#    Time: 175832525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:175832411 ps, ena:175832525 ps, 189 ps );
#    Time: 175832525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:175832411 ps, ena:175832525 ps, 189 ps );
#    Time: 175832525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:175832411 ps, ena:175832525 ps, 189 ps );
#    Time: 175832525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:175832411 ps, ena:175832525 ps, 189 ps );
#    Time: 175832525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:175832411 ps, ena:175832525 ps, 189 ps );
#    Time: 175832525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:175832411 ps, ena:175832525 ps, 189 ps );
#    Time: 175832525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:175832411 ps, ena:175832525 ps, 189 ps );
#    Time: 175832525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:175852411 ps, d:175852526 ps, 189 ps );
#    Time: 175852526 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:176332411 ps, ena:176332445 ps, 189 ps );
#    Time: 176332445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:176332411 ps, ena:176332445 ps, 189 ps );
#    Time: 176332445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:176332411 ps, ena:176332445 ps, 189 ps );
#    Time: 176332445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:176332411 ps, ena:176332445 ps, 189 ps );
#    Time: 176332445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:176332411 ps, ena:176332445 ps, 189 ps );
#    Time: 176332445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:176332411 ps, ena:176332445 ps, 189 ps );
#    Time: 176332445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:176332411 ps, ena:176332445 ps, 189 ps );
#    Time: 176332445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:176332411 ps, ena:176332445 ps, 189 ps );
#    Time: 176332445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:176332411 ps, ena:176332445 ps, 189 ps );
#    Time: 176332445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:176352411 ps, d:176352446 ps, 189 ps );
#    Time: 176352446 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:183372411 ps, d:183372545 ps, 189 ps );
#    Time: 183372545 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:183872411 ps, d:183872465 ps, 189 ps );
#    Time: 183872465 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:183872411 ps, d:183872544 ps, 189 ps );
#    Time: 183872544 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:184372411 ps, d:184372464 ps, 189 ps );
#    Time: 184372464 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:185872411 ps, ena:185872585 ps, 189 ps );
#    Time: 185872585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:185872411 ps, ena:185872585 ps, 189 ps );
#    Time: 185872585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:185872411 ps, ena:185872585 ps, 189 ps );
#    Time: 185872585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:185872411 ps, ena:185872585 ps, 189 ps );
#    Time: 185872585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:185872411 ps, ena:185872585 ps, 189 ps );
#    Time: 185872585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:185872411 ps, ena:185872585 ps, 189 ps );
#    Time: 185872585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:185872411 ps, ena:185872585 ps, 189 ps );
#    Time: 185872585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:185872411 ps, ena:185872585 ps, 189 ps );
#    Time: 185872585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:185872411 ps, ena:185872585 ps, 189 ps );
#    Time: 185872585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:185892411 ps, d:185892586 ps, 189 ps );
#    Time: 185892586 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:186372411 ps, ena:186372505 ps, 189 ps );
#    Time: 186372505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186372411 ps, ena:186372505 ps, 189 ps );
#    Time: 186372505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186372411 ps, ena:186372505 ps, 189 ps );
#    Time: 186372505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186372411 ps, ena:186372505 ps, 189 ps );
#    Time: 186372505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186372411 ps, ena:186372505 ps, 189 ps );
#    Time: 186372505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186372411 ps, ena:186372505 ps, 189 ps );
#    Time: 186372505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186372411 ps, ena:186372505 ps, 189 ps );
#    Time: 186372505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186372411 ps, ena:186372505 ps, 189 ps );
#    Time: 186372505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186372411 ps, ena:186372505 ps, 189 ps );
#    Time: 186372505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:186392411 ps, d:186392506 ps, 189 ps );
#    Time: 186392506 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:186872411 ps, ena:186872425 ps, 189 ps );
#    Time: 186872425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186872411 ps, ena:186872425 ps, 189 ps );
#    Time: 186872425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186872411 ps, ena:186872425 ps, 189 ps );
#    Time: 186872425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186872411 ps, ena:186872425 ps, 189 ps );
#    Time: 186872425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186872411 ps, ena:186872425 ps, 189 ps );
#    Time: 186872425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186872411 ps, ena:186872425 ps, 189 ps );
#    Time: 186872425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186872411 ps, ena:186872425 ps, 189 ps );
#    Time: 186872425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186872411 ps, ena:186872425 ps, 189 ps );
#    Time: 186872425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186872411 ps, ena:186872425 ps, 189 ps );
#    Time: 186872425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:186892411 ps, d:186892426 ps, 189 ps );
#    Time: 186892426 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:193912411 ps, d:193912525 ps, 189 ps );
#    Time: 193912525 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:194412411 ps, d:194412445 ps, 189 ps );
#    Time: 194412445 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:194412411 ps, d:194412524 ps, 189 ps );
#    Time: 194412524 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:194912411 ps, d:194912444 ps, 189 ps );
#    Time: 194912444 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:196412411 ps, ena:196412565 ps, 189 ps );
#    Time: 196412565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196412411 ps, ena:196412565 ps, 189 ps );
#    Time: 196412565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196412411 ps, ena:196412565 ps, 189 ps );
#    Time: 196412565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196412411 ps, ena:196412565 ps, 189 ps );
#    Time: 196412565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196412411 ps, ena:196412565 ps, 189 ps );
#    Time: 196412565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196412411 ps, ena:196412565 ps, 189 ps );
#    Time: 196412565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196412411 ps, ena:196412565 ps, 189 ps );
#    Time: 196412565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196412411 ps, ena:196412565 ps, 189 ps );
#    Time: 196412565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196412411 ps, ena:196412565 ps, 189 ps );
#    Time: 196412565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:196432411 ps, d:196432566 ps, 189 ps );
#    Time: 196432566 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:196912411 ps, ena:196912485 ps, 189 ps );
#    Time: 196912485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196912411 ps, ena:196912485 ps, 189 ps );
#    Time: 196912485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196912411 ps, ena:196912485 ps, 189 ps );
#    Time: 196912485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196912411 ps, ena:196912485 ps, 189 ps );
#    Time: 196912485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196912411 ps, ena:196912485 ps, 189 ps );
#    Time: 196912485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196912411 ps, ena:196912485 ps, 189 ps );
#    Time: 196912485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196912411 ps, ena:196912485 ps, 189 ps );
#    Time: 196912485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196912411 ps, ena:196912485 ps, 189 ps );
#    Time: 196912485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196912411 ps, ena:196912485 ps, 189 ps );
#    Time: 196912485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:196932411 ps, d:196932486 ps, 189 ps );
#    Time: 196932486 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:203952411 ps, d:203952585 ps, 189 ps );
#    Time: 203952585 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:204452411 ps, d:204452505 ps, 189 ps );
#    Time: 204452505 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:204452411 ps, d:204452584 ps, 189 ps );
#    Time: 204452584 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:204952411 ps, d:204952425 ps, 189 ps );
#    Time: 204952425 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:204952411 ps, d:204952504 ps, 189 ps );
#    Time: 204952504 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:205452411 ps, d:205452424 ps, 189 ps );
#    Time: 205452424 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:206952411 ps, ena:206952545 ps, 189 ps );
#    Time: 206952545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:206952411 ps, ena:206952545 ps, 189 ps );
#    Time: 206952545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:206952411 ps, ena:206952545 ps, 189 ps );
#    Time: 206952545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:206952411 ps, ena:206952545 ps, 189 ps );
#    Time: 206952545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:206952411 ps, ena:206952545 ps, 189 ps );
#    Time: 206952545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:206952411 ps, ena:206952545 ps, 189 ps );
#    Time: 206952545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:206952411 ps, ena:206952545 ps, 189 ps );
#    Time: 206952545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:206952411 ps, ena:206952545 ps, 189 ps );
#    Time: 206952545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:206952411 ps, ena:206952545 ps, 189 ps );
#    Time: 206952545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:206972411 ps, d:206972546 ps, 189 ps );
#    Time: 206972546 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:207452411 ps, ena:207452465 ps, 189 ps );
#    Time: 207452465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:207452411 ps, ena:207452465 ps, 189 ps );
#    Time: 207452465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:207452411 ps, ena:207452465 ps, 189 ps );
#    Time: 207452465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:207452411 ps, ena:207452465 ps, 189 ps );
#    Time: 207452465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:207452411 ps, ena:207452465 ps, 189 ps );
#    Time: 207452465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:207452411 ps, ena:207452465 ps, 189 ps );
#    Time: 207452465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:207452411 ps, ena:207452465 ps, 189 ps );
#    Time: 207452465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:207452411 ps, ena:207452465 ps, 189 ps );
#    Time: 207452465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:207452411 ps, ena:207452465 ps, 189 ps );
#    Time: 207452465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:207472411 ps, d:207472466 ps, 189 ps );
#    Time: 207472466 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Note: $stop    : D:/Files/University/Term 4/DLD Lab/Projects/Project2/ModelSim/FinalTB/FinalTB.v(36)
#    Time: 210 us  Iteration: 0  Instance: /FullTB
# Break in Module FullTB at D:/Files/University/Term 4/DLD Lab/Projects/Project2/ModelSim/FinalTB/FinalTB.v line 36
# Compile of FinalTB.v was successful.
# Compile of Noise_Eliminator.vo was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.FullTB
# Loading work.RingOscillator
# Loading work.FullDesign
# Loading work.hard_block
# Loading instances from D:/Files/University/Term 4/DLD Lab/Projects/Project2/ModelSim/FinalTB/Noise_Eliminator_v.sdo
# Loading instances from Noise_Eliminator_v.sdo
# Loading timing data from D:/Files/University/Term 4/DLD Lab/Projects/Project2/ModelSim/FinalTB/Noise_Eliminator_v.sdo
# Loading timing data from Noise_Eliminator_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /FullTB File: D:/Files/University/Term 4/DLD Lab/Projects/Project2/ModelSim/FinalTB/FinalTB.v
run -all
# ** Error: $hold( posedge clk &&& nosloadsclr:16732411 ps, d:16732545 ps, 189 ps );
#    Time: 16732545 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:17232411 ps, d:17232465 ps, 189 ps );
#    Time: 17232465 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:17232411 ps, d:17232544 ps, 189 ps );
#    Time: 17232544 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:17732411 ps, d:17732464 ps, 189 ps );
#    Time: 17732464 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:19232411 ps, ena:19232585 ps, 189 ps );
#    Time: 19232585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19232411 ps, ena:19232585 ps, 189 ps );
#    Time: 19232585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19232411 ps, ena:19232585 ps, 189 ps );
#    Time: 19232585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19232411 ps, ena:19232585 ps, 189 ps );
#    Time: 19232585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19232411 ps, ena:19232585 ps, 189 ps );
#    Time: 19232585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19232411 ps, ena:19232585 ps, 189 ps );
#    Time: 19232585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19232411 ps, ena:19232585 ps, 189 ps );
#    Time: 19232585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19232411 ps, ena:19232585 ps, 189 ps );
#    Time: 19232585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19232411 ps, ena:19232585 ps, 189 ps );
#    Time: 19232585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:19252411 ps, d:19252586 ps, 189 ps );
#    Time: 19252586 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:19732411 ps, ena:19732505 ps, 189 ps );
#    Time: 19732505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19732411 ps, ena:19732505 ps, 189 ps );
#    Time: 19732505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19732411 ps, ena:19732505 ps, 189 ps );
#    Time: 19732505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19732411 ps, ena:19732505 ps, 189 ps );
#    Time: 19732505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19732411 ps, ena:19732505 ps, 189 ps );
#    Time: 19732505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19732411 ps, ena:19732505 ps, 189 ps );
#    Time: 19732505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19732411 ps, ena:19732505 ps, 189 ps );
#    Time: 19732505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19732411 ps, ena:19732505 ps, 189 ps );
#    Time: 19732505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19732411 ps, ena:19732505 ps, 189 ps );
#    Time: 19732505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:19752411 ps, d:19752506 ps, 189 ps );
#    Time: 19752506 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:20232411 ps, ena:20232425 ps, 189 ps );
#    Time: 20232425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:20232411 ps, ena:20232425 ps, 189 ps );
#    Time: 20232425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:20232411 ps, ena:20232425 ps, 189 ps );
#    Time: 20232425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:20232411 ps, ena:20232425 ps, 189 ps );
#    Time: 20232425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:20232411 ps, ena:20232425 ps, 189 ps );
#    Time: 20232425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:20232411 ps, ena:20232425 ps, 189 ps );
#    Time: 20232425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:20232411 ps, ena:20232425 ps, 189 ps );
#    Time: 20232425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:20232411 ps, ena:20232425 ps, 189 ps );
#    Time: 20232425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:20232411 ps, ena:20232425 ps, 189 ps );
#    Time: 20232425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:20252411 ps, d:20252426 ps, 189 ps );
#    Time: 20252426 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:27272411 ps, d:27272525 ps, 189 ps );
#    Time: 27272525 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:27772411 ps, d:27772445 ps, 189 ps );
#    Time: 27772445 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:27772411 ps, d:27772524 ps, 189 ps );
#    Time: 27772524 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:28272411 ps, d:28272444 ps, 189 ps );
#    Time: 28272444 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:29772411 ps, ena:29772565 ps, 189 ps );
#    Time: 29772565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:29772411 ps, ena:29772565 ps, 189 ps );
#    Time: 29772565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:29772411 ps, ena:29772565 ps, 189 ps );
#    Time: 29772565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:29772411 ps, ena:29772565 ps, 189 ps );
#    Time: 29772565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:29772411 ps, ena:29772565 ps, 189 ps );
#    Time: 29772565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:29772411 ps, ena:29772565 ps, 189 ps );
#    Time: 29772565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:29772411 ps, ena:29772565 ps, 189 ps );
#    Time: 29772565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:29772411 ps, ena:29772565 ps, 189 ps );
#    Time: 29772565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:29772411 ps, ena:29772565 ps, 189 ps );
#    Time: 29772565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:29792411 ps, d:29792566 ps, 189 ps );
#    Time: 29792566 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:30272411 ps, ena:30272485 ps, 189 ps );
#    Time: 30272485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:30272411 ps, ena:30272485 ps, 189 ps );
#    Time: 30272485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:30272411 ps, ena:30272485 ps, 189 ps );
#    Time: 30272485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:30272411 ps, ena:30272485 ps, 189 ps );
#    Time: 30272485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:30272411 ps, ena:30272485 ps, 189 ps );
#    Time: 30272485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:30272411 ps, ena:30272485 ps, 189 ps );
#    Time: 30272485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:30272411 ps, ena:30272485 ps, 189 ps );
#    Time: 30272485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:30272411 ps, ena:30272485 ps, 189 ps );
#    Time: 30272485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:30272411 ps, ena:30272485 ps, 189 ps );
#    Time: 30272485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:30292411 ps, d:30292486 ps, 189 ps );
#    Time: 30292486 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:37312411 ps, d:37312585 ps, 189 ps );
#    Time: 37312585 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:37812411 ps, d:37812505 ps, 189 ps );
#    Time: 37812505 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:37812411 ps, d:37812584 ps, 189 ps );
#    Time: 37812584 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:38312411 ps, d:38312425 ps, 189 ps );
#    Time: 38312425 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:38312411 ps, d:38312504 ps, 189 ps );
#    Time: 38312504 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:38812411 ps, d:38812424 ps, 189 ps );
#    Time: 38812424 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:40312411 ps, ena:40312545 ps, 189 ps );
#    Time: 40312545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40312411 ps, ena:40312545 ps, 189 ps );
#    Time: 40312545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40312411 ps, ena:40312545 ps, 189 ps );
#    Time: 40312545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40312411 ps, ena:40312545 ps, 189 ps );
#    Time: 40312545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40312411 ps, ena:40312545 ps, 189 ps );
#    Time: 40312545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40312411 ps, ena:40312545 ps, 189 ps );
#    Time: 40312545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40312411 ps, ena:40312545 ps, 189 ps );
#    Time: 40312545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40312411 ps, ena:40312545 ps, 189 ps );
#    Time: 40312545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40312411 ps, ena:40312545 ps, 189 ps );
#    Time: 40312545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:40332411 ps, d:40332546 ps, 189 ps );
#    Time: 40332546 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:40812411 ps, ena:40812465 ps, 189 ps );
#    Time: 40812465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40812411 ps, ena:40812465 ps, 189 ps );
#    Time: 40812465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40812411 ps, ena:40812465 ps, 189 ps );
#    Time: 40812465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40812411 ps, ena:40812465 ps, 189 ps );
#    Time: 40812465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40812411 ps, ena:40812465 ps, 189 ps );
#    Time: 40812465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40812411 ps, ena:40812465 ps, 189 ps );
#    Time: 40812465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40812411 ps, ena:40812465 ps, 189 ps );
#    Time: 40812465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40812411 ps, ena:40812465 ps, 189 ps );
#    Time: 40812465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40812411 ps, ena:40812465 ps, 189 ps );
#    Time: 40812465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:40832411 ps, d:40832466 ps, 189 ps );
#    Time: 40832466 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:47852411 ps, d:47852565 ps, 189 ps );
#    Time: 47852565 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:48352411 ps, d:48352485 ps, 189 ps );
#    Time: 48352485 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:48352411 ps, d:48352564 ps, 189 ps );
#    Time: 48352564 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:48852411 ps, d:48852484 ps, 189 ps );
#    Time: 48852484 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:50852411 ps, ena:50852525 ps, 189 ps );
#    Time: 50852525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:50852411 ps, ena:50852525 ps, 189 ps );
#    Time: 50852525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:50852411 ps, ena:50852525 ps, 189 ps );
#    Time: 50852525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:50852411 ps, ena:50852525 ps, 189 ps );
#    Time: 50852525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:50852411 ps, ena:50852525 ps, 189 ps );
#    Time: 50852525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:50852411 ps, ena:50852525 ps, 189 ps );
#    Time: 50852525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:50852411 ps, ena:50852525 ps, 189 ps );
#    Time: 50852525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:50852411 ps, ena:50852525 ps, 189 ps );
#    Time: 50852525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:50852411 ps, ena:50852525 ps, 189 ps );
#    Time: 50852525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:50872411 ps, d:50872526 ps, 189 ps );
#    Time: 50872526 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:51352411 ps, ena:51352445 ps, 189 ps );
#    Time: 51352445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:51352411 ps, ena:51352445 ps, 189 ps );
#    Time: 51352445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:51352411 ps, ena:51352445 ps, 189 ps );
#    Time: 51352445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:51352411 ps, ena:51352445 ps, 189 ps );
#    Time: 51352445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:51352411 ps, ena:51352445 ps, 189 ps );
#    Time: 51352445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:51352411 ps, ena:51352445 ps, 189 ps );
#    Time: 51352445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:51352411 ps, ena:51352445 ps, 189 ps );
#    Time: 51352445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:51352411 ps, ena:51352445 ps, 189 ps );
#    Time: 51352445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:51352411 ps, ena:51352445 ps, 189 ps );
#    Time: 51352445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:51372411 ps, d:51372446 ps, 189 ps );
#    Time: 51372446 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:58392411 ps, d:58392545 ps, 189 ps );
#    Time: 58392545 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:58892411 ps, d:58892465 ps, 189 ps );
#    Time: 58892465 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:58892411 ps, d:58892544 ps, 189 ps );
#    Time: 58892544 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:59392411 ps, d:59392464 ps, 189 ps );
#    Time: 59392464 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:60892411 ps, ena:60892585 ps, 189 ps );
#    Time: 60892585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:60892411 ps, ena:60892585 ps, 189 ps );
#    Time: 60892585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:60892411 ps, ena:60892585 ps, 189 ps );
#    Time: 60892585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:60892411 ps, ena:60892585 ps, 189 ps );
#    Time: 60892585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:60892411 ps, ena:60892585 ps, 189 ps );
#    Time: 60892585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:60892411 ps, ena:60892585 ps, 189 ps );
#    Time: 60892585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:60892411 ps, ena:60892585 ps, 189 ps );
#    Time: 60892585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:60892411 ps, ena:60892585 ps, 189 ps );
#    Time: 60892585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:60892411 ps, ena:60892585 ps, 189 ps );
#    Time: 60892585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:60912411 ps, d:60912586 ps, 189 ps );
#    Time: 60912586 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:61392411 ps, ena:61392505 ps, 189 ps );
#    Time: 61392505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61392411 ps, ena:61392505 ps, 189 ps );
#    Time: 61392505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61392411 ps, ena:61392505 ps, 189 ps );
#    Time: 61392505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61392411 ps, ena:61392505 ps, 189 ps );
#    Time: 61392505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61392411 ps, ena:61392505 ps, 189 ps );
#    Time: 61392505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61392411 ps, ena:61392505 ps, 189 ps );
#    Time: 61392505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61392411 ps, ena:61392505 ps, 189 ps );
#    Time: 61392505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61392411 ps, ena:61392505 ps, 189 ps );
#    Time: 61392505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61392411 ps, ena:61392505 ps, 189 ps );
#    Time: 61392505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:61412411 ps, d:61412506 ps, 189 ps );
#    Time: 61412506 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:61892411 ps, ena:61892425 ps, 189 ps );
#    Time: 61892425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61892411 ps, ena:61892425 ps, 189 ps );
#    Time: 61892425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61892411 ps, ena:61892425 ps, 189 ps );
#    Time: 61892425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61892411 ps, ena:61892425 ps, 189 ps );
#    Time: 61892425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61892411 ps, ena:61892425 ps, 189 ps );
#    Time: 61892425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61892411 ps, ena:61892425 ps, 189 ps );
#    Time: 61892425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61892411 ps, ena:61892425 ps, 189 ps );
#    Time: 61892425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61892411 ps, ena:61892425 ps, 189 ps );
#    Time: 61892425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61892411 ps, ena:61892425 ps, 189 ps );
#    Time: 61892425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:61912411 ps, d:61912426 ps, 189 ps );
#    Time: 61912426 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:68932411 ps, d:68932525 ps, 189 ps );
#    Time: 68932525 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:69432411 ps, d:69432445 ps, 189 ps );
#    Time: 69432445 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:69432411 ps, d:69432524 ps, 189 ps );
#    Time: 69432524 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:69932411 ps, d:69932444 ps, 189 ps );
#    Time: 69932444 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:71432411 ps, ena:71432565 ps, 189 ps );
#    Time: 71432565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71432411 ps, ena:71432565 ps, 189 ps );
#    Time: 71432565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71432411 ps, ena:71432565 ps, 189 ps );
#    Time: 71432565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71432411 ps, ena:71432565 ps, 189 ps );
#    Time: 71432565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71432411 ps, ena:71432565 ps, 189 ps );
#    Time: 71432565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71432411 ps, ena:71432565 ps, 189 ps );
#    Time: 71432565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71432411 ps, ena:71432565 ps, 189 ps );
#    Time: 71432565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71432411 ps, ena:71432565 ps, 189 ps );
#    Time: 71432565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71432411 ps, ena:71432565 ps, 189 ps );
#    Time: 71432565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:71452411 ps, d:71452566 ps, 189 ps );
#    Time: 71452566 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:71932411 ps, ena:71932485 ps, 189 ps );
#    Time: 71932485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71932411 ps, ena:71932485 ps, 189 ps );
#    Time: 71932485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71932411 ps, ena:71932485 ps, 189 ps );
#    Time: 71932485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71932411 ps, ena:71932485 ps, 189 ps );
#    Time: 71932485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71932411 ps, ena:71932485 ps, 189 ps );
#    Time: 71932485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71932411 ps, ena:71932485 ps, 189 ps );
#    Time: 71932485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71932411 ps, ena:71932485 ps, 189 ps );
#    Time: 71932485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71932411 ps, ena:71932485 ps, 189 ps );
#    Time: 71932485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71932411 ps, ena:71932485 ps, 189 ps );
#    Time: 71932485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:71952411 ps, d:71952486 ps, 189 ps );
#    Time: 71952486 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:78972411 ps, d:78972585 ps, 189 ps );
#    Time: 78972585 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:79472411 ps, d:79472505 ps, 189 ps );
#    Time: 79472505 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:79472411 ps, d:79472584 ps, 189 ps );
#    Time: 79472584 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:79972411 ps, d:79972425 ps, 189 ps );
#    Time: 79972425 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:79972411 ps, d:79972504 ps, 189 ps );
#    Time: 79972504 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:80472411 ps, d:80472424 ps, 189 ps );
#    Time: 80472424 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:81972411 ps, ena:81972545 ps, 189 ps );
#    Time: 81972545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:81972411 ps, ena:81972545 ps, 189 ps );
#    Time: 81972545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:81972411 ps, ena:81972545 ps, 189 ps );
#    Time: 81972545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:81972411 ps, ena:81972545 ps, 189 ps );
#    Time: 81972545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:81972411 ps, ena:81972545 ps, 189 ps );
#    Time: 81972545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:81972411 ps, ena:81972545 ps, 189 ps );
#    Time: 81972545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:81972411 ps, ena:81972545 ps, 189 ps );
#    Time: 81972545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:81972411 ps, ena:81972545 ps, 189 ps );
#    Time: 81972545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:81972411 ps, ena:81972545 ps, 189 ps );
#    Time: 81972545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:81992411 ps, d:81992546 ps, 189 ps );
#    Time: 81992546 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:82472411 ps, ena:82472465 ps, 189 ps );
#    Time: 82472465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:82472411 ps, ena:82472465 ps, 189 ps );
#    Time: 82472465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:82472411 ps, ena:82472465 ps, 189 ps );
#    Time: 82472465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:82472411 ps, ena:82472465 ps, 189 ps );
#    Time: 82472465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:82472411 ps, ena:82472465 ps, 189 ps );
#    Time: 82472465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:82472411 ps, ena:82472465 ps, 189 ps );
#    Time: 82472465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:82472411 ps, ena:82472465 ps, 189 ps );
#    Time: 82472465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:82472411 ps, ena:82472465 ps, 189 ps );
#    Time: 82472465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:82472411 ps, ena:82472465 ps, 189 ps );
#    Time: 82472465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:82492411 ps, d:82492466 ps, 189 ps );
#    Time: 82492466 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:89512411 ps, d:89512565 ps, 189 ps );
#    Time: 89512565 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:90012411 ps, d:90012485 ps, 189 ps );
#    Time: 90012485 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:90012411 ps, d:90012564 ps, 189 ps );
#    Time: 90012564 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:90512411 ps, d:90512484 ps, 189 ps );
#    Time: 90512484 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:92512411 ps, ena:92512525 ps, 189 ps );
#    Time: 92512525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:92512411 ps, ena:92512525 ps, 189 ps );
#    Time: 92512525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:92512411 ps, ena:92512525 ps, 189 ps );
#    Time: 92512525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:92512411 ps, ena:92512525 ps, 189 ps );
#    Time: 92512525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:92512411 ps, ena:92512525 ps, 189 ps );
#    Time: 92512525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:92512411 ps, ena:92512525 ps, 189 ps );
#    Time: 92512525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:92512411 ps, ena:92512525 ps, 189 ps );
#    Time: 92512525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:92512411 ps, ena:92512525 ps, 189 ps );
#    Time: 92512525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:92512411 ps, ena:92512525 ps, 189 ps );
#    Time: 92512525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:92532411 ps, d:92532526 ps, 189 ps );
#    Time: 92532526 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:93012411 ps, ena:93012445 ps, 189 ps );
#    Time: 93012445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:93012411 ps, ena:93012445 ps, 189 ps );
#    Time: 93012445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:93012411 ps, ena:93012445 ps, 189 ps );
#    Time: 93012445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:93012411 ps, ena:93012445 ps, 189 ps );
#    Time: 93012445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:93012411 ps, ena:93012445 ps, 189 ps );
#    Time: 93012445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:93012411 ps, ena:93012445 ps, 189 ps );
#    Time: 93012445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:93012411 ps, ena:93012445 ps, 189 ps );
#    Time: 93012445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:93012411 ps, ena:93012445 ps, 189 ps );
#    Time: 93012445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:93012411 ps, ena:93012445 ps, 189 ps );
#    Time: 93012445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:93032411 ps, d:93032446 ps, 189 ps );
#    Time: 93032446 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:100052411 ps, d:100052545 ps, 189 ps );
#    Time: 100052545 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:100552411 ps, d:100552465 ps, 189 ps );
#    Time: 100552465 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:100552411 ps, d:100552544 ps, 189 ps );
#    Time: 100552544 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:101052411 ps, d:101052464 ps, 189 ps );
#    Time: 101052464 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:102552411 ps, ena:102552585 ps, 189 ps );
#    Time: 102552585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:102552411 ps, ena:102552585 ps, 189 ps );
#    Time: 102552585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:102552411 ps, ena:102552585 ps, 189 ps );
#    Time: 102552585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:102552411 ps, ena:102552585 ps, 189 ps );
#    Time: 102552585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:102552411 ps, ena:102552585 ps, 189 ps );
#    Time: 102552585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:102552411 ps, ena:102552585 ps, 189 ps );
#    Time: 102552585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:102552411 ps, ena:102552585 ps, 189 ps );
#    Time: 102552585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:102552411 ps, ena:102552585 ps, 189 ps );
#    Time: 102552585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:102552411 ps, ena:102552585 ps, 189 ps );
#    Time: 102552585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:102572411 ps, d:102572586 ps, 189 ps );
#    Time: 102572586 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:103052411 ps, ena:103052505 ps, 189 ps );
#    Time: 103052505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103052411 ps, ena:103052505 ps, 189 ps );
#    Time: 103052505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103052411 ps, ena:103052505 ps, 189 ps );
#    Time: 103052505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103052411 ps, ena:103052505 ps, 189 ps );
#    Time: 103052505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103052411 ps, ena:103052505 ps, 189 ps );
#    Time: 103052505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103052411 ps, ena:103052505 ps, 189 ps );
#    Time: 103052505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103052411 ps, ena:103052505 ps, 189 ps );
#    Time: 103052505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103052411 ps, ena:103052505 ps, 189 ps );
#    Time: 103052505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103052411 ps, ena:103052505 ps, 189 ps );
#    Time: 103052505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:103072411 ps, d:103072506 ps, 189 ps );
#    Time: 103072506 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:103552411 ps, ena:103552425 ps, 189 ps );
#    Time: 103552425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103552411 ps, ena:103552425 ps, 189 ps );
#    Time: 103552425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103552411 ps, ena:103552425 ps, 189 ps );
#    Time: 103552425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103552411 ps, ena:103552425 ps, 189 ps );
#    Time: 103552425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103552411 ps, ena:103552425 ps, 189 ps );
#    Time: 103552425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103552411 ps, ena:103552425 ps, 189 ps );
#    Time: 103552425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103552411 ps, ena:103552425 ps, 189 ps );
#    Time: 103552425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103552411 ps, ena:103552425 ps, 189 ps );
#    Time: 103552425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103552411 ps, ena:103552425 ps, 189 ps );
#    Time: 103552425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:103572411 ps, d:103572426 ps, 189 ps );
#    Time: 103572426 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:110592411 ps, d:110592525 ps, 189 ps );
#    Time: 110592525 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:111092411 ps, d:111092445 ps, 189 ps );
#    Time: 111092445 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:111092411 ps, d:111092524 ps, 189 ps );
#    Time: 111092524 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:111592411 ps, d:111592444 ps, 189 ps );
#    Time: 111592444 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:113092411 ps, ena:113092565 ps, 189 ps );
#    Time: 113092565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113092411 ps, ena:113092565 ps, 189 ps );
#    Time: 113092565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113092411 ps, ena:113092565 ps, 189 ps );
#    Time: 113092565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113092411 ps, ena:113092565 ps, 189 ps );
#    Time: 113092565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113092411 ps, ena:113092565 ps, 189 ps );
#    Time: 113092565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113092411 ps, ena:113092565 ps, 189 ps );
#    Time: 113092565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113092411 ps, ena:113092565 ps, 189 ps );
#    Time: 113092565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113092411 ps, ena:113092565 ps, 189 ps );
#    Time: 113092565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113092411 ps, ena:113092565 ps, 189 ps );
#    Time: 113092565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:113112411 ps, d:113112566 ps, 189 ps );
#    Time: 113112566 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:113592411 ps, ena:113592485 ps, 189 ps );
#    Time: 113592485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113592411 ps, ena:113592485 ps, 189 ps );
#    Time: 113592485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113592411 ps, ena:113592485 ps, 189 ps );
#    Time: 113592485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113592411 ps, ena:113592485 ps, 189 ps );
#    Time: 113592485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113592411 ps, ena:113592485 ps, 189 ps );
#    Time: 113592485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113592411 ps, ena:113592485 ps, 189 ps );
#    Time: 113592485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113592411 ps, ena:113592485 ps, 189 ps );
#    Time: 113592485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113592411 ps, ena:113592485 ps, 189 ps );
#    Time: 113592485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113592411 ps, ena:113592485 ps, 189 ps );
#    Time: 113592485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:113612411 ps, d:113612486 ps, 189 ps );
#    Time: 113612486 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:120632411 ps, d:120632585 ps, 189 ps );
#    Time: 120632585 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:121132411 ps, d:121132505 ps, 189 ps );
#    Time: 121132505 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:121132411 ps, d:121132584 ps, 189 ps );
#    Time: 121132584 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:121632411 ps, d:121632425 ps, 189 ps );
#    Time: 121632425 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:121632411 ps, d:121632504 ps, 189 ps );
#    Time: 121632504 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:122132411 ps, d:122132424 ps, 189 ps );
#    Time: 122132424 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:123632411 ps, ena:123632545 ps, 189 ps );
#    Time: 123632545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:123632411 ps, ena:123632545 ps, 189 ps );
#    Time: 123632545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:123632411 ps, ena:123632545 ps, 189 ps );
#    Time: 123632545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:123632411 ps, ena:123632545 ps, 189 ps );
#    Time: 123632545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:123632411 ps, ena:123632545 ps, 189 ps );
#    Time: 123632545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:123632411 ps, ena:123632545 ps, 189 ps );
#    Time: 123632545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:123632411 ps, ena:123632545 ps, 189 ps );
#    Time: 123632545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:123632411 ps, ena:123632545 ps, 189 ps );
#    Time: 123632545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:123632411 ps, ena:123632545 ps, 189 ps );
#    Time: 123632545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:123652411 ps, d:123652546 ps, 189 ps );
#    Time: 123652546 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:124132411 ps, ena:124132465 ps, 189 ps );
#    Time: 124132465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:124132411 ps, ena:124132465 ps, 189 ps );
#    Time: 124132465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:124132411 ps, ena:124132465 ps, 189 ps );
#    Time: 124132465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:124132411 ps, ena:124132465 ps, 189 ps );
#    Time: 124132465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:124132411 ps, ena:124132465 ps, 189 ps );
#    Time: 124132465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:124132411 ps, ena:124132465 ps, 189 ps );
#    Time: 124132465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:124132411 ps, ena:124132465 ps, 189 ps );
#    Time: 124132465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:124132411 ps, ena:124132465 ps, 189 ps );
#    Time: 124132465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:124132411 ps, ena:124132465 ps, 189 ps );
#    Time: 124132465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:124152411 ps, d:124152466 ps, 189 ps );
#    Time: 124152466 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:131172411 ps, d:131172565 ps, 189 ps );
#    Time: 131172565 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:131672411 ps, d:131672485 ps, 189 ps );
#    Time: 131672485 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:131672411 ps, d:131672564 ps, 189 ps );
#    Time: 131672564 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:132172411 ps, d:132172484 ps, 189 ps );
#    Time: 132172484 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:134172411 ps, ena:134172525 ps, 189 ps );
#    Time: 134172525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134172411 ps, ena:134172525 ps, 189 ps );
#    Time: 134172525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134172411 ps, ena:134172525 ps, 189 ps );
#    Time: 134172525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134172411 ps, ena:134172525 ps, 189 ps );
#    Time: 134172525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134172411 ps, ena:134172525 ps, 189 ps );
#    Time: 134172525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134172411 ps, ena:134172525 ps, 189 ps );
#    Time: 134172525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134172411 ps, ena:134172525 ps, 189 ps );
#    Time: 134172525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134172411 ps, ena:134172525 ps, 189 ps );
#    Time: 134172525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134172411 ps, ena:134172525 ps, 189 ps );
#    Time: 134172525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:134192411 ps, d:134192526 ps, 189 ps );
#    Time: 134192526 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:134672411 ps, ena:134672445 ps, 189 ps );
#    Time: 134672445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134672411 ps, ena:134672445 ps, 189 ps );
#    Time: 134672445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134672411 ps, ena:134672445 ps, 189 ps );
#    Time: 134672445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134672411 ps, ena:134672445 ps, 189 ps );
#    Time: 134672445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134672411 ps, ena:134672445 ps, 189 ps );
#    Time: 134672445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134672411 ps, ena:134672445 ps, 189 ps );
#    Time: 134672445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134672411 ps, ena:134672445 ps, 189 ps );
#    Time: 134672445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134672411 ps, ena:134672445 ps, 189 ps );
#    Time: 134672445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134672411 ps, ena:134672445 ps, 189 ps );
#    Time: 134672445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:134692411 ps, d:134692446 ps, 189 ps );
#    Time: 134692446 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:141712411 ps, d:141712545 ps, 189 ps );
#    Time: 141712545 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:142212411 ps, d:142212465 ps, 189 ps );
#    Time: 142212465 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:142212411 ps, d:142212544 ps, 189 ps );
#    Time: 142212544 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:142712411 ps, d:142712464 ps, 189 ps );
#    Time: 142712464 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:144212411 ps, ena:144212585 ps, 189 ps );
#    Time: 144212585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144212411 ps, ena:144212585 ps, 189 ps );
#    Time: 144212585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144212411 ps, ena:144212585 ps, 189 ps );
#    Time: 144212585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144212411 ps, ena:144212585 ps, 189 ps );
#    Time: 144212585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144212411 ps, ena:144212585 ps, 189 ps );
#    Time: 144212585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144212411 ps, ena:144212585 ps, 189 ps );
#    Time: 144212585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144212411 ps, ena:144212585 ps, 189 ps );
#    Time: 144212585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144212411 ps, ena:144212585 ps, 189 ps );
#    Time: 144212585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144212411 ps, ena:144212585 ps, 189 ps );
#    Time: 144212585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:144232411 ps, d:144232586 ps, 189 ps );
#    Time: 144232586 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:144712411 ps, ena:144712505 ps, 189 ps );
#    Time: 144712505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144712411 ps, ena:144712505 ps, 189 ps );
#    Time: 144712505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144712411 ps, ena:144712505 ps, 189 ps );
#    Time: 144712505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144712411 ps, ena:144712505 ps, 189 ps );
#    Time: 144712505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144712411 ps, ena:144712505 ps, 189 ps );
#    Time: 144712505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144712411 ps, ena:144712505 ps, 189 ps );
#    Time: 144712505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144712411 ps, ena:144712505 ps, 189 ps );
#    Time: 144712505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144712411 ps, ena:144712505 ps, 189 ps );
#    Time: 144712505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144712411 ps, ena:144712505 ps, 189 ps );
#    Time: 144712505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:144732411 ps, d:144732506 ps, 189 ps );
#    Time: 144732506 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:145212411 ps, ena:145212425 ps, 189 ps );
#    Time: 145212425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:145212411 ps, ena:145212425 ps, 189 ps );
#    Time: 145212425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:145212411 ps, ena:145212425 ps, 189 ps );
#    Time: 145212425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:145212411 ps, ena:145212425 ps, 189 ps );
#    Time: 145212425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:145212411 ps, ena:145212425 ps, 189 ps );
#    Time: 145212425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:145212411 ps, ena:145212425 ps, 189 ps );
#    Time: 145212425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:145212411 ps, ena:145212425 ps, 189 ps );
#    Time: 145212425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:145212411 ps, ena:145212425 ps, 189 ps );
#    Time: 145212425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:145212411 ps, ena:145212425 ps, 189 ps );
#    Time: 145212425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:145232411 ps, d:145232426 ps, 189 ps );
#    Time: 145232426 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:152252411 ps, d:152252525 ps, 189 ps );
#    Time: 152252525 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:152752411 ps, d:152752445 ps, 189 ps );
#    Time: 152752445 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:152752411 ps, d:152752524 ps, 189 ps );
#    Time: 152752524 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:153252411 ps, d:153252444 ps, 189 ps );
#    Time: 153252444 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:154752411 ps, ena:154752565 ps, 189 ps );
#    Time: 154752565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:154752411 ps, ena:154752565 ps, 189 ps );
#    Time: 154752565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:154752411 ps, ena:154752565 ps, 189 ps );
#    Time: 154752565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:154752411 ps, ena:154752565 ps, 189 ps );
#    Time: 154752565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:154752411 ps, ena:154752565 ps, 189 ps );
#    Time: 154752565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:154752411 ps, ena:154752565 ps, 189 ps );
#    Time: 154752565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:154752411 ps, ena:154752565 ps, 189 ps );
#    Time: 154752565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:154752411 ps, ena:154752565 ps, 189 ps );
#    Time: 154752565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:154752411 ps, ena:154752565 ps, 189 ps );
#    Time: 154752565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:154772411 ps, d:154772566 ps, 189 ps );
#    Time: 154772566 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:155252411 ps, ena:155252485 ps, 189 ps );
#    Time: 155252485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:155252411 ps, ena:155252485 ps, 189 ps );
#    Time: 155252485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:155252411 ps, ena:155252485 ps, 189 ps );
#    Time: 155252485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:155252411 ps, ena:155252485 ps, 189 ps );
#    Time: 155252485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:155252411 ps, ena:155252485 ps, 189 ps );
#    Time: 155252485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:155252411 ps, ena:155252485 ps, 189 ps );
#    Time: 155252485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:155252411 ps, ena:155252485 ps, 189 ps );
#    Time: 155252485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:155252411 ps, ena:155252485 ps, 189 ps );
#    Time: 155252485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:155252411 ps, ena:155252485 ps, 189 ps );
#    Time: 155252485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:155272411 ps, d:155272486 ps, 189 ps );
#    Time: 155272486 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:162292411 ps, d:162292585 ps, 189 ps );
#    Time: 162292585 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:162792411 ps, d:162792505 ps, 189 ps );
#    Time: 162792505 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:162792411 ps, d:162792584 ps, 189 ps );
#    Time: 162792584 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:163292411 ps, d:163292425 ps, 189 ps );
#    Time: 163292425 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:163292411 ps, d:163292504 ps, 189 ps );
#    Time: 163292504 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:163792411 ps, d:163792424 ps, 189 ps );
#    Time: 163792424 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:165292411 ps, ena:165292545 ps, 189 ps );
#    Time: 165292545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165292411 ps, ena:165292545 ps, 189 ps );
#    Time: 165292545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165292411 ps, ena:165292545 ps, 189 ps );
#    Time: 165292545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165292411 ps, ena:165292545 ps, 189 ps );
#    Time: 165292545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165292411 ps, ena:165292545 ps, 189 ps );
#    Time: 165292545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165292411 ps, ena:165292545 ps, 189 ps );
#    Time: 165292545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165292411 ps, ena:165292545 ps, 189 ps );
#    Time: 165292545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165292411 ps, ena:165292545 ps, 189 ps );
#    Time: 165292545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165292411 ps, ena:165292545 ps, 189 ps );
#    Time: 165292545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:165312411 ps, d:165312546 ps, 189 ps );
#    Time: 165312546 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:165792411 ps, ena:165792465 ps, 189 ps );
#    Time: 165792465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165792411 ps, ena:165792465 ps, 189 ps );
#    Time: 165792465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165792411 ps, ena:165792465 ps, 189 ps );
#    Time: 165792465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165792411 ps, ena:165792465 ps, 189 ps );
#    Time: 165792465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165792411 ps, ena:165792465 ps, 189 ps );
#    Time: 165792465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165792411 ps, ena:165792465 ps, 189 ps );
#    Time: 165792465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165792411 ps, ena:165792465 ps, 189 ps );
#    Time: 165792465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165792411 ps, ena:165792465 ps, 189 ps );
#    Time: 165792465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165792411 ps, ena:165792465 ps, 189 ps );
#    Time: 165792465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:165812411 ps, d:165812466 ps, 189 ps );
#    Time: 165812466 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:172832411 ps, d:172832565 ps, 189 ps );
#    Time: 172832565 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:173332411 ps, d:173332485 ps, 189 ps );
#    Time: 173332485 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:173332411 ps, d:173332564 ps, 189 ps );
#    Time: 173332564 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:173832411 ps, d:173832484 ps, 189 ps );
#    Time: 173832484 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:175832411 ps, ena:175832525 ps, 189 ps );
#    Time: 175832525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:175832411 ps, ena:175832525 ps, 189 ps );
#    Time: 175832525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:175832411 ps, ena:175832525 ps, 189 ps );
#    Time: 175832525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:175832411 ps, ena:175832525 ps, 189 ps );
#    Time: 175832525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:175832411 ps, ena:175832525 ps, 189 ps );
#    Time: 175832525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:175832411 ps, ena:175832525 ps, 189 ps );
#    Time: 175832525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:175832411 ps, ena:175832525 ps, 189 ps );
#    Time: 175832525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:175832411 ps, ena:175832525 ps, 189 ps );
#    Time: 175832525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:175832411 ps, ena:175832525 ps, 189 ps );
#    Time: 175832525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:175852411 ps, d:175852526 ps, 189 ps );
#    Time: 175852526 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:176332411 ps, ena:176332445 ps, 189 ps );
#    Time: 176332445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:176332411 ps, ena:176332445 ps, 189 ps );
#    Time: 176332445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:176332411 ps, ena:176332445 ps, 189 ps );
#    Time: 176332445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:176332411 ps, ena:176332445 ps, 189 ps );
#    Time: 176332445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:176332411 ps, ena:176332445 ps, 189 ps );
#    Time: 176332445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:176332411 ps, ena:176332445 ps, 189 ps );
#    Time: 176332445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:176332411 ps, ena:176332445 ps, 189 ps );
#    Time: 176332445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:176332411 ps, ena:176332445 ps, 189 ps );
#    Time: 176332445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:176332411 ps, ena:176332445 ps, 189 ps );
#    Time: 176332445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:176352411 ps, d:176352446 ps, 189 ps );
#    Time: 176352446 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:183372411 ps, d:183372545 ps, 189 ps );
#    Time: 183372545 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:183872411 ps, d:183872465 ps, 189 ps );
#    Time: 183872465 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:183872411 ps, d:183872544 ps, 189 ps );
#    Time: 183872544 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:184372411 ps, d:184372464 ps, 189 ps );
#    Time: 184372464 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:185872411 ps, ena:185872585 ps, 189 ps );
#    Time: 185872585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:185872411 ps, ena:185872585 ps, 189 ps );
#    Time: 185872585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:185872411 ps, ena:185872585 ps, 189 ps );
#    Time: 185872585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:185872411 ps, ena:185872585 ps, 189 ps );
#    Time: 185872585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:185872411 ps, ena:185872585 ps, 189 ps );
#    Time: 185872585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:185872411 ps, ena:185872585 ps, 189 ps );
#    Time: 185872585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:185872411 ps, ena:185872585 ps, 189 ps );
#    Time: 185872585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:185872411 ps, ena:185872585 ps, 189 ps );
#    Time: 185872585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:185872411 ps, ena:185872585 ps, 189 ps );
#    Time: 185872585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:185892411 ps, d:185892586 ps, 189 ps );
#    Time: 185892586 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:186372411 ps, ena:186372505 ps, 189 ps );
#    Time: 186372505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186372411 ps, ena:186372505 ps, 189 ps );
#    Time: 186372505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186372411 ps, ena:186372505 ps, 189 ps );
#    Time: 186372505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186372411 ps, ena:186372505 ps, 189 ps );
#    Time: 186372505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186372411 ps, ena:186372505 ps, 189 ps );
#    Time: 186372505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186372411 ps, ena:186372505 ps, 189 ps );
#    Time: 186372505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186372411 ps, ena:186372505 ps, 189 ps );
#    Time: 186372505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186372411 ps, ena:186372505 ps, 189 ps );
#    Time: 186372505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186372411 ps, ena:186372505 ps, 189 ps );
#    Time: 186372505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:186392411 ps, d:186392506 ps, 189 ps );
#    Time: 186392506 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:186872411 ps, ena:186872425 ps, 189 ps );
#    Time: 186872425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186872411 ps, ena:186872425 ps, 189 ps );
#    Time: 186872425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186872411 ps, ena:186872425 ps, 189 ps );
#    Time: 186872425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186872411 ps, ena:186872425 ps, 189 ps );
#    Time: 186872425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186872411 ps, ena:186872425 ps, 189 ps );
#    Time: 186872425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186872411 ps, ena:186872425 ps, 189 ps );
#    Time: 186872425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186872411 ps, ena:186872425 ps, 189 ps );
#    Time: 186872425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186872411 ps, ena:186872425 ps, 189 ps );
#    Time: 186872425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186872411 ps, ena:186872425 ps, 189 ps );
#    Time: 186872425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:186892411 ps, d:186892426 ps, 189 ps );
#    Time: 186892426 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:193912411 ps, d:193912525 ps, 189 ps );
#    Time: 193912525 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:194412411 ps, d:194412445 ps, 189 ps );
#    Time: 194412445 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:194412411 ps, d:194412524 ps, 189 ps );
#    Time: 194412524 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:194912411 ps, d:194912444 ps, 189 ps );
#    Time: 194912444 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:196412411 ps, ena:196412565 ps, 189 ps );
#    Time: 196412565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196412411 ps, ena:196412565 ps, 189 ps );
#    Time: 196412565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196412411 ps, ena:196412565 ps, 189 ps );
#    Time: 196412565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196412411 ps, ena:196412565 ps, 189 ps );
#    Time: 196412565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196412411 ps, ena:196412565 ps, 189 ps );
#    Time: 196412565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196412411 ps, ena:196412565 ps, 189 ps );
#    Time: 196412565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196412411 ps, ena:196412565 ps, 189 ps );
#    Time: 196412565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196412411 ps, ena:196412565 ps, 189 ps );
#    Time: 196412565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196412411 ps, ena:196412565 ps, 189 ps );
#    Time: 196412565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:196432411 ps, d:196432566 ps, 189 ps );
#    Time: 196432566 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:196912411 ps, ena:196912485 ps, 189 ps );
#    Time: 196912485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196912411 ps, ena:196912485 ps, 189 ps );
#    Time: 196912485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196912411 ps, ena:196912485 ps, 189 ps );
#    Time: 196912485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196912411 ps, ena:196912485 ps, 189 ps );
#    Time: 196912485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196912411 ps, ena:196912485 ps, 189 ps );
#    Time: 196912485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196912411 ps, ena:196912485 ps, 189 ps );
#    Time: 196912485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196912411 ps, ena:196912485 ps, 189 ps );
#    Time: 196912485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196912411 ps, ena:196912485 ps, 189 ps );
#    Time: 196912485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196912411 ps, ena:196912485 ps, 189 ps );
#    Time: 196912485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:196932411 ps, d:196932486 ps, 189 ps );
#    Time: 196932486 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:203952411 ps, d:203952585 ps, 189 ps );
#    Time: 203952585 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:204452411 ps, d:204452505 ps, 189 ps );
#    Time: 204452505 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:204452411 ps, d:204452584 ps, 189 ps );
#    Time: 204452584 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:204952411 ps, d:204952425 ps, 189 ps );
#    Time: 204952425 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:204952411 ps, d:204952504 ps, 189 ps );
#    Time: 204952504 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:205452411 ps, d:205452424 ps, 189 ps );
#    Time: 205452424 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:206952411 ps, ena:206952545 ps, 189 ps );
#    Time: 206952545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:206952411 ps, ena:206952545 ps, 189 ps );
#    Time: 206952545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:206952411 ps, ena:206952545 ps, 189 ps );
#    Time: 206952545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:206952411 ps, ena:206952545 ps, 189 ps );
#    Time: 206952545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:206952411 ps, ena:206952545 ps, 189 ps );
#    Time: 206952545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:206952411 ps, ena:206952545 ps, 189 ps );
#    Time: 206952545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:206952411 ps, ena:206952545 ps, 189 ps );
#    Time: 206952545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:206952411 ps, ena:206952545 ps, 189 ps );
#    Time: 206952545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:206952411 ps, ena:206952545 ps, 189 ps );
#    Time: 206952545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:206972411 ps, d:206972546 ps, 189 ps );
#    Time: 206972546 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:207452411 ps, ena:207452465 ps, 189 ps );
#    Time: 207452465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:207452411 ps, ena:207452465 ps, 189 ps );
#    Time: 207452465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:207452411 ps, ena:207452465 ps, 189 ps );
#    Time: 207452465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:207452411 ps, ena:207452465 ps, 189 ps );
#    Time: 207452465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:207452411 ps, ena:207452465 ps, 189 ps );
#    Time: 207452465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:207452411 ps, ena:207452465 ps, 189 ps );
#    Time: 207452465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:207452411 ps, ena:207452465 ps, 189 ps );
#    Time: 207452465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:207452411 ps, ena:207452465 ps, 189 ps );
#    Time: 207452465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:207452411 ps, ena:207452465 ps, 189 ps );
#    Time: 207452465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:207472411 ps, d:207472466 ps, 189 ps );
#    Time: 207472466 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Note: $stop    : D:/Files/University/Term 4/DLD Lab/Projects/Project2/ModelSim/FinalTB/FinalTB.v(36)
#    Time: 210 us  Iteration: 0  Instance: /FullTB
# Break in Module FullTB at D:/Files/University/Term 4/DLD Lab/Projects/Project2/ModelSim/FinalTB/FinalTB.v line 36
# Compile of FinalTB.v was successful.
# Compile of Noise_Eliminator.vo was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.FullTB
# Loading work.RingOscillator
# Loading work.FullDesign
# Loading work.hard_block
# Loading instances from D:/Files/University/Term 4/DLD Lab/Projects/Project2/ModelSim/FinalTB/Noise_Eliminator_v.sdo
# Loading instances from Noise_Eliminator_v.sdo
# Loading timing data from D:/Files/University/Term 4/DLD Lab/Projects/Project2/ModelSim/FinalTB/Noise_Eliminator_v.sdo
# Loading timing data from Noise_Eliminator_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /FullTB File: D:/Files/University/Term 4/DLD Lab/Projects/Project2/ModelSim/FinalTB/FinalTB.v
run -all
# ** Error: $hold( posedge clk &&& nosloadsclr:16732411 ps, d:16732545 ps, 189 ps );
#    Time: 16732545 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:17232411 ps, d:17232465 ps, 189 ps );
#    Time: 17232465 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:17232411 ps, d:17232544 ps, 189 ps );
#    Time: 17232544 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:17732411 ps, d:17732464 ps, 189 ps );
#    Time: 17732464 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:19232411 ps, ena:19232585 ps, 189 ps );
#    Time: 19232585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19232411 ps, ena:19232585 ps, 189 ps );
#    Time: 19232585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19232411 ps, ena:19232585 ps, 189 ps );
#    Time: 19232585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19232411 ps, ena:19232585 ps, 189 ps );
#    Time: 19232585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19232411 ps, ena:19232585 ps, 189 ps );
#    Time: 19232585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19232411 ps, ena:19232585 ps, 189 ps );
#    Time: 19232585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19232411 ps, ena:19232585 ps, 189 ps );
#    Time: 19232585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19232411 ps, ena:19232585 ps, 189 ps );
#    Time: 19232585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19232411 ps, ena:19232585 ps, 189 ps );
#    Time: 19232585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:19252411 ps, d:19252586 ps, 189 ps );
#    Time: 19252586 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:19732411 ps, ena:19732505 ps, 189 ps );
#    Time: 19732505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19732411 ps, ena:19732505 ps, 189 ps );
#    Time: 19732505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19732411 ps, ena:19732505 ps, 189 ps );
#    Time: 19732505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19732411 ps, ena:19732505 ps, 189 ps );
#    Time: 19732505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19732411 ps, ena:19732505 ps, 189 ps );
#    Time: 19732505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19732411 ps, ena:19732505 ps, 189 ps );
#    Time: 19732505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19732411 ps, ena:19732505 ps, 189 ps );
#    Time: 19732505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19732411 ps, ena:19732505 ps, 189 ps );
#    Time: 19732505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19732411 ps, ena:19732505 ps, 189 ps );
#    Time: 19732505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:19752411 ps, d:19752506 ps, 189 ps );
#    Time: 19752506 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:20232411 ps, ena:20232425 ps, 189 ps );
#    Time: 20232425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:20232411 ps, ena:20232425 ps, 189 ps );
#    Time: 20232425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:20232411 ps, ena:20232425 ps, 189 ps );
#    Time: 20232425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:20232411 ps, ena:20232425 ps, 189 ps );
#    Time: 20232425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:20232411 ps, ena:20232425 ps, 189 ps );
#    Time: 20232425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:20232411 ps, ena:20232425 ps, 189 ps );
#    Time: 20232425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:20232411 ps, ena:20232425 ps, 189 ps );
#    Time: 20232425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:20232411 ps, ena:20232425 ps, 189 ps );
#    Time: 20232425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:20232411 ps, ena:20232425 ps, 189 ps );
#    Time: 20232425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:20252411 ps, d:20252426 ps, 189 ps );
#    Time: 20252426 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:27272411 ps, d:27272525 ps, 189 ps );
#    Time: 27272525 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:27772411 ps, d:27772445 ps, 189 ps );
#    Time: 27772445 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:27772411 ps, d:27772524 ps, 189 ps );
#    Time: 27772524 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:28272411 ps, d:28272444 ps, 189 ps );
#    Time: 28272444 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:29772411 ps, ena:29772565 ps, 189 ps );
#    Time: 29772565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:29772411 ps, ena:29772565 ps, 189 ps );
#    Time: 29772565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:29772411 ps, ena:29772565 ps, 189 ps );
#    Time: 29772565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:29772411 ps, ena:29772565 ps, 189 ps );
#    Time: 29772565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:29772411 ps, ena:29772565 ps, 189 ps );
#    Time: 29772565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:29772411 ps, ena:29772565 ps, 189 ps );
#    Time: 29772565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:29772411 ps, ena:29772565 ps, 189 ps );
#    Time: 29772565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:29772411 ps, ena:29772565 ps, 189 ps );
#    Time: 29772565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:29772411 ps, ena:29772565 ps, 189 ps );
#    Time: 29772565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:29792411 ps, d:29792566 ps, 189 ps );
#    Time: 29792566 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:30272411 ps, ena:30272485 ps, 189 ps );
#    Time: 30272485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:30272411 ps, ena:30272485 ps, 189 ps );
#    Time: 30272485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:30272411 ps, ena:30272485 ps, 189 ps );
#    Time: 30272485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:30272411 ps, ena:30272485 ps, 189 ps );
#    Time: 30272485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:30272411 ps, ena:30272485 ps, 189 ps );
#    Time: 30272485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:30272411 ps, ena:30272485 ps, 189 ps );
#    Time: 30272485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:30272411 ps, ena:30272485 ps, 189 ps );
#    Time: 30272485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:30272411 ps, ena:30272485 ps, 189 ps );
#    Time: 30272485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:30272411 ps, ena:30272485 ps, 189 ps );
#    Time: 30272485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:30292411 ps, d:30292486 ps, 189 ps );
#    Time: 30292486 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:37312411 ps, d:37312585 ps, 189 ps );
#    Time: 37312585 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:37812411 ps, d:37812505 ps, 189 ps );
#    Time: 37812505 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:37812411 ps, d:37812584 ps, 189 ps );
#    Time: 37812584 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:38312411 ps, d:38312425 ps, 189 ps );
#    Time: 38312425 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:38312411 ps, d:38312504 ps, 189 ps );
#    Time: 38312504 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:38812411 ps, d:38812424 ps, 189 ps );
#    Time: 38812424 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:40312411 ps, ena:40312545 ps, 189 ps );
#    Time: 40312545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40312411 ps, ena:40312545 ps, 189 ps );
#    Time: 40312545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40312411 ps, ena:40312545 ps, 189 ps );
#    Time: 40312545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40312411 ps, ena:40312545 ps, 189 ps );
#    Time: 40312545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40312411 ps, ena:40312545 ps, 189 ps );
#    Time: 40312545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40312411 ps, ena:40312545 ps, 189 ps );
#    Time: 40312545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40312411 ps, ena:40312545 ps, 189 ps );
#    Time: 40312545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40312411 ps, ena:40312545 ps, 189 ps );
#    Time: 40312545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40312411 ps, ena:40312545 ps, 189 ps );
#    Time: 40312545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:40332411 ps, d:40332546 ps, 189 ps );
#    Time: 40332546 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:40812411 ps, ena:40812465 ps, 189 ps );
#    Time: 40812465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40812411 ps, ena:40812465 ps, 189 ps );
#    Time: 40812465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40812411 ps, ena:40812465 ps, 189 ps );
#    Time: 40812465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40812411 ps, ena:40812465 ps, 189 ps );
#    Time: 40812465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40812411 ps, ena:40812465 ps, 189 ps );
#    Time: 40812465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40812411 ps, ena:40812465 ps, 189 ps );
#    Time: 40812465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40812411 ps, ena:40812465 ps, 189 ps );
#    Time: 40812465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40812411 ps, ena:40812465 ps, 189 ps );
#    Time: 40812465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40812411 ps, ena:40812465 ps, 189 ps );
#    Time: 40812465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:40832411 ps, d:40832466 ps, 189 ps );
#    Time: 40832466 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:47852411 ps, d:47852565 ps, 189 ps );
#    Time: 47852565 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:48352411 ps, d:48352485 ps, 189 ps );
#    Time: 48352485 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:48352411 ps, d:48352564 ps, 189 ps );
#    Time: 48352564 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:48852411 ps, d:48852484 ps, 189 ps );
#    Time: 48852484 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:50852411 ps, ena:50852525 ps, 189 ps );
#    Time: 50852525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:50852411 ps, ena:50852525 ps, 189 ps );
#    Time: 50852525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:50852411 ps, ena:50852525 ps, 189 ps );
#    Time: 50852525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:50852411 ps, ena:50852525 ps, 189 ps );
#    Time: 50852525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:50852411 ps, ena:50852525 ps, 189 ps );
#    Time: 50852525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:50852411 ps, ena:50852525 ps, 189 ps );
#    Time: 50852525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:50852411 ps, ena:50852525 ps, 189 ps );
#    Time: 50852525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:50852411 ps, ena:50852525 ps, 189 ps );
#    Time: 50852525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:50852411 ps, ena:50852525 ps, 189 ps );
#    Time: 50852525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:50872411 ps, d:50872526 ps, 189 ps );
#    Time: 50872526 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:51352411 ps, ena:51352445 ps, 189 ps );
#    Time: 51352445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:51352411 ps, ena:51352445 ps, 189 ps );
#    Time: 51352445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:51352411 ps, ena:51352445 ps, 189 ps );
#    Time: 51352445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:51352411 ps, ena:51352445 ps, 189 ps );
#    Time: 51352445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:51352411 ps, ena:51352445 ps, 189 ps );
#    Time: 51352445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:51352411 ps, ena:51352445 ps, 189 ps );
#    Time: 51352445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:51352411 ps, ena:51352445 ps, 189 ps );
#    Time: 51352445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:51352411 ps, ena:51352445 ps, 189 ps );
#    Time: 51352445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:51352411 ps, ena:51352445 ps, 189 ps );
#    Time: 51352445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:51372411 ps, d:51372446 ps, 189 ps );
#    Time: 51372446 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:58392411 ps, d:58392545 ps, 189 ps );
#    Time: 58392545 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:58892411 ps, d:58892465 ps, 189 ps );
#    Time: 58892465 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:58892411 ps, d:58892544 ps, 189 ps );
#    Time: 58892544 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:59392411 ps, d:59392464 ps, 189 ps );
#    Time: 59392464 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:60892411 ps, ena:60892585 ps, 189 ps );
#    Time: 60892585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:60892411 ps, ena:60892585 ps, 189 ps );
#    Time: 60892585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:60892411 ps, ena:60892585 ps, 189 ps );
#    Time: 60892585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:60892411 ps, ena:60892585 ps, 189 ps );
#    Time: 60892585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:60892411 ps, ena:60892585 ps, 189 ps );
#    Time: 60892585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:60892411 ps, ena:60892585 ps, 189 ps );
#    Time: 60892585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:60892411 ps, ena:60892585 ps, 189 ps );
#    Time: 60892585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:60892411 ps, ena:60892585 ps, 189 ps );
#    Time: 60892585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:60892411 ps, ena:60892585 ps, 189 ps );
#    Time: 60892585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:60912411 ps, d:60912586 ps, 189 ps );
#    Time: 60912586 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:61392411 ps, ena:61392505 ps, 189 ps );
#    Time: 61392505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61392411 ps, ena:61392505 ps, 189 ps );
#    Time: 61392505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61392411 ps, ena:61392505 ps, 189 ps );
#    Time: 61392505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61392411 ps, ena:61392505 ps, 189 ps );
#    Time: 61392505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61392411 ps, ena:61392505 ps, 189 ps );
#    Time: 61392505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61392411 ps, ena:61392505 ps, 189 ps );
#    Time: 61392505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61392411 ps, ena:61392505 ps, 189 ps );
#    Time: 61392505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61392411 ps, ena:61392505 ps, 189 ps );
#    Time: 61392505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61392411 ps, ena:61392505 ps, 189 ps );
#    Time: 61392505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:61412411 ps, d:61412506 ps, 189 ps );
#    Time: 61412506 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:61892411 ps, ena:61892425 ps, 189 ps );
#    Time: 61892425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61892411 ps, ena:61892425 ps, 189 ps );
#    Time: 61892425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61892411 ps, ena:61892425 ps, 189 ps );
#    Time: 61892425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61892411 ps, ena:61892425 ps, 189 ps );
#    Time: 61892425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61892411 ps, ena:61892425 ps, 189 ps );
#    Time: 61892425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61892411 ps, ena:61892425 ps, 189 ps );
#    Time: 61892425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61892411 ps, ena:61892425 ps, 189 ps );
#    Time: 61892425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61892411 ps, ena:61892425 ps, 189 ps );
#    Time: 61892425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61892411 ps, ena:61892425 ps, 189 ps );
#    Time: 61892425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:61912411 ps, d:61912426 ps, 189 ps );
#    Time: 61912426 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:68932411 ps, d:68932525 ps, 189 ps );
#    Time: 68932525 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:69432411 ps, d:69432445 ps, 189 ps );
#    Time: 69432445 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:69432411 ps, d:69432524 ps, 189 ps );
#    Time: 69432524 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:69932411 ps, d:69932444 ps, 189 ps );
#    Time: 69932444 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:71432411 ps, ena:71432565 ps, 189 ps );
#    Time: 71432565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71432411 ps, ena:71432565 ps, 189 ps );
#    Time: 71432565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71432411 ps, ena:71432565 ps, 189 ps );
#    Time: 71432565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71432411 ps, ena:71432565 ps, 189 ps );
#    Time: 71432565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71432411 ps, ena:71432565 ps, 189 ps );
#    Time: 71432565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71432411 ps, ena:71432565 ps, 189 ps );
#    Time: 71432565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71432411 ps, ena:71432565 ps, 189 ps );
#    Time: 71432565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71432411 ps, ena:71432565 ps, 189 ps );
#    Time: 71432565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71432411 ps, ena:71432565 ps, 189 ps );
#    Time: 71432565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:71452411 ps, d:71452566 ps, 189 ps );
#    Time: 71452566 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:71932411 ps, ena:71932485 ps, 189 ps );
#    Time: 71932485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71932411 ps, ena:71932485 ps, 189 ps );
#    Time: 71932485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71932411 ps, ena:71932485 ps, 189 ps );
#    Time: 71932485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71932411 ps, ena:71932485 ps, 189 ps );
#    Time: 71932485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71932411 ps, ena:71932485 ps, 189 ps );
#    Time: 71932485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71932411 ps, ena:71932485 ps, 189 ps );
#    Time: 71932485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71932411 ps, ena:71932485 ps, 189 ps );
#    Time: 71932485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71932411 ps, ena:71932485 ps, 189 ps );
#    Time: 71932485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71932411 ps, ena:71932485 ps, 189 ps );
#    Time: 71932485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:71952411 ps, d:71952486 ps, 189 ps );
#    Time: 71952486 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:78972411 ps, d:78972585 ps, 189 ps );
#    Time: 78972585 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:79472411 ps, d:79472505 ps, 189 ps );
#    Time: 79472505 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:79472411 ps, d:79472584 ps, 189 ps );
#    Time: 79472584 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:79972411 ps, d:79972425 ps, 189 ps );
#    Time: 79972425 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:79972411 ps, d:79972504 ps, 189 ps );
#    Time: 79972504 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:80472411 ps, d:80472424 ps, 189 ps );
#    Time: 80472424 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:81972411 ps, ena:81972545 ps, 189 ps );
#    Time: 81972545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:81972411 ps, ena:81972545 ps, 189 ps );
#    Time: 81972545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:81972411 ps, ena:81972545 ps, 189 ps );
#    Time: 81972545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:81972411 ps, ena:81972545 ps, 189 ps );
#    Time: 81972545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:81972411 ps, ena:81972545 ps, 189 ps );
#    Time: 81972545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:81972411 ps, ena:81972545 ps, 189 ps );
#    Time: 81972545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:81972411 ps, ena:81972545 ps, 189 ps );
#    Time: 81972545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:81972411 ps, ena:81972545 ps, 189 ps );
#    Time: 81972545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:81972411 ps, ena:81972545 ps, 189 ps );
#    Time: 81972545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:81992411 ps, d:81992546 ps, 189 ps );
#    Time: 81992546 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:82472411 ps, ena:82472465 ps, 189 ps );
#    Time: 82472465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:82472411 ps, ena:82472465 ps, 189 ps );
#    Time: 82472465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:82472411 ps, ena:82472465 ps, 189 ps );
#    Time: 82472465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:82472411 ps, ena:82472465 ps, 189 ps );
#    Time: 82472465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:82472411 ps, ena:82472465 ps, 189 ps );
#    Time: 82472465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:82472411 ps, ena:82472465 ps, 189 ps );
#    Time: 82472465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:82472411 ps, ena:82472465 ps, 189 ps );
#    Time: 82472465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:82472411 ps, ena:82472465 ps, 189 ps );
#    Time: 82472465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:82472411 ps, ena:82472465 ps, 189 ps );
#    Time: 82472465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:82492411 ps, d:82492466 ps, 189 ps );
#    Time: 82492466 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:89512411 ps, d:89512565 ps, 189 ps );
#    Time: 89512565 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:90012411 ps, d:90012485 ps, 189 ps );
#    Time: 90012485 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:90012411 ps, d:90012564 ps, 189 ps );
#    Time: 90012564 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:90512411 ps, d:90512484 ps, 189 ps );
#    Time: 90512484 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:92512411 ps, ena:92512525 ps, 189 ps );
#    Time: 92512525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:92512411 ps, ena:92512525 ps, 189 ps );
#    Time: 92512525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:92512411 ps, ena:92512525 ps, 189 ps );
#    Time: 92512525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:92512411 ps, ena:92512525 ps, 189 ps );
#    Time: 92512525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:92512411 ps, ena:92512525 ps, 189 ps );
#    Time: 92512525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:92512411 ps, ena:92512525 ps, 189 ps );
#    Time: 92512525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:92512411 ps, ena:92512525 ps, 189 ps );
#    Time: 92512525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:92512411 ps, ena:92512525 ps, 189 ps );
#    Time: 92512525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:92512411 ps, ena:92512525 ps, 189 ps );
#    Time: 92512525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:92532411 ps, d:92532526 ps, 189 ps );
#    Time: 92532526 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:93012411 ps, ena:93012445 ps, 189 ps );
#    Time: 93012445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:93012411 ps, ena:93012445 ps, 189 ps );
#    Time: 93012445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:93012411 ps, ena:93012445 ps, 189 ps );
#    Time: 93012445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:93012411 ps, ena:93012445 ps, 189 ps );
#    Time: 93012445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:93012411 ps, ena:93012445 ps, 189 ps );
#    Time: 93012445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:93012411 ps, ena:93012445 ps, 189 ps );
#    Time: 93012445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:93012411 ps, ena:93012445 ps, 189 ps );
#    Time: 93012445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:93012411 ps, ena:93012445 ps, 189 ps );
#    Time: 93012445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:93012411 ps, ena:93012445 ps, 189 ps );
#    Time: 93012445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:93032411 ps, d:93032446 ps, 189 ps );
#    Time: 93032446 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:100052411 ps, d:100052545 ps, 189 ps );
#    Time: 100052545 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:100552411 ps, d:100552465 ps, 189 ps );
#    Time: 100552465 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:100552411 ps, d:100552544 ps, 189 ps );
#    Time: 100552544 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:101052411 ps, d:101052464 ps, 189 ps );
#    Time: 101052464 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:102552411 ps, ena:102552585 ps, 189 ps );
#    Time: 102552585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:102552411 ps, ena:102552585 ps, 189 ps );
#    Time: 102552585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:102552411 ps, ena:102552585 ps, 189 ps );
#    Time: 102552585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:102552411 ps, ena:102552585 ps, 189 ps );
#    Time: 102552585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:102552411 ps, ena:102552585 ps, 189 ps );
#    Time: 102552585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:102552411 ps, ena:102552585 ps, 189 ps );
#    Time: 102552585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:102552411 ps, ena:102552585 ps, 189 ps );
#    Time: 102552585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:102552411 ps, ena:102552585 ps, 189 ps );
#    Time: 102552585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:102552411 ps, ena:102552585 ps, 189 ps );
#    Time: 102552585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:102572411 ps, d:102572586 ps, 189 ps );
#    Time: 102572586 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:103052411 ps, ena:103052505 ps, 189 ps );
#    Time: 103052505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103052411 ps, ena:103052505 ps, 189 ps );
#    Time: 103052505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103052411 ps, ena:103052505 ps, 189 ps );
#    Time: 103052505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103052411 ps, ena:103052505 ps, 189 ps );
#    Time: 103052505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103052411 ps, ena:103052505 ps, 189 ps );
#    Time: 103052505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103052411 ps, ena:103052505 ps, 189 ps );
#    Time: 103052505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103052411 ps, ena:103052505 ps, 189 ps );
#    Time: 103052505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103052411 ps, ena:103052505 ps, 189 ps );
#    Time: 103052505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103052411 ps, ena:103052505 ps, 189 ps );
#    Time: 103052505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:103072411 ps, d:103072506 ps, 189 ps );
#    Time: 103072506 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:103552411 ps, ena:103552425 ps, 189 ps );
#    Time: 103552425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103552411 ps, ena:103552425 ps, 189 ps );
#    Time: 103552425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103552411 ps, ena:103552425 ps, 189 ps );
#    Time: 103552425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103552411 ps, ena:103552425 ps, 189 ps );
#    Time: 103552425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103552411 ps, ena:103552425 ps, 189 ps );
#    Time: 103552425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103552411 ps, ena:103552425 ps, 189 ps );
#    Time: 103552425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103552411 ps, ena:103552425 ps, 189 ps );
#    Time: 103552425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103552411 ps, ena:103552425 ps, 189 ps );
#    Time: 103552425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103552411 ps, ena:103552425 ps, 189 ps );
#    Time: 103552425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:103572411 ps, d:103572426 ps, 189 ps );
#    Time: 103572426 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:110592411 ps, d:110592525 ps, 189 ps );
#    Time: 110592525 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:111092411 ps, d:111092445 ps, 189 ps );
#    Time: 111092445 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:111092411 ps, d:111092524 ps, 189 ps );
#    Time: 111092524 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:111592411 ps, d:111592444 ps, 189 ps );
#    Time: 111592444 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:113092411 ps, ena:113092565 ps, 189 ps );
#    Time: 113092565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113092411 ps, ena:113092565 ps, 189 ps );
#    Time: 113092565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113092411 ps, ena:113092565 ps, 189 ps );
#    Time: 113092565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113092411 ps, ena:113092565 ps, 189 ps );
#    Time: 113092565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113092411 ps, ena:113092565 ps, 189 ps );
#    Time: 113092565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113092411 ps, ena:113092565 ps, 189 ps );
#    Time: 113092565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113092411 ps, ena:113092565 ps, 189 ps );
#    Time: 113092565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113092411 ps, ena:113092565 ps, 189 ps );
#    Time: 113092565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113092411 ps, ena:113092565 ps, 189 ps );
#    Time: 113092565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:113112411 ps, d:113112566 ps, 189 ps );
#    Time: 113112566 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:113592411 ps, ena:113592485 ps, 189 ps );
#    Time: 113592485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113592411 ps, ena:113592485 ps, 189 ps );
#    Time: 113592485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113592411 ps, ena:113592485 ps, 189 ps );
#    Time: 113592485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113592411 ps, ena:113592485 ps, 189 ps );
#    Time: 113592485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113592411 ps, ena:113592485 ps, 189 ps );
#    Time: 113592485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113592411 ps, ena:113592485 ps, 189 ps );
#    Time: 113592485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113592411 ps, ena:113592485 ps, 189 ps );
#    Time: 113592485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113592411 ps, ena:113592485 ps, 189 ps );
#    Time: 113592485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113592411 ps, ena:113592485 ps, 189 ps );
#    Time: 113592485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:113612411 ps, d:113612486 ps, 189 ps );
#    Time: 113612486 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:120632411 ps, d:120632585 ps, 189 ps );
#    Time: 120632585 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:121132411 ps, d:121132505 ps, 189 ps );
#    Time: 121132505 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:121132411 ps, d:121132584 ps, 189 ps );
#    Time: 121132584 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:121632411 ps, d:121632425 ps, 189 ps );
#    Time: 121632425 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:121632411 ps, d:121632504 ps, 189 ps );
#    Time: 121632504 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:122132411 ps, d:122132424 ps, 189 ps );
#    Time: 122132424 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:123632411 ps, ena:123632545 ps, 189 ps );
#    Time: 123632545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:123632411 ps, ena:123632545 ps, 189 ps );
#    Time: 123632545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:123632411 ps, ena:123632545 ps, 189 ps );
#    Time: 123632545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:123632411 ps, ena:123632545 ps, 189 ps );
#    Time: 123632545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:123632411 ps, ena:123632545 ps, 189 ps );
#    Time: 123632545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:123632411 ps, ena:123632545 ps, 189 ps );
#    Time: 123632545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:123632411 ps, ena:123632545 ps, 189 ps );
#    Time: 123632545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:123632411 ps, ena:123632545 ps, 189 ps );
#    Time: 123632545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:123632411 ps, ena:123632545 ps, 189 ps );
#    Time: 123632545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:123652411 ps, d:123652546 ps, 189 ps );
#    Time: 123652546 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:124132411 ps, ena:124132465 ps, 189 ps );
#    Time: 124132465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:124132411 ps, ena:124132465 ps, 189 ps );
#    Time: 124132465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:124132411 ps, ena:124132465 ps, 189 ps );
#    Time: 124132465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:124132411 ps, ena:124132465 ps, 189 ps );
#    Time: 124132465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:124132411 ps, ena:124132465 ps, 189 ps );
#    Time: 124132465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:124132411 ps, ena:124132465 ps, 189 ps );
#    Time: 124132465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:124132411 ps, ena:124132465 ps, 189 ps );
#    Time: 124132465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:124132411 ps, ena:124132465 ps, 189 ps );
#    Time: 124132465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:124132411 ps, ena:124132465 ps, 189 ps );
#    Time: 124132465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:124152411 ps, d:124152466 ps, 189 ps );
#    Time: 124152466 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:131172411 ps, d:131172565 ps, 189 ps );
#    Time: 131172565 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:131672411 ps, d:131672485 ps, 189 ps );
#    Time: 131672485 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:131672411 ps, d:131672564 ps, 189 ps );
#    Time: 131672564 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:132172411 ps, d:132172484 ps, 189 ps );
#    Time: 132172484 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:134172411 ps, ena:134172525 ps, 189 ps );
#    Time: 134172525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134172411 ps, ena:134172525 ps, 189 ps );
#    Time: 134172525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134172411 ps, ena:134172525 ps, 189 ps );
#    Time: 134172525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134172411 ps, ena:134172525 ps, 189 ps );
#    Time: 134172525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134172411 ps, ena:134172525 ps, 189 ps );
#    Time: 134172525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134172411 ps, ena:134172525 ps, 189 ps );
#    Time: 134172525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134172411 ps, ena:134172525 ps, 189 ps );
#    Time: 134172525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134172411 ps, ena:134172525 ps, 189 ps );
#    Time: 134172525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134172411 ps, ena:134172525 ps, 189 ps );
#    Time: 134172525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:134192411 ps, d:134192526 ps, 189 ps );
#    Time: 134192526 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:134672411 ps, ena:134672445 ps, 189 ps );
#    Time: 134672445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134672411 ps, ena:134672445 ps, 189 ps );
#    Time: 134672445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134672411 ps, ena:134672445 ps, 189 ps );
#    Time: 134672445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134672411 ps, ena:134672445 ps, 189 ps );
#    Time: 134672445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134672411 ps, ena:134672445 ps, 189 ps );
#    Time: 134672445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134672411 ps, ena:134672445 ps, 189 ps );
#    Time: 134672445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134672411 ps, ena:134672445 ps, 189 ps );
#    Time: 134672445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134672411 ps, ena:134672445 ps, 189 ps );
#    Time: 134672445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134672411 ps, ena:134672445 ps, 189 ps );
#    Time: 134672445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:134692411 ps, d:134692446 ps, 189 ps );
#    Time: 134692446 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:141712411 ps, d:141712545 ps, 189 ps );
#    Time: 141712545 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:142212411 ps, d:142212465 ps, 189 ps );
#    Time: 142212465 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:142212411 ps, d:142212544 ps, 189 ps );
#    Time: 142212544 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:142712411 ps, d:142712464 ps, 189 ps );
#    Time: 142712464 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:144212411 ps, ena:144212585 ps, 189 ps );
#    Time: 144212585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144212411 ps, ena:144212585 ps, 189 ps );
#    Time: 144212585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144212411 ps, ena:144212585 ps, 189 ps );
#    Time: 144212585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144212411 ps, ena:144212585 ps, 189 ps );
#    Time: 144212585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144212411 ps, ena:144212585 ps, 189 ps );
#    Time: 144212585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144212411 ps, ena:144212585 ps, 189 ps );
#    Time: 144212585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144212411 ps, ena:144212585 ps, 189 ps );
#    Time: 144212585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144212411 ps, ena:144212585 ps, 189 ps );
#    Time: 144212585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144212411 ps, ena:144212585 ps, 189 ps );
#    Time: 144212585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:144232411 ps, d:144232586 ps, 189 ps );
#    Time: 144232586 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:144712411 ps, ena:144712505 ps, 189 ps );
#    Time: 144712505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144712411 ps, ena:144712505 ps, 189 ps );
#    Time: 144712505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144712411 ps, ena:144712505 ps, 189 ps );
#    Time: 144712505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144712411 ps, ena:144712505 ps, 189 ps );
#    Time: 144712505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144712411 ps, ena:144712505 ps, 189 ps );
#    Time: 144712505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144712411 ps, ena:144712505 ps, 189 ps );
#    Time: 144712505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144712411 ps, ena:144712505 ps, 189 ps );
#    Time: 144712505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144712411 ps, ena:144712505 ps, 189 ps );
#    Time: 144712505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144712411 ps, ena:144712505 ps, 189 ps );
#    Time: 144712505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:144732411 ps, d:144732506 ps, 189 ps );
#    Time: 144732506 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:145212411 ps, ena:145212425 ps, 189 ps );
#    Time: 145212425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:145212411 ps, ena:145212425 ps, 189 ps );
#    Time: 145212425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:145212411 ps, ena:145212425 ps, 189 ps );
#    Time: 145212425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:145212411 ps, ena:145212425 ps, 189 ps );
#    Time: 145212425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:145212411 ps, ena:145212425 ps, 189 ps );
#    Time: 145212425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:145212411 ps, ena:145212425 ps, 189 ps );
#    Time: 145212425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:145212411 ps, ena:145212425 ps, 189 ps );
#    Time: 145212425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:145212411 ps, ena:145212425 ps, 189 ps );
#    Time: 145212425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:145212411 ps, ena:145212425 ps, 189 ps );
#    Time: 145212425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:145232411 ps, d:145232426 ps, 189 ps );
#    Time: 145232426 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:152252411 ps, d:152252525 ps, 189 ps );
#    Time: 152252525 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:152752411 ps, d:152752445 ps, 189 ps );
#    Time: 152752445 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:152752411 ps, d:152752524 ps, 189 ps );
#    Time: 152752524 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:153252411 ps, d:153252444 ps, 189 ps );
#    Time: 153252444 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:154752411 ps, ena:154752565 ps, 189 ps );
#    Time: 154752565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:154752411 ps, ena:154752565 ps, 189 ps );
#    Time: 154752565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:154752411 ps, ena:154752565 ps, 189 ps );
#    Time: 154752565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:154752411 ps, ena:154752565 ps, 189 ps );
#    Time: 154752565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:154752411 ps, ena:154752565 ps, 189 ps );
#    Time: 154752565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:154752411 ps, ena:154752565 ps, 189 ps );
#    Time: 154752565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:154752411 ps, ena:154752565 ps, 189 ps );
#    Time: 154752565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:154752411 ps, ena:154752565 ps, 189 ps );
#    Time: 154752565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:154752411 ps, ena:154752565 ps, 189 ps );
#    Time: 154752565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:154772411 ps, d:154772566 ps, 189 ps );
#    Time: 154772566 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:155252411 ps, ena:155252485 ps, 189 ps );
#    Time: 155252485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:155252411 ps, ena:155252485 ps, 189 ps );
#    Time: 155252485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:155252411 ps, ena:155252485 ps, 189 ps );
#    Time: 155252485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:155252411 ps, ena:155252485 ps, 189 ps );
#    Time: 155252485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:155252411 ps, ena:155252485 ps, 189 ps );
#    Time: 155252485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:155252411 ps, ena:155252485 ps, 189 ps );
#    Time: 155252485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:155252411 ps, ena:155252485 ps, 189 ps );
#    Time: 155252485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:155252411 ps, ena:155252485 ps, 189 ps );
#    Time: 155252485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:155252411 ps, ena:155252485 ps, 189 ps );
#    Time: 155252485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:155272411 ps, d:155272486 ps, 189 ps );
#    Time: 155272486 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:162292411 ps, d:162292585 ps, 189 ps );
#    Time: 162292585 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:162792411 ps, d:162792505 ps, 189 ps );
#    Time: 162792505 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:162792411 ps, d:162792584 ps, 189 ps );
#    Time: 162792584 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:163292411 ps, d:163292425 ps, 189 ps );
#    Time: 163292425 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:163292411 ps, d:163292504 ps, 189 ps );
#    Time: 163292504 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:163792411 ps, d:163792424 ps, 189 ps );
#    Time: 163792424 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:165292411 ps, ena:165292545 ps, 189 ps );
#    Time: 165292545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165292411 ps, ena:165292545 ps, 189 ps );
#    Time: 165292545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165292411 ps, ena:165292545 ps, 189 ps );
#    Time: 165292545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165292411 ps, ena:165292545 ps, 189 ps );
#    Time: 165292545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165292411 ps, ena:165292545 ps, 189 ps );
#    Time: 165292545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165292411 ps, ena:165292545 ps, 189 ps );
#    Time: 165292545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165292411 ps, ena:165292545 ps, 189 ps );
#    Time: 165292545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165292411 ps, ena:165292545 ps, 189 ps );
#    Time: 165292545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165292411 ps, ena:165292545 ps, 189 ps );
#    Time: 165292545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:165312411 ps, d:165312546 ps, 189 ps );
#    Time: 165312546 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:165792411 ps, ena:165792465 ps, 189 ps );
#    Time: 165792465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165792411 ps, ena:165792465 ps, 189 ps );
#    Time: 165792465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165792411 ps, ena:165792465 ps, 189 ps );
#    Time: 165792465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165792411 ps, ena:165792465 ps, 189 ps );
#    Time: 165792465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165792411 ps, ena:165792465 ps, 189 ps );
#    Time: 165792465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165792411 ps, ena:165792465 ps, 189 ps );
#    Time: 165792465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165792411 ps, ena:165792465 ps, 189 ps );
#    Time: 165792465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165792411 ps, ena:165792465 ps, 189 ps );
#    Time: 165792465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165792411 ps, ena:165792465 ps, 189 ps );
#    Time: 165792465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:165812411 ps, d:165812466 ps, 189 ps );
#    Time: 165812466 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:172832411 ps, d:172832565 ps, 189 ps );
#    Time: 172832565 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:173332411 ps, d:173332485 ps, 189 ps );
#    Time: 173332485 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:173332411 ps, d:173332564 ps, 189 ps );
#    Time: 173332564 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:173832411 ps, d:173832484 ps, 189 ps );
#    Time: 173832484 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:175832411 ps, ena:175832525 ps, 189 ps );
#    Time: 175832525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:175832411 ps, ena:175832525 ps, 189 ps );
#    Time: 175832525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:175832411 ps, ena:175832525 ps, 189 ps );
#    Time: 175832525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:175832411 ps, ena:175832525 ps, 189 ps );
#    Time: 175832525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:175832411 ps, ena:175832525 ps, 189 ps );
#    Time: 175832525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:175832411 ps, ena:175832525 ps, 189 ps );
#    Time: 175832525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:175832411 ps, ena:175832525 ps, 189 ps );
#    Time: 175832525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:175832411 ps, ena:175832525 ps, 189 ps );
#    Time: 175832525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:175832411 ps, ena:175832525 ps, 189 ps );
#    Time: 175832525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:175852411 ps, d:175852526 ps, 189 ps );
#    Time: 175852526 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:176332411 ps, ena:176332445 ps, 189 ps );
#    Time: 176332445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:176332411 ps, ena:176332445 ps, 189 ps );
#    Time: 176332445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:176332411 ps, ena:176332445 ps, 189 ps );
#    Time: 176332445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:176332411 ps, ena:176332445 ps, 189 ps );
#    Time: 176332445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:176332411 ps, ena:176332445 ps, 189 ps );
#    Time: 176332445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:176332411 ps, ena:176332445 ps, 189 ps );
#    Time: 176332445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:176332411 ps, ena:176332445 ps, 189 ps );
#    Time: 176332445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:176332411 ps, ena:176332445 ps, 189 ps );
#    Time: 176332445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:176332411 ps, ena:176332445 ps, 189 ps );
#    Time: 176332445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:176352411 ps, d:176352446 ps, 189 ps );
#    Time: 176352446 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:183372411 ps, d:183372545 ps, 189 ps );
#    Time: 183372545 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:183872411 ps, d:183872465 ps, 189 ps );
#    Time: 183872465 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:183872411 ps, d:183872544 ps, 189 ps );
#    Time: 183872544 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:184372411 ps, d:184372464 ps, 189 ps );
#    Time: 184372464 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:185872411 ps, ena:185872585 ps, 189 ps );
#    Time: 185872585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:185872411 ps, ena:185872585 ps, 189 ps );
#    Time: 185872585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:185872411 ps, ena:185872585 ps, 189 ps );
#    Time: 185872585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:185872411 ps, ena:185872585 ps, 189 ps );
#    Time: 185872585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:185872411 ps, ena:185872585 ps, 189 ps );
#    Time: 185872585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:185872411 ps, ena:185872585 ps, 189 ps );
#    Time: 185872585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:185872411 ps, ena:185872585 ps, 189 ps );
#    Time: 185872585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:185872411 ps, ena:185872585 ps, 189 ps );
#    Time: 185872585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:185872411 ps, ena:185872585 ps, 189 ps );
#    Time: 185872585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:185892411 ps, d:185892586 ps, 189 ps );
#    Time: 185892586 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:186372411 ps, ena:186372505 ps, 189 ps );
#    Time: 186372505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186372411 ps, ena:186372505 ps, 189 ps );
#    Time: 186372505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186372411 ps, ena:186372505 ps, 189 ps );
#    Time: 186372505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186372411 ps, ena:186372505 ps, 189 ps );
#    Time: 186372505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186372411 ps, ena:186372505 ps, 189 ps );
#    Time: 186372505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186372411 ps, ena:186372505 ps, 189 ps );
#    Time: 186372505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186372411 ps, ena:186372505 ps, 189 ps );
#    Time: 186372505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186372411 ps, ena:186372505 ps, 189 ps );
#    Time: 186372505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186372411 ps, ena:186372505 ps, 189 ps );
#    Time: 186372505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:186392411 ps, d:186392506 ps, 189 ps );
#    Time: 186392506 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:186872411 ps, ena:186872425 ps, 189 ps );
#    Time: 186872425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186872411 ps, ena:186872425 ps, 189 ps );
#    Time: 186872425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186872411 ps, ena:186872425 ps, 189 ps );
#    Time: 186872425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186872411 ps, ena:186872425 ps, 189 ps );
#    Time: 186872425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186872411 ps, ena:186872425 ps, 189 ps );
#    Time: 186872425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186872411 ps, ena:186872425 ps, 189 ps );
#    Time: 186872425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186872411 ps, ena:186872425 ps, 189 ps );
#    Time: 186872425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186872411 ps, ena:186872425 ps, 189 ps );
#    Time: 186872425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186872411 ps, ena:186872425 ps, 189 ps );
#    Time: 186872425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:186892411 ps, d:186892426 ps, 189 ps );
#    Time: 186892426 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:193912411 ps, d:193912525 ps, 189 ps );
#    Time: 193912525 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:194412411 ps, d:194412445 ps, 189 ps );
#    Time: 194412445 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:194412411 ps, d:194412524 ps, 189 ps );
#    Time: 194412524 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:194912411 ps, d:194912444 ps, 189 ps );
#    Time: 194912444 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:196412411 ps, ena:196412565 ps, 189 ps );
#    Time: 196412565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196412411 ps, ena:196412565 ps, 189 ps );
#    Time: 196412565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196412411 ps, ena:196412565 ps, 189 ps );
#    Time: 196412565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196412411 ps, ena:196412565 ps, 189 ps );
#    Time: 196412565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196412411 ps, ena:196412565 ps, 189 ps );
#    Time: 196412565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196412411 ps, ena:196412565 ps, 189 ps );
#    Time: 196412565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196412411 ps, ena:196412565 ps, 189 ps );
#    Time: 196412565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196412411 ps, ena:196412565 ps, 189 ps );
#    Time: 196412565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196412411 ps, ena:196412565 ps, 189 ps );
#    Time: 196412565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:196432411 ps, d:196432566 ps, 189 ps );
#    Time: 196432566 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:196912411 ps, ena:196912485 ps, 189 ps );
#    Time: 196912485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196912411 ps, ena:196912485 ps, 189 ps );
#    Time: 196912485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196912411 ps, ena:196912485 ps, 189 ps );
#    Time: 196912485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196912411 ps, ena:196912485 ps, 189 ps );
#    Time: 196912485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196912411 ps, ena:196912485 ps, 189 ps );
#    Time: 196912485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196912411 ps, ena:196912485 ps, 189 ps );
#    Time: 196912485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196912411 ps, ena:196912485 ps, 189 ps );
#    Time: 196912485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196912411 ps, ena:196912485 ps, 189 ps );
#    Time: 196912485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196912411 ps, ena:196912485 ps, 189 ps );
#    Time: 196912485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:196932411 ps, d:196932486 ps, 189 ps );
#    Time: 196932486 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:203952411 ps, d:203952585 ps, 189 ps );
#    Time: 203952585 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:204452411 ps, d:204452505 ps, 189 ps );
#    Time: 204452505 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:204452411 ps, d:204452584 ps, 189 ps );
#    Time: 204452584 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:204952411 ps, d:204952425 ps, 189 ps );
#    Time: 204952425 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:204952411 ps, d:204952504 ps, 189 ps );
#    Time: 204952504 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:205452411 ps, d:205452424 ps, 189 ps );
#    Time: 205452424 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:206952411 ps, ena:206952545 ps, 189 ps );
#    Time: 206952545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:206952411 ps, ena:206952545 ps, 189 ps );
#    Time: 206952545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:206952411 ps, ena:206952545 ps, 189 ps );
#    Time: 206952545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:206952411 ps, ena:206952545 ps, 189 ps );
#    Time: 206952545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:206952411 ps, ena:206952545 ps, 189 ps );
#    Time: 206952545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:206952411 ps, ena:206952545 ps, 189 ps );
#    Time: 206952545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:206952411 ps, ena:206952545 ps, 189 ps );
#    Time: 206952545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:206952411 ps, ena:206952545 ps, 189 ps );
#    Time: 206952545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:206952411 ps, ena:206952545 ps, 189 ps );
#    Time: 206952545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:206972411 ps, d:206972546 ps, 189 ps );
#    Time: 206972546 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:207452411 ps, ena:207452465 ps, 189 ps );
#    Time: 207452465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:207452411 ps, ena:207452465 ps, 189 ps );
#    Time: 207452465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:207452411 ps, ena:207452465 ps, 189 ps );
#    Time: 207452465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:207452411 ps, ena:207452465 ps, 189 ps );
#    Time: 207452465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:207452411 ps, ena:207452465 ps, 189 ps );
#    Time: 207452465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:207452411 ps, ena:207452465 ps, 189 ps );
#    Time: 207452465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:207452411 ps, ena:207452465 ps, 189 ps );
#    Time: 207452465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:207452411 ps, ena:207452465 ps, 189 ps );
#    Time: 207452465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:207452411 ps, ena:207452465 ps, 189 ps );
#    Time: 207452465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:207472411 ps, d:207472466 ps, 189 ps );
#    Time: 207472466 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Note: $stop    : D:/Files/University/Term 4/DLD Lab/Projects/Project2/ModelSim/FinalTB/FinalTB.v(36)
#    Time: 210 us  Iteration: 0  Instance: /FullTB
# Break in Module FullTB at D:/Files/University/Term 4/DLD Lab/Projects/Project2/ModelSim/FinalTB/FinalTB.v line 36
# Compile of FinalTB.v was successful.
# Compile of Noise_Eliminator.vo was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.FullTB
# Loading work.RingOscillator
# Loading work.FullDesign
# Loading work.hard_block
# Loading instances from D:/Files/University/Term 4/DLD Lab/Projects/Project2/ModelSim/FinalTB/Noise_Eliminator_v.sdo
# Loading instances from Noise_Eliminator_v.sdo
# Loading timing data from D:/Files/University/Term 4/DLD Lab/Projects/Project2/ModelSim/FinalTB/Noise_Eliminator_v.sdo
# Loading timing data from Noise_Eliminator_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /FullTB File: D:/Files/University/Term 4/DLD Lab/Projects/Project2/ModelSim/FinalTB/FinalTB.v
run -all
# ** Error: $hold( posedge clk &&& nosloadsclr:16732411 ps, d:16732545 ps, 189 ps );
#    Time: 16732545 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:17232411 ps, d:17232465 ps, 189 ps );
#    Time: 17232465 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:17232411 ps, d:17232544 ps, 189 ps );
#    Time: 17232544 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:17732411 ps, d:17732464 ps, 189 ps );
#    Time: 17732464 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:19232411 ps, ena:19232585 ps, 189 ps );
#    Time: 19232585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19232411 ps, ena:19232585 ps, 189 ps );
#    Time: 19232585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19232411 ps, ena:19232585 ps, 189 ps );
#    Time: 19232585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19232411 ps, ena:19232585 ps, 189 ps );
#    Time: 19232585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19232411 ps, ena:19232585 ps, 189 ps );
#    Time: 19232585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19232411 ps, ena:19232585 ps, 189 ps );
#    Time: 19232585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19232411 ps, ena:19232585 ps, 189 ps );
#    Time: 19232585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19232411 ps, ena:19232585 ps, 189 ps );
#    Time: 19232585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19232411 ps, ena:19232585 ps, 189 ps );
#    Time: 19232585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:19252411 ps, d:19252586 ps, 189 ps );
#    Time: 19252586 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:19732411 ps, ena:19732505 ps, 189 ps );
#    Time: 19732505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19732411 ps, ena:19732505 ps, 189 ps );
#    Time: 19732505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19732411 ps, ena:19732505 ps, 189 ps );
#    Time: 19732505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19732411 ps, ena:19732505 ps, 189 ps );
#    Time: 19732505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19732411 ps, ena:19732505 ps, 189 ps );
#    Time: 19732505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19732411 ps, ena:19732505 ps, 189 ps );
#    Time: 19732505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19732411 ps, ena:19732505 ps, 189 ps );
#    Time: 19732505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19732411 ps, ena:19732505 ps, 189 ps );
#    Time: 19732505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:19732411 ps, ena:19732505 ps, 189 ps );
#    Time: 19732505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:19752411 ps, d:19752506 ps, 189 ps );
#    Time: 19752506 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:20232411 ps, ena:20232425 ps, 189 ps );
#    Time: 20232425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:20232411 ps, ena:20232425 ps, 189 ps );
#    Time: 20232425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:20232411 ps, ena:20232425 ps, 189 ps );
#    Time: 20232425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:20232411 ps, ena:20232425 ps, 189 ps );
#    Time: 20232425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:20232411 ps, ena:20232425 ps, 189 ps );
#    Time: 20232425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:20232411 ps, ena:20232425 ps, 189 ps );
#    Time: 20232425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:20232411 ps, ena:20232425 ps, 189 ps );
#    Time: 20232425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:20232411 ps, ena:20232425 ps, 189 ps );
#    Time: 20232425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:20232411 ps, ena:20232425 ps, 189 ps );
#    Time: 20232425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:20252411 ps, d:20252426 ps, 189 ps );
#    Time: 20252426 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:27272411 ps, d:27272525 ps, 189 ps );
#    Time: 27272525 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:27772411 ps, d:27772445 ps, 189 ps );
#    Time: 27772445 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:27772411 ps, d:27772524 ps, 189 ps );
#    Time: 27772524 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:28272411 ps, d:28272444 ps, 189 ps );
#    Time: 28272444 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:29772411 ps, ena:29772565 ps, 189 ps );
#    Time: 29772565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:29772411 ps, ena:29772565 ps, 189 ps );
#    Time: 29772565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:29772411 ps, ena:29772565 ps, 189 ps );
#    Time: 29772565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:29772411 ps, ena:29772565 ps, 189 ps );
#    Time: 29772565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:29772411 ps, ena:29772565 ps, 189 ps );
#    Time: 29772565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:29772411 ps, ena:29772565 ps, 189 ps );
#    Time: 29772565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:29772411 ps, ena:29772565 ps, 189 ps );
#    Time: 29772565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:29772411 ps, ena:29772565 ps, 189 ps );
#    Time: 29772565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:29772411 ps, ena:29772565 ps, 189 ps );
#    Time: 29772565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:29792411 ps, d:29792566 ps, 189 ps );
#    Time: 29792566 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:30272411 ps, ena:30272485 ps, 189 ps );
#    Time: 30272485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:30272411 ps, ena:30272485 ps, 189 ps );
#    Time: 30272485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:30272411 ps, ena:30272485 ps, 189 ps );
#    Time: 30272485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:30272411 ps, ena:30272485 ps, 189 ps );
#    Time: 30272485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:30272411 ps, ena:30272485 ps, 189 ps );
#    Time: 30272485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:30272411 ps, ena:30272485 ps, 189 ps );
#    Time: 30272485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:30272411 ps, ena:30272485 ps, 189 ps );
#    Time: 30272485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:30272411 ps, ena:30272485 ps, 189 ps );
#    Time: 30272485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:30272411 ps, ena:30272485 ps, 189 ps );
#    Time: 30272485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:30292411 ps, d:30292486 ps, 189 ps );
#    Time: 30292486 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:37312411 ps, d:37312585 ps, 189 ps );
#    Time: 37312585 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:37812411 ps, d:37812505 ps, 189 ps );
#    Time: 37812505 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:37812411 ps, d:37812584 ps, 189 ps );
#    Time: 37812584 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:38312411 ps, d:38312425 ps, 189 ps );
#    Time: 38312425 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:38312411 ps, d:38312504 ps, 189 ps );
#    Time: 38312504 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:38812411 ps, d:38812424 ps, 189 ps );
#    Time: 38812424 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:40312411 ps, ena:40312545 ps, 189 ps );
#    Time: 40312545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40312411 ps, ena:40312545 ps, 189 ps );
#    Time: 40312545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40312411 ps, ena:40312545 ps, 189 ps );
#    Time: 40312545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40312411 ps, ena:40312545 ps, 189 ps );
#    Time: 40312545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40312411 ps, ena:40312545 ps, 189 ps );
#    Time: 40312545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40312411 ps, ena:40312545 ps, 189 ps );
#    Time: 40312545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40312411 ps, ena:40312545 ps, 189 ps );
#    Time: 40312545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40312411 ps, ena:40312545 ps, 189 ps );
#    Time: 40312545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40312411 ps, ena:40312545 ps, 189 ps );
#    Time: 40312545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:40332411 ps, d:40332546 ps, 189 ps );
#    Time: 40332546 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:40812411 ps, ena:40812465 ps, 189 ps );
#    Time: 40812465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40812411 ps, ena:40812465 ps, 189 ps );
#    Time: 40812465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40812411 ps, ena:40812465 ps, 189 ps );
#    Time: 40812465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40812411 ps, ena:40812465 ps, 189 ps );
#    Time: 40812465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40812411 ps, ena:40812465 ps, 189 ps );
#    Time: 40812465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40812411 ps, ena:40812465 ps, 189 ps );
#    Time: 40812465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40812411 ps, ena:40812465 ps, 189 ps );
#    Time: 40812465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40812411 ps, ena:40812465 ps, 189 ps );
#    Time: 40812465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:40812411 ps, ena:40812465 ps, 189 ps );
#    Time: 40812465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:40832411 ps, d:40832466 ps, 189 ps );
#    Time: 40832466 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:47852411 ps, d:47852565 ps, 189 ps );
#    Time: 47852565 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:48352411 ps, d:48352485 ps, 189 ps );
#    Time: 48352485 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:48352411 ps, d:48352564 ps, 189 ps );
#    Time: 48352564 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:48852411 ps, d:48852484 ps, 189 ps );
#    Time: 48852484 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:50852411 ps, ena:50852525 ps, 189 ps );
#    Time: 50852525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:50852411 ps, ena:50852525 ps, 189 ps );
#    Time: 50852525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:50852411 ps, ena:50852525 ps, 189 ps );
#    Time: 50852525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:50852411 ps, ena:50852525 ps, 189 ps );
#    Time: 50852525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:50852411 ps, ena:50852525 ps, 189 ps );
#    Time: 50852525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:50852411 ps, ena:50852525 ps, 189 ps );
#    Time: 50852525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:50852411 ps, ena:50852525 ps, 189 ps );
#    Time: 50852525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:50852411 ps, ena:50852525 ps, 189 ps );
#    Time: 50852525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:50852411 ps, ena:50852525 ps, 189 ps );
#    Time: 50852525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:50872411 ps, d:50872526 ps, 189 ps );
#    Time: 50872526 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:51352411 ps, ena:51352445 ps, 189 ps );
#    Time: 51352445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:51352411 ps, ena:51352445 ps, 189 ps );
#    Time: 51352445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:51352411 ps, ena:51352445 ps, 189 ps );
#    Time: 51352445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:51352411 ps, ena:51352445 ps, 189 ps );
#    Time: 51352445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:51352411 ps, ena:51352445 ps, 189 ps );
#    Time: 51352445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:51352411 ps, ena:51352445 ps, 189 ps );
#    Time: 51352445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:51352411 ps, ena:51352445 ps, 189 ps );
#    Time: 51352445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:51352411 ps, ena:51352445 ps, 189 ps );
#    Time: 51352445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:51352411 ps, ena:51352445 ps, 189 ps );
#    Time: 51352445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:51372411 ps, d:51372446 ps, 189 ps );
#    Time: 51372446 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:58392411 ps, d:58392545 ps, 189 ps );
#    Time: 58392545 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:58892411 ps, d:58892465 ps, 189 ps );
#    Time: 58892465 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:58892411 ps, d:58892544 ps, 189 ps );
#    Time: 58892544 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:59392411 ps, d:59392464 ps, 189 ps );
#    Time: 59392464 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:60892411 ps, ena:60892585 ps, 189 ps );
#    Time: 60892585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:60892411 ps, ena:60892585 ps, 189 ps );
#    Time: 60892585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:60892411 ps, ena:60892585 ps, 189 ps );
#    Time: 60892585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:60892411 ps, ena:60892585 ps, 189 ps );
#    Time: 60892585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:60892411 ps, ena:60892585 ps, 189 ps );
#    Time: 60892585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:60892411 ps, ena:60892585 ps, 189 ps );
#    Time: 60892585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:60892411 ps, ena:60892585 ps, 189 ps );
#    Time: 60892585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:60892411 ps, ena:60892585 ps, 189 ps );
#    Time: 60892585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:60892411 ps, ena:60892585 ps, 189 ps );
#    Time: 60892585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:60912411 ps, d:60912586 ps, 189 ps );
#    Time: 60912586 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:61392411 ps, ena:61392505 ps, 189 ps );
#    Time: 61392505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61392411 ps, ena:61392505 ps, 189 ps );
#    Time: 61392505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61392411 ps, ena:61392505 ps, 189 ps );
#    Time: 61392505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61392411 ps, ena:61392505 ps, 189 ps );
#    Time: 61392505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61392411 ps, ena:61392505 ps, 189 ps );
#    Time: 61392505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61392411 ps, ena:61392505 ps, 189 ps );
#    Time: 61392505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61392411 ps, ena:61392505 ps, 189 ps );
#    Time: 61392505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61392411 ps, ena:61392505 ps, 189 ps );
#    Time: 61392505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61392411 ps, ena:61392505 ps, 189 ps );
#    Time: 61392505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:61412411 ps, d:61412506 ps, 189 ps );
#    Time: 61412506 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:61892411 ps, ena:61892425 ps, 189 ps );
#    Time: 61892425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61892411 ps, ena:61892425 ps, 189 ps );
#    Time: 61892425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61892411 ps, ena:61892425 ps, 189 ps );
#    Time: 61892425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61892411 ps, ena:61892425 ps, 189 ps );
#    Time: 61892425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61892411 ps, ena:61892425 ps, 189 ps );
#    Time: 61892425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61892411 ps, ena:61892425 ps, 189 ps );
#    Time: 61892425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61892411 ps, ena:61892425 ps, 189 ps );
#    Time: 61892425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61892411 ps, ena:61892425 ps, 189 ps );
#    Time: 61892425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:61892411 ps, ena:61892425 ps, 189 ps );
#    Time: 61892425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:61912411 ps, d:61912426 ps, 189 ps );
#    Time: 61912426 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:68932411 ps, d:68932525 ps, 189 ps );
#    Time: 68932525 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:69432411 ps, d:69432445 ps, 189 ps );
#    Time: 69432445 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:69432411 ps, d:69432524 ps, 189 ps );
#    Time: 69432524 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:69932411 ps, d:69932444 ps, 189 ps );
#    Time: 69932444 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:71432411 ps, ena:71432565 ps, 189 ps );
#    Time: 71432565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71432411 ps, ena:71432565 ps, 189 ps );
#    Time: 71432565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71432411 ps, ena:71432565 ps, 189 ps );
#    Time: 71432565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71432411 ps, ena:71432565 ps, 189 ps );
#    Time: 71432565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71432411 ps, ena:71432565 ps, 189 ps );
#    Time: 71432565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71432411 ps, ena:71432565 ps, 189 ps );
#    Time: 71432565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71432411 ps, ena:71432565 ps, 189 ps );
#    Time: 71432565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71432411 ps, ena:71432565 ps, 189 ps );
#    Time: 71432565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71432411 ps, ena:71432565 ps, 189 ps );
#    Time: 71432565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:71452411 ps, d:71452566 ps, 189 ps );
#    Time: 71452566 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:71932411 ps, ena:71932485 ps, 189 ps );
#    Time: 71932485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71932411 ps, ena:71932485 ps, 189 ps );
#    Time: 71932485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71932411 ps, ena:71932485 ps, 189 ps );
#    Time: 71932485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71932411 ps, ena:71932485 ps, 189 ps );
#    Time: 71932485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71932411 ps, ena:71932485 ps, 189 ps );
#    Time: 71932485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71932411 ps, ena:71932485 ps, 189 ps );
#    Time: 71932485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71932411 ps, ena:71932485 ps, 189 ps );
#    Time: 71932485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71932411 ps, ena:71932485 ps, 189 ps );
#    Time: 71932485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:71932411 ps, ena:71932485 ps, 189 ps );
#    Time: 71932485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:71952411 ps, d:71952486 ps, 189 ps );
#    Time: 71952486 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:78972411 ps, d:78972585 ps, 189 ps );
#    Time: 78972585 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:79472411 ps, d:79472505 ps, 189 ps );
#    Time: 79472505 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:79472411 ps, d:79472584 ps, 189 ps );
#    Time: 79472584 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:79972411 ps, d:79972425 ps, 189 ps );
#    Time: 79972425 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:79972411 ps, d:79972504 ps, 189 ps );
#    Time: 79972504 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:80472411 ps, d:80472424 ps, 189 ps );
#    Time: 80472424 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:81972411 ps, ena:81972545 ps, 189 ps );
#    Time: 81972545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:81972411 ps, ena:81972545 ps, 189 ps );
#    Time: 81972545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:81972411 ps, ena:81972545 ps, 189 ps );
#    Time: 81972545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:81972411 ps, ena:81972545 ps, 189 ps );
#    Time: 81972545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:81972411 ps, ena:81972545 ps, 189 ps );
#    Time: 81972545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:81972411 ps, ena:81972545 ps, 189 ps );
#    Time: 81972545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:81972411 ps, ena:81972545 ps, 189 ps );
#    Time: 81972545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:81972411 ps, ena:81972545 ps, 189 ps );
#    Time: 81972545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:81972411 ps, ena:81972545 ps, 189 ps );
#    Time: 81972545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:81992411 ps, d:81992546 ps, 189 ps );
#    Time: 81992546 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:82472411 ps, ena:82472465 ps, 189 ps );
#    Time: 82472465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:82472411 ps, ena:82472465 ps, 189 ps );
#    Time: 82472465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:82472411 ps, ena:82472465 ps, 189 ps );
#    Time: 82472465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:82472411 ps, ena:82472465 ps, 189 ps );
#    Time: 82472465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:82472411 ps, ena:82472465 ps, 189 ps );
#    Time: 82472465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:82472411 ps, ena:82472465 ps, 189 ps );
#    Time: 82472465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:82472411 ps, ena:82472465 ps, 189 ps );
#    Time: 82472465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:82472411 ps, ena:82472465 ps, 189 ps );
#    Time: 82472465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:82472411 ps, ena:82472465 ps, 189 ps );
#    Time: 82472465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:82492411 ps, d:82492466 ps, 189 ps );
#    Time: 82492466 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:89512411 ps, d:89512565 ps, 189 ps );
#    Time: 89512565 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:90012411 ps, d:90012485 ps, 189 ps );
#    Time: 90012485 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:90012411 ps, d:90012564 ps, 189 ps );
#    Time: 90012564 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:90512411 ps, d:90512484 ps, 189 ps );
#    Time: 90512484 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:92512411 ps, ena:92512525 ps, 189 ps );
#    Time: 92512525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:92512411 ps, ena:92512525 ps, 189 ps );
#    Time: 92512525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:92512411 ps, ena:92512525 ps, 189 ps );
#    Time: 92512525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:92512411 ps, ena:92512525 ps, 189 ps );
#    Time: 92512525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:92512411 ps, ena:92512525 ps, 189 ps );
#    Time: 92512525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:92512411 ps, ena:92512525 ps, 189 ps );
#    Time: 92512525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:92512411 ps, ena:92512525 ps, 189 ps );
#    Time: 92512525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:92512411 ps, ena:92512525 ps, 189 ps );
#    Time: 92512525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:92512411 ps, ena:92512525 ps, 189 ps );
#    Time: 92512525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:92532411 ps, d:92532526 ps, 189 ps );
#    Time: 92532526 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:93012411 ps, ena:93012445 ps, 189 ps );
#    Time: 93012445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:93012411 ps, ena:93012445 ps, 189 ps );
#    Time: 93012445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:93012411 ps, ena:93012445 ps, 189 ps );
#    Time: 93012445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:93012411 ps, ena:93012445 ps, 189 ps );
#    Time: 93012445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:93012411 ps, ena:93012445 ps, 189 ps );
#    Time: 93012445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:93012411 ps, ena:93012445 ps, 189 ps );
#    Time: 93012445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:93012411 ps, ena:93012445 ps, 189 ps );
#    Time: 93012445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:93012411 ps, ena:93012445 ps, 189 ps );
#    Time: 93012445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:93012411 ps, ena:93012445 ps, 189 ps );
#    Time: 93012445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:93032411 ps, d:93032446 ps, 189 ps );
#    Time: 93032446 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:100052411 ps, d:100052545 ps, 189 ps );
#    Time: 100052545 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:100552411 ps, d:100552465 ps, 189 ps );
#    Time: 100552465 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:100552411 ps, d:100552544 ps, 189 ps );
#    Time: 100552544 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:101052411 ps, d:101052464 ps, 189 ps );
#    Time: 101052464 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:102552411 ps, ena:102552585 ps, 189 ps );
#    Time: 102552585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:102552411 ps, ena:102552585 ps, 189 ps );
#    Time: 102552585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:102552411 ps, ena:102552585 ps, 189 ps );
#    Time: 102552585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:102552411 ps, ena:102552585 ps, 189 ps );
#    Time: 102552585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:102552411 ps, ena:102552585 ps, 189 ps );
#    Time: 102552585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:102552411 ps, ena:102552585 ps, 189 ps );
#    Time: 102552585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:102552411 ps, ena:102552585 ps, 189 ps );
#    Time: 102552585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:102552411 ps, ena:102552585 ps, 189 ps );
#    Time: 102552585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:102552411 ps, ena:102552585 ps, 189 ps );
#    Time: 102552585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:102572411 ps, d:102572586 ps, 189 ps );
#    Time: 102572586 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:103052411 ps, ena:103052505 ps, 189 ps );
#    Time: 103052505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103052411 ps, ena:103052505 ps, 189 ps );
#    Time: 103052505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103052411 ps, ena:103052505 ps, 189 ps );
#    Time: 103052505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103052411 ps, ena:103052505 ps, 189 ps );
#    Time: 103052505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103052411 ps, ena:103052505 ps, 189 ps );
#    Time: 103052505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103052411 ps, ena:103052505 ps, 189 ps );
#    Time: 103052505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103052411 ps, ena:103052505 ps, 189 ps );
#    Time: 103052505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103052411 ps, ena:103052505 ps, 189 ps );
#    Time: 103052505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103052411 ps, ena:103052505 ps, 189 ps );
#    Time: 103052505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:103072411 ps, d:103072506 ps, 189 ps );
#    Time: 103072506 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:103552411 ps, ena:103552425 ps, 189 ps );
#    Time: 103552425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103552411 ps, ena:103552425 ps, 189 ps );
#    Time: 103552425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103552411 ps, ena:103552425 ps, 189 ps );
#    Time: 103552425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103552411 ps, ena:103552425 ps, 189 ps );
#    Time: 103552425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103552411 ps, ena:103552425 ps, 189 ps );
#    Time: 103552425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103552411 ps, ena:103552425 ps, 189 ps );
#    Time: 103552425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103552411 ps, ena:103552425 ps, 189 ps );
#    Time: 103552425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103552411 ps, ena:103552425 ps, 189 ps );
#    Time: 103552425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:103552411 ps, ena:103552425 ps, 189 ps );
#    Time: 103552425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:103572411 ps, d:103572426 ps, 189 ps );
#    Time: 103572426 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:110592411 ps, d:110592525 ps, 189 ps );
#    Time: 110592525 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:111092411 ps, d:111092445 ps, 189 ps );
#    Time: 111092445 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:111092411 ps, d:111092524 ps, 189 ps );
#    Time: 111092524 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:111592411 ps, d:111592444 ps, 189 ps );
#    Time: 111592444 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:113092411 ps, ena:113092565 ps, 189 ps );
#    Time: 113092565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113092411 ps, ena:113092565 ps, 189 ps );
#    Time: 113092565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113092411 ps, ena:113092565 ps, 189 ps );
#    Time: 113092565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113092411 ps, ena:113092565 ps, 189 ps );
#    Time: 113092565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113092411 ps, ena:113092565 ps, 189 ps );
#    Time: 113092565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113092411 ps, ena:113092565 ps, 189 ps );
#    Time: 113092565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113092411 ps, ena:113092565 ps, 189 ps );
#    Time: 113092565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113092411 ps, ena:113092565 ps, 189 ps );
#    Time: 113092565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113092411 ps, ena:113092565 ps, 189 ps );
#    Time: 113092565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:113112411 ps, d:113112566 ps, 189 ps );
#    Time: 113112566 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:113592411 ps, ena:113592485 ps, 189 ps );
#    Time: 113592485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113592411 ps, ena:113592485 ps, 189 ps );
#    Time: 113592485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113592411 ps, ena:113592485 ps, 189 ps );
#    Time: 113592485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113592411 ps, ena:113592485 ps, 189 ps );
#    Time: 113592485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113592411 ps, ena:113592485 ps, 189 ps );
#    Time: 113592485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113592411 ps, ena:113592485 ps, 189 ps );
#    Time: 113592485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113592411 ps, ena:113592485 ps, 189 ps );
#    Time: 113592485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113592411 ps, ena:113592485 ps, 189 ps );
#    Time: 113592485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:113592411 ps, ena:113592485 ps, 189 ps );
#    Time: 113592485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:113612411 ps, d:113612486 ps, 189 ps );
#    Time: 113612486 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:120632411 ps, d:120632585 ps, 189 ps );
#    Time: 120632585 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:121132411 ps, d:121132505 ps, 189 ps );
#    Time: 121132505 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:121132411 ps, d:121132584 ps, 189 ps );
#    Time: 121132584 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:121632411 ps, d:121632425 ps, 189 ps );
#    Time: 121632425 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:121632411 ps, d:121632504 ps, 189 ps );
#    Time: 121632504 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:122132411 ps, d:122132424 ps, 189 ps );
#    Time: 122132424 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:123632411 ps, ena:123632545 ps, 189 ps );
#    Time: 123632545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:123632411 ps, ena:123632545 ps, 189 ps );
#    Time: 123632545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:123632411 ps, ena:123632545 ps, 189 ps );
#    Time: 123632545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:123632411 ps, ena:123632545 ps, 189 ps );
#    Time: 123632545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:123632411 ps, ena:123632545 ps, 189 ps );
#    Time: 123632545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:123632411 ps, ena:123632545 ps, 189 ps );
#    Time: 123632545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:123632411 ps, ena:123632545 ps, 189 ps );
#    Time: 123632545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:123632411 ps, ena:123632545 ps, 189 ps );
#    Time: 123632545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:123632411 ps, ena:123632545 ps, 189 ps );
#    Time: 123632545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:123652411 ps, d:123652546 ps, 189 ps );
#    Time: 123652546 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:124132411 ps, ena:124132465 ps, 189 ps );
#    Time: 124132465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:124132411 ps, ena:124132465 ps, 189 ps );
#    Time: 124132465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:124132411 ps, ena:124132465 ps, 189 ps );
#    Time: 124132465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:124132411 ps, ena:124132465 ps, 189 ps );
#    Time: 124132465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:124132411 ps, ena:124132465 ps, 189 ps );
#    Time: 124132465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:124132411 ps, ena:124132465 ps, 189 ps );
#    Time: 124132465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:124132411 ps, ena:124132465 ps, 189 ps );
#    Time: 124132465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:124132411 ps, ena:124132465 ps, 189 ps );
#    Time: 124132465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:124132411 ps, ena:124132465 ps, 189 ps );
#    Time: 124132465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:124152411 ps, d:124152466 ps, 189 ps );
#    Time: 124152466 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:131172411 ps, d:131172565 ps, 189 ps );
#    Time: 131172565 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:131672411 ps, d:131672485 ps, 189 ps );
#    Time: 131672485 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:131672411 ps, d:131672564 ps, 189 ps );
#    Time: 131672564 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:132172411 ps, d:132172484 ps, 189 ps );
#    Time: 132172484 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:134172411 ps, ena:134172525 ps, 189 ps );
#    Time: 134172525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134172411 ps, ena:134172525 ps, 189 ps );
#    Time: 134172525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134172411 ps, ena:134172525 ps, 189 ps );
#    Time: 134172525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134172411 ps, ena:134172525 ps, 189 ps );
#    Time: 134172525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134172411 ps, ena:134172525 ps, 189 ps );
#    Time: 134172525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134172411 ps, ena:134172525 ps, 189 ps );
#    Time: 134172525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134172411 ps, ena:134172525 ps, 189 ps );
#    Time: 134172525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134172411 ps, ena:134172525 ps, 189 ps );
#    Time: 134172525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134172411 ps, ena:134172525 ps, 189 ps );
#    Time: 134172525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:134192411 ps, d:134192526 ps, 189 ps );
#    Time: 134192526 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:134672411 ps, ena:134672445 ps, 189 ps );
#    Time: 134672445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134672411 ps, ena:134672445 ps, 189 ps );
#    Time: 134672445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134672411 ps, ena:134672445 ps, 189 ps );
#    Time: 134672445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134672411 ps, ena:134672445 ps, 189 ps );
#    Time: 134672445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134672411 ps, ena:134672445 ps, 189 ps );
#    Time: 134672445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134672411 ps, ena:134672445 ps, 189 ps );
#    Time: 134672445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134672411 ps, ena:134672445 ps, 189 ps );
#    Time: 134672445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134672411 ps, ena:134672445 ps, 189 ps );
#    Time: 134672445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:134672411 ps, ena:134672445 ps, 189 ps );
#    Time: 134672445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:134692411 ps, d:134692446 ps, 189 ps );
#    Time: 134692446 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:141712411 ps, d:141712545 ps, 189 ps );
#    Time: 141712545 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:142212411 ps, d:142212465 ps, 189 ps );
#    Time: 142212465 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:142212411 ps, d:142212544 ps, 189 ps );
#    Time: 142212544 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:142712411 ps, d:142712464 ps, 189 ps );
#    Time: 142712464 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:144212411 ps, ena:144212585 ps, 189 ps );
#    Time: 144212585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144212411 ps, ena:144212585 ps, 189 ps );
#    Time: 144212585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144212411 ps, ena:144212585 ps, 189 ps );
#    Time: 144212585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144212411 ps, ena:144212585 ps, 189 ps );
#    Time: 144212585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144212411 ps, ena:144212585 ps, 189 ps );
#    Time: 144212585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144212411 ps, ena:144212585 ps, 189 ps );
#    Time: 144212585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144212411 ps, ena:144212585 ps, 189 ps );
#    Time: 144212585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144212411 ps, ena:144212585 ps, 189 ps );
#    Time: 144212585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144212411 ps, ena:144212585 ps, 189 ps );
#    Time: 144212585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:144232411 ps, d:144232586 ps, 189 ps );
#    Time: 144232586 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:144712411 ps, ena:144712505 ps, 189 ps );
#    Time: 144712505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144712411 ps, ena:144712505 ps, 189 ps );
#    Time: 144712505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144712411 ps, ena:144712505 ps, 189 ps );
#    Time: 144712505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144712411 ps, ena:144712505 ps, 189 ps );
#    Time: 144712505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144712411 ps, ena:144712505 ps, 189 ps );
#    Time: 144712505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144712411 ps, ena:144712505 ps, 189 ps );
#    Time: 144712505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144712411 ps, ena:144712505 ps, 189 ps );
#    Time: 144712505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144712411 ps, ena:144712505 ps, 189 ps );
#    Time: 144712505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:144712411 ps, ena:144712505 ps, 189 ps );
#    Time: 144712505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:144732411 ps, d:144732506 ps, 189 ps );
#    Time: 144732506 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:145212411 ps, ena:145212425 ps, 189 ps );
#    Time: 145212425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:145212411 ps, ena:145212425 ps, 189 ps );
#    Time: 145212425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:145212411 ps, ena:145212425 ps, 189 ps );
#    Time: 145212425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:145212411 ps, ena:145212425 ps, 189 ps );
#    Time: 145212425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:145212411 ps, ena:145212425 ps, 189 ps );
#    Time: 145212425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:145212411 ps, ena:145212425 ps, 189 ps );
#    Time: 145212425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:145212411 ps, ena:145212425 ps, 189 ps );
#    Time: 145212425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:145212411 ps, ena:145212425 ps, 189 ps );
#    Time: 145212425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:145212411 ps, ena:145212425 ps, 189 ps );
#    Time: 145212425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:145232411 ps, d:145232426 ps, 189 ps );
#    Time: 145232426 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:152252411 ps, d:152252525 ps, 189 ps );
#    Time: 152252525 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:152752411 ps, d:152752445 ps, 189 ps );
#    Time: 152752445 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:152752411 ps, d:152752524 ps, 189 ps );
#    Time: 152752524 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:153252411 ps, d:153252444 ps, 189 ps );
#    Time: 153252444 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:154752411 ps, ena:154752565 ps, 189 ps );
#    Time: 154752565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:154752411 ps, ena:154752565 ps, 189 ps );
#    Time: 154752565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:154752411 ps, ena:154752565 ps, 189 ps );
#    Time: 154752565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:154752411 ps, ena:154752565 ps, 189 ps );
#    Time: 154752565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:154752411 ps, ena:154752565 ps, 189 ps );
#    Time: 154752565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:154752411 ps, ena:154752565 ps, 189 ps );
#    Time: 154752565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:154752411 ps, ena:154752565 ps, 189 ps );
#    Time: 154752565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:154752411 ps, ena:154752565 ps, 189 ps );
#    Time: 154752565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:154752411 ps, ena:154752565 ps, 189 ps );
#    Time: 154752565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:154772411 ps, d:154772566 ps, 189 ps );
#    Time: 154772566 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:155252411 ps, ena:155252485 ps, 189 ps );
#    Time: 155252485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:155252411 ps, ena:155252485 ps, 189 ps );
#    Time: 155252485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:155252411 ps, ena:155252485 ps, 189 ps );
#    Time: 155252485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:155252411 ps, ena:155252485 ps, 189 ps );
#    Time: 155252485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:155252411 ps, ena:155252485 ps, 189 ps );
#    Time: 155252485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:155252411 ps, ena:155252485 ps, 189 ps );
#    Time: 155252485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:155252411 ps, ena:155252485 ps, 189 ps );
#    Time: 155252485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:155252411 ps, ena:155252485 ps, 189 ps );
#    Time: 155252485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:155252411 ps, ena:155252485 ps, 189 ps );
#    Time: 155252485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:155272411 ps, d:155272486 ps, 189 ps );
#    Time: 155272486 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:162292411 ps, d:162292585 ps, 189 ps );
#    Time: 162292585 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:162792411 ps, d:162792505 ps, 189 ps );
#    Time: 162792505 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:162792411 ps, d:162792584 ps, 189 ps );
#    Time: 162792584 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:163292411 ps, d:163292425 ps, 189 ps );
#    Time: 163292425 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:163292411 ps, d:163292504 ps, 189 ps );
#    Time: 163292504 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:163792411 ps, d:163792424 ps, 189 ps );
#    Time: 163792424 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:165292411 ps, ena:165292545 ps, 189 ps );
#    Time: 165292545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165292411 ps, ena:165292545 ps, 189 ps );
#    Time: 165292545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165292411 ps, ena:165292545 ps, 189 ps );
#    Time: 165292545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165292411 ps, ena:165292545 ps, 189 ps );
#    Time: 165292545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165292411 ps, ena:165292545 ps, 189 ps );
#    Time: 165292545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165292411 ps, ena:165292545 ps, 189 ps );
#    Time: 165292545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165292411 ps, ena:165292545 ps, 189 ps );
#    Time: 165292545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165292411 ps, ena:165292545 ps, 189 ps );
#    Time: 165292545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165292411 ps, ena:165292545 ps, 189 ps );
#    Time: 165292545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:165312411 ps, d:165312546 ps, 189 ps );
#    Time: 165312546 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:165792411 ps, ena:165792465 ps, 189 ps );
#    Time: 165792465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165792411 ps, ena:165792465 ps, 189 ps );
#    Time: 165792465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165792411 ps, ena:165792465 ps, 189 ps );
#    Time: 165792465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165792411 ps, ena:165792465 ps, 189 ps );
#    Time: 165792465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165792411 ps, ena:165792465 ps, 189 ps );
#    Time: 165792465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165792411 ps, ena:165792465 ps, 189 ps );
#    Time: 165792465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165792411 ps, ena:165792465 ps, 189 ps );
#    Time: 165792465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165792411 ps, ena:165792465 ps, 189 ps );
#    Time: 165792465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:165792411 ps, ena:165792465 ps, 189 ps );
#    Time: 165792465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:165812411 ps, d:165812466 ps, 189 ps );
#    Time: 165812466 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:172832411 ps, d:172832565 ps, 189 ps );
#    Time: 172832565 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:173332411 ps, d:173332485 ps, 189 ps );
#    Time: 173332485 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:173332411 ps, d:173332564 ps, 189 ps );
#    Time: 173332564 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:173832411 ps, d:173832484 ps, 189 ps );
#    Time: 173832484 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:175832411 ps, ena:175832525 ps, 189 ps );
#    Time: 175832525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:175832411 ps, ena:175832525 ps, 189 ps );
#    Time: 175832525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:175832411 ps, ena:175832525 ps, 189 ps );
#    Time: 175832525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:175832411 ps, ena:175832525 ps, 189 ps );
#    Time: 175832525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:175832411 ps, ena:175832525 ps, 189 ps );
#    Time: 175832525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:175832411 ps, ena:175832525 ps, 189 ps );
#    Time: 175832525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:175832411 ps, ena:175832525 ps, 189 ps );
#    Time: 175832525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:175832411 ps, ena:175832525 ps, 189 ps );
#    Time: 175832525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:175832411 ps, ena:175832525 ps, 189 ps );
#    Time: 175832525 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:175852411 ps, d:175852526 ps, 189 ps );
#    Time: 175852526 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:176332411 ps, ena:176332445 ps, 189 ps );
#    Time: 176332445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:176332411 ps, ena:176332445 ps, 189 ps );
#    Time: 176332445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:176332411 ps, ena:176332445 ps, 189 ps );
#    Time: 176332445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:176332411 ps, ena:176332445 ps, 189 ps );
#    Time: 176332445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:176332411 ps, ena:176332445 ps, 189 ps );
#    Time: 176332445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:176332411 ps, ena:176332445 ps, 189 ps );
#    Time: 176332445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:176332411 ps, ena:176332445 ps, 189 ps );
#    Time: 176332445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:176332411 ps, ena:176332445 ps, 189 ps );
#    Time: 176332445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:176332411 ps, ena:176332445 ps, 189 ps );
#    Time: 176332445 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:176352411 ps, d:176352446 ps, 189 ps );
#    Time: 176352446 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:183372411 ps, d:183372545 ps, 189 ps );
#    Time: 183372545 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:183872411 ps, d:183872465 ps, 189 ps );
#    Time: 183872465 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:183872411 ps, d:183872544 ps, 189 ps );
#    Time: 183872544 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:184372411 ps, d:184372464 ps, 189 ps );
#    Time: 184372464 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:185872411 ps, ena:185872585 ps, 189 ps );
#    Time: 185872585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:185872411 ps, ena:185872585 ps, 189 ps );
#    Time: 185872585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:185872411 ps, ena:185872585 ps, 189 ps );
#    Time: 185872585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:185872411 ps, ena:185872585 ps, 189 ps );
#    Time: 185872585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:185872411 ps, ena:185872585 ps, 189 ps );
#    Time: 185872585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:185872411 ps, ena:185872585 ps, 189 ps );
#    Time: 185872585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:185872411 ps, ena:185872585 ps, 189 ps );
#    Time: 185872585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:185872411 ps, ena:185872585 ps, 189 ps );
#    Time: 185872585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:185872411 ps, ena:185872585 ps, 189 ps );
#    Time: 185872585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:185892411 ps, d:185892586 ps, 189 ps );
#    Time: 185892586 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:186372411 ps, ena:186372505 ps, 189 ps );
#    Time: 186372505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186372411 ps, ena:186372505 ps, 189 ps );
#    Time: 186372505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186372411 ps, ena:186372505 ps, 189 ps );
#    Time: 186372505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186372411 ps, ena:186372505 ps, 189 ps );
#    Time: 186372505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186372411 ps, ena:186372505 ps, 189 ps );
#    Time: 186372505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186372411 ps, ena:186372505 ps, 189 ps );
#    Time: 186372505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186372411 ps, ena:186372505 ps, 189 ps );
#    Time: 186372505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186372411 ps, ena:186372505 ps, 189 ps );
#    Time: 186372505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186372411 ps, ena:186372505 ps, 189 ps );
#    Time: 186372505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:186392411 ps, d:186392506 ps, 189 ps );
#    Time: 186392506 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:186872411 ps, ena:186872425 ps, 189 ps );
#    Time: 186872425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186872411 ps, ena:186872425 ps, 189 ps );
#    Time: 186872425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186872411 ps, ena:186872425 ps, 189 ps );
#    Time: 186872425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186872411 ps, ena:186872425 ps, 189 ps );
#    Time: 186872425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186872411 ps, ena:186872425 ps, 189 ps );
#    Time: 186872425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186872411 ps, ena:186872425 ps, 189 ps );
#    Time: 186872425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186872411 ps, ena:186872425 ps, 189 ps );
#    Time: 186872425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186872411 ps, ena:186872425 ps, 189 ps );
#    Time: 186872425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:186872411 ps, ena:186872425 ps, 189 ps );
#    Time: 186872425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:186892411 ps, d:186892426 ps, 189 ps );
#    Time: 186892426 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:193912411 ps, d:193912525 ps, 189 ps );
#    Time: 193912525 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:194412411 ps, d:194412445 ps, 189 ps );
#    Time: 194412445 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:194412411 ps, d:194412524 ps, 189 ps );
#    Time: 194412524 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:194912411 ps, d:194912444 ps, 189 ps );
#    Time: 194912444 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:196412411 ps, ena:196412565 ps, 189 ps );
#    Time: 196412565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196412411 ps, ena:196412565 ps, 189 ps );
#    Time: 196412565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196412411 ps, ena:196412565 ps, 189 ps );
#    Time: 196412565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196412411 ps, ena:196412565 ps, 189 ps );
#    Time: 196412565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196412411 ps, ena:196412565 ps, 189 ps );
#    Time: 196412565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196412411 ps, ena:196412565 ps, 189 ps );
#    Time: 196412565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196412411 ps, ena:196412565 ps, 189 ps );
#    Time: 196412565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196412411 ps, ena:196412565 ps, 189 ps );
#    Time: 196412565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196412411 ps, ena:196412565 ps, 189 ps );
#    Time: 196412565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:196432411 ps, d:196432566 ps, 189 ps );
#    Time: 196432566 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:196912411 ps, ena:196912485 ps, 189 ps );
#    Time: 196912485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196912411 ps, ena:196912485 ps, 189 ps );
#    Time: 196912485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196912411 ps, ena:196912485 ps, 189 ps );
#    Time: 196912485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196912411 ps, ena:196912485 ps, 189 ps );
#    Time: 196912485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196912411 ps, ena:196912485 ps, 189 ps );
#    Time: 196912485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196912411 ps, ena:196912485 ps, 189 ps );
#    Time: 196912485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196912411 ps, ena:196912485 ps, 189 ps );
#    Time: 196912485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196912411 ps, ena:196912485 ps, 189 ps );
#    Time: 196912485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:196912411 ps, ena:196912485 ps, 189 ps );
#    Time: 196912485 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:196932411 ps, d:196932486 ps, 189 ps );
#    Time: 196932486 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:203952411 ps, d:203952585 ps, 189 ps );
#    Time: 203952585 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:204452411 ps, d:204452505 ps, 189 ps );
#    Time: 204452505 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:204452411 ps, d:204452584 ps, 189 ps );
#    Time: 204452584 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:204952411 ps, d:204952425 ps, 189 ps );
#    Time: 204952425 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:204952411 ps, d:204952504 ps, 189 ps );
#    Time: 204952504 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:205452411 ps, d:205452424 ps, 189 ps );
#    Time: 205452424 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:206952411 ps, ena:206952545 ps, 189 ps );
#    Time: 206952545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:206952411 ps, ena:206952545 ps, 189 ps );
#    Time: 206952545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:206952411 ps, ena:206952545 ps, 189 ps );
#    Time: 206952545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:206952411 ps, ena:206952545 ps, 189 ps );
#    Time: 206952545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:206952411 ps, ena:206952545 ps, 189 ps );
#    Time: 206952545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:206952411 ps, ena:206952545 ps, 189 ps );
#    Time: 206952545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:206952411 ps, ena:206952545 ps, 189 ps );
#    Time: 206952545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:206952411 ps, ena:206952545 ps, 189 ps );
#    Time: 206952545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:206952411 ps, ena:206952545 ps, 189 ps );
#    Time: 206952545 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:206972411 ps, d:206972546 ps, 189 ps );
#    Time: 206972546 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:207452411 ps, ena:207452465 ps, 189 ps );
#    Time: 207452465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:207452411 ps, ena:207452465 ps, 189 ps );
#    Time: 207452465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:207452411 ps, ena:207452465 ps, 189 ps );
#    Time: 207452465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:207452411 ps, ena:207452465 ps, 189 ps );
#    Time: 207452465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:207452411 ps, ena:207452465 ps, 189 ps );
#    Time: 207452465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:207452411 ps, ena:207452465 ps, 189 ps );
#    Time: 207452465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:207452411 ps, ena:207452465 ps, 189 ps );
#    Time: 207452465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:207452411 ps, ena:207452465 ps, 189 ps );
#    Time: 207452465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:207452411 ps, ena:207452465 ps, 189 ps );
#    Time: 207452465 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:207472411 ps, d:207472466 ps, 189 ps );
#    Time: 207472466 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Note: $stop    : D:/Files/University/Term 4/DLD Lab/Projects/Project2/ModelSim/FinalTB/FinalTB.v(36)
#    Time: 210 us  Iteration: 0  Instance: /FullTB
# Break in Module FullTB at D:/Files/University/Term 4/DLD Lab/Projects/Project2/ModelSim/FinalTB/FinalTB.v line 36
# Compile of FinalTB.v was successful.
# Compile of Noise_Eliminator.vo was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.FullTB
# Loading work.RingOscillator
# Loading work.FullDesign
# Loading work.hard_block
# Loading instances from D:/Files/University/Term 4/DLD Lab/Projects/Project2/ModelSim/FinalTB/Noise_Eliminator_v.sdo
# Loading instances from Noise_Eliminator_v.sdo
# Loading timing data from D:/Files/University/Term 4/DLD Lab/Projects/Project2/ModelSim/FinalTB/Noise_Eliminator_v.sdo
# Loading timing data from Noise_Eliminator_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /FullTB File: D:/Files/University/Term 4/DLD Lab/Projects/Project2/ModelSim/FinalTB/FinalTB.v
run -all
# ** Error: $hold( posedge clk &&& nosloadsclr:7732411 ps, d:7732545 ps, 189 ps );
#    Time: 7732545 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:8232411 ps, d:8232465 ps, 189 ps );
#    Time: 8232465 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:8232411 ps, d:8232544 ps, 189 ps );
#    Time: 8232544 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:8732411 ps, d:8732464 ps, 189 ps );
#    Time: 8732464 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:10232411 ps, ena:10232585 ps, 189 ps );
#    Time: 10232585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:10232411 ps, ena:10232585 ps, 189 ps );
#    Time: 10232585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:10232411 ps, ena:10232585 ps, 189 ps );
#    Time: 10232585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:10232411 ps, ena:10232585 ps, 189 ps );
#    Time: 10232585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:10232411 ps, ena:10232585 ps, 189 ps );
#    Time: 10232585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:10232411 ps, ena:10232585 ps, 189 ps );
#    Time: 10232585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:10232411 ps, ena:10232585 ps, 189 ps );
#    Time: 10232585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:10232411 ps, ena:10232585 ps, 189 ps );
#    Time: 10232585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:10232411 ps, ena:10232585 ps, 189 ps );
#    Time: 10232585 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:10252411 ps, d:10252586 ps, 189 ps );
#    Time: 10252586 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:10732411 ps, ena:10732505 ps, 189 ps );
#    Time: 10732505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:10732411 ps, ena:10732505 ps, 189 ps );
#    Time: 10732505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:10732411 ps, ena:10732505 ps, 189 ps );
#    Time: 10732505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:10732411 ps, ena:10732505 ps, 189 ps );
#    Time: 10732505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:10732411 ps, ena:10732505 ps, 189 ps );
#    Time: 10732505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:10732411 ps, ena:10732505 ps, 189 ps );
#    Time: 10732505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:10732411 ps, ena:10732505 ps, 189 ps );
#    Time: 10732505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:10732411 ps, ena:10732505 ps, 189 ps );
#    Time: 10732505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:10732411 ps, ena:10732505 ps, 189 ps );
#    Time: 10732505 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:10752411 ps, d:10752506 ps, 189 ps );
#    Time: 10752506 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:11232411 ps, ena:11232425 ps, 189 ps );
#    Time: 11232425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:11232411 ps, ena:11232425 ps, 189 ps );
#    Time: 11232425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:11232411 ps, ena:11232425 ps, 189 ps );
#    Time: 11232425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:11232411 ps, ena:11232425 ps, 189 ps );
#    Time: 11232425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:11232411 ps, ena:11232425 ps, 189 ps );
#    Time: 11232425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:11232411 ps, ena:11232425 ps, 189 ps );
#    Time: 11232425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:11232411 ps, ena:11232425 ps, 189 ps );
#    Time: 11232425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:11232411 ps, ena:11232425 ps, 189 ps );
#    Time: 11232425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:11232411 ps, ena:11232425 ps, 189 ps );
#    Time: 11232425 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:11252411 ps, d:11252426 ps, 189 ps );
#    Time: 11252426 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:18272411 ps, d:18272525 ps, 189 ps );
#    Time: 18272525 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:18772411 ps, d:18772445 ps, 189 ps );
#    Time: 18772445 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:18772411 ps, d:18772524 ps, 189 ps );
#    Time: 18772524 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& nosloadsclr:19272411 ps, d:19272444 ps, 189 ps );
#    Time: 19272444 ps  Iteration: 0  Process: /FullTB/full/\inst3|neg_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Error: $hold( posedge clk &&& reset:20772411 ps, ena:20772565 ps, 189 ps );
#    Time: 20772565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[0] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:20772411 ps, ena:20772565 ps, 189 ps );
#    Time: 20772565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[1] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:20772411 ps, ena:20772565 ps, 189 ps );
#    Time: 20772565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[2] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:20772411 ps, ena:20772565 ps, 189 ps );
#    Time: 20772565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[3] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:20772411 ps, ena:20772565 ps, 189 ps );
#    Time: 20772565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[4] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:20772411 ps, ena:20772565 ps, 189 ps );
#    Time: 20772565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[5] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:20772411 ps, ena:20772565 ps, 189 ps );
#    Time: 20772565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[6] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:20772411 ps, ena:20772565 ps, 189 ps );
#    Time: 20772565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[7] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& reset:20772411 ps, ena:20772565 ps, 189 ps );
#    Time: 20772565 ps  Iteration: 0  Process: /FullTB/full/\inst3|cnt[8] /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 295
# ** Error: $hold( posedge clk &&& nosloadsclr:20792411 ps, d:20792566 ps, 189 ps );
#    Time: 20792566 ps  Iteration: 0  Process: /FullTB/full/\inst3|old_ero /#Setuphold# File: $MODEL_TECH/../altera/verilog/src/altera_primitives.v Line: 291
# ** Note: $stop    : D:/Files/University/Term 4/DLD Lab/Projects/Project2/ModelSim/FinalTB/FinalTB.v(36)
#    Time: 21 us  Iteration: 0  Instance: /FullTB
# Break in Module FullTB at D:/Files/University/Term 4/DLD Lab/Projects/Project2/ModelSim/FinalTB/FinalTB.v line 36
# End time: 07:49:08 on May 04,2021, Elapsed time: 0:17:31
# Errors: 48, Warnings: 1
