# digital_logic_design
Progetto di Reti Logiche" (PFRL 23/24). VHDL implementation of a hardware module that processes a sequence of words from memory, replacing undefined values and computing credibility. Verified with the provided testbench and synthesized using Xilinx Vivado WebPACK.
