$date
	Tue Jun 10 22:36:56 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module priority_encoder_83_tb $end
$var wire 1 ! valid $end
$var wire 3 " out [2:0] $end
$var reg 8 # in [7:0] $end
$scope module dut $end
$var wire 8 $ in [7:0] $end
$var reg 3 % out [2:0] $end
$var reg 1 ! valid $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
b0 $
b0 #
b0 "
0!
$end
#10
1!
b1 #
b1 $
#20
b1 "
b1 %
b10 #
b10 $
#30
b10 "
b10 %
b100 #
b100 $
#40
b11 "
b11 %
b1000 #
b1000 $
#50
b100 "
b100 %
b10000 #
b10000 $
#60
b101 "
b101 %
b100000 #
b100000 $
#70
b110 "
b110 %
b1000000 #
b1000000 $
#80
b111 "
b111 %
b10000000 #
b10000000 $
#90
b10101010 #
b10101010 $
#100
b110 "
b110 %
b1010101 #
b1010101 $
#110
b101 "
b101 %
b111100 #
b111100 $
#120
b11 "
b11 %
b1111 #
b1111 $
#130
b111 "
b111 %
b11111111 #
b11111111 $
#140
