set_max_delay 30 -rise -rise_from and1 -through net2 -to xor1 -fall_to clk1 -ignore_clock_latency -probe -reset_path
