{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607305450118 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607305450118 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 06 22:44:09 2020 " "Processing started: Sun Dec 06 22:44:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607305450118 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607305450118 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rede_float -c rede_float " "Command: quartus_map --read_settings_files=on --write_settings_files=off rede_float -c rede_float" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607305450118 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607305450665 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607305450665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede_float/rede_float/hardware/rede_float_h/rede_float.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede_float/rede_float/hardware/rede_float_h/rede_float.v" { { "Info" "ISGN_ENTITY_NAME" "1 rede_float " "Found entity 1: rede_float" {  } { { "../rede_float_H/rede_float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607305463364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607305463364 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EXP exp ula_fl.v(26) " "Verilog HDL Declaration information at ula_fl.v(26): object \"EXP\" differs only in case from object \"exp\" in the same scope" {  } { { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607305463366 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAN man ula_fl.v(28) " "Verilog HDL Declaration information at ula_fl.v(28): object \"MAN\" differs only in case from object \"man\" in the same scope" {  } { { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607305463367 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LES les ula_fl.v(208) " "Verilog HDL Declaration information at ula_fl.v(208): object \"LES\" differs only in case from object \"les\" in the same scope" {  } { { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 208 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607305463368 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EQU equ ula_fl.v(209) " "Verilog HDL Declaration information at ula_fl.v(209): object \"EQU\" differs only in case from object \"equ\" in the same scope" {  } { { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 209 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607305463368 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "GRE gre ula_fl.v(212) " "Verilog HDL Declaration information at ula_fl.v(212): object \"GRE\" differs only in case from object \"gre\" in the same scope" {  } { { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 212 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607305463368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/ula_fl.v 8 8 " "Found 8 design units, including 8 entities, in source file /users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/ula_fl.v" { { "Info" "ISGN_ENTITY_NAME" "1 mymux " "Found entity 1: mymux" {  } { { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607305463368 ""} { "Info" "ISGN_ENTITY_NAME" "2 norm " "Found entity 2: norm" {  } { { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607305463368 ""} { "Info" "ISGN_ENTITY_NAME" "3 denorm " "Found entity 3: denorm" {  } { { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607305463368 ""} { "Info" "ISGN_ENTITY_NAME" "4 outmux " "Found entity 4: outmux" {  } { { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607305463368 ""} { "Info" "ISGN_ENTITY_NAME" "5 mysoma " "Found entity 5: mysoma" {  } { { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607305463368 ""} { "Info" "ISGN_ENTITY_NAME" "6 mymult " "Found entity 6: mymult" {  } { { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607305463368 ""} { "Info" "ISGN_ENTITY_NAME" "7 mydiv " "Found entity 7: mydiv" {  } { { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607305463368 ""} { "Info" "ISGN_ENTITY_NAME" "8 ula_fl " "Found entity 8: ula_fl" {  } { { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 200 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607305463368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607305463368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/stack_pointer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/stack_pointer.v" { { "Info" "ISGN_ENTITY_NAME" "1 stack_pointer " "Found entity 1: stack_pointer" {  } { { "../Proc_IP/stack_pointer.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/stack_pointer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607305463370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607305463370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/stack.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 stack " "Found entity 1: stack" {  } { { "../Proc_IP/stack.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/stack.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607305463372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607305463372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "../Proc_IP/reg_file.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/reg_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607305463376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607305463376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/proc_fl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/proc_fl.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_fl " "Found entity 1: proc_fl" {  } { { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607305463379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607305463379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/prefetch.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/prefetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 prefetch " "Found entity 1: prefetch" {  } { { "../Proc_IP/prefetch.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/prefetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607305463381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607305463381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "../Proc_IP/pc.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607305463383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607305463383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/positivo_fl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/positivo_fl.v" { { "Info" "ISGN_ENTITY_NAME" "1 positivo_fl " "Found entity 1: positivo_fl" {  } { { "../Proc_IP/positivo_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/positivo_fl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607305463385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607305463385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/mem_instr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/mem_instr.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_instr " "Found entity 1: mem_instr" {  } { { "../Proc_IP/mem_instr.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/mem_instr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607305463387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607305463387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/mem_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/mem_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_data " "Found entity 1: mem_data" {  } { { "../Proc_IP/mem_data.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/mem_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607305463389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607305463389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/int2float.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/int2float.v" { { "Info" "ISGN_ENTITY_NAME" "1 int2float " "Found entity 1: int2float" {  } { { "../Proc_IP/int2float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/int2float.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607305463391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607305463391 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_dec_fl.v(222) " "Verilog HDL warning at instr_dec_fl.v(222): extended using \"x\" or \"z\"" {  } { { "../Proc_IP/instr_dec_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/instr_dec_fl.v" 222 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607305463393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/instr_dec_fl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/instr_dec_fl.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_dec_fl " "Found entity 1: instr_dec_fl" {  } { { "../Proc_IP/instr_dec_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/instr_dec_fl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607305463394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607305463394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/float2int.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/float2int.v" { { "Info" "ISGN_ENTITY_NAME" "1 float2int " "Found entity 1: float2int" {  } { { "../Proc_IP/float2int.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/float2int.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607305463396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607305463396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/float2index.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/float2index.v" { { "Info" "ISGN_ENTITY_NAME" "1 float2index " "Found entity 1: float2index" {  } { { "../Proc_IP/float2index.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/float2index.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607305463398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607305463398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/core_fl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/core_fl.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_fl " "Found entity 1: core_fl" {  } { { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607305463401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607305463401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/addr_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede_float/rede_float/hardware/proc_ip/addr_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_dec " "Found entity 1: addr_dec" {  } { { "../Proc_IP/addr_dec.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/addr_dec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607305463402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607305463402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede_float/rede_float/hardware/rede_float_h/rede_float_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede_float/rede_float/hardware/rede_float_h/rede_float_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 rede_float_tb " "Found entity 1: rede_float_tb" {  } { { "../rede_float_H/rede_float_tb.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607305463404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607305463404 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rede_float " "Elaborating entity \"rede_float\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607305463522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int2float int2float:i2f " "Elaborating entity \"int2float\" for hierarchy \"int2float:i2f\"" {  } { { "../rede_float_H/rede_float.v" "i2f" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607305463527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_fl proc_fl:p_rede_float " "Elaborating entity \"proc_fl\" for hierarchy \"proc_fl:p_rede_float\"" {  } { { "../rede_float_H/rede_float.v" "p_rede_float" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607305463529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_fl proc_fl:p_rede_float\|core_fl:core " "Elaborating entity \"core_fl\" for hierarchy \"proc_fl:p_rede_float\|core_fl:core\"" {  } { { "../Proc_IP/proc_fl.v" "core" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607305463532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc proc_fl:p_rede_float\|core_fl:core\|pc:pc " "Elaborating entity \"pc\" for hierarchy \"proc_fl:p_rede_float\|core_fl:core\|pc:pc\"" {  } { { "../Proc_IP/core_fl.v" "pc" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607305463535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prefetch proc_fl:p_rede_float\|core_fl:core\|prefetch:pf " "Elaborating entity \"prefetch\" for hierarchy \"proc_fl:p_rede_float\|core_fl:core\|prefetch:pf\"" {  } { { "../Proc_IP/core_fl.v" "pf" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607305463537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_dec_fl proc_fl:p_rede_float\|core_fl:core\|instr_dec_fl:id " "Elaborating entity \"instr_dec_fl\" for hierarchy \"proc_fl:p_rede_float\|core_fl:core\|instr_dec_fl:id\"" {  } { { "../Proc_IP/core_fl.v" "id" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607305463543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stack_pointer proc_fl:p_rede_float\|core_fl:core\|stack_pointer:sp " "Elaborating entity \"stack_pointer\" for hierarchy \"proc_fl:p_rede_float\|core_fl:core\|stack_pointer:sp\"" {  } { { "../Proc_IP/core_fl.v" "sp" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607305463547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_fl proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula " "Elaborating entity \"ula_fl\" for hierarchy \"proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\"" {  } { { "../Proc_IP/core_fl.v" "ula" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607305463548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "denorm proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|denorm:denorm " "Elaborating entity \"denorm\" for hierarchy \"proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|denorm:denorm\"" {  } { { "../Proc_IP/ula_fl.v" "denorm" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607305463551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysoma proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mysoma:mysoma " "Elaborating entity \"mysoma\" for hierarchy \"proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mysoma:mysoma\"" {  } { { "../Proc_IP/ula_fl.v" "mysoma" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607305463553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymult proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult " "Elaborating entity \"mymult\" for hierarchy \"proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\"" {  } { { "../Proc_IP/ula_fl.v" "mymult" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607305463555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outmux proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|outmux:omux_s " "Elaborating entity \"outmux\" for hierarchy \"proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|outmux:omux_s\"" {  } { { "../Proc_IP/ula_fl.v" "omux_s" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607305463557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outmux proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|outmux:omux_e " "Elaborating entity \"outmux\" for hierarchy \"proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|outmux:omux_e\"" {  } { { "../Proc_IP/ula_fl.v" "omux_e" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607305463558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outmux proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|outmux:omux_m " "Elaborating entity \"outmux\" for hierarchy \"proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|outmux:omux_m\"" {  } { { "../Proc_IP/ula_fl.v" "omux_m" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607305463560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "norm proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm " "Elaborating entity \"norm\" for hierarchy \"proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\"" {  } { { "../Proc_IP/ula_fl.v" "norm" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607305463562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:mm1 " "Elaborating entity \"mymux\" for hierarchy \"proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:mm1\"" {  } { { "../Proc_IP/ula_fl.v" "mm1" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607305463564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[1\].mm " "Elaborating entity \"mymux\" for hierarchy \"proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[1\].mm\"" {  } { { "../Proc_IP/ula_fl.v" "norm\[1\].mm" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607305463566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[2\].mm " "Elaborating entity \"mymux\" for hierarchy \"proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[2\].mm\"" {  } { { "../Proc_IP/ula_fl.v" "norm\[2\].mm" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607305463567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[3\].mm " "Elaborating entity \"mymux\" for hierarchy \"proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[3\].mm\"" {  } { { "../Proc_IP/ula_fl.v" "norm\[3\].mm" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607305463569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[4\].mm " "Elaborating entity \"mymux\" for hierarchy \"proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[4\].mm\"" {  } { { "../Proc_IP/ula_fl.v" "norm\[4\].mm" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607305463571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[5\].mm " "Elaborating entity \"mymux\" for hierarchy \"proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[5\].mm\"" {  } { { "../Proc_IP/ula_fl.v" "norm\[5\].mm" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607305463572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[6\].mm " "Elaborating entity \"mymux\" for hierarchy \"proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[6\].mm\"" {  } { { "../Proc_IP/ula_fl.v" "norm\[6\].mm" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607305463575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[7\].mm " "Elaborating entity \"mymux\" for hierarchy \"proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[7\].mm\"" {  } { { "../Proc_IP/ula_fl.v" "norm\[7\].mm" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607305463578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[8\].mm " "Elaborating entity \"mymux\" for hierarchy \"proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[8\].mm\"" {  } { { "../Proc_IP/ula_fl.v" "norm\[8\].mm" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607305463581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[9\].mm " "Elaborating entity \"mymux\" for hierarchy \"proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[9\].mm\"" {  } { { "../Proc_IP/ula_fl.v" "norm\[9\].mm" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607305463584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[10\].mm " "Elaborating entity \"mymux\" for hierarchy \"proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[10\].mm\"" {  } { { "../Proc_IP/ula_fl.v" "norm\[10\].mm" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607305463587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[11\].mm " "Elaborating entity \"mymux\" for hierarchy \"proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[11\].mm\"" {  } { { "../Proc_IP/ula_fl.v" "norm\[11\].mm" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607305463591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[12\].mm " "Elaborating entity \"mymux\" for hierarchy \"proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[12\].mm\"" {  } { { "../Proc_IP/ula_fl.v" "norm\[12\].mm" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607305463594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[13\].mm " "Elaborating entity \"mymux\" for hierarchy \"proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[13\].mm\"" {  } { { "../Proc_IP/ula_fl.v" "norm\[13\].mm" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607305463596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[14\].mm " "Elaborating entity \"mymux\" for hierarchy \"proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[14\].mm\"" {  } { { "../Proc_IP/ula_fl.v" "norm\[14\].mm" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607305463597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[15\].mm " "Elaborating entity \"mymux\" for hierarchy \"proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[15\].mm\"" {  } { { "../Proc_IP/ula_fl.v" "norm\[15\].mm" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607305463599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[16\].mm " "Elaborating entity \"mymux\" for hierarchy \"proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[16\].mm\"" {  } { { "../Proc_IP/ula_fl.v" "norm\[16\].mm" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607305463602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[17\].mm " "Elaborating entity \"mymux\" for hierarchy \"proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[17\].mm\"" {  } { { "../Proc_IP/ula_fl.v" "norm\[17\].mm" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607305463604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float2index proc_fl:p_rede_float\|core_fl:core\|float2index:f2i " "Elaborating entity \"float2index\" for hierarchy \"proc_fl:p_rede_float\|core_fl:core\|float2index:f2i\"" {  } { { "../Proc_IP/core_fl.v" "f2i" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607305463606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file proc_fl:p_rede_float\|core_fl:core\|reg_file:regf " "Elaborating entity \"reg_file\" for hierarchy \"proc_fl:p_rede_float\|core_fl:core\|reg_file:regf\"" {  } { { "../Proc_IP/core_fl.v" "regf" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/core_fl.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607305463609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_instr proc_fl:p_rede_float\|mem_instr:minstr " "Elaborating entity \"mem_instr\" for hierarchy \"proc_fl:p_rede_float\|mem_instr:minstr\"" {  } { { "../Proc_IP/proc_fl.v" "minstr" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607305463611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_data proc_fl:p_rede_float\|mem_data:mdata " "Elaborating entity \"mem_data\" for hierarchy \"proc_fl:p_rede_float\|mem_data:mdata\"" {  } { { "../Proc_IP/proc_fl.v" "mdata" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/proc_fl.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607305463656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float2int float2int:f2i " "Elaborating entity \"float2int\" for hierarchy \"float2int:f2i\"" {  } { { "../rede_float_H/rede_float.v" "f2i" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607305532737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_dec addr_dec:dec_in " "Elaborating entity \"addr_dec\" for hierarchy \"addr_dec:dec_in\"" {  } { { "../rede_float_H/rede_float.v" "dec_in" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/rede_float_H/rede_float.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607305532754 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "28 " "Ignored 28 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "28 " "Ignored 28 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1607305533169 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1607305533169 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "proc_fl:p_rede_float\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"proc_fl:p_rede_float\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607305534891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607305534891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607305534891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32922 " "Parameter NUMWORDS_A set to 32922" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607305534891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607305534891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607305534891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32922 " "Parameter NUMWORDS_B set to 32922" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607305534891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607305534891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607305534891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607305534891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607305534891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607305534891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607305534891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607305534891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_float.ram0_mem_data_af04dab4.hdl.mif " "Parameter INIT_FILE set to db/rede_float.ram0_mem_data_af04dab4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607305534891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607305534891 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1607305534891 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "proc_fl:p_rede_float\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"proc_fl:p_rede_float\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607305534891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 22 " "Parameter WIDTH_A set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607305534891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607305534891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 304 " "Parameter NUMWORDS_A set to 304" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607305534891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607305534891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607305534891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607305534891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607305534891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607305534891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_float.ram0_mem_instr_5624d43d.hdl.mif " "Parameter INIT_FILE set to db/rede_float.ram0_mem_instr_5624d43d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1607305534891 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1607305534891 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1607305534891 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1607305534892 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1607305534892 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc_fl:p_rede_float\|mem_data:mdata\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"proc_fl:p_rede_float\|mem_data:mdata\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607305534963 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc_fl:p_rede_float\|mem_data:mdata\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"proc_fl:p_rede_float\|mem_data:mdata\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607305534963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 28 " "Parameter \"WIDTH_A\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607305534963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607305534963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32922 " "Parameter \"NUMWORDS_A\" = \"32922\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607305534963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 28 " "Parameter \"WIDTH_B\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607305534963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 16 " "Parameter \"WIDTHAD_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607305534963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32922 " "Parameter \"NUMWORDS_B\" = \"32922\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607305534963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607305534963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607305534963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607305534963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607305534963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607305534963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607305534963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607305534963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/rede_float.ram0_mem_data_af04dab4.hdl.mif " "Parameter \"INIT_FILE\" = \"db/rede_float.ram0_mem_data_af04dab4.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607305534963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607305534963 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607305534963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nbm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nbm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nbm1 " "Found entity 1: altsyncram_nbm1" {  } { { "db/altsyncram_nbm1.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/altsyncram_nbm1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607305535070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607305535070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_hsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_hsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_hsa " "Found entity 1: decode_hsa" {  } { { "db/decode_hsa.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/decode_hsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607305535143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607305535143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_job.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_job.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_job " "Found entity 1: mux_job" {  } { { "db/mux_job.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mux_job.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607305535208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607305535208 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc_fl:p_rede_float\|mem_instr:minstr\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"proc_fl:p_rede_float\|mem_instr:minstr\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607305535222 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc_fl:p_rede_float\|mem_instr:minstr\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"proc_fl:p_rede_float\|mem_instr:minstr\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607305535222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 22 " "Parameter \"WIDTH_A\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607305535222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607305535222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 304 " "Parameter \"NUMWORDS_A\" = \"304\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607305535222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607305535222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607305535222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607305535222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607305535222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607305535222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/rede_float.ram0_mem_instr_5624d43d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/rede_float.ram0_mem_instr_5624d43d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607305535222 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607305535222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9e71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9e71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9e71 " "Found entity 1: altsyncram_9e71" {  } { { "db/altsyncram_9e71.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/altsyncram_9e71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607305535281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607305535281 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607305535318 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0 " "Instantiated megafunction \"proc_fl:p_rede_float\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 19 " "Parameter \"LPM_WIDTHA\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607305535318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 19 " "Parameter \"LPM_WIDTHB\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607305535318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 38 " "Parameter \"LPM_WIDTHP\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607305535318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 38 " "Parameter \"LPM_WIDTHR\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607305535318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607305535318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607305535318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607305535318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607305535318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607305535318 ""}  } { { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/ula_fl.v" 161 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607305535318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bdt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bdt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bdt " "Found entity 1: mult_bdt" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/db/mult_bdt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607305535380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607305535380 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "117 " "Ignored 117 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "117 " "Ignored 117 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1607305535778 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1607305535778 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../Proc_IP/stack_pointer.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Proc_IP/stack_pointer.v" 18 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1607305535791 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1607305535791 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1607305538144 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/output_files/rede_float.map.smsg " "Generated suppressed messages file C:/Users/melis/Desktop/GitDesk/rede_float/rede_float/Hardware/Quartus_Files/output_files/rede_float.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607305541015 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607305541397 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607305541397 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1677 " "Implemented 1677 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607305541756 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607305541756 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1451 " "Implemented 1451 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607305541756 ""} { "Info" "ICUT_CUT_TM_RAMS" "162 " "Implemented 162 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1607305541756 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "7 " "Implemented 7 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1607305541756 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607305541756 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607305541835 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 06 22:45:41 2020 " "Processing ended: Sun Dec 06 22:45:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607305541835 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:32 " "Elapsed time: 00:01:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607305541835 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:56 " "Total CPU time (on all processors): 00:01:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607305541835 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607305541835 ""}
