\hypertarget{union__hw__i2s__tcr4}{}\section{\+\_\+hw\+\_\+i2s\+\_\+tcr4 Union Reference}
\label{union__hw__i2s__tcr4}\index{\+\_\+hw\+\_\+i2s\+\_\+tcr4@{\+\_\+hw\+\_\+i2s\+\_\+tcr4}}


H\+W\+\_\+\+I2\+S\+\_\+\+T\+C\+R4 -\/ S\+AI Transmit Configuration 4 Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+i2s.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__i2s__tcr4_1_1__hw__i2s__tcr4__bitfields}{\+\_\+hw\+\_\+i2s\+\_\+tcr4\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__i2s__tcr4_a1268cf4811b97dad8a4bc8817240bdf7}{}\label{union__hw__i2s__tcr4_a1268cf4811b97dad8a4bc8817240bdf7}

\item 
struct \hyperlink{struct__hw__i2s__tcr4_1_1__hw__i2s__tcr4__bitfields}{\+\_\+hw\+\_\+i2s\+\_\+tcr4\+::\+\_\+hw\+\_\+i2s\+\_\+tcr4\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__i2s__tcr4_ad08d12ab7a85c2e1ed8d9cca645308b0}{}\label{union__hw__i2s__tcr4_ad08d12ab7a85c2e1ed8d9cca645308b0}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+I2\+S\+\_\+\+T\+C\+R4 -\/ S\+AI Transmit Configuration 4 Register (RW) 

Reset value\+: 0x00000000U

This register must not be altered when T\+C\+SR\mbox{[}TE\mbox{]} is set. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+i2s.\+h\end{DoxyCompactItemize}
