|topLevel
CLK => topram:RAM.CLK
CLK => slowclk:slowCLK.clk_in
RESETn => outputport:OUT1.RESETn
RESETn => outputport:OUT0.RESETn
RESETn => instructionregister:IR.RESETn
RESETn => statusregister:Flags.RESETn
RESETn => controller:Controller.RESETn
RESETn => indexreg:indexRegister.Resetn
RESETn => pc:ProgramCounter.Resetn
RESETn => slowclk:slowCLK.resetn
IN1_INPUT[0] => inputport:IN1.Input[0]
IN1_INPUT[1] => inputport:IN1.Input[1]
IN1_INPUT[2] => inputport:IN1.Input[2]
IN1_INPUT[3] => inputport:IN1.Input[3]
IN1_INPUT[4] => inputport:IN1.Input[4]
IN1_INPUT[5] => inputport:IN1.Input[5]
IN1_INPUT[6] => inputport:IN1.Input[6]
IN1_INPUT[7] => inputport:IN1.Input[7]
IN0_INPUT[0] => inputport:IN0.Input[0]
IN0_INPUT[1] => inputport:IN0.Input[1]
IN0_INPUT[2] => inputport:IN0.Input[2]
IN0_INPUT[3] => inputport:IN0.Input[3]
IN0_INPUT[4] => inputport:IN0.Input[4]
IN0_INPUT[5] => inputport:IN0.Input[5]
IN0_INPUT[6] => inputport:IN0.Input[6]
IN0_INPUT[7] => inputport:IN0.Input[7]
led_hi3[0] <= decoder:DecoderHigh3.y_n[6]
led_hi3[1] <= decoder:DecoderHigh3.y_n[5]
led_hi3[2] <= decoder:DecoderHigh3.y_n[4]
led_hi3[3] <= decoder:DecoderHigh3.y_n[3]
led_hi3[4] <= decoder:DecoderHigh3.y_n[2]
led_hi3[5] <= decoder:DecoderHigh3.y_n[1]
led_hi3[6] <= decoder:DecoderHigh3.y_n[0]
led_lo2[0] <= decoder:DecoderLow2.y_n[6]
led_lo2[1] <= decoder:DecoderLow2.y_n[5]
led_lo2[2] <= decoder:DecoderLow2.y_n[4]
led_lo2[3] <= decoder:DecoderLow2.y_n[3]
led_lo2[4] <= decoder:DecoderLow2.y_n[2]
led_lo2[5] <= decoder:DecoderLow2.y_n[1]
led_lo2[6] <= decoder:DecoderLow2.y_n[0]
led_hi1[0] <= decoder:DecoderHigh1.y_n[6]
led_hi1[1] <= decoder:DecoderHigh1.y_n[5]
led_hi1[2] <= decoder:DecoderHigh1.y_n[4]
led_hi1[3] <= decoder:DecoderHigh1.y_n[3]
led_hi1[4] <= decoder:DecoderHigh1.y_n[2]
led_hi1[5] <= decoder:DecoderHigh1.y_n[1]
led_hi1[6] <= decoder:DecoderHigh1.y_n[0]
led_lo0[0] <= decoder:DecoderLow0.y_n[6]
led_lo0[1] <= decoder:DecoderLow0.y_n[5]
led_lo0[2] <= decoder:DecoderLow0.y_n[4]
led_lo0[3] <= decoder:DecoderLow0.y_n[3]
led_lo0[4] <= decoder:DecoderLow0.y_n[2]
led_lo0[5] <= decoder:DecoderLow0.y_n[1]
led_lo0[6] <= decoder:DecoderLow0.y_n[0]


|topLevel|decoder:DecoderHigh3
w[0] => Equal0.IN3
w[0] => Equal1.IN0
w[0] => Equal2.IN3
w[0] => Equal3.IN1
w[0] => Equal4.IN3
w[0] => Equal5.IN1
w[0] => Equal6.IN3
w[0] => Equal7.IN2
w[0] => Equal8.IN3
w[0] => Equal9.IN1
w[0] => Equal10.IN3
w[0] => Equal11.IN2
w[0] => Equal12.IN3
w[0] => Equal13.IN2
w[0] => Equal14.IN3
w[0] => Equal15.IN3
w[1] => Equal0.IN2
w[1] => Equal1.IN3
w[1] => Equal2.IN0
w[1] => Equal3.IN0
w[1] => Equal4.IN2
w[1] => Equal5.IN3
w[1] => Equal6.IN1
w[1] => Equal7.IN1
w[1] => Equal8.IN2
w[1] => Equal9.IN3
w[1] => Equal10.IN1
w[1] => Equal11.IN1
w[1] => Equal12.IN2
w[1] => Equal13.IN3
w[1] => Equal14.IN2
w[1] => Equal15.IN2
w[2] => Equal0.IN1
w[2] => Equal1.IN2
w[2] => Equal2.IN2
w[2] => Equal3.IN3
w[2] => Equal4.IN0
w[2] => Equal5.IN0
w[2] => Equal6.IN0
w[2] => Equal7.IN0
w[2] => Equal8.IN1
w[2] => Equal9.IN2
w[2] => Equal10.IN2
w[2] => Equal11.IN3
w[2] => Equal12.IN1
w[2] => Equal13.IN1
w[2] => Equal14.IN1
w[2] => Equal15.IN1
w[3] => Equal0.IN0
w[3] => Equal1.IN1
w[3] => Equal2.IN1
w[3] => Equal3.IN2
w[3] => Equal4.IN1
w[3] => Equal5.IN2
w[3] => Equal6.IN2
w[3] => Equal7.IN3
w[3] => Equal8.IN0
w[3] => Equal9.IN0
w[3] => Equal10.IN0
w[3] => Equal11.IN0
w[3] => Equal12.IN0
w[3] => Equal13.IN0
w[3] => Equal14.IN0
w[3] => Equal15.IN0
y_n[6] <= y[6].DB_MAX_OUTPUT_PORT_TYPE
y_n[5] <= y[5].DB_MAX_OUTPUT_PORT_TYPE
y_n[4] <= y[4].DB_MAX_OUTPUT_PORT_TYPE
y_n[3] <= y[3].DB_MAX_OUTPUT_PORT_TYPE
y_n[2] <= y[2].DB_MAX_OUTPUT_PORT_TYPE
y_n[1] <= y[1].DB_MAX_OUTPUT_PORT_TYPE
y_n[0] <= y[0].DB_MAX_OUTPUT_PORT_TYPE


|topLevel|decoder:DecoderLow2
w[0] => Equal0.IN3
w[0] => Equal1.IN0
w[0] => Equal2.IN3
w[0] => Equal3.IN1
w[0] => Equal4.IN3
w[0] => Equal5.IN1
w[0] => Equal6.IN3
w[0] => Equal7.IN2
w[0] => Equal8.IN3
w[0] => Equal9.IN1
w[0] => Equal10.IN3
w[0] => Equal11.IN2
w[0] => Equal12.IN3
w[0] => Equal13.IN2
w[0] => Equal14.IN3
w[0] => Equal15.IN3
w[1] => Equal0.IN2
w[1] => Equal1.IN3
w[1] => Equal2.IN0
w[1] => Equal3.IN0
w[1] => Equal4.IN2
w[1] => Equal5.IN3
w[1] => Equal6.IN1
w[1] => Equal7.IN1
w[1] => Equal8.IN2
w[1] => Equal9.IN3
w[1] => Equal10.IN1
w[1] => Equal11.IN1
w[1] => Equal12.IN2
w[1] => Equal13.IN3
w[1] => Equal14.IN2
w[1] => Equal15.IN2
w[2] => Equal0.IN1
w[2] => Equal1.IN2
w[2] => Equal2.IN2
w[2] => Equal3.IN3
w[2] => Equal4.IN0
w[2] => Equal5.IN0
w[2] => Equal6.IN0
w[2] => Equal7.IN0
w[2] => Equal8.IN1
w[2] => Equal9.IN2
w[2] => Equal10.IN2
w[2] => Equal11.IN3
w[2] => Equal12.IN1
w[2] => Equal13.IN1
w[2] => Equal14.IN1
w[2] => Equal15.IN1
w[3] => Equal0.IN0
w[3] => Equal1.IN1
w[3] => Equal2.IN1
w[3] => Equal3.IN2
w[3] => Equal4.IN1
w[3] => Equal5.IN2
w[3] => Equal6.IN2
w[3] => Equal7.IN3
w[3] => Equal8.IN0
w[3] => Equal9.IN0
w[3] => Equal10.IN0
w[3] => Equal11.IN0
w[3] => Equal12.IN0
w[3] => Equal13.IN0
w[3] => Equal14.IN0
w[3] => Equal15.IN0
y_n[6] <= y[6].DB_MAX_OUTPUT_PORT_TYPE
y_n[5] <= y[5].DB_MAX_OUTPUT_PORT_TYPE
y_n[4] <= y[4].DB_MAX_OUTPUT_PORT_TYPE
y_n[3] <= y[3].DB_MAX_OUTPUT_PORT_TYPE
y_n[2] <= y[2].DB_MAX_OUTPUT_PORT_TYPE
y_n[1] <= y[1].DB_MAX_OUTPUT_PORT_TYPE
y_n[0] <= y[0].DB_MAX_OUTPUT_PORT_TYPE


|topLevel|decoder:DecoderHigh1
w[0] => Equal0.IN3
w[0] => Equal1.IN0
w[0] => Equal2.IN3
w[0] => Equal3.IN1
w[0] => Equal4.IN3
w[0] => Equal5.IN1
w[0] => Equal6.IN3
w[0] => Equal7.IN2
w[0] => Equal8.IN3
w[0] => Equal9.IN1
w[0] => Equal10.IN3
w[0] => Equal11.IN2
w[0] => Equal12.IN3
w[0] => Equal13.IN2
w[0] => Equal14.IN3
w[0] => Equal15.IN3
w[1] => Equal0.IN2
w[1] => Equal1.IN3
w[1] => Equal2.IN0
w[1] => Equal3.IN0
w[1] => Equal4.IN2
w[1] => Equal5.IN3
w[1] => Equal6.IN1
w[1] => Equal7.IN1
w[1] => Equal8.IN2
w[1] => Equal9.IN3
w[1] => Equal10.IN1
w[1] => Equal11.IN1
w[1] => Equal12.IN2
w[1] => Equal13.IN3
w[1] => Equal14.IN2
w[1] => Equal15.IN2
w[2] => Equal0.IN1
w[2] => Equal1.IN2
w[2] => Equal2.IN2
w[2] => Equal3.IN3
w[2] => Equal4.IN0
w[2] => Equal5.IN0
w[2] => Equal6.IN0
w[2] => Equal7.IN0
w[2] => Equal8.IN1
w[2] => Equal9.IN2
w[2] => Equal10.IN2
w[2] => Equal11.IN3
w[2] => Equal12.IN1
w[2] => Equal13.IN1
w[2] => Equal14.IN1
w[2] => Equal15.IN1
w[3] => Equal0.IN0
w[3] => Equal1.IN1
w[3] => Equal2.IN1
w[3] => Equal3.IN2
w[3] => Equal4.IN1
w[3] => Equal5.IN2
w[3] => Equal6.IN2
w[3] => Equal7.IN3
w[3] => Equal8.IN0
w[3] => Equal9.IN0
w[3] => Equal10.IN0
w[3] => Equal11.IN0
w[3] => Equal12.IN0
w[3] => Equal13.IN0
w[3] => Equal14.IN0
w[3] => Equal15.IN0
y_n[6] <= y[6].DB_MAX_OUTPUT_PORT_TYPE
y_n[5] <= y[5].DB_MAX_OUTPUT_PORT_TYPE
y_n[4] <= y[4].DB_MAX_OUTPUT_PORT_TYPE
y_n[3] <= y[3].DB_MAX_OUTPUT_PORT_TYPE
y_n[2] <= y[2].DB_MAX_OUTPUT_PORT_TYPE
y_n[1] <= y[1].DB_MAX_OUTPUT_PORT_TYPE
y_n[0] <= y[0].DB_MAX_OUTPUT_PORT_TYPE


|topLevel|decoder:DecoderLow0
w[0] => Equal0.IN3
w[0] => Equal1.IN0
w[0] => Equal2.IN3
w[0] => Equal3.IN1
w[0] => Equal4.IN3
w[0] => Equal5.IN1
w[0] => Equal6.IN3
w[0] => Equal7.IN2
w[0] => Equal8.IN3
w[0] => Equal9.IN1
w[0] => Equal10.IN3
w[0] => Equal11.IN2
w[0] => Equal12.IN3
w[0] => Equal13.IN2
w[0] => Equal14.IN3
w[0] => Equal15.IN3
w[1] => Equal0.IN2
w[1] => Equal1.IN3
w[1] => Equal2.IN0
w[1] => Equal3.IN0
w[1] => Equal4.IN2
w[1] => Equal5.IN3
w[1] => Equal6.IN1
w[1] => Equal7.IN1
w[1] => Equal8.IN2
w[1] => Equal9.IN3
w[1] => Equal10.IN1
w[1] => Equal11.IN1
w[1] => Equal12.IN2
w[1] => Equal13.IN3
w[1] => Equal14.IN2
w[1] => Equal15.IN2
w[2] => Equal0.IN1
w[2] => Equal1.IN2
w[2] => Equal2.IN2
w[2] => Equal3.IN3
w[2] => Equal4.IN0
w[2] => Equal5.IN0
w[2] => Equal6.IN0
w[2] => Equal7.IN0
w[2] => Equal8.IN1
w[2] => Equal9.IN2
w[2] => Equal10.IN2
w[2] => Equal11.IN3
w[2] => Equal12.IN1
w[2] => Equal13.IN1
w[2] => Equal14.IN1
w[2] => Equal15.IN1
w[3] => Equal0.IN0
w[3] => Equal1.IN1
w[3] => Equal2.IN1
w[3] => Equal3.IN2
w[3] => Equal4.IN1
w[3] => Equal5.IN2
w[3] => Equal6.IN2
w[3] => Equal7.IN3
w[3] => Equal8.IN0
w[3] => Equal9.IN0
w[3] => Equal10.IN0
w[3] => Equal11.IN0
w[3] => Equal12.IN0
w[3] => Equal13.IN0
w[3] => Equal14.IN0
w[3] => Equal15.IN0
y_n[6] <= y[6].DB_MAX_OUTPUT_PORT_TYPE
y_n[5] <= y[5].DB_MAX_OUTPUT_PORT_TYPE
y_n[4] <= y[4].DB_MAX_OUTPUT_PORT_TYPE
y_n[3] <= y[3].DB_MAX_OUTPUT_PORT_TYPE
y_n[2] <= y[2].DB_MAX_OUTPUT_PORT_TYPE
y_n[1] <= y[1].DB_MAX_OUTPUT_PORT_TYPE
y_n[0] <= y[0].DB_MAX_OUTPUT_PORT_TYPE


|topLevel|inputPort:IN1
IN_OUTEN => IN_OUT[0].OE
IN_OUTEN => IN_OUT[1].OE
IN_OUTEN => IN_OUT[2].OE
IN_OUTEN => IN_OUT[3].OE
IN_OUTEN => IN_OUT[4].OE
IN_OUTEN => IN_OUT[5].OE
IN_OUTEN => IN_OUT[6].OE
IN_OUTEN => IN_OUT[7].OE
Input[0] => IN_OUT[0].DATAIN
Input[1] => IN_OUT[1].DATAIN
Input[2] => IN_OUT[2].DATAIN
Input[3] => IN_OUT[3].DATAIN
Input[4] => IN_OUT[4].DATAIN
Input[5] => IN_OUT[5].DATAIN
Input[6] => IN_OUT[6].DATAIN
Input[7] => IN_OUT[7].DATAIN
IN_OUT[0] <= IN_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
IN_OUT[1] <= IN_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
IN_OUT[2] <= IN_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
IN_OUT[3] <= IN_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
IN_OUT[4] <= IN_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
IN_OUT[5] <= IN_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
IN_OUT[6] <= IN_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
IN_OUT[7] <= IN_OUT[7].DB_MAX_OUTPUT_PORT_TYPE


|topLevel|inputPort:IN0
IN_OUTEN => IN_OUT[0].OE
IN_OUTEN => IN_OUT[1].OE
IN_OUTEN => IN_OUT[2].OE
IN_OUTEN => IN_OUT[3].OE
IN_OUTEN => IN_OUT[4].OE
IN_OUTEN => IN_OUT[5].OE
IN_OUTEN => IN_OUT[6].OE
IN_OUTEN => IN_OUT[7].OE
Input[0] => IN_OUT[0].DATAIN
Input[1] => IN_OUT[1].DATAIN
Input[2] => IN_OUT[2].DATAIN
Input[3] => IN_OUT[3].DATAIN
Input[4] => IN_OUT[4].DATAIN
Input[5] => IN_OUT[5].DATAIN
Input[6] => IN_OUT[6].DATAIN
Input[7] => IN_OUT[7].DATAIN
IN_OUT[0] <= IN_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
IN_OUT[1] <= IN_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
IN_OUT[2] <= IN_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
IN_OUT[3] <= IN_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
IN_OUT[4] <= IN_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
IN_OUT[5] <= IN_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
IN_OUT[6] <= IN_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
IN_OUT[7] <= IN_OUT[7].DB_MAX_OUTPUT_PORT_TYPE


|topLevel|outputPort:OUT1
CLK => Data[0].CLK
CLK => Data[1].CLK
CLK => Data[2].CLK
CLK => Data[3].CLK
CLK => Data[4].CLK
CLK => Data[5].CLK
CLK => Data[6].CLK
CLK => Data[7].CLK
RESETn => Data[0].ACLR
RESETn => Data[1].ACLR
RESETn => Data[2].ACLR
RESETn => Data[3].ACLR
RESETn => Data[4].ACLR
RESETn => Data[5].ACLR
RESETn => Data[6].ACLR
RESETn => Data[7].ACLR
OUT_LD => Data.OUTPUTSELECT
OUT_LD => Data.OUTPUTSELECT
OUT_LD => Data.OUTPUTSELECT
OUT_LD => Data.OUTPUTSELECT
OUT_LD => Data.OUTPUTSELECT
OUT_LD => Data.OUTPUTSELECT
OUT_LD => Data.OUTPUTSELECT
OUT_LD => Data.OUTPUTSELECT
OUT_LD => Data[7].ENA
OUT_LD => Data[6].ENA
OUT_LD => Data[5].ENA
OUT_LD => Data[4].ENA
OUT_LD => Data[3].ENA
OUT_LD => Data[2].ENA
OUT_LD => Data[1].ENA
OUT_LD => Data[0].ENA
Input[0] => Data.DATAB
Input[1] => Data.DATAB
Input[2] => Data.DATAB
Input[3] => Data.DATAB
Input[4] => Data.DATAB
Input[5] => Data.DATAB
Input[6] => Data.DATAB
Input[7] => Data.DATAB
Output[0] <= Data[0].DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Data[1].DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Data[2].DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Data[3].DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= Data[4].DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= Data[5].DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= Data[6].DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= Data[7].DB_MAX_OUTPUT_PORT_TYPE


|topLevel|outputPort:OUT0
CLK => Data[0].CLK
CLK => Data[1].CLK
CLK => Data[2].CLK
CLK => Data[3].CLK
CLK => Data[4].CLK
CLK => Data[5].CLK
CLK => Data[6].CLK
CLK => Data[7].CLK
RESETn => Data[0].ACLR
RESETn => Data[1].ACLR
RESETn => Data[2].ACLR
RESETn => Data[3].ACLR
RESETn => Data[4].ACLR
RESETn => Data[5].ACLR
RESETn => Data[6].ACLR
RESETn => Data[7].ACLR
OUT_LD => Data.OUTPUTSELECT
OUT_LD => Data.OUTPUTSELECT
OUT_LD => Data.OUTPUTSELECT
OUT_LD => Data.OUTPUTSELECT
OUT_LD => Data.OUTPUTSELECT
OUT_LD => Data.OUTPUTSELECT
OUT_LD => Data.OUTPUTSELECT
OUT_LD => Data.OUTPUTSELECT
OUT_LD => Data[7].ENA
OUT_LD => Data[6].ENA
OUT_LD => Data[5].ENA
OUT_LD => Data[4].ENA
OUT_LD => Data[3].ENA
OUT_LD => Data[2].ENA
OUT_LD => Data[1].ENA
OUT_LD => Data[0].ENA
Input[0] => Data.DATAB
Input[1] => Data.DATAB
Input[2] => Data.DATAB
Input[3] => Data.DATAB
Input[4] => Data.DATAB
Input[5] => Data.DATAB
Input[6] => Data.DATAB
Input[7] => Data.DATAB
Output[0] <= Data[0].DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Data[1].DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Data[2].DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Data[3].DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= Data[4].DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= Data[5].DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= Data[6].DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= Data[7].DB_MAX_OUTPUT_PORT_TYPE


|topLevel|instructionRegister:IR
RESETn => Data[0].ACLR
RESETn => Data[1].ACLR
RESETn => Data[2].ACLR
RESETn => Data[3].ACLR
RESETn => Data[4].ACLR
RESETn => Data[5].ACLR
RESETn => Data[6].ACLR
RESETn => Data[7].ACLR
CLK => Data[0].CLK
CLK => Data[1].CLK
CLK => Data[2].CLK
CLK => Data[3].CLK
CLK => Data[4].CLK
CLK => Data[5].CLK
CLK => Data[6].CLK
CLK => Data[7].CLK
IR_LD => Data.OUTPUTSELECT
IR_LD => Data.OUTPUTSELECT
IR_LD => Data.OUTPUTSELECT
IR_LD => Data.OUTPUTSELECT
IR_LD => Data.OUTPUTSELECT
IR_LD => Data.OUTPUTSELECT
IR_LD => Data.OUTPUTSELECT
IR_LD => Data.OUTPUTSELECT
IR_LD => Data[7].ENA
IR_LD => Data[6].ENA
IR_LD => Data[5].ENA
IR_LD => Data[4].ENA
IR_LD => Data[3].ENA
IR_LD => Data[2].ENA
IR_LD => Data[1].ENA
IR_LD => Data[0].ENA
Input[0] => Data.DATAB
Input[1] => Data.DATAB
Input[2] => Data.DATAB
Input[3] => Data.DATAB
Input[4] => Data.DATAB
Input[5] => Data.DATAB
Input[6] => Data.DATAB
Input[7] => Data.DATAB
IR[0] <= Data[0].DB_MAX_OUTPUT_PORT_TYPE
IR[1] <= Data[1].DB_MAX_OUTPUT_PORT_TYPE
IR[2] <= Data[2].DB_MAX_OUTPUT_PORT_TYPE
IR[3] <= Data[3].DB_MAX_OUTPUT_PORT_TYPE
IR[4] <= Data[4].DB_MAX_OUTPUT_PORT_TYPE
IR[5] <= Data[5].DB_MAX_OUTPUT_PORT_TYPE
IR[6] <= Data[6].DB_MAX_OUTPUT_PORT_TYPE
IR[7] <= Data[7].DB_MAX_OUTPUT_PORT_TYPE


|topLevel|accumulatorRegister:A
CLK => Data[0].CLK
CLK => Data[1].CLK
CLK => Data[2].CLK
CLK => Data[3].CLK
CLK => Data[4].CLK
CLK => Data[5].CLK
CLK => Data[6].CLK
CLK => Data[7].CLK
A_LD => Data.OUTPUTSELECT
A_LD => Data.OUTPUTSELECT
A_LD => Data.OUTPUTSELECT
A_LD => Data.OUTPUTSELECT
A_LD => Data.OUTPUTSELECT
A_LD => Data.OUTPUTSELECT
A_LD => Data.OUTPUTSELECT
A_LD => Data.OUTPUTSELECT
A_LD => Data[0].ENA
A_LD => Data[1].ENA
A_LD => Data[2].ENA
A_LD => Data[3].ENA
A_LD => Data[4].ENA
A_LD => Data[5].ENA
A_LD => Data[6].ENA
A_LD => Data[7].ENA
A_OUT_EN => A_OUT[0].OE
A_OUT_EN => A_OUT[1].OE
A_OUT_EN => A_OUT[2].OE
A_OUT_EN => A_OUT[3].OE
A_OUT_EN => A_OUT[4].OE
A_OUT_EN => A_OUT[5].OE
A_OUT_EN => A_OUT[6].OE
A_OUT_EN => A_OUT[7].OE
Input[0] => Data.DATAB
Input[1] => Data.DATAB
Input[2] => Data.DATAB
Input[3] => Data.DATAB
Input[4] => Data.DATAB
Input[5] => Data.DATAB
Input[6] => Data.DATAB
Input[7] => Data.DATAB
A_ALU_OUT[0] <= Data[0].DB_MAX_OUTPUT_PORT_TYPE
A_ALU_OUT[1] <= Data[1].DB_MAX_OUTPUT_PORT_TYPE
A_ALU_OUT[2] <= Data[2].DB_MAX_OUTPUT_PORT_TYPE
A_ALU_OUT[3] <= Data[3].DB_MAX_OUTPUT_PORT_TYPE
A_ALU_OUT[4] <= Data[4].DB_MAX_OUTPUT_PORT_TYPE
A_ALU_OUT[5] <= Data[5].DB_MAX_OUTPUT_PORT_TYPE
A_ALU_OUT[6] <= Data[6].DB_MAX_OUTPUT_PORT_TYPE
A_ALU_OUT[7] <= Data[7].DB_MAX_OUTPUT_PORT_TYPE
A_OUT[0] <= A_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
A_OUT[1] <= A_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
A_OUT[2] <= A_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
A_OUT[3] <= A_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
A_OUT[4] <= A_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
A_OUT[5] <= A_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
A_OUT[6] <= A_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
A_OUT[7] <= A_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
A_Z <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
A_S <= Data[7].DB_MAX_OUTPUT_PORT_TYPE


|topLevel|statusRegister:Flags
RESETn => Z~reg0.ACLR
RESETn => C~reg0.ACLR
RESETn => V~reg0.ACLR
RESETn => S~reg0.ACLR
CLK => Z~reg0.CLK
CLK => C~reg0.CLK
CLK => V~reg0.CLK
CLK => S~reg0.CLK
setC => C.OUTPUTSELECT
clrC => C.OUTPUTSELECT
sIN => S~reg0.DATAIN
vIN => V~reg0.DATAIN
cIN => C.DATAB
zIN => Z~reg0.DATAIN
sLD => S~reg0.ENA
vLD => V~reg0.ENA
cLD => C.OUTPUTSELECT
zLD => Z~reg0.ENA
S <= S~reg0.DB_MAX_OUTPUT_PORT_TYPE
V <= V~reg0.DB_MAX_OUTPUT_PORT_TYPE
C <= C~reg0.DB_MAX_OUTPUT_PORT_TYPE
Z <= Z~reg0.DB_MAX_OUTPUT_PORT_TYPE


|topLevel|dataRegister:D
CLK => Data[0].CLK
CLK => Data[1].CLK
CLK => Data[2].CLK
CLK => Data[3].CLK
CLK => Data[4].CLK
CLK => Data[5].CLK
CLK => Data[6].CLK
CLK => Data[7].CLK
D_LD => Data.OUTPUTSELECT
D_LD => Data.OUTPUTSELECT
D_LD => Data.OUTPUTSELECT
D_LD => Data.OUTPUTSELECT
D_LD => Data.OUTPUTSELECT
D_LD => Data.OUTPUTSELECT
D_LD => Data.OUTPUTSELECT
D_LD => Data.OUTPUTSELECT
D_LD => Data[0].ENA
D_LD => Data[1].ENA
D_LD => Data[2].ENA
D_LD => Data[3].ENA
D_LD => Data[4].ENA
D_LD => Data[5].ENA
D_LD => Data[6].ENA
D_LD => Data[7].ENA
D_OUT_EN => D_OUT[0].OE
D_OUT_EN => D_OUT[1].OE
D_OUT_EN => D_OUT[2].OE
D_OUT_EN => D_OUT[3].OE
D_OUT_EN => D_OUT[4].OE
D_OUT_EN => D_OUT[5].OE
D_OUT_EN => D_OUT[6].OE
D_OUT_EN => D_OUT[7].OE
Input[0] => Data.DATAB
Input[1] => Data.DATAB
Input[2] => Data.DATAB
Input[3] => Data.DATAB
Input[4] => Data.DATAB
Input[5] => Data.DATAB
Input[6] => Data.DATAB
Input[7] => Data.DATAB
D_OUT[0] <= D_OUT[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[1] <= D_OUT[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[2] <= D_OUT[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= D_OUT[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= D_OUT[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= D_OUT[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= D_OUT[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= D_OUT[7].DB_MAX_OUTPUT_PORT_TYPE
D_ALU_OUT[0] <= Data[0].DB_MAX_OUTPUT_PORT_TYPE
D_ALU_OUT[1] <= Data[1].DB_MAX_OUTPUT_PORT_TYPE
D_ALU_OUT[2] <= Data[2].DB_MAX_OUTPUT_PORT_TYPE
D_ALU_OUT[3] <= Data[3].DB_MAX_OUTPUT_PORT_TYPE
D_ALU_OUT[4] <= Data[4].DB_MAX_OUTPUT_PORT_TYPE
D_ALU_OUT[5] <= Data[5].DB_MAX_OUTPUT_PORT_TYPE
D_ALU_OUT[6] <= Data[6].DB_MAX_OUTPUT_PORT_TYPE
D_ALU_OUT[7] <= Data[7].DB_MAX_OUTPUT_PORT_TYPE


|topLevel|ALU:ALU
A[0] => Add0.IN11
A[0] => RESULT.IN0
A[0] => Add2.IN18
A[0] => Mult0.IN8
A[0] => Mux0.IN19
A[1] => Add0.IN10
A[1] => RESULT.IN0
A[1] => Add2.IN17
A[1] => Mult0.IN7
A[1] => Mux9.IN19
A[2] => Add0.IN9
A[2] => RESULT.IN0
A[2] => Add2.IN16
A[2] => Mult0.IN6
A[2] => Mux8.IN19
A[3] => Add0.IN8
A[3] => RESULT.IN0
A[3] => Add2.IN15
A[3] => Mult0.IN5
A[3] => Mux7.IN19
A[4] => Add0.IN7
A[4] => RESULT.IN0
A[4] => Add2.IN14
A[4] => Mult0.IN4
A[4] => Mux6.IN19
A[5] => Add0.IN6
A[5] => RESULT.IN0
A[5] => Add2.IN13
A[5] => Mult0.IN3
A[5] => Mux5.IN19
A[6] => Add0.IN5
A[6] => RESULT.IN0
A[6] => Add2.IN12
A[6] => Mult0.IN2
A[6] => Mux4.IN19
A[7] => OV.IN0
A[7] => Mult0.IN0
A[7] => Mux3.IN15
A[7] => Add0.IN3
A[7] => RESULT.IN0
A[7] => Add2.IN11
A[7] => OV.IN0
D[0] => Add0.IN18
D[0] => RESULT.IN1
D[0] => Mult0.IN15
D[1] => Add0.IN17
D[1] => RESULT.IN1
D[1] => Mult0.IN14
D[2] => Add0.IN16
D[2] => RESULT.IN1
D[2] => Mult0.IN13
D[3] => Add0.IN15
D[3] => RESULT.IN1
D[3] => Mult0.IN12
D[4] => Add0.IN14
D[4] => RESULT.IN1
D[4] => Mult0.IN11
D[5] => Add0.IN13
D[5] => RESULT.IN1
D[5] => Mult0.IN10
D[6] => Add0.IN12
D[6] => RESULT.IN1
D[6] => Mult0.IN9
D[7] => OV.IN1
D[7] => Mult0.IN1
D[7] => Add0.IN4
D[7] => RESULT.IN1
D[7] => OV.IN1
ALU_SEL[0] => Mux0.IN18
ALU_SEL[0] => Mux1.IN19
ALU_SEL[0] => Mux2.IN18
ALU_SEL[0] => Mux3.IN19
ALU_SEL[0] => Mux4.IN18
ALU_SEL[0] => Mux5.IN18
ALU_SEL[0] => Mux6.IN18
ALU_SEL[0] => Mux7.IN18
ALU_SEL[0] => Mux8.IN18
ALU_SEL[0] => Mux9.IN18
ALU_SEL[0] => Mux10.IN19
ALU_SEL[0] => Mux11.IN19
ALU_SEL[0] => Mux12.IN19
ALU_SEL[0] => Mux13.IN19
ALU_SEL[0] => Mux14.IN19
ALU_SEL[0] => Mux15.IN19
ALU_SEL[0] => Mux16.IN19
ALU_SEL[0] => Mux17.IN19
ALU_SEL[1] => Mux0.IN17
ALU_SEL[1] => Mux1.IN18
ALU_SEL[1] => Mux2.IN17
ALU_SEL[1] => Mux3.IN18
ALU_SEL[1] => Mux4.IN17
ALU_SEL[1] => Mux5.IN17
ALU_SEL[1] => Mux6.IN17
ALU_SEL[1] => Mux7.IN17
ALU_SEL[1] => Mux8.IN17
ALU_SEL[1] => Mux9.IN17
ALU_SEL[1] => Mux10.IN18
ALU_SEL[1] => Mux11.IN18
ALU_SEL[1] => Mux12.IN18
ALU_SEL[1] => Mux13.IN18
ALU_SEL[1] => Mux14.IN18
ALU_SEL[1] => Mux15.IN18
ALU_SEL[1] => Mux16.IN18
ALU_SEL[1] => Mux17.IN18
ALU_SEL[2] => Mux0.IN16
ALU_SEL[2] => Mux1.IN17
ALU_SEL[2] => Mux2.IN16
ALU_SEL[2] => Mux3.IN17
ALU_SEL[2] => Mux4.IN16
ALU_SEL[2] => Mux5.IN16
ALU_SEL[2] => Mux6.IN16
ALU_SEL[2] => Mux7.IN16
ALU_SEL[2] => Mux8.IN16
ALU_SEL[2] => Mux9.IN16
ALU_SEL[2] => Mux10.IN17
ALU_SEL[2] => Mux11.IN17
ALU_SEL[2] => Mux12.IN17
ALU_SEL[2] => Mux13.IN17
ALU_SEL[2] => Mux14.IN17
ALU_SEL[2] => Mux15.IN17
ALU_SEL[2] => Mux16.IN17
ALU_SEL[2] => Mux17.IN17
ALU_SEL[3] => Mux0.IN15
ALU_SEL[3] => Mux1.IN16
ALU_SEL[3] => Mux2.IN15
ALU_SEL[3] => Mux3.IN16
ALU_SEL[3] => Mux4.IN15
ALU_SEL[3] => Mux5.IN15
ALU_SEL[3] => Mux6.IN15
ALU_SEL[3] => Mux7.IN15
ALU_SEL[3] => Mux8.IN15
ALU_SEL[3] => Mux9.IN15
ALU_SEL[3] => Mux10.IN16
ALU_SEL[3] => Mux11.IN16
ALU_SEL[3] => Mux12.IN16
ALU_SEL[3] => Mux13.IN16
ALU_SEL[3] => Mux14.IN16
ALU_SEL[3] => Mux15.IN16
ALU_SEL[3] => Mux16.IN16
ALU_SEL[3] => Mux17.IN16
CARRY_IN => Add1.IN18
CARRY_IN => Mux2.IN19
ALU_OUT[0] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[1] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[2] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[3] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[4] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[5] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[6] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[7] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT2[0] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT2[1] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT2[2] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT2[3] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT2[4] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT2[5] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT2[6] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT2[7] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
CARRY_OUT <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
OV <= Mux1.DB_MAX_OUTPUT_PORT_TYPE


|topLevel|ALUregister:tempALUreg
CLK => Data[0].CLK
CLK => Data[1].CLK
CLK => Data[2].CLK
CLK => Data[3].CLK
CLK => Data[4].CLK
CLK => Data[5].CLK
CLK => Data[6].CLK
CLK => Data[7].CLK
ALU_LD => Data.OUTPUTSELECT
ALU_LD => Data.OUTPUTSELECT
ALU_LD => Data.OUTPUTSELECT
ALU_LD => Data.OUTPUTSELECT
ALU_LD => Data.OUTPUTSELECT
ALU_LD => Data.OUTPUTSELECT
ALU_LD => Data.OUTPUTSELECT
ALU_LD => Data.OUTPUTSELECT
ALU_LD => Data[0].ENA
ALU_LD => Data[1].ENA
ALU_LD => Data[2].ENA
ALU_LD => Data[3].ENA
ALU_LD => Data[4].ENA
ALU_LD => Data[5].ENA
ALU_LD => Data[6].ENA
ALU_LD => Data[7].ENA
ALU_OUT_EN => ALU_OUT_FINAL[0].OE
ALU_OUT_EN => ALU_OUT_FINAL[1].OE
ALU_OUT_EN => ALU_OUT_FINAL[2].OE
ALU_OUT_EN => ALU_OUT_FINAL[3].OE
ALU_OUT_EN => ALU_OUT_FINAL[4].OE
ALU_OUT_EN => ALU_OUT_FINAL[5].OE
ALU_OUT_EN => ALU_OUT_FINAL[6].OE
ALU_OUT_EN => ALU_OUT_FINAL[7].OE
Input[0] => Data.DATAB
Input[1] => Data.DATAB
Input[2] => Data.DATAB
Input[3] => Data.DATAB
Input[4] => Data.DATAB
Input[5] => Data.DATAB
Input[6] => Data.DATAB
Input[7] => Data.DATAB
ALU_OUT_FINAL[0] <= ALU_OUT_FINAL[0].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT_FINAL[1] <= ALU_OUT_FINAL[1].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT_FINAL[2] <= ALU_OUT_FINAL[2].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT_FINAL[3] <= ALU_OUT_FINAL[3].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT_FINAL[4] <= ALU_OUT_FINAL[4].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT_FINAL[5] <= ALU_OUT_FINAL[5].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT_FINAL[6] <= ALU_OUT_FINAL[6].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT_FINAL[7] <= ALU_OUT_FINAL[7].DB_MAX_OUTPUT_PORT_TYPE


|topLevel|ALUregister:tempALUreg2
CLK => Data[0].CLK
CLK => Data[1].CLK
CLK => Data[2].CLK
CLK => Data[3].CLK
CLK => Data[4].CLK
CLK => Data[5].CLK
CLK => Data[6].CLK
CLK => Data[7].CLK
ALU_LD => Data.OUTPUTSELECT
ALU_LD => Data.OUTPUTSELECT
ALU_LD => Data.OUTPUTSELECT
ALU_LD => Data.OUTPUTSELECT
ALU_LD => Data.OUTPUTSELECT
ALU_LD => Data.OUTPUTSELECT
ALU_LD => Data.OUTPUTSELECT
ALU_LD => Data.OUTPUTSELECT
ALU_LD => Data[0].ENA
ALU_LD => Data[1].ENA
ALU_LD => Data[2].ENA
ALU_LD => Data[3].ENA
ALU_LD => Data[4].ENA
ALU_LD => Data[5].ENA
ALU_LD => Data[6].ENA
ALU_LD => Data[7].ENA
ALU_OUT_EN => ALU_OUT_FINAL[0].OE
ALU_OUT_EN => ALU_OUT_FINAL[1].OE
ALU_OUT_EN => ALU_OUT_FINAL[2].OE
ALU_OUT_EN => ALU_OUT_FINAL[3].OE
ALU_OUT_EN => ALU_OUT_FINAL[4].OE
ALU_OUT_EN => ALU_OUT_FINAL[5].OE
ALU_OUT_EN => ALU_OUT_FINAL[6].OE
ALU_OUT_EN => ALU_OUT_FINAL[7].OE
Input[0] => Data.DATAB
Input[1] => Data.DATAB
Input[2] => Data.DATAB
Input[3] => Data.DATAB
Input[4] => Data.DATAB
Input[5] => Data.DATAB
Input[6] => Data.DATAB
Input[7] => Data.DATAB
ALU_OUT_FINAL[0] <= ALU_OUT_FINAL[0].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT_FINAL[1] <= ALU_OUT_FINAL[1].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT_FINAL[2] <= ALU_OUT_FINAL[2].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT_FINAL[3] <= ALU_OUT_FINAL[3].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT_FINAL[4] <= ALU_OUT_FINAL[4].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT_FINAL[5] <= ALU_OUT_FINAL[5].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT_FINAL[6] <= ALU_OUT_FINAL[6].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT_FINAL[7] <= ALU_OUT_FINAL[7].DB_MAX_OUTPUT_PORT_TYPE


|topLevel|Controller:Controller
RESETn => state~3.DATAIN
CLK => state~1.DATAIN
OPCODE[0] => Mux0.IN263
OPCODE[0] => Mux1.IN263
OPCODE[0] => Mux2.IN263
OPCODE[0] => Mux11.IN260
OPCODE[0] => Mux10.IN263
OPCODE[0] => Mux9.IN263
OPCODE[0] => Mux8.IN263
OPCODE[0] => Mux7.IN263
OPCODE[0] => Mux6.IN263
OPCODE[0] => Mux5.IN263
OPCODE[0] => Mux4.IN263
OPCODE[0] => Mux3.IN263
OPCODE[0] => Mux12.IN263
OPCODE[0] => Mux13.IN263
OPCODE[0] => Mux14.IN263
OPCODE[0] => Mux15.IN263
OPCODE[0] => Mux16.IN262
OPCODE[0] => Mux17.IN263
OPCODE[0] => Mux18.IN263
OPCODE[0] => Mux19.IN263
OPCODE[0] => Mux20.IN263
OPCODE[1] => Mux0.IN262
OPCODE[1] => Mux1.IN262
OPCODE[1] => Mux2.IN262
OPCODE[1] => Mux11.IN259
OPCODE[1] => Mux10.IN262
OPCODE[1] => Mux9.IN262
OPCODE[1] => Mux8.IN262
OPCODE[1] => Mux7.IN262
OPCODE[1] => Mux6.IN262
OPCODE[1] => Mux5.IN262
OPCODE[1] => Mux4.IN262
OPCODE[1] => Mux3.IN262
OPCODE[1] => Mux12.IN262
OPCODE[1] => Mux13.IN262
OPCODE[1] => Mux14.IN262
OPCODE[1] => Mux15.IN262
OPCODE[1] => Mux16.IN261
OPCODE[1] => Mux17.IN262
OPCODE[1] => Mux18.IN262
OPCODE[1] => Mux19.IN262
OPCODE[1] => Mux20.IN262
OPCODE[2] => Mux0.IN261
OPCODE[2] => Mux1.IN261
OPCODE[2] => Mux2.IN261
OPCODE[2] => Mux11.IN258
OPCODE[2] => Mux10.IN261
OPCODE[2] => Mux9.IN261
OPCODE[2] => Mux8.IN261
OPCODE[2] => Mux7.IN261
OPCODE[2] => Mux6.IN261
OPCODE[2] => Mux5.IN261
OPCODE[2] => Mux4.IN261
OPCODE[2] => Mux3.IN261
OPCODE[2] => Mux12.IN261
OPCODE[2] => Mux13.IN261
OPCODE[2] => Mux14.IN261
OPCODE[2] => Mux15.IN261
OPCODE[2] => Mux16.IN260
OPCODE[2] => Mux17.IN261
OPCODE[2] => Mux18.IN261
OPCODE[2] => Mux19.IN261
OPCODE[2] => Mux20.IN261
OPCODE[3] => Mux0.IN260
OPCODE[3] => Mux1.IN260
OPCODE[3] => Mux2.IN260
OPCODE[3] => Mux11.IN257
OPCODE[3] => Mux10.IN260
OPCODE[3] => Mux9.IN260
OPCODE[3] => Mux8.IN260
OPCODE[3] => Mux7.IN260
OPCODE[3] => Mux6.IN260
OPCODE[3] => Mux5.IN260
OPCODE[3] => Mux4.IN260
OPCODE[3] => Mux3.IN260
OPCODE[3] => Mux12.IN260
OPCODE[3] => Mux13.IN260
OPCODE[3] => Mux14.IN260
OPCODE[3] => Mux15.IN260
OPCODE[3] => Mux16.IN259
OPCODE[3] => Mux17.IN260
OPCODE[3] => Mux18.IN260
OPCODE[3] => Mux19.IN260
OPCODE[3] => Mux20.IN260
OPCODE[4] => Mux0.IN259
OPCODE[4] => Mux1.IN259
OPCODE[4] => Mux2.IN259
OPCODE[4] => Mux11.IN256
OPCODE[4] => Mux10.IN259
OPCODE[4] => Mux9.IN259
OPCODE[4] => Mux8.IN259
OPCODE[4] => Mux7.IN259
OPCODE[4] => Mux6.IN259
OPCODE[4] => Mux5.IN259
OPCODE[4] => Mux4.IN259
OPCODE[4] => Mux3.IN259
OPCODE[4] => Mux12.IN259
OPCODE[4] => Mux13.IN259
OPCODE[4] => Mux14.IN259
OPCODE[4] => Mux15.IN259
OPCODE[4] => Mux16.IN258
OPCODE[4] => Mux17.IN259
OPCODE[4] => Mux18.IN259
OPCODE[4] => Mux19.IN259
OPCODE[4] => Mux20.IN259
OPCODE[5] => Mux0.IN258
OPCODE[5] => Mux1.IN258
OPCODE[5] => Mux2.IN258
OPCODE[5] => Mux11.IN255
OPCODE[5] => Mux10.IN258
OPCODE[5] => Mux9.IN258
OPCODE[5] => Mux8.IN258
OPCODE[5] => Mux7.IN258
OPCODE[5] => Mux6.IN258
OPCODE[5] => Mux5.IN258
OPCODE[5] => Mux4.IN258
OPCODE[5] => Mux3.IN258
OPCODE[5] => Mux12.IN258
OPCODE[5] => Mux13.IN258
OPCODE[5] => Mux14.IN258
OPCODE[5] => Mux15.IN258
OPCODE[5] => Mux16.IN257
OPCODE[5] => Mux17.IN258
OPCODE[5] => Mux18.IN258
OPCODE[5] => Mux19.IN258
OPCODE[5] => Mux20.IN258
OPCODE[6] => Mux0.IN257
OPCODE[6] => Mux1.IN257
OPCODE[6] => Mux2.IN257
OPCODE[6] => Mux11.IN254
OPCODE[6] => Mux10.IN257
OPCODE[6] => Mux9.IN257
OPCODE[6] => Mux8.IN257
OPCODE[6] => Mux7.IN257
OPCODE[6] => Mux6.IN257
OPCODE[6] => Mux5.IN257
OPCODE[6] => Mux4.IN257
OPCODE[6] => Mux3.IN257
OPCODE[6] => Mux12.IN257
OPCODE[6] => Mux13.IN257
OPCODE[6] => Mux14.IN257
OPCODE[6] => Mux15.IN257
OPCODE[6] => Mux16.IN256
OPCODE[6] => Mux17.IN257
OPCODE[6] => Mux18.IN257
OPCODE[6] => Mux19.IN257
OPCODE[6] => Mux20.IN257
OPCODE[7] => Mux0.IN256
OPCODE[7] => Mux1.IN256
OPCODE[7] => Mux2.IN256
OPCODE[7] => Mux11.IN253
OPCODE[7] => Mux10.IN256
OPCODE[7] => Mux9.IN256
OPCODE[7] => Mux8.IN256
OPCODE[7] => Mux7.IN256
OPCODE[7] => Mux6.IN256
OPCODE[7] => Mux5.IN256
OPCODE[7] => Mux4.IN256
OPCODE[7] => Mux3.IN256
OPCODE[7] => Mux12.IN256
OPCODE[7] => Mux13.IN256
OPCODE[7] => Mux14.IN256
OPCODE[7] => Mux15.IN256
OPCODE[7] => Mux16.IN255
OPCODE[7] => Mux17.IN256
OPCODE[7] => Mux18.IN256
OPCODE[7] => Mux19.IN256
OPCODE[7] => Mux20.IN256
S => Mux11.IN261
S => Mux16.IN18
V => ~NO_FANOUT~
C => Mux11.IN262
C => Mux16.IN17
Z => Mux11.IN263
Z => Mux16.IN263
Z => Mux11.IN16
Z => Mux16.IN16
PC_INC <= WideOr27.DB_MAX_OUTPUT_PORT_TYPE
PC_L_LD <= WideOr39.DB_MAX_OUTPUT_PORT_TYPE
PC_H_LD <= WideOr40.DB_MAX_OUTPUT_PORT_TYPE
AR_H_LD <= WideOr31.DB_MAX_OUTPUT_PORT_TYPE
AR_L_LD <= WideOr30.DB_MAX_OUTPUT_PORT_TYPE
ARH_OUT_EN <= ARH_OUT_EN.DB_MAX_OUTPUT_PORT_TYPE
ARL_OUT_EN <= ARL_OUT_EN.DB_MAX_OUTPUT_PORT_TYPE
ADDRSEL[0] <= ADDRSEL.DB_MAX_OUTPUT_PORT_TYPE
ADDRSEL[1] <= ADDRSEL[1].DB_MAX_OUTPUT_PORT_TYPE
IR_LD <= IR_LD.DB_MAX_OUTPUT_PORT_TYPE
A_LD <= WideOr32.DB_MAX_OUTPUT_PORT_TYPE
A_OUT_EN <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
D_LD <= Selector18.DB_MAX_OUTPUT_PORT_TYPE
D_OUT_EN <= D_OUT_EN.DB_MAX_OUTPUT_PORT_TYPE
WREN <= WREN.DB_MAX_OUTPUT_PORT_TYPE
RDEN <= WideOr26.DB_MAX_OUTPUT_PORT_TYPE
ALU_SEL[0] <= WideOr36.DB_MAX_OUTPUT_PORT_TYPE
ALU_SEL[1] <= WideOr35.DB_MAX_OUTPUT_PORT_TYPE
ALU_SEL[2] <= WideOr34.DB_MAX_OUTPUT_PORT_TYPE
ALU_SEL[3] <= WideOr33.DB_MAX_OUTPUT_PORT_TYPE
ALU_LD <= WideOr37.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT_EN <= WideOr38.DB_MAX_OUTPUT_PORT_TYPE
ALU2_LD <= ALU2_LD.DB_MAX_OUTPUT_PORT_TYPE
ALU2_OUT_EN <= ALU2_OUT_EN.DB_MAX_OUTPUT_PORT_TYPE
sLD <= sLD.DB_MAX_OUTPUT_PORT_TYPE
cLD <= WideOr41.DB_MAX_OUTPUT_PORT_TYPE
vLD <= WideOr42.DB_MAX_OUTPUT_PORT_TYPE
zLD <= zLD.DB_MAX_OUTPUT_PORT_TYPE
setC <= <GND>
clrC <= clrC.DB_MAX_OUTPUT_PORT_TYPE
X_INC <= X_INC.DB_MAX_OUTPUT_PORT_TYPE
X_DEC <= <GND>
X_L_LD <= X_L_LD.DB_MAX_OUTPUT_PORT_TYPE
X_H_LD <= X_H_LD.DB_MAX_OUTPUT_PORT_TYPE
SPL_LD <= SPL_LD.DB_MAX_OUTPUT_PORT_TYPE
SPH_LD <= SPH_LD.DB_MAX_OUTPUT_PORT_TYPE
SPL_OUT_EN <= SPL_OUT_EN.DB_MAX_OUTPUT_PORT_TYPE
SPH_OUT_EN <= SPH_OUT_EN.DB_MAX_OUTPUT_PORT_TYPE


|topLevel|indexReg:indexRegister
CLK => tempCount[0].CLK
CLK => tempCount[1].CLK
CLK => tempCount[2].CLK
CLK => tempCount[3].CLK
CLK => tempCount[4].CLK
CLK => tempCount[5].CLK
CLK => tempCount[6].CLK
CLK => tempCount[7].CLK
CLK => tempCount[8].CLK
CLK => tempCount[9].CLK
CLK => tempCount[10].CLK
CLK => tempCount[11].CLK
CLK => tempCount[12].CLK
CLK => tempCount[13].CLK
CLK => tempCount[14].CLK
CLK => tempCount[15].CLK
X_INC => tempCount.OUTPUTSELECT
X_INC => tempCount.OUTPUTSELECT
X_INC => tempCount.OUTPUTSELECT
X_INC => tempCount.OUTPUTSELECT
X_INC => tempCount.OUTPUTSELECT
X_INC => tempCount.OUTPUTSELECT
X_INC => tempCount.OUTPUTSELECT
X_INC => tempCount.OUTPUTSELECT
X_INC => tempCount.OUTPUTSELECT
X_INC => tempCount.OUTPUTSELECT
X_INC => tempCount.OUTPUTSELECT
X_INC => tempCount.OUTPUTSELECT
X_INC => tempCount.OUTPUTSELECT
X_INC => tempCount.OUTPUTSELECT
X_INC => tempCount.OUTPUTSELECT
X_INC => tempCount.OUTPUTSELECT
X_DEC => tempCount.OUTPUTSELECT
X_DEC => tempCount.OUTPUTSELECT
X_DEC => tempCount.OUTPUTSELECT
X_DEC => tempCount.OUTPUTSELECT
X_DEC => tempCount.OUTPUTSELECT
X_DEC => tempCount.OUTPUTSELECT
X_DEC => tempCount.OUTPUTSELECT
X_DEC => tempCount.OUTPUTSELECT
X_DEC => tempCount.OUTPUTSELECT
X_DEC => tempCount.OUTPUTSELECT
X_DEC => tempCount.OUTPUTSELECT
X_DEC => tempCount.OUTPUTSELECT
X_DEC => tempCount.OUTPUTSELECT
X_DEC => tempCount.OUTPUTSELECT
X_DEC => tempCount.OUTPUTSELECT
X_DEC => tempCount.OUTPUTSELECT
X_L_LD => tempCount.OUTPUTSELECT
X_L_LD => tempCount.OUTPUTSELECT
X_L_LD => tempCount.OUTPUTSELECT
X_L_LD => tempCount.OUTPUTSELECT
X_L_LD => tempCount.OUTPUTSELECT
X_L_LD => tempCount.OUTPUTSELECT
X_L_LD => tempCount.OUTPUTSELECT
X_L_LD => tempCount.OUTPUTSELECT
X_L_LD => tempCount[15].ENA
X_L_LD => tempCount[14].ENA
X_L_LD => tempCount[13].ENA
X_L_LD => tempCount[12].ENA
X_L_LD => tempCount[11].ENA
X_L_LD => tempCount[10].ENA
X_L_LD => tempCount[9].ENA
X_L_LD => tempCount[8].ENA
X_H_LD => tempCount.OUTPUTSELECT
X_H_LD => tempCount.OUTPUTSELECT
X_H_LD => tempCount.OUTPUTSELECT
X_H_LD => tempCount.OUTPUTSELECT
X_H_LD => tempCount.OUTPUTSELECT
X_H_LD => tempCount.OUTPUTSELECT
X_H_LD => tempCount.OUTPUTSELECT
X_H_LD => tempCount.OUTPUTSELECT
X_H_LD => tempCount.OUTPUTSELECT
X_H_LD => tempCount.OUTPUTSELECT
X_H_LD => tempCount.OUTPUTSELECT
X_H_LD => tempCount.OUTPUTSELECT
X_H_LD => tempCount.OUTPUTSELECT
X_H_LD => tempCount.OUTPUTSELECT
X_H_LD => tempCount.OUTPUTSELECT
X_H_LD => tempCount.OUTPUTSELECT
Input[0] => tempCount.DATAB
Input[0] => tempCount.DATAB
Input[1] => tempCount.DATAB
Input[1] => tempCount.DATAB
Input[2] => tempCount.DATAB
Input[2] => tempCount.DATAB
Input[3] => tempCount.DATAB
Input[3] => tempCount.DATAB
Input[4] => tempCount.DATAB
Input[4] => tempCount.DATAB
Input[5] => tempCount.DATAB
Input[5] => tempCount.DATAB
Input[6] => tempCount.DATAB
Input[6] => tempCount.DATAB
Input[7] => tempCount.DATAB
Input[7] => tempCount.DATAB
Resetn => tempCount[0].ACLR
Resetn => tempCount[1].ACLR
Resetn => tempCount[2].ACLR
Resetn => tempCount[3].ACLR
Resetn => tempCount[4].ACLR
Resetn => tempCount[5].ACLR
Resetn => tempCount[6].ACLR
Resetn => tempCount[7].ACLR
Resetn => tempCount[8].ACLR
Resetn => tempCount[9].ACLR
Resetn => tempCount[10].ACLR
Resetn => tempCount[11].ACLR
Resetn => tempCount[12].ACLR
Resetn => tempCount[13].ACLR
Resetn => tempCount[14].ACLR
Resetn => tempCount[15].ACLR
X_OUT[0] <= tempCount[0].DB_MAX_OUTPUT_PORT_TYPE
X_OUT[1] <= tempCount[1].DB_MAX_OUTPUT_PORT_TYPE
X_OUT[2] <= tempCount[2].DB_MAX_OUTPUT_PORT_TYPE
X_OUT[3] <= tempCount[3].DB_MAX_OUTPUT_PORT_TYPE
X_OUT[4] <= tempCount[4].DB_MAX_OUTPUT_PORT_TYPE
X_OUT[5] <= tempCount[5].DB_MAX_OUTPUT_PORT_TYPE
X_OUT[6] <= tempCount[6].DB_MAX_OUTPUT_PORT_TYPE
X_OUT[7] <= tempCount[7].DB_MAX_OUTPUT_PORT_TYPE
X_OUT[8] <= tempCount[8].DB_MAX_OUTPUT_PORT_TYPE
X_OUT[9] <= tempCount[9].DB_MAX_OUTPUT_PORT_TYPE
X_OUT[10] <= tempCount[10].DB_MAX_OUTPUT_PORT_TYPE
X_OUT[11] <= tempCount[11].DB_MAX_OUTPUT_PORT_TYPE
X_OUT[12] <= tempCount[12].DB_MAX_OUTPUT_PORT_TYPE
X_OUT[13] <= tempCount[13].DB_MAX_OUTPUT_PORT_TYPE
X_OUT[14] <= tempCount[14].DB_MAX_OUTPUT_PORT_TYPE
X_OUT[15] <= tempCount[15].DB_MAX_OUTPUT_PORT_TYPE


|topLevel|PC:ProgramCounter
CLK => tempCount[0].CLK
CLK => tempCount[1].CLK
CLK => tempCount[2].CLK
CLK => tempCount[3].CLK
CLK => tempCount[4].CLK
CLK => tempCount[5].CLK
CLK => tempCount[6].CLK
CLK => tempCount[7].CLK
CLK => tempCount[8].CLK
CLK => tempCount[9].CLK
CLK => tempCount[10].CLK
CLK => tempCount[11].CLK
CLK => tempCount[12].CLK
CLK => tempCount[13].CLK
CLK => tempCount[14].CLK
CLK => tempCount[15].CLK
PC_INC => tempCount.OUTPUTSELECT
PC_INC => tempCount.OUTPUTSELECT
PC_INC => tempCount.OUTPUTSELECT
PC_INC => tempCount.OUTPUTSELECT
PC_INC => tempCount.OUTPUTSELECT
PC_INC => tempCount.OUTPUTSELECT
PC_INC => tempCount.OUTPUTSELECT
PC_INC => tempCount.OUTPUTSELECT
PC_INC => tempCount.OUTPUTSELECT
PC_INC => tempCount.OUTPUTSELECT
PC_INC => tempCount.OUTPUTSELECT
PC_INC => tempCount.OUTPUTSELECT
PC_INC => tempCount.OUTPUTSELECT
PC_INC => tempCount.OUTPUTSELECT
PC_INC => tempCount.OUTPUTSELECT
PC_INC => tempCount.OUTPUTSELECT
PC_L_LD => tempCount.OUTPUTSELECT
PC_L_LD => tempCount.OUTPUTSELECT
PC_L_LD => tempCount.OUTPUTSELECT
PC_L_LD => tempCount.OUTPUTSELECT
PC_L_LD => tempCount.OUTPUTSELECT
PC_L_LD => tempCount.OUTPUTSELECT
PC_L_LD => tempCount.OUTPUTSELECT
PC_L_LD => tempCount.OUTPUTSELECT
PC_L_LD => tempCount[15].ENA
PC_L_LD => tempCount[14].ENA
PC_L_LD => tempCount[13].ENA
PC_L_LD => tempCount[12].ENA
PC_L_LD => tempCount[11].ENA
PC_L_LD => tempCount[10].ENA
PC_L_LD => tempCount[9].ENA
PC_L_LD => tempCount[8].ENA
PC_H_LD => tempCount.OUTPUTSELECT
PC_H_LD => tempCount.OUTPUTSELECT
PC_H_LD => tempCount.OUTPUTSELECT
PC_H_LD => tempCount.OUTPUTSELECT
PC_H_LD => tempCount.OUTPUTSELECT
PC_H_LD => tempCount.OUTPUTSELECT
PC_H_LD => tempCount.OUTPUTSELECT
PC_H_LD => tempCount.OUTPUTSELECT
PC_H_LD => tempCount.OUTPUTSELECT
PC_H_LD => tempCount.OUTPUTSELECT
PC_H_LD => tempCount.OUTPUTSELECT
PC_H_LD => tempCount.OUTPUTSELECT
PC_H_LD => tempCount.OUTPUTSELECT
PC_H_LD => tempCount.OUTPUTSELECT
PC_H_LD => tempCount.OUTPUTSELECT
PC_H_LD => tempCount.OUTPUTSELECT
Input[0] => tempCount.DATAB
Input[0] => tempCount.DATAB
Input[1] => tempCount.DATAB
Input[1] => tempCount.DATAB
Input[2] => tempCount.DATAB
Input[2] => tempCount.DATAB
Input[3] => tempCount.DATAB
Input[3] => tempCount.DATAB
Input[4] => tempCount.DATAB
Input[4] => tempCount.DATAB
Input[5] => tempCount.DATAB
Input[5] => tempCount.DATAB
Input[6] => tempCount.DATAB
Input[6] => tempCount.DATAB
Input[7] => tempCount.DATAB
Input[7] => tempCount.DATAB
Resetn => tempCount[0].ACLR
Resetn => tempCount[1].ACLR
Resetn => tempCount[2].ACLR
Resetn => tempCount[3].ACLR
Resetn => tempCount[4].ACLR
Resetn => tempCount[5].ACLR
Resetn => tempCount[6].ACLR
Resetn => tempCount[7].ACLR
Resetn => tempCount[8].ACLR
Resetn => tempCount[9].ACLR
Resetn => tempCount[10].ACLR
Resetn => tempCount[11].ACLR
Resetn => tempCount[12].ACLR
Resetn => tempCount[13].ACLR
Resetn => tempCount[14].ACLR
Resetn => tempCount[15].ACLR
PC[0] <= tempCount[0].DB_MAX_OUTPUT_PORT_TYPE
PC[1] <= tempCount[1].DB_MAX_OUTPUT_PORT_TYPE
PC[2] <= tempCount[2].DB_MAX_OUTPUT_PORT_TYPE
PC[3] <= tempCount[3].DB_MAX_OUTPUT_PORT_TYPE
PC[4] <= tempCount[4].DB_MAX_OUTPUT_PORT_TYPE
PC[5] <= tempCount[5].DB_MAX_OUTPUT_PORT_TYPE
PC[6] <= tempCount[6].DB_MAX_OUTPUT_PORT_TYPE
PC[7] <= tempCount[7].DB_MAX_OUTPUT_PORT_TYPE
PC[8] <= tempCount[8].DB_MAX_OUTPUT_PORT_TYPE
PC[9] <= tempCount[9].DB_MAX_OUTPUT_PORT_TYPE
PC[10] <= tempCount[10].DB_MAX_OUTPUT_PORT_TYPE
PC[11] <= tempCount[11].DB_MAX_OUTPUT_PORT_TYPE
PC[12] <= tempCount[12].DB_MAX_OUTPUT_PORT_TYPE
PC[13] <= tempCount[13].DB_MAX_OUTPUT_PORT_TYPE
PC[14] <= tempCount[14].DB_MAX_OUTPUT_PORT_TYPE
PC[15] <= tempCount[15].DB_MAX_OUTPUT_PORT_TYPE


|topLevel|SP_H:StackPointerH
CLK => tempAddress[0].CLK
CLK => tempAddress[1].CLK
CLK => tempAddress[2].CLK
CLK => tempAddress[3].CLK
CLK => tempAddress[4].CLK
CLK => tempAddress[5].CLK
CLK => tempAddress[6].CLK
CLK => tempAddress[7].CLK
SPH_LD => tempAddress.OUTPUTSELECT
SPH_LD => tempAddress.OUTPUTSELECT
SPH_LD => tempAddress.OUTPUTSELECT
SPH_LD => tempAddress.OUTPUTSELECT
SPH_LD => tempAddress.OUTPUTSELECT
SPH_LD => tempAddress.OUTPUTSELECT
SPH_LD => tempAddress.OUTPUTSELECT
SPH_LD => tempAddress.OUTPUTSELECT
SPH_LD => tempAddress[0].ENA
SPH_LD => tempAddress[1].ENA
SPH_LD => tempAddress[2].ENA
SPH_LD => tempAddress[3].ENA
SPH_LD => tempAddress[4].ENA
SPH_LD => tempAddress[5].ENA
SPH_LD => tempAddress[6].ENA
SPH_LD => tempAddress[7].ENA
SPH_OUT_EN => SP_H[0].OE
SPH_OUT_EN => SP_H[1].OE
SPH_OUT_EN => SP_H[2].OE
SPH_OUT_EN => SP_H[3].OE
SPH_OUT_EN => SP_H[4].OE
SPH_OUT_EN => SP_H[5].OE
SPH_OUT_EN => SP_H[6].OE
SPH_OUT_EN => SP_H[7].OE
PCH_INPUT[0] => tempAddress.DATAB
PCH_INPUT[1] => tempAddress.DATAB
PCH_INPUT[2] => tempAddress.DATAB
PCH_INPUT[3] => tempAddress.DATAB
PCH_INPUT[4] => tempAddress.DATAB
PCH_INPUT[5] => tempAddress.DATAB
PCH_INPUT[6] => tempAddress.DATAB
PCH_INPUT[7] => tempAddress.DATAB
SP_H[0] <= SP_H[0].DB_MAX_OUTPUT_PORT_TYPE
SP_H[1] <= SP_H[1].DB_MAX_OUTPUT_PORT_TYPE
SP_H[2] <= SP_H[2].DB_MAX_OUTPUT_PORT_TYPE
SP_H[3] <= SP_H[3].DB_MAX_OUTPUT_PORT_TYPE
SP_H[4] <= SP_H[4].DB_MAX_OUTPUT_PORT_TYPE
SP_H[5] <= SP_H[5].DB_MAX_OUTPUT_PORT_TYPE
SP_H[6] <= SP_H[6].DB_MAX_OUTPUT_PORT_TYPE
SP_H[7] <= SP_H[7].DB_MAX_OUTPUT_PORT_TYPE


|topLevel|SP_L:StackPointerL
CLK => tempAddress[0].CLK
CLK => tempAddress[1].CLK
CLK => tempAddress[2].CLK
CLK => tempAddress[3].CLK
CLK => tempAddress[4].CLK
CLK => tempAddress[5].CLK
CLK => tempAddress[6].CLK
CLK => tempAddress[7].CLK
SPL_LD => tempAddress.OUTPUTSELECT
SPL_LD => tempAddress.OUTPUTSELECT
SPL_LD => tempAddress.OUTPUTSELECT
SPL_LD => tempAddress.OUTPUTSELECT
SPL_LD => tempAddress.OUTPUTSELECT
SPL_LD => tempAddress.OUTPUTSELECT
SPL_LD => tempAddress.OUTPUTSELECT
SPL_LD => tempAddress.OUTPUTSELECT
SPL_LD => tempAddress[0].ENA
SPL_LD => tempAddress[1].ENA
SPL_LD => tempAddress[2].ENA
SPL_LD => tempAddress[3].ENA
SPL_LD => tempAddress[4].ENA
SPL_LD => tempAddress[5].ENA
SPL_LD => tempAddress[6].ENA
SPL_LD => tempAddress[7].ENA
SPL_OUT_EN => SP_L[0].OE
SPL_OUT_EN => SP_L[1].OE
SPL_OUT_EN => SP_L[2].OE
SPL_OUT_EN => SP_L[3].OE
SPL_OUT_EN => SP_L[4].OE
SPL_OUT_EN => SP_L[5].OE
SPL_OUT_EN => SP_L[6].OE
SPL_OUT_EN => SP_L[7].OE
PCL_INPUT[0] => tempAddress.DATAB
PCL_INPUT[1] => tempAddress.DATAB
PCL_INPUT[2] => tempAddress.DATAB
PCL_INPUT[3] => tempAddress.DATAB
PCL_INPUT[4] => tempAddress.DATAB
PCL_INPUT[5] => tempAddress.DATAB
PCL_INPUT[6] => tempAddress.DATAB
PCL_INPUT[7] => tempAddress.DATAB
SP_L[0] <= SP_L[0].DB_MAX_OUTPUT_PORT_TYPE
SP_L[1] <= SP_L[1].DB_MAX_OUTPUT_PORT_TYPE
SP_L[2] <= SP_L[2].DB_MAX_OUTPUT_PORT_TYPE
SP_L[3] <= SP_L[3].DB_MAX_OUTPUT_PORT_TYPE
SP_L[4] <= SP_L[4].DB_MAX_OUTPUT_PORT_TYPE
SP_L[5] <= SP_L[5].DB_MAX_OUTPUT_PORT_TYPE
SP_L[6] <= SP_L[6].DB_MAX_OUTPUT_PORT_TYPE
SP_L[7] <= SP_L[7].DB_MAX_OUTPUT_PORT_TYPE


|topLevel|AR_H:AddressRegisterHigh
CLK => tempAddress[0].CLK
CLK => tempAddress[1].CLK
CLK => tempAddress[2].CLK
CLK => tempAddress[3].CLK
CLK => tempAddress[4].CLK
CLK => tempAddress[5].CLK
CLK => tempAddress[6].CLK
CLK => tempAddress[7].CLK
AR_H_LD => tempAddress.OUTPUTSELECT
AR_H_LD => tempAddress.OUTPUTSELECT
AR_H_LD => tempAddress.OUTPUTSELECT
AR_H_LD => tempAddress.OUTPUTSELECT
AR_H_LD => tempAddress.OUTPUTSELECT
AR_H_LD => tempAddress.OUTPUTSELECT
AR_H_LD => tempAddress.OUTPUTSELECT
AR_H_LD => tempAddress.OUTPUTSELECT
AR_H_LD => tempAddress[0].ENA
AR_H_LD => tempAddress[1].ENA
AR_H_LD => tempAddress[2].ENA
AR_H_LD => tempAddress[3].ENA
AR_H_LD => tempAddress[4].ENA
AR_H_LD => tempAddress[5].ENA
AR_H_LD => tempAddress[6].ENA
AR_H_LD => tempAddress[7].ENA
ARH_OUT_EN => AR_H_BUS[0].OE
ARH_OUT_EN => AR_H_BUS[1].OE
ARH_OUT_EN => AR_H_BUS[2].OE
ARH_OUT_EN => AR_H_BUS[3].OE
ARH_OUT_EN => AR_H_BUS[4].OE
ARH_OUT_EN => AR_H_BUS[5].OE
ARH_OUT_EN => AR_H_BUS[6].OE
ARH_OUT_EN => AR_H_BUS[7].OE
Input[0] => tempAddress.DATAB
Input[1] => tempAddress.DATAB
Input[2] => tempAddress.DATAB
Input[3] => tempAddress.DATAB
Input[4] => tempAddress.DATAB
Input[5] => tempAddress.DATAB
Input[6] => tempAddress.DATAB
Input[7] => tempAddress.DATAB
AR_H[0] <= tempAddress[0].DB_MAX_OUTPUT_PORT_TYPE
AR_H[1] <= tempAddress[1].DB_MAX_OUTPUT_PORT_TYPE
AR_H[2] <= tempAddress[2].DB_MAX_OUTPUT_PORT_TYPE
AR_H[3] <= tempAddress[3].DB_MAX_OUTPUT_PORT_TYPE
AR_H[4] <= tempAddress[4].DB_MAX_OUTPUT_PORT_TYPE
AR_H[5] <= tempAddress[5].DB_MAX_OUTPUT_PORT_TYPE
AR_H[6] <= tempAddress[6].DB_MAX_OUTPUT_PORT_TYPE
AR_H[7] <= tempAddress[7].DB_MAX_OUTPUT_PORT_TYPE
AR_H_BUS[0] <= AR_H_BUS[0].DB_MAX_OUTPUT_PORT_TYPE
AR_H_BUS[1] <= AR_H_BUS[1].DB_MAX_OUTPUT_PORT_TYPE
AR_H_BUS[2] <= AR_H_BUS[2].DB_MAX_OUTPUT_PORT_TYPE
AR_H_BUS[3] <= AR_H_BUS[3].DB_MAX_OUTPUT_PORT_TYPE
AR_H_BUS[4] <= AR_H_BUS[4].DB_MAX_OUTPUT_PORT_TYPE
AR_H_BUS[5] <= AR_H_BUS[5].DB_MAX_OUTPUT_PORT_TYPE
AR_H_BUS[6] <= AR_H_BUS[6].DB_MAX_OUTPUT_PORT_TYPE
AR_H_BUS[7] <= AR_H_BUS[7].DB_MAX_OUTPUT_PORT_TYPE


|topLevel|AR_L:AddressRegisterLow
CLK => tempAddress[0].CLK
CLK => tempAddress[1].CLK
CLK => tempAddress[2].CLK
CLK => tempAddress[3].CLK
CLK => tempAddress[4].CLK
CLK => tempAddress[5].CLK
CLK => tempAddress[6].CLK
CLK => tempAddress[7].CLK
AR_L_LD => tempAddress.OUTPUTSELECT
AR_L_LD => tempAddress.OUTPUTSELECT
AR_L_LD => tempAddress.OUTPUTSELECT
AR_L_LD => tempAddress.OUTPUTSELECT
AR_L_LD => tempAddress.OUTPUTSELECT
AR_L_LD => tempAddress.OUTPUTSELECT
AR_L_LD => tempAddress.OUTPUTSELECT
AR_L_LD => tempAddress.OUTPUTSELECT
AR_L_LD => tempAddress[0].ENA
AR_L_LD => tempAddress[1].ENA
AR_L_LD => tempAddress[2].ENA
AR_L_LD => tempAddress[3].ENA
AR_L_LD => tempAddress[4].ENA
AR_L_LD => tempAddress[5].ENA
AR_L_LD => tempAddress[6].ENA
AR_L_LD => tempAddress[7].ENA
ARL_OUT_EN => AR_L_BUS[0].OE
ARL_OUT_EN => AR_L_BUS[1].OE
ARL_OUT_EN => AR_L_BUS[2].OE
ARL_OUT_EN => AR_L_BUS[3].OE
ARL_OUT_EN => AR_L_BUS[4].OE
ARL_OUT_EN => AR_L_BUS[5].OE
ARL_OUT_EN => AR_L_BUS[6].OE
ARL_OUT_EN => AR_L_BUS[7].OE
Input[0] => tempAddress.DATAB
Input[1] => tempAddress.DATAB
Input[2] => tempAddress.DATAB
Input[3] => tempAddress.DATAB
Input[4] => tempAddress.DATAB
Input[5] => tempAddress.DATAB
Input[6] => tempAddress.DATAB
Input[7] => tempAddress.DATAB
AR_L[0] <= tempAddress[0].DB_MAX_OUTPUT_PORT_TYPE
AR_L[1] <= tempAddress[1].DB_MAX_OUTPUT_PORT_TYPE
AR_L[2] <= tempAddress[2].DB_MAX_OUTPUT_PORT_TYPE
AR_L[3] <= tempAddress[3].DB_MAX_OUTPUT_PORT_TYPE
AR_L[4] <= tempAddress[4].DB_MAX_OUTPUT_PORT_TYPE
AR_L[5] <= tempAddress[5].DB_MAX_OUTPUT_PORT_TYPE
AR_L[6] <= tempAddress[6].DB_MAX_OUTPUT_PORT_TYPE
AR_L[7] <= tempAddress[7].DB_MAX_OUTPUT_PORT_TYPE
AR_L_BUS[0] <= AR_L_BUS[0].DB_MAX_OUTPUT_PORT_TYPE
AR_L_BUS[1] <= AR_L_BUS[1].DB_MAX_OUTPUT_PORT_TYPE
AR_L_BUS[2] <= AR_L_BUS[2].DB_MAX_OUTPUT_PORT_TYPE
AR_L_BUS[3] <= AR_L_BUS[3].DB_MAX_OUTPUT_PORT_TYPE
AR_L_BUS[4] <= AR_L_BUS[4].DB_MAX_OUTPUT_PORT_TYPE
AR_L_BUS[5] <= AR_L_BUS[5].DB_MAX_OUTPUT_PORT_TYPE
AR_L_BUS[6] <= AR_L_BUS[6].DB_MAX_OUTPUT_PORT_TYPE
AR_L_BUS[7] <= AR_L_BUS[7].DB_MAX_OUTPUT_PORT_TYPE


|topLevel|Decode:EnableDecoder
ADDR[0] => LessThan0.IN32
ADDR[0] => IN1_EN.IN0
ADDR[0] => OUT1_EN.IN0
ADDR[0] => IN0_EN.IN0
ADDR[0] => OUT0_EN.IN0
ADDR[1] => LessThan0.IN31
ADDR[2] => LessThan0.IN30
ADDR[3] => LessThan0.IN29
ADDR[4] => LessThan0.IN28
ADDR[5] => LessThan0.IN27
ADDR[6] => LessThan0.IN26
ADDR[7] => LessThan0.IN25
ADDR[8] => LessThan0.IN24
ADDR[9] => LessThan0.IN23
ADDR[10] => LessThan0.IN22
ADDR[11] => LessThan0.IN21
ADDR[12] => LessThan0.IN20
ADDR[13] => LessThan0.IN19
ADDR[14] => LessThan0.IN18
ADDR[15] => LessThan0.IN17
WREN => OUT1_EN.IN1
WREN => OUT0_EN.IN1
RDEN => IN1_EN.IN1
RDEN => IN0_EN.IN1
MEM_EN <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
IN0_EN <= IN0_EN.DB_MAX_OUTPUT_PORT_TYPE
IN1_EN <= IN1_EN.DB_MAX_OUTPUT_PORT_TYPE
OUT0_EN <= OUT0_EN.DB_MAX_OUTPUT_PORT_TYPE
OUT1_EN <= OUT1_EN.DB_MAX_OUTPUT_PORT_TYPE


|topLevel|addressMUX:SelectAddress
PC[0] => ADDR[0].DATAB
PC[1] => ADDR[1].DATAB
PC[2] => ADDR[2].DATAB
PC[3] => ADDR[3].DATAB
PC[4] => ADDR[4].DATAB
PC[5] => ADDR[5].DATAB
PC[6] => ADDR[6].DATAB
PC[7] => ADDR[7].DATAB
PC[8] => ADDR[8].DATAB
PC[9] => ADDR[9].DATAB
PC[10] => ADDR[10].DATAB
PC[11] => ADDR[11].DATAB
PC[12] => ADDR[12].DATAB
PC[13] => ADDR[13].DATAB
PC[14] => ADDR[14].DATAB
PC[15] => ADDR[15].DATAB
AR[0] => ADDR[0].DATAB
AR[1] => ADDR[1].DATAB
AR[2] => ADDR[2].DATAB
AR[3] => ADDR[3].DATAB
AR[4] => ADDR[4].DATAB
AR[5] => ADDR[5].DATAB
AR[6] => ADDR[6].DATAB
AR[7] => ADDR[7].DATAB
AR[8] => ADDR[8].DATAB
AR[9] => ADDR[9].DATAB
AR[10] => ADDR[10].DATAB
AR[11] => ADDR[11].DATAB
AR[12] => ADDR[12].DATAB
AR[13] => ADDR[13].DATAB
AR[14] => ADDR[14].DATAB
AR[15] => ADDR[15].DATAB
X[0] => ADDR[0].DATAA
X[1] => ADDR[1].DATAA
X[2] => ADDR[2].DATAA
X[3] => ADDR[3].DATAA
X[4] => ADDR[4].DATAA
X[5] => ADDR[5].DATAA
X[6] => ADDR[6].DATAA
X[7] => ADDR[7].DATAA
X[8] => ADDR[8].DATAA
X[9] => ADDR[9].DATAA
X[10] => ADDR[10].DATAA
X[11] => ADDR[11].DATAA
X[12] => ADDR[12].DATAA
X[13] => ADDR[13].DATAA
X[14] => ADDR[14].DATAA
X[15] => ADDR[15].DATAA
SEL[0] => Equal0.IN0
SEL[0] => Equal1.IN1
SEL[0] => Equal2.IN1
SEL[1] => Equal0.IN1
SEL[1] => Equal1.IN0
SEL[1] => Equal2.IN0
ADDR[0] <= ADDR[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
ADDR[1] <= ADDR[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
ADDR[2] <= ADDR[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
ADDR[3] <= ADDR[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
ADDR[4] <= ADDR[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
ADDR[5] <= ADDR[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
ADDR[6] <= ADDR[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
ADDR[7] <= ADDR[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
ADDR[8] <= ADDR[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
ADDR[9] <= ADDR[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
ADDR[10] <= ADDR[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
ADDR[11] <= ADDR[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
ADDR[12] <= ADDR[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
ADDR[13] <= ADDR[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
ADDR[14] <= ADDR[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
ADDR[15] <= ADDR[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|topLevel|topRAM:RAM
WREN => ram:RAM.wren
RDEN => ram:RAM.rden
CLK => ram:RAM.clock
MEMOUT_EN => tristatebuffer:triState.EN
ADDR[0] => ram:RAM.address[0]
ADDR[1] => ram:RAM.address[1]
ADDR[2] => ram:RAM.address[2]
ADDR[3] => ram:RAM.address[3]
ADDR[4] => ram:RAM.address[4]
ADDR[5] => ram:RAM.address[5]
ADDR[6] => ram:RAM.address[6]
ADDR[7] => ram:RAM.address[7]
dataIn[0] => ram:RAM.data[0]
dataIn[1] => ram:RAM.data[1]
dataIn[2] => ram:RAM.data[2]
dataIn[3] => ram:RAM.data[3]
dataIn[4] => ram:RAM.data[4]
dataIn[5] => ram:RAM.data[5]
dataIn[6] => ram:RAM.data[6]
dataIn[7] => ram:RAM.data[7]
dataOut[0] <= tristatebuffer:triState.Output[0]
dataOut[1] <= tristatebuffer:triState.Output[1]
dataOut[2] <= tristatebuffer:triState.Output[2]
dataOut[3] <= tristatebuffer:triState.Output[3]
dataOut[4] <= tristatebuffer:triState.Output[4]
dataOut[5] <= tristatebuffer:triState.Output[5]
dataOut[6] <= tristatebuffer:triState.Output[6]
dataOut[7] <= tristatebuffer:triState.Output[7]


|topLevel|topRAM:RAM|RAM:RAM
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
address[13] => altsyncram:altsyncram_component.address_a[13]
address[14] => altsyncram:altsyncram_component.address_a[14]
address[15] => altsyncram:altsyncram_component.address_a[15]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
rden => altsyncram:altsyncram_component.rden_a
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|topLevel|topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component
wren_a => altsyncram_6lv3:auto_generated.wren_a
rden_a => altsyncram_6lv3:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_6lv3:auto_generated.data_a[0]
data_a[1] => altsyncram_6lv3:auto_generated.data_a[1]
data_a[2] => altsyncram_6lv3:auto_generated.data_a[2]
data_a[3] => altsyncram_6lv3:auto_generated.data_a[3]
data_a[4] => altsyncram_6lv3:auto_generated.data_a[4]
data_a[5] => altsyncram_6lv3:auto_generated.data_a[5]
data_a[6] => altsyncram_6lv3:auto_generated.data_a[6]
data_a[7] => altsyncram_6lv3:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_6lv3:auto_generated.address_a[0]
address_a[1] => altsyncram_6lv3:auto_generated.address_a[1]
address_a[2] => altsyncram_6lv3:auto_generated.address_a[2]
address_a[3] => altsyncram_6lv3:auto_generated.address_a[3]
address_a[4] => altsyncram_6lv3:auto_generated.address_a[4]
address_a[5] => altsyncram_6lv3:auto_generated.address_a[5]
address_a[6] => altsyncram_6lv3:auto_generated.address_a[6]
address_a[7] => altsyncram_6lv3:auto_generated.address_a[7]
address_a[8] => altsyncram_6lv3:auto_generated.address_a[8]
address_a[9] => altsyncram_6lv3:auto_generated.address_a[9]
address_a[10] => altsyncram_6lv3:auto_generated.address_a[10]
address_a[11] => altsyncram_6lv3:auto_generated.address_a[11]
address_a[12] => altsyncram_6lv3:auto_generated.address_a[12]
address_a[13] => altsyncram_6lv3:auto_generated.address_a[13]
address_a[14] => altsyncram_6lv3:auto_generated.address_a[14]
address_a[15] => altsyncram_6lv3:auto_generated.address_a[15]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6lv3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_6lv3:auto_generated.q_a[0]
q_a[1] <= altsyncram_6lv3:auto_generated.q_a[1]
q_a[2] <= altsyncram_6lv3:auto_generated.q_a[2]
q_a[3] <= altsyncram_6lv3:auto_generated.q_a[3]
q_a[4] <= altsyncram_6lv3:auto_generated.q_a[4]
q_a[5] <= altsyncram_6lv3:auto_generated.q_a[5]
q_a[6] <= altsyncram_6lv3:auto_generated.q_a[6]
q_a[7] <= altsyncram_6lv3:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|topLevel|topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_ira:decode3.data[0]
address_a[13] => decode_ira:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_ira:decode3.data[1]
address_a[14] => decode_ira:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_ira:decode3.data[2]
address_a[15] => decode_ira:rden_decode.data[2]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => rden_a_store.CLK
clock0 => wren_a_store.CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a32.PORTADATAIN
data_a[0] => ram_block1a40.PORTADATAIN
data_a[0] => ram_block1a48.PORTADATAIN
data_a[0] => ram_block1a56.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[1] => ram_block1a33.PORTADATAIN
data_a[1] => ram_block1a41.PORTADATAIN
data_a[1] => ram_block1a49.PORTADATAIN
data_a[1] => ram_block1a57.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[2] => ram_block1a34.PORTADATAIN
data_a[2] => ram_block1a42.PORTADATAIN
data_a[2] => ram_block1a50.PORTADATAIN
data_a[2] => ram_block1a58.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[3] => ram_block1a35.PORTADATAIN
data_a[3] => ram_block1a43.PORTADATAIN
data_a[3] => ram_block1a51.PORTADATAIN
data_a[3] => ram_block1a59.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[4] => ram_block1a36.PORTADATAIN
data_a[4] => ram_block1a44.PORTADATAIN
data_a[4] => ram_block1a52.PORTADATAIN
data_a[4] => ram_block1a60.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[5] => ram_block1a37.PORTADATAIN
data_a[5] => ram_block1a45.PORTADATAIN
data_a[5] => ram_block1a53.PORTADATAIN
data_a[5] => ram_block1a61.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[6] => ram_block1a38.PORTADATAIN
data_a[6] => ram_block1a46.PORTADATAIN
data_a[6] => ram_block1a54.PORTADATAIN
data_a[6] => ram_block1a62.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
data_a[7] => ram_block1a39.PORTADATAIN
data_a[7] => ram_block1a47.PORTADATAIN
data_a[7] => ram_block1a55.PORTADATAIN
data_a[7] => ram_block1a63.PORTADATAIN
q_a[0] <= mux_2mb:mux2.result[0]
q_a[1] <= mux_2mb:mux2.result[1]
q_a[2] <= mux_2mb:mux2.result[2]
q_a[3] <= mux_2mb:mux2.result[3]
q_a[4] <= mux_2mb:mux2.result[4]
q_a[5] <= mux_2mb:mux2.result[5]
q_a[6] <= mux_2mb:mux2.result[6]
q_a[7] <= mux_2mb:mux2.result[7]
rden_a => _.IN1
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_a => ram_block1a16.PORTARE
rden_a => ram_block1a17.PORTARE
rden_a => ram_block1a18.PORTARE
rden_a => ram_block1a19.PORTARE
rden_a => ram_block1a20.PORTARE
rden_a => ram_block1a21.PORTARE
rden_a => ram_block1a22.PORTARE
rden_a => ram_block1a23.PORTARE
rden_a => ram_block1a24.PORTARE
rden_a => ram_block1a25.PORTARE
rden_a => ram_block1a26.PORTARE
rden_a => ram_block1a27.PORTARE
rden_a => ram_block1a28.PORTARE
rden_a => ram_block1a29.PORTARE
rden_a => ram_block1a30.PORTARE
rden_a => ram_block1a31.PORTARE
rden_a => ram_block1a32.PORTARE
rden_a => ram_block1a33.PORTARE
rden_a => ram_block1a34.PORTARE
rden_a => ram_block1a35.PORTARE
rden_a => ram_block1a36.PORTARE
rden_a => ram_block1a37.PORTARE
rden_a => ram_block1a38.PORTARE
rden_a => ram_block1a39.PORTARE
rden_a => ram_block1a40.PORTARE
rden_a => ram_block1a41.PORTARE
rden_a => ram_block1a42.PORTARE
rden_a => ram_block1a43.PORTARE
rden_a => ram_block1a44.PORTARE
rden_a => ram_block1a45.PORTARE
rden_a => ram_block1a46.PORTARE
rden_a => ram_block1a47.PORTARE
rden_a => ram_block1a48.PORTARE
rden_a => ram_block1a49.PORTARE
rden_a => ram_block1a50.PORTARE
rden_a => ram_block1a51.PORTARE
rden_a => ram_block1a52.PORTARE
rden_a => ram_block1a53.PORTARE
rden_a => ram_block1a54.PORTARE
rden_a => ram_block1a55.PORTARE
rden_a => ram_block1a56.PORTARE
rden_a => ram_block1a57.PORTARE
rden_a => ram_block1a58.PORTARE
rden_a => ram_block1a59.PORTARE
rden_a => ram_block1a60.PORTARE
rden_a => ram_block1a61.PORTARE
rden_a => ram_block1a62.PORTARE
rden_a => ram_block1a63.PORTARE
rden_a => address_reg_a[2].ENA
rden_a => address_reg_a[1].ENA
rden_a => address_reg_a[0].ENA
rden_a => rden_a_store.DATAIN
wren_a => decode_ira:decode3.enable
wren_a => _.IN1
wren_a => wren_a_store.DATAIN


|topLevel|topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|decode_ira:decode3
data[0] => w_anode434w[1].IN0
data[0] => w_anode451w[1].IN1
data[0] => w_anode461w[1].IN0
data[0] => w_anode471w[1].IN1
data[0] => w_anode481w[1].IN0
data[0] => w_anode491w[1].IN1
data[0] => w_anode501w[1].IN0
data[0] => w_anode511w[1].IN1
data[1] => w_anode434w[2].IN0
data[1] => w_anode451w[2].IN0
data[1] => w_anode461w[2].IN1
data[1] => w_anode471w[2].IN1
data[1] => w_anode481w[2].IN0
data[1] => w_anode491w[2].IN0
data[1] => w_anode501w[2].IN1
data[1] => w_anode511w[2].IN1
data[2] => w_anode434w[3].IN0
data[2] => w_anode451w[3].IN0
data[2] => w_anode461w[3].IN0
data[2] => w_anode471w[3].IN0
data[2] => w_anode481w[3].IN1
data[2] => w_anode491w[3].IN1
data[2] => w_anode501w[3].IN1
data[2] => w_anode511w[3].IN1
enable => w_anode434w[1].IN0
enable => w_anode451w[1].IN0
enable => w_anode461w[1].IN0
enable => w_anode471w[1].IN0
enable => w_anode481w[1].IN0
enable => w_anode491w[1].IN0
enable => w_anode501w[1].IN0
enable => w_anode511w[1].IN0
eq[0] <= w_anode434w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode451w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode461w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode471w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode481w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode491w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode501w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode511w[3].DB_MAX_OUTPUT_PORT_TYPE


|topLevel|topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|decode_ira:rden_decode
data[0] => w_anode434w[1].IN0
data[0] => w_anode451w[1].IN1
data[0] => w_anode461w[1].IN0
data[0] => w_anode471w[1].IN1
data[0] => w_anode481w[1].IN0
data[0] => w_anode491w[1].IN1
data[0] => w_anode501w[1].IN0
data[0] => w_anode511w[1].IN1
data[1] => w_anode434w[2].IN0
data[1] => w_anode451w[2].IN0
data[1] => w_anode461w[2].IN1
data[1] => w_anode471w[2].IN1
data[1] => w_anode481w[2].IN0
data[1] => w_anode491w[2].IN0
data[1] => w_anode501w[2].IN1
data[1] => w_anode511w[2].IN1
data[2] => w_anode434w[3].IN0
data[2] => w_anode451w[3].IN0
data[2] => w_anode461w[3].IN0
data[2] => w_anode471w[3].IN0
data[2] => w_anode481w[3].IN1
data[2] => w_anode491w[3].IN1
data[2] => w_anode501w[3].IN1
data[2] => w_anode511w[3].IN1
enable => w_anode434w[1].IN0
enable => w_anode451w[1].IN0
enable => w_anode461w[1].IN0
enable => w_anode471w[1].IN0
enable => w_anode481w[1].IN0
enable => w_anode491w[1].IN0
enable => w_anode501w[1].IN0
enable => w_anode511w[1].IN0
eq[0] <= w_anode434w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode451w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode461w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode471w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode481w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode491w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode501w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode511w[3].DB_MAX_OUTPUT_PORT_TYPE


|topLevel|topRAM:RAM|RAM:RAM|altsyncram:altsyncram_component|altsyncram_6lv3:auto_generated|mux_2mb:mux2
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[48] => _.IN1
data[48] => _.IN1
data[49] => _.IN1
data[49] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[51] => _.IN1
data[51] => _.IN1
data[52] => _.IN1
data[52] => _.IN1
data[53] => _.IN1
data[53] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => result_node[7].IN0
sel[2] => _.IN0
sel[2] => result_node[6].IN0
sel[2] => _.IN0
sel[2] => result_node[5].IN0
sel[2] => _.IN0
sel[2] => result_node[4].IN0
sel[2] => _.IN0
sel[2] => result_node[3].IN0
sel[2] => _.IN0
sel[2] => result_node[2].IN0
sel[2] => _.IN0
sel[2] => result_node[1].IN0
sel[2] => _.IN0
sel[2] => result_node[0].IN0
sel[2] => _.IN0


|topLevel|topRAM:RAM|triStateBuffer:triState
EN => Output[0].OE
EN => Output[1].OE
EN => Output[2].OE
EN => Output[3].OE
EN => Output[4].OE
EN => Output[5].OE
EN => Output[6].OE
EN => Output[7].OE
Input[0] => Output[0].DATAIN
Input[1] => Output[1].DATAIN
Input[2] => Output[2].DATAIN
Input[3] => Output[3].DATAIN
Input[4] => Output[4].DATAIN
Input[5] => Output[5].DATAIN
Input[6] => Output[6].DATAIN
Input[7] => Output[7].DATAIN
Output[0] <= Output[0].DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Output[1].DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Output[2].DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Output[3].DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= Output[4].DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= Output[5].DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= Output[6].DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= Output[7].DB_MAX_OUTPUT_PORT_TYPE


|topLevel|slowCLK:slowCLK
clk_in => count[0].CLK
clk_in => count[1].CLK
clk_in => onoff.CLK
clk_out <= onoff.DB_MAX_OUTPUT_PORT_TYPE
resetn => count[0].ACLR
resetn => count[1].ACLR
resetn => onoff.ACLR


