{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1620922050867 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1620922050867 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 13 18:07:30 2021 " "Processing started: Thu May 13 18:07:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1620922050867 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1620922050867 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off practica5 -c practica5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off practica5 -c practica5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1620922050874 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1620922051220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "puente.vhd 2 1 " "Found 2 design units, including 1 entities, in source file puente.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 puente-structural " "Found design unit 1: puente-structural" {  } { { "puente.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/puente.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620922051525 ""} { "Info" "ISGN_ENTITY_NAME" "1 puente " "Found entity 1: puente" {  } { { "puente.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/puente.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620922051525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620922051525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_puente.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_puente.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control_puente-behavioral " "Found design unit 1: Control_puente-behavioral" {  } { { "Control_puente.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/Control_puente.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620922051525 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control_puente " "Found entity 1: Control_puente" {  } { { "Control_puente.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/Control_puente.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620922051525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620922051525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 practica6-structural " "Found design unit 1: practica6-structural" {  } { { "practica6.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/practica6.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620922051525 ""} { "Info" "ISGN_ENTITY_NAME" "1 practica6 " "Found entity 1: practica6" {  } { { "practica6.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/practica6.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620922051525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620922051525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file riscv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RISCV-structural " "Found design unit 1: RISCV-structural" {  } { { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/RISCV.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620922051541 ""} { "Info" "ISGN_ENTITY_NAME" "1 RISCV " "Found entity 1: RISCV" {  } { { "RISCV.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/RISCV.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620922051541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620922051541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadControl-behavioral " "Found design unit 1: UnidadControl-behavioral" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/UnidadControl.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620922051543 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadControl " "Found entity 1: UnidadControl" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/UnidadControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620922051543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620922051543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioral " "Found design unit 1: ALU-behavioral" {  } { { "ALU.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/ALU.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620922051545 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620922051545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620922051545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-Behavioural " "Found design unit 1: ROM-Behavioural" {  } { { "ROM.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/ROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620922051547 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/ROM.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620922051547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620922051547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_path-structural " "Found design unit 1: Data_path-structural" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/Data_path.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620922051549 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_path " "Found entity 1: Data_path" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/Data_path.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620922051549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620922051549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistros.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistros.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BancoRegistros-behavioral " "Found design unit 1: BancoRegistros-behavioral" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/BancoRegistros.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620922051550 ""} { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistros " "Found entity 1: BancoRegistros" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/BancoRegistros.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620922051550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620922051550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inmgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inmgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InmGen-behavioral " "Found design unit 1: InmGen-behavioral" {  } { { "InmGen.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/InmGen.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620922051552 ""} { "Info" "ISGN_ENTITY_NAME" "1 InmGen " "Found entity 1: InmGen" {  } { { "InmGen.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/InmGen.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620922051552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620922051552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ram-arch_ram " "Found design unit 1: Ram-arch_ram" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/Ram.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620922051554 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ram " "Found entity 1: Ram" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/Ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620922051554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620922051554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_core-behavioral " "Found design unit 1: ram_core-behavioral" {  } { { "ram_core.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/ram_core.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620922051556 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_core " "Found entity 1: ram_core" {  } { { "ram_core.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/ram_core.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620922051556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620922051556 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "practica6 " "Elaborating entity \"practica6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1620922051605 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "paddr practica6.vhd(25) " "Verilog HDL or VHDL warning at practica6.vhd(25): object \"paddr\" assigned a value but never read" {  } { { "practica6.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/practica6.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1620922051605 "|practica6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "psel1 practica6.vhd(28) " "Verilog HDL or VHDL warning at practica6.vhd(28): object \"psel1\" assigned a value but never read" {  } { { "practica6.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/practica6.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1620922051605 "|practica6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "psel2 practica6.vhd(28) " "Verilog HDL or VHDL warning at practica6.vhd(28): object \"psel2\" assigned a value but never read" {  } { { "practica6.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/practica6.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1620922051605 "|practica6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "psel3 practica6.vhd(28) " "Verilog HDL or VHDL warning at practica6.vhd(28): object \"psel3\" assigned a value but never read" {  } { { "practica6.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/practica6.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1620922051605 "|practica6"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DIN2 practica6.vhd(32) " "VHDL Signal Declaration warning at practica6.vhd(32): used implicit default value for signal \"DIN2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "practica6.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/practica6.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1620922051605 "|practica6"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DIN3 practica6.vhd(32) " "VHDL Signal Declaration warning at practica6.vhd(32): used implicit default value for signal \"DIN3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "practica6.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/practica6.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1620922051605 "|practica6"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE practica6.vhd(48) " "VHDL warning at practica6.vhd(48): comparison between unequal length operands always returns FALSE" {  } { { "practica6.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/practica6.vhd" 48 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1620922051605 "|practica6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RISCV RISCV:i_RISCV " "Elaborating entity \"RISCV\" for hierarchy \"RISCV:i_RISCV\"" {  } { { "practica6.vhd" "i_RISCV" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/practica6.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620922051631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadControl RISCV:i_RISCV\|UnidadControl:i_Control " "Elaborating entity \"UnidadControl\" for hierarchy \"RISCV:i_RISCV\|UnidadControl:i_Control\"" {  } { { "RISCV.vhd" "i_Control" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/RISCV.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620922051631 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dato_val UnidadControl.vhd(75) " "VHDL Process Statement warning at UnidadControl.vhd(75): signal \"dato_val\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/UnidadControl.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1620922051631 "|practica6|RISCV:i_RISCV|UnidadControl:i_Control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode UnidadControl.vhd(151) " "VHDL Process Statement warning at UnidadControl.vhd(151): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/UnidadControl.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1620922051631 "|practica6|RISCV:i_RISCV|UnidadControl:i_Control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_out UnidadControl.vhd(156) " "VHDL Process Statement warning at UnidadControl.vhd(156): signal \"ir_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/UnidadControl.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1620922051631 "|practica6|RISCV:i_RISCV|UnidadControl:i_Control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_out UnidadControl.vhd(157) " "VHDL Process Statement warning at UnidadControl.vhd(157): signal \"ir_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/UnidadControl.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1620922051631 "|practica6|RISCV:i_RISCV|UnidadControl:i_Control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_out UnidadControl.vhd(160) " "VHDL Process Statement warning at UnidadControl.vhd(160): signal \"ir_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/UnidadControl.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1620922051631 "|practica6|RISCV:i_RISCV|UnidadControl:i_Control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_out UnidadControl.vhd(163) " "VHDL Process Statement warning at UnidadControl.vhd(163): signal \"ir_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/UnidadControl.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1620922051631 "|practica6|RISCV:i_RISCV|UnidadControl:i_Control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_out UnidadControl.vhd(173) " "VHDL Process Statement warning at UnidadControl.vhd(173): signal \"ir_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/UnidadControl.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1620922051631 "|practica6|RISCV:i_RISCV|UnidadControl:i_Control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_out UnidadControl.vhd(187) " "VHDL Process Statement warning at UnidadControl.vhd(187): signal \"ir_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/UnidadControl.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1620922051631 "|practica6|RISCV:i_RISCV|UnidadControl:i_Control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_out UnidadControl.vhd(188) " "VHDL Process Statement warning at UnidadControl.vhd(188): signal \"ir_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/UnidadControl.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1620922051631 "|practica6|RISCV:i_RISCV|UnidadControl:i_Control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_out UnidadControl.vhd(191) " "VHDL Process Statement warning at UnidadControl.vhd(191): signal \"ir_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadControl.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/UnidadControl.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1620922051631 "|practica6|RISCV:i_RISCV|UnidadControl:i_Control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_path RISCV:i_RISCV\|Data_path:i_Path " "Elaborating entity \"Data_path\" for hierarchy \"RISCV:i_RISCV\|Data_path:i_Path\"" {  } { { "RISCV.vhd" "i_Path" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/RISCV.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620922051631 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n Data_path.vhd(62) " "VHDL Process Statement warning at Data_path.vhd(62): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/Data_path.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1620922051631 "|practica6|RISCV:i_RISCV|Data_path:i_Path"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n Data_path.vhd(82) " "VHDL Process Statement warning at Data_path.vhd(82): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/Data_path.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1620922051631 "|practica6|RISCV:i_RISCV|Data_path:i_Path"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n Data_path.vhd(149) " "VHDL Process Statement warning at Data_path.vhd(149): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Data_path.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/Data_path.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1620922051631 "|practica6|RISCV:i_RISCV|Data_path:i_Path"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM RISCV:i_RISCV\|Data_path:i_Path\|ROM:i_ROM " "Elaborating entity \"ROM\" for hierarchy \"RISCV:i_RISCV\|Data_path:i_Path\|ROM:i_ROM\"" {  } { { "Data_path.vhd" "i_ROM" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/Data_path.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620922051631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InmGen RISCV:i_RISCV\|Data_path:i_Path\|InmGen:i_genInm " "Elaborating entity \"InmGen\" for hierarchy \"RISCV:i_RISCV\|Data_path:i_Path\|InmGen:i_genInm\"" {  } { { "Data_path.vhd" "i_genInm" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/Data_path.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620922051643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoRegistros RISCV:i_RISCV\|Data_path:i_Path\|BancoRegistros:i_BancoReg " "Elaborating entity \"BancoRegistros\" for hierarchy \"RISCV:i_RISCV\|Data_path:i_Path\|BancoRegistros:i_BancoReg\"" {  } { { "Data_path.vhd" "i_BancoReg" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/Data_path.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620922051643 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg BancoRegistros.vhd(23) " "VHDL Process Statement warning at BancoRegistros.vhd(23): inferring latch(es) for signal or variable \"reg\", which holds its previous value in one or more paths through the process" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/BancoRegistros.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1620922051643 "|RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[0\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[0\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620922051643 "|RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[1\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[1\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620922051643 "|RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[2\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[2\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620922051643 "|RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[3\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[3\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620922051643 "|RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[4\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[4\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620922051643 "|RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[5\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[5\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620922051643 "|RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[6\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[6\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620922051643 "|RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[7\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[7\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620922051643 "|RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[8\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[8\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620922051643 "|RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[9\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[9\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620922051643 "|RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[10\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[10\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620922051643 "|RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[11\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[11\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620922051643 "|RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[12\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[12\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620922051643 "|RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[13\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[13\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620922051643 "|RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[14\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[14\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620922051643 "|RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[15\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[15\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620922051643 "|RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[16\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[16\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620922051643 "|RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[17\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[17\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620922051643 "|RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[18\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[18\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620922051643 "|RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[19\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[19\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620922051643 "|RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[20\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[20\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620922051643 "|RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[21\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[21\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620922051643 "|RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[22\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[22\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620922051643 "|RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[23\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[23\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620922051643 "|RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[24\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[24\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620922051643 "|RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[25\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[25\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620922051643 "|RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[26\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[26\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620922051643 "|RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[27\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[27\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620922051643 "|RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[28\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[28\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620922051643 "|RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[29\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[29\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620922051643 "|RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[30\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[30\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620922051643 "|RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg\[0\]\[31\] BancoRegistros.vhd(23) " "Inferred latch for \"reg\[0\]\[31\]\" at BancoRegistros.vhd(23)" {  } { { "BancoRegistros.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/BancoRegistros.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620922051643 "|RISCV|Data_path:i_Path|BancoRegistros:i_BancoReg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU RISCV:i_RISCV\|Data_path:i_Path\|ALU:i_ALU " "Elaborating entity \"ALU\" for hierarchy \"RISCV:i_RISCV\|Data_path:i_Path\|ALU:i_ALU\"" {  } { { "Data_path.vhd" "i_ALU" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/Data_path.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620922051643 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sum_res.vhd 2 1 " "Using design file sum_res.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sum_res-behavioral " "Found design unit 1: Sum_res-behavioral" {  } { { "sum_res.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/sum_res.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620922051659 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sum_res " "Found entity 1: Sum_res" {  } { { "sum_res.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/sum_res.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620922051659 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1620922051659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sum_res RISCV:i_RISCV\|Data_path:i_Path\|ALU:i_ALU\|Sum_res:i1_sr " "Elaborating entity \"Sum_res\" for hierarchy \"RISCV:i_RISCV\|Data_path:i_Path\|ALU:i_ALU\|Sum_res:i1_sr\"" {  } { { "ALU.vhd" "i1_sr" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/ALU.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620922051659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ram Ram:i_RAM " "Elaborating entity \"Ram\" for hierarchy \"Ram:i_RAM\"" {  } { { "practica6.vhd" "i_RAM" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/practica6.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620922051675 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "we_b\[0\] Ram.vhd(29) " "Inferred latch for \"we_b\[0\]\" at Ram.vhd(29)" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/Ram.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620922051675 "|practica6|Ram:i_RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "we_b\[1\] Ram.vhd(29) " "Inferred latch for \"we_b\[1\]\" at Ram.vhd(29)" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/Ram.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620922051675 "|practica6|Ram:i_RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "we_b\[2\] Ram.vhd(29) " "Inferred latch for \"we_b\[2\]\" at Ram.vhd(29)" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/Ram.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620922051675 "|practica6|Ram:i_RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "we_b\[3\] Ram.vhd(29) " "Inferred latch for \"we_b\[3\]\" at Ram.vhd(29)" {  } { { "Ram.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/Ram.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620922051675 "|practica6|Ram:i_RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_core Ram:i_RAM\|ram_core:i_byte0 " "Elaborating entity \"ram_core\" for hierarchy \"Ram:i_RAM\|ram_core:i_byte0\"" {  } { { "Ram.vhd" "i_byte0" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/Ram.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620922051675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "puente puente:i_Puente " "Elaborating entity \"puente\" for hierarchy \"puente:i_Puente\"" {  } { { "practica6.vhd" "i_Puente" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/practica6.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620922051675 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "paddr_out puente.vhd(11) " "VHDL Signal Declaration warning at puente.vhd(11): used implicit default value for signal \"paddr_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "puente.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/puente.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1620922051675 "|practica6|puente:i_Puente"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "en_dec puente.vhd(25) " "Verilog HDL or VHDL warning at puente.vhd(25): object \"en_dec\" assigned a value but never read" {  } { { "puente.vhd" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/puente.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1620922051675 "|practica6|puente:i_Puente"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_puente puente:i_Puente\|Control_puente:i_control " "Elaborating entity \"Control_puente\" for hierarchy \"puente:i_Puente\|Control_puente:i_control\"" {  } { { "puente.vhd" "i_control" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/puente.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620922051698 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "RISCV:i_RISCV\|Data_path:i_Path\|ROM:i_ROM\|memory " "RAM logic \"RISCV:i_RISCV\|Data_path:i_Path\|ROM:i_ROM\|memory\" is uninferred due to inappropriate RAM size" {  } { { "ROM.vhd" "memory" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/ROM.vhd" 22 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1620922052045 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1620922052045 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "7 16 0 1 1 " "7 out of 16 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "9 15 " "Addresses ranging from 9 to 15 are not initialized" {  } { { "C:/altera/13.0sp1/SistemasDigitalesII/practica6/db/practica5.ram0_ROM_16bd8.hdl.mif" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/db/practica5.ram0_ROM_16bd8.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1620922052045 ""}  } { { "C:/altera/13.0sp1/SistemasDigitalesII/practica6/db/practica5.ram0_ROM_16bd8.hdl.mif" "" { Text "C:/altera/13.0sp1/SistemasDigitalesII/practica6/db/practica5.ram0_ROM_16bd8.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 -1 1620922052045 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "722 " "722 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1620922052884 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1620922053031 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620922053031 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "770 " "Implemented 770 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1620922053106 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1620922053106 ""} { "Info" "ICUT_CUT_TM_LCELLS" "752 " "Implemented 752 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1620922053106 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1620922053106 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4646 " "Peak virtual memory: 4646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1620922053131 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 13 18:07:33 2021 " "Processing ended: Thu May 13 18:07:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1620922053131 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1620922053131 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1620922053131 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1620922053131 ""}
