INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Carmelo/Documents/GitHub/RAT_pipeline/RAT_pipeline.srcs/sources_1/imports/Desktop/RAT_CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_CPU
