// Seed: 1666541059
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
  assign module_2.type_1 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3 = id_2 > 1'b0 + id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_2
  );
endmodule
module module_2 (
    output tri0 id_0,
    input wire id_1,
    input supply1 id_2
    , id_12,
    output wand id_3,
    output wire id_4,
    output supply0 id_5,
    input wor id_6,
    input supply1 id_7,
    input supply1 id_8,
    input uwire id_9,
    input tri1 id_10
);
  wire id_13;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_13,
      id_13
  );
endmodule
