[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/CheckerInst/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/CheckerInst/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<283> s<282> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<4> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<4> l<1:8> el<1:11>
n<> u<4> t<Module_ansi_header> p<216> c<2> s<22> l<1:1> el<1:12>
n<> u<5> t<IntVec_TypeLogic> p<6> l<2:3> el<2:8>
n<> u<6> t<Data_type> p<16> c<5> s<15> l<2:3> el<2:8>
n<a> u<7> t<StringConst> p<8> l<2:9> el<2:10>
n<> u<8> t<Variable_decl_assignment> p<15> c<7> s<10> l<2:9> el<2:10>
n<b> u<9> t<StringConst> p<10> l<2:12> el<2:13>
n<> u<10> t<Variable_decl_assignment> p<15> c<9> s<12> l<2:12> el<2:13>
n<c> u<11> t<StringConst> p<12> l<2:15> el<2:16>
n<> u<12> t<Variable_decl_assignment> p<15> c<11> s<14> l<2:15> el<2:16>
n<clk> u<13> t<StringConst> p<14> l<2:18> el<2:21>
n<> u<14> t<Variable_decl_assignment> p<15> c<13> l<2:18> el<2:21>
n<> u<15> t<List_of_variable_decl_assignments> p<16> c<8> l<2:9> el<2:21>
n<> u<16> t<Variable_declaration> p<17> c<6> l<2:3> el<2:22>
n<> u<17> t<Data_declaration> p<18> c<16> l<2:3> el<2:22>
n<> u<18> t<Package_or_generate_item_declaration> p<19> c<17> l<2:3> el<2:22>
n<> u<19> t<Module_or_generate_item_declaration> p<20> c<18> l<2:3> el<2:22>
n<> u<20> t<Module_common_item> p<21> c<19> l<2:3> el<2:22>
n<> u<21> t<Module_or_generate_item> p<22> c<20> l<2:3> el<2:22>
n<> u<22> t<Non_port_module_item> p<216> c<21> s<36> l<2:3> el<2:22>
n<top_clocking> u<23> t<StringConst> p<32> s<29> l<3:19> el<3:31>
n<clk> u<24> t<StringConst> p<25> l<3:34> el<3:37>
n<> u<25> t<Primary_literal> p<26> c<24> l<3:34> el<3:37>
n<> u<26> t<Primary> p<27> c<25> l<3:34> el<3:37>
n<> u<27> t<Expression> p<28> c<26> l<3:34> el<3:37>
n<> u<28> t<Event_expression> p<29> c<27> l<3:34> el<3:37>
n<> u<29> t<Clocking_event> p<32> c<28> s<31> l<3:32> el<3:38>
n<> u<30> t<Global> p<32> s<23> l<3:3> el<3:9>
n<> u<31> t<Endclocking> p<32> l<3:40> el<3:51>
n<> u<32> t<Clocking_declaration> p<33> c<30> l<3:3> el<3:51>
n<> u<33> t<Module_or_generate_item_declaration> p<34> c<32> l<3:3> el<3:51>
n<> u<34> t<Module_common_item> p<35> c<33> l<3:3> el<3:51>
n<> u<35> t<Module_or_generate_item> p<36> c<34> l<3:3> el<3:51>
n<> u<36> t<Non_port_module_item> p<216> c<35> s<81> l<3:3> el<3:51>
n<p1> u<37> t<StringConst> p<75> s<48> l<5:12> el<5:14>
n<> u<38> t<Data_type_or_implicit> p<39> l<5:15> el<5:15>
n<> u<39> t<SeqFormatType_Data> p<40> c<38> l<5:15> el<5:15>
n<> u<40> t<Property_formal_type> p<42> c<39> s<41> l<5:15> el<5:15>
n<req> u<41> t<StringConst> p<42> l<5:15> el<5:18>
n<> u<42> t<Property_port_item> p<48> c<40> s<47> l<5:15> el<5:18>
n<> u<43> t<Data_type_or_implicit> p<44> l<5:20> el<5:20>
n<> u<44> t<SeqFormatType_Data> p<45> c<43> l<5:20> el<5:20>
n<> u<45> t<Property_formal_type> p<47> c<44> s<46> l<5:20> el<5:20>
n<ack> u<46> t<StringConst> p<47> l<5:20> el<5:23>
n<> u<47> t<Property_port_item> p<48> c<45> l<5:20> el<5:23>
n<> u<48> t<Property_port_list> p<75> c<42> s<73> l<5:15> el<5:23>
n<> u<49> t<Dollar_keyword> p<53> s<50> l<6:7> el<6:8>
n<global_clock> u<50> t<StringConst> p<53> s<52> l<6:8> el<6:20>
n<> u<51> t<Bit_select> p<52> l<6:20> el<6:20>
n<> u<52> t<Select> p<53> c<51> l<6:20> el<6:20>
n<> u<53> t<Complex_func_call> p<54> c<49> l<6:7> el<6:20>
n<> u<54> t<Primary> p<55> c<53> l<6:7> el<6:20>
n<> u<55> t<Expression> p<56> c<54> l<6:7> el<6:20>
n<> u<56> t<Event_expression> p<57> c<55> l<6:7> el<6:20>
n<> u<57> t<Clocking_event> p<73> c<56> s<72> l<6:5> el<6:21>
n<req> u<58> t<StringConst> p<59> l<6:22> el<6:25>
n<> u<59> t<Primary_literal> p<60> c<58> l<6:22> el<6:25>
n<> u<60> t<Primary> p<61> c<59> l<6:22> el<6:25>
n<> u<61> t<Expression> p<62> c<60> l<6:22> el<6:25>
n<> u<62> t<Expression_or_dist> p<63> c<61> l<6:22> el<6:25>
n<> u<63> t<Sequence_expr> p<72> c<62> s<71> l<6:22> el<6:25>
n<ack> u<64> t<StringConst> p<65> l<6:30> el<6:33>
n<> u<65> t<Primary_literal> p<66> c<64> l<6:30> el<6:33>
n<> u<66> t<Primary> p<67> c<65> l<6:30> el<6:33>
n<> u<67> t<Expression> p<68> c<66> l<6:30> el<6:33>
n<> u<68> t<Expression_or_dist> p<69> c<67> l<6:30> el<6:33>
n<> u<69> t<Sequence_expr> p<70> c<68> l<6:30> el<6:33>
n<> u<70> t<Property_expr> p<72> c<69> l<6:30> el<6:33>
n<> u<71> t<NON_OVERLAP_IMPLY> p<72> s<70> l<6:26> el<6:29>
n<> u<72> t<Property_expr> p<73> c<63> l<6:22> el<6:33>
n<> u<73> t<Property_spec> p<75> c<57> s<74> l<6:5> el<6:33>
n<> u<74> t<Endproperty> p<75> l<7:3> el<7:14>
n<> u<75> t<Property_declaration> p<76> c<37> l<5:3> el<7:14>
n<> u<76> t<Assertion_item_declaration> p<77> c<75> l<5:3> el<7:14>
n<> u<77> t<Package_or_generate_item_declaration> p<78> c<76> l<5:3> el<7:14>
n<> u<78> t<Module_or_generate_item_declaration> p<79> c<77> l<5:3> el<7:14>
n<> u<79> t<Module_common_item> p<80> c<78> l<5:3> el<7:14>
n<> u<80> t<Module_or_generate_item> p<81> c<79> l<5:3> el<7:14>
n<> u<81> t<Non_port_module_item> p<216> c<80> s<140> l<5:3> el<7:14>
n<p2> u<82> t<StringConst> p<134> s<98> l<9:12> el<9:14>
n<> u<83> t<Data_type_or_implicit> p<84> l<9:15> el<9:15>
n<> u<84> t<SeqFormatType_Data> p<85> c<83> l<9:15> el<9:15>
n<> u<85> t<Property_formal_type> p<87> c<84> s<86> l<9:15> el<9:15>
n<req> u<86> t<StringConst> p<87> l<9:15> el<9:18>
n<> u<87> t<Property_port_item> p<98> c<85> s<92> l<9:15> el<9:18>
n<> u<88> t<Data_type_or_implicit> p<89> l<9:20> el<9:20>
n<> u<89> t<SeqFormatType_Data> p<90> c<88> l<9:20> el<9:20>
n<> u<90> t<Property_formal_type> p<92> c<89> s<91> l<9:20> el<9:20>
n<ack> u<91> t<StringConst> p<92> l<9:20> el<9:23>
n<> u<92> t<Property_port_item> p<98> c<90> s<97> l<9:20> el<9:23>
n<> u<93> t<Data_type_or_implicit> p<94> l<9:25> el<9:25>
n<> u<94> t<SeqFormatType_Data> p<95> c<93> l<9:25> el<9:25>
n<> u<95> t<Property_formal_type> p<97> c<94> s<96> l<9:25> el<9:25>
n<interrupt> u<96> t<StringConst> p<97> l<9:25> el<9:34>
n<> u<97> t<Property_port_item> p<98> c<95> l<9:25> el<9:34>
n<> u<98> t<Property_port_list> p<134> c<87> s<132> l<9:15> el<9:34>
n<> u<99> t<Dollar_keyword> p<103> s<100> l<10:7> el<10:8>
n<global_clock> u<100> t<StringConst> p<103> s<102> l<10:8> el<10:20>
n<> u<101> t<Bit_select> p<102> l<10:20> el<10:20>
n<> u<102> t<Select> p<103> c<101> l<10:20> el<10:20>
n<> u<103> t<Complex_func_call> p<104> c<99> l<10:7> el<10:20>
n<> u<104> t<Primary> p<105> c<103> l<10:7> el<10:20>
n<> u<105> t<Expression> p<106> c<104> l<10:7> el<10:20>
n<> u<106> t<Event_expression> p<107> c<105> l<10:7> el<10:20>
n<> u<107> t<Clocking_event> p<132> c<106> s<131> l<10:5> el<10:21>
n<interrupt> u<108> t<StringConst> p<109> l<10:32> el<10:41>
n<> u<109> t<Primary_literal> p<110> c<108> l<10:32> el<10:41>
n<> u<110> t<Primary> p<111> c<109> l<10:32> el<10:41>
n<> u<111> t<Expression> p<112> c<110> l<10:32> el<10:41>
n<> u<112> t<Expression_or_dist> p<131> c<111> s<129> l<10:32> el<10:41>
n<p1> u<113> t<StringConst> p<124> s<123> l<10:43> el<10:45>
n<req> u<114> t<StringConst> p<115> l<10:46> el<10:49>
n<> u<115> t<Primary_literal> p<116> c<114> l<10:46> el<10:49>
n<> u<116> t<Primary> p<117> c<115> l<10:46> el<10:49>
n<> u<117> t<Expression> p<123> c<116> s<122> l<10:46> el<10:49>
n<ack> u<118> t<StringConst> p<119> l<10:51> el<10:54>
n<> u<119> t<Primary_literal> p<120> c<118> l<10:51> el<10:54>
n<> u<120> t<Primary> p<121> c<119> l<10:51> el<10:54>
n<> u<121> t<Expression> p<122> c<120> l<10:51> el<10:54>
n<> u<122> t<Argument> p<123> c<121> l<10:51> el<10:54>
n<> u<123> t<List_of_arguments> p<124> c<117> l<10:46> el<10:54>
n<> u<124> t<Complex_func_call> p<125> c<113> l<10:43> el<10:55>
n<> u<125> t<Primary> p<126> c<124> l<10:43> el<10:55>
n<> u<126> t<Expression> p<127> c<125> l<10:43> el<10:55>
n<> u<127> t<Expression_or_dist> p<128> c<126> l<10:43> el<10:55>
n<> u<128> t<Sequence_expr> p<129> c<127> l<10:43> el<10:55>
n<> u<129> t<Property_expr> p<131> c<128> l<10:43> el<10:55>
n<> u<130> t<ACCEPT_ON> p<131> s<112> l<10:22> el<10:31>
n<> u<131> t<Property_expr> p<132> c<130> l<10:22> el<10:55>
n<> u<132> t<Property_spec> p<134> c<107> s<133> l<10:5> el<10:55>
n<> u<133> t<Endproperty> p<134> l<11:3> el<11:14>
n<> u<134> t<Property_declaration> p<135> c<82> l<9:3> el<11:14>
n<> u<135> t<Assertion_item_declaration> p<136> c<134> l<9:3> el<11:14>
n<> u<136> t<Package_or_generate_item_declaration> p<137> c<135> l<9:3> el<11:14>
n<> u<137> t<Module_or_generate_item_declaration> p<138> c<136> l<9:3> el<11:14>
n<> u<138> t<Module_common_item> p<139> c<137> l<9:3> el<11:14>
n<> u<139> t<Module_or_generate_item> p<140> c<138> l<9:3> el<11:14>
n<> u<140> t<Non_port_module_item> p<216> c<139> s<214> l<9:3> el<11:14>
n<my_checker> u<141> t<StringConst> p<142> l<13:3> el<13:13>
n<> u<142> t<Ps_identifier> p<209> c<141> s<144> l<13:3> el<13:13>
n<check> u<143> t<StringConst> p<144> l<13:14> el<13:19>
n<> u<144> t<Name_of_instance> p<209> c<143> s<208> l<13:14> el<13:19>
n<p2> u<145> t<StringConst> p<161> s<160> l<14:4> el<14:6>
n<a> u<146> t<StringConst> p<147> l<14:7> el<14:8>
n<> u<147> t<Primary_literal> p<148> c<146> l<14:7> el<14:8>
n<> u<148> t<Primary> p<149> c<147> l<14:7> el<14:8>
n<> u<149> t<Expression> p<160> c<148> s<154> l<14:7> el<14:8>
n<b> u<150> t<StringConst> p<151> l<14:10> el<14:11>
n<> u<151> t<Primary_literal> p<152> c<150> l<14:10> el<14:11>
n<> u<152> t<Primary> p<153> c<151> l<14:10> el<14:11>
n<> u<153> t<Expression> p<154> c<152> l<14:10> el<14:11>
n<> u<154> t<Argument> p<160> c<153> s<159> l<14:10> el<14:11>
n<c> u<155> t<StringConst> p<156> l<14:13> el<14:14>
n<> u<156> t<Primary_literal> p<157> c<155> l<14:13> el<14:14>
n<> u<157> t<Primary> p<158> c<156> l<14:13> el<14:14>
n<> u<158> t<Expression> p<159> c<157> l<14:13> el<14:14>
n<> u<159> t<Argument> p<160> c<158> l<14:13> el<14:14>
n<> u<160> t<List_of_arguments> p<161> c<149> l<14:7> el<14:14>
n<> u<161> t<Complex_func_call> p<162> c<145> l<14:4> el<14:15>
n<> u<162> t<Primary> p<163> c<161> l<14:4> el<14:15>
n<> u<163> t<Expression> p<164> c<162> l<14:4> el<14:15>
n<> u<164> t<Expression_or_dist> p<165> c<163> l<14:4> el<14:15>
n<> u<165> t<Sequence_expr> p<166> c<164> l<14:4> el<14:15>
n<> u<166> t<Property_expr> p<167> c<165> l<14:4> el<14:15>
n<> u<167> t<Property_actual_arg> p<168> c<166> l<14:4> el<14:15>
n<> u<168> t<Ordered_checker_port_connection> p<208> c<167> s<207> l<14:4> el<14:15>
n<> u<169> t<Dollar_keyword> p<173> s<170> l<15:6> el<15:7>
n<global_clock> u<170> t<StringConst> p<173> s<172> l<15:7> el<15:19>
n<> u<171> t<Bit_select> p<172> l<15:19> el<15:19>
n<> u<172> t<Select> p<173> c<171> l<15:19> el<15:19>
n<> u<173> t<Complex_func_call> p<174> c<169> l<15:6> el<15:19>
n<> u<174> t<Primary> p<175> c<173> l<15:6> el<15:19>
n<> u<175> t<Expression> p<176> c<174> l<15:6> el<15:19>
n<> u<176> t<Event_expression> p<177> c<175> l<15:6> el<15:19>
n<> u<177> t<Clocking_event> p<204> c<176> s<203> l<15:4> el<15:20>
n<a> u<178> t<StringConst> p<179> l<15:21> el<15:22>
n<> u<179> t<Primary_literal> p<180> c<178> l<15:21> el<15:22>
n<> u<180> t<Primary> p<181> c<179> l<15:21> el<15:22>
n<> u<181> t<Expression> p<182> c<180> l<15:21> el<15:22>
n<> u<182> t<Expression_or_dist> p<194> c<181> s<193> l<15:21> el<15:22>
n<1> u<183> t<IntConst> p<184> l<15:24> el<15:25>
n<> u<184> t<Primary_literal> p<185> c<183> l<15:24> el<15:25>
n<> u<185> t<Constant_primary> p<186> c<184> l<15:24> el<15:25>
n<> u<186> t<Constant_expression> p<190> c<185> s<189> l<15:24> el<15:25>
n<> u<187> t<Dollar_keyword> p<188> l<15:26> el<15:27>
n<> u<188> t<Constant_primary> p<189> c<187> l<15:26> el<15:27>
n<> u<189> t<Constant_expression> p<190> c<188> l<15:26> el<15:27>
n<> u<190> t<Cycle_delay_const_range_expression> p<191> c<186> l<15:24> el<15:27>
n<> u<191> t<Const_or_range_expression> p<192> c<190> l<15:24> el<15:27>
n<> u<192> t<Consecutive_repetition> p<193> c<191> l<15:22> el<15:28>
n<> u<193> t<Boolean_abbrev> p<194> c<192> l<15:22> el<15:28>
n<> u<194> t<Sequence_expr> p<203> c<182> s<196> l<15:21> el<15:28>
n<##1> u<195> t<Pound_pound_delay> p<196> l<15:29> el<15:32>
n<> u<196> t<Cycle_delay_range> p<203> c<195> s<202> l<15:29> el<15:32>
n<b> u<197> t<StringConst> p<198> l<15:33> el<15:34>
n<> u<198> t<Primary_literal> p<199> c<197> l<15:33> el<15:34>
n<> u<199> t<Primary> p<200> c<198> l<15:33> el<15:34>
n<> u<200> t<Expression> p<201> c<199> l<15:33> el<15:34>
n<> u<201> t<Expression_or_dist> p<202> c<200> l<15:33> el<15:34>
n<> u<202> t<Sequence_expr> p<203> c<201> l<15:33> el<15:34>
n<> u<203> t<Sequence_expr> p<204> c<194> l<15:21> el<15:34>
n<> u<204> t<Sequence_expr> p<205> c<177> l<15:4> el<15:34>
n<> u<205> t<Property_expr> p<206> c<204> l<15:4> el<15:34>
n<> u<206> t<Property_actual_arg> p<207> c<205> l<15:4> el<15:34>
n<> u<207> t<Ordered_checker_port_connection> p<208> c<206> l<15:4> el<15:34>
n<> u<208> t<List_of_checker_port_connections> p<209> c<168> l<14:4> el<15:34>
n<> u<209> t<Checker_instantiation> p<210> c<142> l<13:3> el<15:36>
n<> u<210> t<Concurrent_assertion_item> p<211> c<209> l<13:3> el<15:36>
n<> u<211> t<Assertion_item> p<212> c<210> l<13:3> el<15:36>
n<> u<212> t<Module_common_item> p<213> c<211> l<13:3> el<15:36>
n<> u<213> t<Module_or_generate_item> p<214> c<212> l<13:3> el<15:36>
n<> u<214> t<Non_port_module_item> p<216> c<213> s<215> l<13:3> el<15:36>
n<> u<215> t<Endmodule> p<216> l<16:1> el<16:10>
n<> u<216> t<Module_declaration> p<217> c<4> l<1:1> el<16:10>
n<> u<217> t<Description> p<282> c<216> s<281> l<1:1> el<16:10>
n<my_checker> u<218> t<StringConst> p<278> s<226> l<18:9> el<18:19>
n<> u<219> t<Property_formal_type> p<221> s<220> l<18:20> el<18:28>
n<p> u<220> t<StringConst> p<221> l<18:29> el<18:30>
n<> u<221> t<Checker_port_item> p<226> c<219> s<225> l<18:20> el<18:30>
n<> u<222> t<SeqFormatType_Sequence> p<223> l<18:32> el<18:40>
n<> u<223> t<Property_formal_type> p<225> c<222> s<224> l<18:32> el<18:40>
n<s> u<224> t<StringConst> p<225> l<18:41> el<18:42>
n<> u<225> t<Checker_port_item> p<226> c<223> l<18:32> el<18:42>
n<> u<226> t<Checker_port_list> p<278> c<221> s<235> l<18:20> el<18:42>
n<> u<227> t<IntVec_TypeLogic> p<228> l<19:3> el<19:8>
n<> u<228> t<Data_type> p<232> c<227> s<231> l<19:3> el<19:8>
n<checker_clk> u<229> t<StringConst> p<230> l<19:9> el<19:20>
n<> u<230> t<Variable_decl_assignment> p<231> c<229> l<19:9> el<19:20>
n<> u<231> t<List_of_variable_decl_assignments> p<232> c<230> l<19:9> el<19:20>
n<> u<232> t<Variable_declaration> p<233> c<228> l<19:3> el<19:21>
n<> u<233> t<Data_declaration> p<234> c<232> l<19:3> el<19:21>
n<> u<234> t<Checker_or_generate_item_declaration> p<235> c<233> l<19:3> el<19:21>
n<> u<235> t<Checker_or_generate_item> p<278> c<234> s<247> l<19:3> el<19:21>
n<checker_clocking> u<236> t<StringConst> p<245> s<242> l<20:19> el<20:35>
n<checker_clk> u<237> t<StringConst> p<238> l<20:38> el<20:49>
n<> u<238> t<Primary_literal> p<239> c<237> l<20:38> el<20:49>
n<> u<239> t<Primary> p<240> c<238> l<20:38> el<20:49>
n<> u<240> t<Expression> p<241> c<239> l<20:38> el<20:49>
n<> u<241> t<Event_expression> p<242> c<240> l<20:38> el<20:49>
n<> u<242> t<Clocking_event> p<245> c<241> s<244> l<20:36> el<20:50>
n<> u<243> t<Global> p<245> s<236> l<20:3> el<20:9>
n<> u<244> t<Endclocking> p<245> l<20:52> el<20:63>
n<> u<245> t<Clocking_declaration> p<246> c<243> l<20:3> el<20:63>
n<> u<246> t<Checker_or_generate_item_declaration> p<247> c<245> l<20:3> el<20:63>
n<> u<247> t<Checker_or_generate_item> p<278> c<246> s<262> l<20:3> el<20:63>
n<p> u<248> t<StringConst> p<249> l<21:20> el<21:21>
n<> u<249> t<Primary_literal> p<250> c<248> l<21:20> el<21:21>
n<> u<250> t<Primary> p<251> c<249> l<21:20> el<21:21>
n<> u<251> t<Expression> p<252> c<250> l<21:20> el<21:21>
n<> u<252> t<Expression_or_dist> p<253> c<251> l<21:20> el<21:21>
n<> u<253> t<Sequence_expr> p<254> c<252> l<21:20> el<21:21>
n<> u<254> t<Property_expr> p<255> c<253> l<21:20> el<21:21>
n<> u<255> t<Property_spec> p<258> c<254> s<257> l<21:20> el<21:21>
n<> u<256> t<Statement_or_null> p<257> l<21:22> el<21:23>
n<> u<257> t<Action_block> p<258> c<256> l<21:22> el<21:23>
n<> u<258> t<Assert_property_statement> p<259> c<255> l<21:3> el<21:23>
n<> u<259> t<Concurrent_assertion_statement> p<260> c<258> l<21:3> el<21:23>
n<> u<260> t<Concurrent_assertion_item> p<261> c<259> l<21:3> el<21:23>
n<> u<261> t<Assertion_item> p<262> c<260> l<21:3> el<21:23>
n<> u<262> t<Checker_or_generate_item> p<278> c<261> s<276> l<21:3> el<21:23>
n<s> u<263> t<StringConst> p<264> l<22:19> el<22:20>
n<> u<264> t<Primary_literal> p<265> c<263> l<22:19> el<22:20>
n<> u<265> t<Primary> p<266> c<264> l<22:19> el<22:20>
n<> u<266> t<Expression> p<267> c<265> l<22:19> el<22:20>
n<> u<267> t<Expression_or_dist> p<268> c<266> l<22:19> el<22:20>
n<> u<268> t<Sequence_expr> p<269> c<267> l<22:19> el<22:20>
n<> u<269> t<Property_expr> p<270> c<268> l<22:19> el<22:20>
n<> u<270> t<Property_spec> p<272> c<269> s<271> l<22:19> el<22:20>
n<> u<271> t<Statement_or_null> p<272> l<22:21> el<22:22>
n<> u<272> t<Cover_property_statement> p<273> c<270> l<22:3> el<22:22>
n<> u<273> t<Concurrent_assertion_statement> p<274> c<272> l<22:3> el<22:22>
n<> u<274> t<Concurrent_assertion_item> p<275> c<273> l<22:3> el<22:22>
n<> u<275> t<Assertion_item> p<276> c<274> l<22:3> el<22:22>
n<> u<276> t<Checker_or_generate_item> p<278> c<275> s<277> l<22:3> el<22:22>
n<> u<277> t<Endchecker> p<278> l<23:1> el<23:11>
n<> u<278> t<Checker_declaration> p<279> c<218> l<18:1> el<23:11>
n<> u<279> t<Package_or_generate_item_declaration> p<280> c<278> l<18:1> el<23:11>
n<> u<280> t<Package_item> p<281> c<279> l<18:1> el<23:11>
n<> u<281> t<Description> p<282> c<280> l<18:1> el<23:11>
n<> u<282> t<Source_text> p<283> c<217> l<1:1> el<23:11>
n<> u<283> t<Top_level_rule> c<1> l<1:1> el<25:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/CheckerInst/dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/CheckerInst/dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/CheckerInst/dut.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
checker_inst                                           1
clocking_block                                         2
design                                                 1
event_control                                          2
logic_net                                              4
logic_typespec                                         5
logic_var                                              4
module_inst                                            2
ref_obj                                                2
ref_typespec                                           8
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
checker_inst                                           2
clocking_block                                         3
design                                                 1
event_control                                          3
logic_net                                              4
logic_typespec                                         5
logic_var                                              4
module_inst                                            2
ref_obj                                                3
ref_typespec                                           8
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/CheckerInst/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/CheckerInst/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/CheckerInst/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/CheckerInst/dut.sv, line:1:1, endln:16:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.a), line:2:9, endln:2:10
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/CheckerInst/dut.sv, line:1:1, endln:16:10
    |vpiTypespec:
    \_ref_typespec: (work@top.a)
      |vpiParent:
      \_logic_net: (work@top.a), line:2:9, endln:2:10
      |vpiFullName:work@top.a
      |vpiActual:
      \_logic_typespec: , line:2:3, endln:2:8
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.b), line:2:12, endln:2:13
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/CheckerInst/dut.sv, line:1:1, endln:16:10
    |vpiTypespec:
    \_ref_typespec: (work@top.b)
      |vpiParent:
      \_logic_net: (work@top.b), line:2:12, endln:2:13
      |vpiFullName:work@top.b
      |vpiActual:
      \_logic_typespec: , line:2:3, endln:2:8
    |vpiName:b
    |vpiFullName:work@top.b
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.c), line:2:15, endln:2:16
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/CheckerInst/dut.sv, line:1:1, endln:16:10
    |vpiTypespec:
    \_ref_typespec: (work@top.c)
      |vpiParent:
      \_logic_net: (work@top.c), line:2:15, endln:2:16
      |vpiFullName:work@top.c
      |vpiActual:
      \_logic_typespec: , line:2:3, endln:2:8
    |vpiName:c
    |vpiFullName:work@top.c
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.clk), line:2:18, endln:2:21
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/CheckerInst/dut.sv, line:1:1, endln:16:10
    |vpiTypespec:
    \_ref_typespec: (work@top.clk)
      |vpiParent:
      \_logic_net: (work@top.clk), line:2:18, endln:2:21
      |vpiFullName:work@top.clk
      |vpiActual:
      \_logic_typespec: , line:2:3, endln:2:8
    |vpiName:clk
    |vpiFullName:work@top.clk
    |vpiNetType:36
  |vpiAssertion:
  \_checker_inst: my_checker (work@top.check), line:13:3, endln:15:36
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/CheckerInst/dut.sv, line:1:1, endln:16:10
    |vpiName:check
    |vpiFullName:work@top.check
    |vpiDefName:my_checker
  |vpiGlobalClocking:
  \_clocking_block: (work@top.top_clocking), line:3:3, endln:3:51
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/CheckerInst/dut.sv, line:1:1, endln:16:10
    |vpiName:top_clocking
    |vpiFullName:work@top.top_clocking
    |vpiClockingEvent:
    \_event_control: , line:3:32, endln:3:38
      |vpiParent:
      \_clocking_block: (work@top.top_clocking), line:3:3, endln:3:51
      |vpiCondition:
      \_ref_obj: (work@top.top_clocking.clk), line:3:34, endln:3:37
        |vpiParent:
        \_event_control: , line:3:32, endln:3:38
        |vpiName:clk
        |vpiFullName:work@top.top_clocking.clk
        |vpiActual:
        \_logic_net: (work@top.clk), line:2:18, endln:2:21
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/CheckerInst/dut.sv, line:1:1, endln:16:10
  |vpiName:work@top
  |vpiVariables:
  \_logic_var: (work@top.a), line:2:9, endln:2:10
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/CheckerInst/dut.sv, line:1:1, endln:16:10
    |vpiTypespec:
    \_ref_typespec: (work@top.a)
      |vpiParent:
      \_logic_var: (work@top.a), line:2:9, endln:2:10
      |vpiFullName:work@top.a
      |vpiActual:
      \_logic_typespec: , line:2:3, endln:2:8
    |vpiName:a
    |vpiFullName:work@top.a
    |vpiVisibility:1
  |vpiVariables:
  \_logic_var: (work@top.b), line:2:12, endln:2:13
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/CheckerInst/dut.sv, line:1:1, endln:16:10
    |vpiTypespec:
    \_ref_typespec: (work@top.b)
      |vpiParent:
      \_logic_var: (work@top.b), line:2:12, endln:2:13
      |vpiFullName:work@top.b
      |vpiActual:
      \_logic_typespec: , line:2:3, endln:2:8
    |vpiName:b
    |vpiFullName:work@top.b
    |vpiVisibility:1
  |vpiVariables:
  \_logic_var: (work@top.c), line:2:15, endln:2:16
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/CheckerInst/dut.sv, line:1:1, endln:16:10
    |vpiTypespec:
    \_ref_typespec: (work@top.c)
      |vpiParent:
      \_logic_var: (work@top.c), line:2:15, endln:2:16
      |vpiFullName:work@top.c
      |vpiActual:
      \_logic_typespec: , line:2:3, endln:2:8
    |vpiName:c
    |vpiFullName:work@top.c
    |vpiVisibility:1
  |vpiVariables:
  \_logic_var: (work@top.clk), line:2:18, endln:2:21
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/CheckerInst/dut.sv, line:1:1, endln:16:10
    |vpiTypespec:
    \_ref_typespec: (work@top.clk)
      |vpiParent:
      \_logic_var: (work@top.clk), line:2:18, endln:2:21
      |vpiFullName:work@top.clk
      |vpiActual:
      \_logic_typespec: , line:2:3, endln:2:8
    |vpiName:clk
    |vpiFullName:work@top.clk
    |vpiVisibility:1
  |vpiDefName:work@top
  |vpiTop:1
  |vpiAssertion:
  \_checker_inst: my_checker (work@top.check), line:13:3, endln:15:36
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/CheckerInst/dut.sv, line:1:1, endln:16:10
    |vpiName:check
    |vpiFullName:work@top.check
    |vpiDefName:my_checker
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/CheckerInst/dut.sv, line:1:1, endln:16:10
  |vpiTopModule:1
  |vpiGlobalClocking:
  \_clocking_block: (work@top.top_clocking), line:3:3, endln:3:51
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/CheckerInst/dut.sv, line:1:1, endln:16:10
    |vpiName:top_clocking
    |vpiFullName:work@top.top_clocking
    |vpiClockingEvent:
    \_event_control: , line:3:32, endln:3:38
      |vpiParent:
      \_clocking_block: (work@top.top_clocking), line:3:3, endln:3:51
      |vpiCondition:
      \_ref_obj: (work@top.top_clocking.clk), line:3:34, endln:3:37
        |vpiParent:
        \_event_control: , line:3:32, endln:3:38
        |vpiName:clk
        |vpiFullName:work@top.top_clocking.clk
        |vpiActual:
        \_logic_var: (work@top.clk), line:2:18, endln:2:21
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/CheckerInst/dut.sv, line:1:1, endln:16:10
\_weaklyReferenced:
\_logic_typespec: , line:2:3, endln:2:8
  |vpiParent:
  \_logic_var: (work@top.clk), line:2:18, endln:2:21
\_logic_typespec: , line:2:3, endln:2:8
\_logic_typespec: , line:2:3, endln:2:8
\_logic_typespec: , line:2:3, endln:2:8
\_logic_typespec: , line:2:3, endln:2:8
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/CheckerInst/dut.sv | ${SURELOG_DIR}/build/regression/CheckerInst/roundtrip/dut_000.sv | 10 | 16 |