# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../HDL_Averaging_Filter.srcs/sources_1/imports/new/ram_input_mux.vhd" \
"../../../../HDL_Averaging_Filter.srcs/sim_1/imports/new/ram_input_mux_test.vhd" \

# Do not sort compile order
nosort
