<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1585</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:12px;font-family:Times;color:#0860a8;}
	.ft04{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:19px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1585-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1585.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:754px;white-space:nowrap" class="ft00">Vol. 3C&#160;35-305</p>
<p style="position:absolute;top:47px;left:633px;white-space:nowrap" class="ft01">MODEL-SPECIFIC REGISTERS (MSRS)</p>
<p style="position:absolute;top:189px;left:186px;white-space:nowrap" class="ft02">1</p>
<p style="position:absolute;top:189px;left:450px;white-space:nowrap" class="ft05">Data Error Checking&#160;Enable (R/W)<br/>1 = Enabled;&#160;0 = Disabled<br/>Note: Not all processor implements R/W.</p>
<p style="position:absolute;top:253px;left:186px;white-space:nowrap" class="ft02">2</p>
<p style="position:absolute;top:253px;left:450px;white-space:nowrap" class="ft05">Response&#160;Error&#160;Checking Enable&#160;(R/W)<br/>1 = Enabled;&#160;0 = Disabled<br/>Note: Not all processor implements R/W.</p>
<p style="position:absolute;top:317px;left:186px;white-space:nowrap" class="ft02">3</p>
<p style="position:absolute;top:317px;left:450px;white-space:nowrap" class="ft05">MCERR#&#160;Drive&#160;Enable (R/W)&#160;<br/>1 = Enabled;&#160;0 = Disabled<br/>Note: Not all processor implements R/W.</p>
<p style="position:absolute;top:382px;left:186px;white-space:nowrap" class="ft02">4</p>
<p style="position:absolute;top:382px;left:450px;white-space:nowrap" class="ft05">Address Parity&#160;Enable (R/W)<br/>1 = Enabled;&#160;0 = Disabled<br/>Note: Not all processor implements R/W.</p>
<p style="position:absolute;top:447px;left:186px;white-space:nowrap" class="ft02">6:&#160;5</p>
<p style="position:absolute;top:447px;left:450px;white-space:nowrap" class="ft02">Reserved</p>
<p style="position:absolute;top:471px;left:186px;white-space:nowrap" class="ft02">7</p>
<p style="position:absolute;top:471px;left:450px;white-space:nowrap" class="ft05">BINIT#&#160;Driver&#160;Enable&#160;(R/W)<br/>1 = Enabled;&#160;0 = Disabled<br/>Note: Not all processor implements R/W.</p>
<p style="position:absolute;top:535px;left:186px;white-space:nowrap" class="ft02">8</p>
<p style="position:absolute;top:535px;left:450px;white-space:nowrap" class="ft06">Output&#160;Tri-state Enabled&#160;(R/O)<br/>1 = Enabled;&#160;0 = Disabled&#160;</p>
<p style="position:absolute;top:580px;left:186px;white-space:nowrap" class="ft02">9</p>
<p style="position:absolute;top:580px;left:450px;white-space:nowrap" class="ft06">Execute BIST&#160;(R/O)<br/>1 = Enabled;&#160;0 = Disabled&#160;</p>
<p style="position:absolute;top:625px;left:186px;white-space:nowrap" class="ft02">10</p>
<p style="position:absolute;top:625px;left:450px;white-space:nowrap" class="ft06">MCERR#&#160;Observation Enabled (R/O)<br/>1 = Enabled;&#160;0 = Disabled</p>
<p style="position:absolute;top:670px;left:186px;white-space:nowrap" class="ft02">11</p>
<p style="position:absolute;top:670px;left:450px;white-space:nowrap" class="ft02">Reserved</p>
<p style="position:absolute;top:694px;left:186px;white-space:nowrap" class="ft02">12</p>
<p style="position:absolute;top:694px;left:450px;white-space:nowrap" class="ft04">BINIT#&#160;Observation Enabled&#160;(R/O)<br/>1 = Enabled;&#160;0 = Disabled&#160;</p>
<p style="position:absolute;top:739px;left:186px;white-space:nowrap" class="ft02">13</p>
<p style="position:absolute;top:739px;left:450px;white-space:nowrap" class="ft02">Reserved</p>
<p style="position:absolute;top:763px;left:186px;white-space:nowrap" class="ft02">14</p>
<p style="position:absolute;top:763px;left:450px;white-space:nowrap" class="ft04">1 MByte&#160;Power on&#160;Reset Vector&#160;(R/O)<br/>1 = 1&#160;MByte; 0 = 4 GBytes</p>
<p style="position:absolute;top:808px;left:186px;white-space:nowrap" class="ft02">15</p>
<p style="position:absolute;top:808px;left:450px;white-space:nowrap" class="ft02">Reserved</p>
<p style="position:absolute;top:832px;left:186px;white-space:nowrap" class="ft02">17:16</p>
<p style="position:absolute;top:832px;left:450px;white-space:nowrap" class="ft02">APIC Cluster&#160;ID (R/O)</p>
<p style="position:absolute;top:856px;left:186px;white-space:nowrap" class="ft02">18</p>
<p style="position:absolute;top:856px;left:450px;white-space:nowrap" class="ft05">System&#160;Bus Frequency (R/O)<br/>0 = 100 MHz<br/>1 = Reserved</p>
<p style="position:absolute;top:921px;left:186px;white-space:nowrap" class="ft02">19</p>
<p style="position:absolute;top:921px;left:450px;white-space:nowrap" class="ft02">Reserved.</p>
<p style="position:absolute;top:944px;left:186px;white-space:nowrap" class="ft02">21: 20</p>
<p style="position:absolute;top:944px;left:450px;white-space:nowrap" class="ft02">Symmetric&#160;Arbitration&#160;ID (R/O)</p>
<p style="position:absolute;top:969px;left:186px;white-space:nowrap" class="ft02">26:22</p>
<p style="position:absolute;top:969px;left:450px;white-space:nowrap" class="ft02">Clock Frequency Ratio (R/O)</p>
<p style="position:absolute;top:993px;left:84px;white-space:nowrap" class="ft02">3AH</p>
<p style="position:absolute;top:993px;left:145px;white-space:nowrap" class="ft02">58</p>
<p style="position:absolute;top:993px;left:187px;white-space:nowrap" class="ft02">IA32_FEATURE_CONTROL</p>
<p style="position:absolute;top:993px;left:359px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:993px;left:450px;white-space:nowrap" class="ft04">Control Features in IA-32 Processor (R/W)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2.</a></p>
<p style="position:absolute;top:100px;left:90px;white-space:nowrap" class="ft03">Table 35-44.&#160; MSRs in Intel®&#160;Core™ Solo, Intel®&#160;Core™ Duo&#160;Processors, and&#160;Dual-Core Intel®&#160;Xeon® Processor&#160;LV&#160;</p>
<p style="position:absolute;top:124px;left:99px;white-space:nowrap" class="ft02">Register&#160;</p>
<p style="position:absolute;top:141px;left:100px;white-space:nowrap" class="ft02">Address</p>
<p style="position:absolute;top:141px;left:222px;white-space:nowrap" class="ft02">Register Name</p>
<p style="position:absolute;top:124px;left:375px;white-space:nowrap" class="ft02">Shared/</p>
<p style="position:absolute;top:141px;left:377px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:141px;left:596px;white-space:nowrap" class="ft02">Bit Description</p>
<p style="position:absolute;top:164px;left:83px;white-space:nowrap" class="ft02">&#160;Hex</p>
<p style="position:absolute;top:164px;left:141px;white-space:nowrap" class="ft02">Dec</p>
</div>
</body>
</html>
