Release 10.1.03 - libgen Xilinx EDK 10.1.03
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp30ff896-7 system.mss 

Output Directory (-od)		: /home/alonso/Linux-on-FPGA/Hardware/BaseSystem/
Part (-p)			: virtex2p

Software Specification file	: system.mss

Overriding IP level properties ...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc405_0
  (0b0000010000-0b0000010011) ppc405_0	
  (0b0000100000-0b0000100011) ppc405_0	
  (0x81000000-0x8100ffff) Ethernet_MAC	plb0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb0
  (0xfffe8000-0xfffeffff) fpu_0	plb0
  (0xffff0000-0xffffffff) xps_bram_if_cntlr_1	plb0

Check platform address map ...
INFO:MDT - IPNAME:ppc405_0 INSTANCE:ppc405 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v3_00_a/data/ppc40
   5_v2_1_0.mpd line 62 - tool is overriding PARAMETER C_DPLB0_P2P value to 0
INFO:MDT - IPNAME:ppc405_0 INSTANCE:ppc405 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v3_00_a/data/ppc40
   5_v2_1_0.mpd line 64 - tool is overriding PARAMETER C_IPLB0_P2P value to 0

Computing clock values...

Overriding system level properties ...
INFO:MDT - IPNAME:jtagppc_cntlr_0 INSTANCE:jtagppc_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_01_c/dat
   a/jtagppc_cntlr_v2_1_0.mpd line 36 - tcl is overriding PARAMETER
   C_NUM_PPC_USED value to 1
INFO:MDT - IPNAME:plb0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:MDT - IPNAME:plb0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 4
INFO:MDT - IPNAME:plb0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 46 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x10000
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT - IPNAME:plb_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to
   8
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_00_a/data
   /xps_uartlite_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 64
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_00_a/data
   /xps_uartlite_v2_1_0.mpd line 45 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:Ethernet_MAC INSTANCE:xps_ethernetlite -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v2_00_b/
   data/xps_ethernetlite_v2_1_0.mpd line 43 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 64
INFO:MDT - IPNAME:Ethernet_MAC INSTANCE:xps_ethernetlite -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_ethernetlite_v2_00_b/
   data/xps_ethernetlite_v2_1_0.mpd line 46 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:fpu_0 INSTANCE:fpu -
   /home/alonso/Linux-on-FPGA/Hardware/BaseSystem/pcores/fpu_v1_00_a/data/fpu_v2
   _1_0.mpd line 26 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64
INFO:MDT - IPNAME:fpu_0 INSTANCE:fpu -
   /home/alonso/Linux-on-FPGA/Hardware/BaseSystem/pcores/fpu_v1_00_a/data/fpu_v2
   _1_0.mpd line 27 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 2
INFO:MDT - IPNAME:fpu_0 INSTANCE:fpu -
   /home/alonso/Linux-on-FPGA/Hardware/BaseSystem/pcores/fpu_v1_00_a/data/fpu_v2
   _1_0.mpd line 28 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 1
INFO:MDT - IPNAME:fpu_0 INSTANCE:fpu -
   /home/alonso/Linux-on-FPGA/Hardware/BaseSystem/pcores/fpu_v1_00_a/data/fpu_v2
   _1_0.mpd line 32 - tool is overriding PARAMETER C_SPLB_SMALLEST_MASTER value
   to 64

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
INFO:MDT - IPNAME:xps_ethernetlite INSTANCE:Ethernet_MAC -
   /home/alonso/Linux-on-FPGA/Hardware/BaseSystem/system.mhs line 103 - This
   design requires design constraints to guarantee performance.
   Please refer to the xps_ethernetlite_v2_00_a data sheet for details.  
   The PLB clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation.
IPNAME:plb_v46 INSTANCE:plb0 -
/home/alonso/Linux-on-FPGA/Hardware/BaseSystem/system.mhs line 63 - 2 master(s)
: 4 slave(s)

Check port drivers...
WARNING:MDT - PORT:Peripheral_Reset CONNECTOR:sys_periph_reset -
   /home/alonso/Linux-on-FPGA/Hardware/BaseSystem/system.mhs line 147 - floating
   connection!

Performing Clock DRCs...

WARNING:MDT - /home/alonso/Linux-on-FPGA/Hardware/BaseSystem/system.mss line 18
   - PARAMETER CORE_CLOCK_FREQ_HZ is deprecated !. .
   To avoid seeing this Warning again, please remove PARAMETER
   CORE_CLOCK_FREQ_HZ.
INFO:MDT - List of peripherals addressable from processor instance ppc405_0 : 
  - xps_bram_if_cntlr_1
  - RS232_Uart_1
  - Ethernet_MAC
  - fpu_0

Building Directory Structure for ppc405_0

Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for driver uartlite_v1_13_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/uartlite_v1_13_a/src/ to
/home/alonso/Linux-on-FPGA/Hardware/BaseSystem/ppc405_0/libsrc/uartlite_v1_13_a/
...

Copying files for driver emaclite_v1_13_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/emaclite_v1_13_a/src/ to
/home/alonso/Linux-on-FPGA/Hardware/BaseSystem/ppc405_0/libsrc/emaclite_v1_13_a/
...

Copying files for driver fpu_v1_00_a from
/home/alonso/Linux-on-FPGA/Hardware/BaseSystem/drivers/fpu_v1_00_a/src/ to
/home/alonso/Linux-on-FPGA/Hardware/BaseSystem/ppc405_0/libsrc/fpu_v1_00_a/ ...

Copying files for driver cpu_ppc405_v1_10_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/cpu_ppc405_v1_10_b/src/ to
/home/alonso/Linux-on-FPGA/Hardware/BaseSystem/ppc405_0/libsrc/cpu_ppc405_v1_10_
b/ ...

Running DRCs for OSes, Drivers and Libraries ... 
#--------------------------------------
# device-tree BSP DRC...!
#--------------------------------------

Running generate for OS'es, Drivers and Libraries ... 
#--------------------------------------
# device-tree BSP generate...
#--------------------------------------
--- device tree generator version: v1.3 ---
generating xilinx.dts
Clock Port Summary:
ppc405_0.CPMC405CLOCK connected to sys_clk_s:
    CLK_FREQ_HZ = 100000000
ppc405_0.IPLB0_PLB_Clk connected to sys_clk_s:
    CLK_FREQ_HZ = 100000000
ppc405_0.DPLB0_PLB_Clk connected to sys_clk_s:
    CLK_FREQ_HZ = 100000000
plb0.PLB_Clk connected to sys_clk_s:
    CLK_FREQ_HZ = 100000000
xps_bram_if_cntlr_1.SPLB_Clk connected to sys_clk_s:
    CLK_FREQ_HZ = 100000000
plb_bram_if_cntlr_1_bram.BRAM_Clk_A connected to
xps_bram_if_cntlr_1_port_BRAM_Clk:
    CLK_FREQ_HZ = 100000000
RS232_Uart_1.SPLB_Clk connected to sys_clk_s:
    CLK_FREQ_HZ = 100000000
Ethernet_MAC.SPLB_Clk connected to sys_clk_s:
    CLK_FREQ_HZ = 100000000
clock_generator_0.CLKIN connected to dcm_clk_s:
    CLK_FREQ_HZ = 100000000
clock_generator_0.CLKOUT0 connected to sys_clk_s:
    CLK_FREQ_HZ = 100000000
    CLK_INPORT = CLKIN
    CLK_FACTOR = 1.0 * C_CLKOUT0_FREQ / C_CLKIN_FREQ
proc_sys_reset_0.Slowest_sync_clk connected to sys_clk_s:
    CLK_FREQ_HZ = 100000000
fpu_0.SPLB_Clk connected to sys_clk_s:
    CLK_FREQ_HZ = 100000000
ERROR:MDT - device-tree () - CPU has not connection to Interrupt controller
       while executing
   "error "CPU has not connection to Interrupt controller""
       (procedure "get_handle_to_intc" line 9)
       invoked from within
   "get_handle_to_intc $proc_handle "EICC405EXTINPUTIRQ""
       ("ppc405" arm line 2)
       invoked from within
   "switch $proctype {
   		"microblaze" {
   			set intc [get_handle_to_intc $proc_handle "Interrupt"]
   			set toplevel [gen_microblaze $toplevel $hwproc_handle..."
       (procedure "generate_device_tree" line 47)
       invoked from within
   "generate_device_tree "xilinx.dts" $bootargs $consoleip"
       (procedure "::sw_device-tree_v0_00_x::generate" line 13)
       invoked from within
   "::sw_device-tree_v0_00_x::generate 169628000" 
ERROR:MDT - Error while running "generate" for processor ppc405_0...
