v 20130925 2
T 50300 40400 9 10 1 0 0 0 1
1
T 51900 40400 9 10 1 0 0 0 1
1
N 46400 51900 56400 51900 4
{
T 46500 52000 5 10 1 1 0 0 1
netname=VDD
}
N 46400 42400 56400 42400 4
{
T 46600 42500 5 10 1 1 0 0 1
netname=GND
}
T 43100 40800 9 10 1 0 0 0 4
see [SUTHERLAND, 1999]
Sutherland, Ivan; Sproull, Bob; Harris, David:
"Logical Effort. Designing Fast CMOS Circuits."
Figure 4.7a, Page 77.
B 42900 40700 6500 1000 19 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
C 49700 40300 1 0 0 cvstitleblock-1.sym
{
T 50300 40700 5 10 1 1 0 0 1
date=2021.01.07
T 54200 40700 5 10 1 1 0 0 1
rev=$Revision$
T 54200 40400 5 10 1 1 0 0 1
auth=<stdcelllib@nospam.chipforge.org>
T 50300 41000 5 10 1 1 0 0 1
fname=MAJI23.sch
T 53100 41400 5 14 1 1 0 4 1
title=MAJI23 - inverting 2-of-3 Majority Gate
}
C 47400 52100 1 0 0 spice-model-1.sym
{
T 47500 52700 5 10 1 1 0 0 1
refdes=A1
T 48700 52400 5 10 1 1 0 0 1
model-name=nmos4
T 47900 52200 5 10 1 1 0 0 1
file=Technology/spice/ls1unmos.mod
}
C 50700 52100 1 0 0 spice-model-1.sym
{
T 50800 52700 5 10 1 1 0 0 1
refdes=A2
T 52000 52400 5 10 1 1 0 0 1
model-name=pmos4
T 51200 52200 5 10 1 1 0 0 1
file=Technology/spice/ls1upmos.mod
}
C 56800 46900 1 0 0 spice-subcircuit-IO-1.sym
{
T 57000 46900 5 10 1 1 180 0 1
refdes=P1
}
C 47800 47500 1 180 0 spice-subcircuit-IO-1.sym
{
T 47600 47500 5 10 1 1 0 0 1
refdes=P3
}
C 46600 52200 1 180 0 spice-subcircuit-IO-1.sym
{
T 46600 52200 5 10 1 1 0 0 1
refdes=P5
}
C 46600 42700 1 180 0 spice-subcircuit-IO-1.sym
{
T 46600 42700 5 10 1 1 0 0 1
refdes=P6
}
C 54000 52300 1 0 0 spice-subcircuit-LL-1.sym
{
T 54100 52700 5 10 1 1 0 0 1
refdes=A3
T 54100 52400 5 10 1 1 0 0 1
model-name=MAJI23
}
C 43400 50900 1 0 0 spice-directive-1.sym
{
T 43500 51200 5 10 0 1 0 0 1
device=directive
T 43500 51300 5 10 1 1 0 0 1
refdes=A4
T 43500 51000 5 10 1 1 0 0 1
value=.PARAM Wmin=1.5u
}
C 43400 50100 1 0 0 spice-directive-1.sym
{
T 43500 50400 5 10 0 1 0 0 1
device=directive
T 43500 50500 5 10 1 1 0 0 1
refdes=A5
T 43500 50200 5 10 1 1 0 0 1
value=.PARAM g=2
}
N 47600 47200 47900 47200 4
{
T 47600 47300 5 10 1 1 0 0 1
netname=A1
}
C 50000 47600 1 0 0 asic-pmos-1.sym
{
T 51400 48400 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 50800 48400 5 10 1 1 0 0 1
refdes=M2
T 50800 48200 5 8 1 1 0 0 1
model-name=pmos4
T 50800 47900 5 8 1 0 0 0 1
w='2*g*Wmin'
T 50800 47700 5 8 1 0 0 0 1
l=1u
}
C 50000 45800 1 0 0 asic-nmos-1.sym
{
T 51400 46600 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 50800 46600 5 10 1 1 0 0 1
refdes=M3
T 50800 46400 5 8 1 1 0 0 1
model-name=nmos4
T 50800 46100 5 8 1 0 0 0 1
w='2*Wmin'
T 50800 45900 5 8 1 0 0 0 1
l=1u
}
C 50000 44300 1 0 0 asic-nmos-1.sym
{
T 51400 45100 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 50800 45100 5 10 1 1 0 0 1
refdes=M4
T 50800 44900 5 8 1 1 0 0 1
model-name=nmos4
T 50800 44600 5 8 1 0 0 0 1
w='2*Wmin'
T 50800 44400 5 8 1 0 0 0 1
l=1u
}
C 50000 49100 1 0 0 asic-pmos-1.sym
{
T 51400 49900 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 50800 49900 5 10 1 1 0 0 1
refdes=M1
T 50800 49700 5 8 1 1 0 0 1
model-name=pmos4
T 50800 49400 5 8 1 0 0 0 1
w='2*g*Wmin'
T 50800 49200 5 8 1 0 0 0 1
l=1u
}
N 50000 49600 49100 49600 4
{
T 49400 49700 5 10 1 1 0 0 1
netname=A1
}
N 50000 44800 49100 44800 4
{
T 49400 44900 5 10 1 1 0 0 1
netname=A1
}
N 50600 50100 50600 51900 4
N 50600 49100 50600 48600 4
N 50600 47600 50600 46800 4
N 50600 45800 50600 45300 4
N 50600 44300 50600 42400 4
C 52800 50500 1 0 0 asic-pmos-1.sym
{
T 54200 51300 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 53600 51300 5 10 1 1 0 0 1
refdes=M5
T 53600 51100 5 8 1 1 0 0 1
model-name=pmos4
T 53600 50800 5 8 1 0 0 0 1
w='2*g*Wmin'
T 53600 50600 5 8 1 0 0 0 1
l=1u
}
C 52800 45800 1 0 0 asic-nmos-1.sym
{
T 54200 46600 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 53600 46600 5 10 1 1 0 0 1
refdes=M7
T 53600 46400 5 8 1 1 0 0 1
model-name=nmos4
T 53600 46100 5 8 1 0 0 0 1
w='2*Wmin'
T 53600 45900 5 8 1 0 0 0 1
l=1u
}
C 55600 49100 1 0 0 asic-pmos-1.sym
{
T 57000 49900 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 56400 49900 5 10 1 1 0 0 1
refdes=M10
T 56400 49700 5 8 1 1 0 0 1
model-name=pmos4
T 56400 49400 5 8 1 0 0 0 1
w='2*g*Wmin'
T 56400 49200 5 8 1 0 0 0 1
l=1u
}
C 55600 44300 1 0 0 asic-nmos-1.sym
{
T 57000 45100 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 56400 45100 5 10 1 1 0 0 1
refdes=M11
T 56400 44900 5 8 1 1 0 0 1
model-name=nmos4
T 56400 44600 5 8 1 0 0 0 1
w='2*Wmin'
T 56400 44400 5 8 1 0 0 0 1
l=1u
}
C 55600 43000 1 0 0 asic-nmos-1.sym
{
T 57000 43800 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 56400 43800 5 10 1 1 0 0 1
refdes=M12
T 56400 43600 5 8 1 1 0 0 1
model-name=nmos4
T 56400 43300 5 8 1 0 0 0 1
w='2*Wmin'
T 56400 43100 5 8 1 0 0 0 1
l=1u
}
C 55600 50500 1 0 0 asic-pmos-1.sym
{
T 57000 51300 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 56400 51300 5 10 1 1 0 0 1
refdes=M9
T 56400 51100 5 8 1 1 0 0 1
model-name=pmos4
T 56400 50800 5 8 1 0 0 0 1
w='2*g*Wmin'
T 56400 50600 5 8 1 0 0 0 1
l=1u
}
N 55600 51000 54700 51000 4
{
T 55000 51100 5 10 1 1 0 0 1
netname=A2
}
N 55600 43500 54700 43500 4
{
T 55000 43600 5 10 1 1 0 0 1
netname=A2
}
N 50600 47200 56200 47200 4
{
T 57100 47500 5 10 1 1 180 0 1
netname=Y
}
N 56200 51500 56200 51900 4
N 56200 50500 56200 50100 4
N 56200 49100 56200 45300 4
N 56200 44300 56200 44000 4
N 56200 43000 56200 42400 4
N 57000 47200 56200 47200 4
T 49800 42100 9 10 1 0 0 0 1
A1 + A arm/branch
N 50700 49600 50800 49600 4
N 50800 48100 50800 51900 4
N 50700 48100 50800 48100 4
N 56300 51000 56400 51000 4
N 56400 49600 56400 51900 4
N 56300 49600 56400 49600 4
N 56300 43500 56400 43500 4
N 56400 42400 56400 44800 4
N 56300 44800 56400 44800 4
N 53400 51500 53400 51900 4
N 53600 48100 53600 51900 4
N 53500 46300 53600 46300 4
N 50700 44800 50800 44800 4
N 50800 42400 50800 46300 4
N 50700 46300 50800 46300 4
C 47800 48400 1 180 0 spice-subcircuit-IO-1.sym
{
T 47600 48400 5 10 1 1 0 0 1
refdes=P2
}
N 47600 48100 47900 48100 4
{
T 47600 48200 5 10 1 1 0 0 1
netname=A2
}
C 47800 46600 1 180 0 spice-subcircuit-IO-1.sym
{
T 47600 46600 5 10 1 1 0 0 1
refdes=P4
}
N 47600 46300 47900 46300 4
{
T 47600 46400 5 10 1 1 0 0 1
netname=A
}
N 50000 48100 49100 48100 4
{
T 49400 48200 5 10 1 1 0 0 1
netname=A
}
N 50000 46300 49100 46300 4
{
T 49400 46400 5 10 1 1 0 0 1
netname=A
}
T 52600 42100 9 10 1 0 0 0 1
A2 + A arm/branch
T 55400 42100 9 10 1 0 0 0 1
A2 + A1 arm/branch
C 52800 47600 1 0 0 asic-pmos-1.sym
{
T 54200 48400 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 53600 48400 5 10 1 1 0 0 1
refdes=M6
T 53600 48200 5 8 1 1 0 0 1
model-name=pmos4
T 53600 47900 5 8 1 0 0 0 1
w='2*g*Wmin'
T 53600 47700 5 8 1 0 0 0 1
l=1u
}
N 53500 51000 53600 51000 4
N 53500 48100 53600 48100 4
N 53400 50500 53400 48600 4
N 53400 47600 53400 47200 4
N 53400 46800 53400 47200 4
C 52800 43000 1 0 0 asic-nmos-1.sym
{
T 54200 43800 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 53600 43800 5 10 1 1 0 0 1
refdes=M8
T 53600 43600 5 8 1 1 0 0 1
model-name=nmos4
T 53600 43300 5 8 1 0 0 0 1
w='2*Wmin'
T 53600 43100 5 8 1 0 0 0 1
l=1u
}
N 53400 45800 53400 44000 4
N 53400 43000 53400 42400 4
N 53500 43500 53600 43500 4
N 53600 42400 53600 46300 4
N 52800 46300 51900 46300 4
{
T 52200 46400 5 10 1 1 0 0 1
netname=A
}
N 52800 48100 51900 48100 4
{
T 52200 48200 5 10 1 1 0 0 1
netname=A
}
N 52800 51000 51900 51000 4
{
T 52200 51100 5 10 1 1 0 0 1
netname=A2
}
N 52800 43500 51900 43500 4
{
T 52200 43600 5 10 1 1 0 0 1
netname=A2
}
N 55600 44800 54700 44800 4
{
T 55000 44900 5 10 1 1 0 0 1
netname=A1
}
N 55600 49600 54700 49600 4
{
T 55000 49700 5 10 1 1 0 0 1
netname=A1
}
