
Bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004000  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000118  080041b0  080041b0  000141b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080042c8  080042c8  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080042c8  080042c8  000142c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080042d0  080042d0  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080042d0  080042d0  000142d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080042d4  080042d4  000142d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080042d8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b8  20000070  08004348  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000128  08004348  00020128  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b0f0  00000000  00000000  0002009a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000196c  00000000  00000000  0002b18a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009a8  00000000  00000000  0002caf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000900  00000000  00000000  0002d4a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029021  00000000  00000000  0002dda0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b601  00000000  00000000  00056dc1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f8f6f  00000000  00000000  000623c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0015b331  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002e44  00000000  00000000  0015b384  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000070 	.word	0x20000070
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08004198 	.word	0x08004198

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000074 	.word	0x20000074
 80001ec:	08004198 	.word	0x08004198

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9e08      	ldr	r6, [sp, #32]
 80002c6:	460d      	mov	r5, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14d      	bne.n	800036c <__udivmoddi4+0xac>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4694      	mov	ip, r2
 80002d4:	d968      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d6:	fab2 f282 	clz	r2, r2
 80002da:	b152      	cbz	r2, 80002f2 <__udivmoddi4+0x32>
 80002dc:	fa01 f302 	lsl.w	r3, r1, r2
 80002e0:	f1c2 0120 	rsb	r1, r2, #32
 80002e4:	fa20 f101 	lsr.w	r1, r0, r1
 80002e8:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ec:	ea41 0803 	orr.w	r8, r1, r3
 80002f0:	4094      	lsls	r4, r2
 80002f2:	ea4f 451c 	mov.w	r5, ip, lsr #16
 80002f6:	0c21      	lsrs	r1, r4, #16
 80002f8:	fbb8 fef5 	udiv	lr, r8, r5
 80002fc:	fa1f f78c 	uxth.w	r7, ip
 8000300:	fb05 831e 	mls	r3, r5, lr, r8
 8000304:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000308:	fb0e f107 	mul.w	r1, lr, r7
 800030c:	4299      	cmp	r1, r3
 800030e:	d90b      	bls.n	8000328 <__udivmoddi4+0x68>
 8000310:	eb1c 0303 	adds.w	r3, ip, r3
 8000314:	f10e 30ff 	add.w	r0, lr, #4294967295
 8000318:	f080 811e 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031c:	4299      	cmp	r1, r3
 800031e:	f240 811b 	bls.w	8000558 <__udivmoddi4+0x298>
 8000322:	f1ae 0e02 	sub.w	lr, lr, #2
 8000326:	4463      	add	r3, ip
 8000328:	1a5b      	subs	r3, r3, r1
 800032a:	b2a4      	uxth	r4, r4
 800032c:	fbb3 f0f5 	udiv	r0, r3, r5
 8000330:	fb05 3310 	mls	r3, r5, r0, r3
 8000334:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000338:	fb00 f707 	mul.w	r7, r0, r7
 800033c:	42a7      	cmp	r7, r4
 800033e:	d90a      	bls.n	8000356 <__udivmoddi4+0x96>
 8000340:	eb1c 0404 	adds.w	r4, ip, r4
 8000344:	f100 33ff 	add.w	r3, r0, #4294967295
 8000348:	f080 8108 	bcs.w	800055c <__udivmoddi4+0x29c>
 800034c:	42a7      	cmp	r7, r4
 800034e:	f240 8105 	bls.w	800055c <__udivmoddi4+0x29c>
 8000352:	4464      	add	r4, ip
 8000354:	3802      	subs	r0, #2
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 800035c:	2100      	movs	r1, #0
 800035e:	b11e      	cbz	r6, 8000368 <__udivmoddi4+0xa8>
 8000360:	40d4      	lsrs	r4, r2
 8000362:	2300      	movs	r3, #0
 8000364:	e9c6 4300 	strd	r4, r3, [r6]
 8000368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036c:	428b      	cmp	r3, r1
 800036e:	d908      	bls.n	8000382 <__udivmoddi4+0xc2>
 8000370:	2e00      	cmp	r6, #0
 8000372:	f000 80ee 	beq.w	8000552 <__udivmoddi4+0x292>
 8000376:	2100      	movs	r1, #0
 8000378:	e9c6 0500 	strd	r0, r5, [r6]
 800037c:	4608      	mov	r0, r1
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f183 	clz	r1, r3
 8000386:	2900      	cmp	r1, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	42ab      	cmp	r3, r5
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb65 0303 	sbc.w	r3, r5, r3
 800039a:	2001      	movs	r0, #1
 800039c:	4698      	mov	r8, r3
 800039e:	2e00      	cmp	r6, #0
 80003a0:	d0e2      	beq.n	8000368 <__udivmoddi4+0xa8>
 80003a2:	e9c6 4800 	strd	r4, r8, [r6]
 80003a6:	e7df      	b.n	8000368 <__udivmoddi4+0xa8>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8091 	bne.w	80004d8 <__udivmoddi4+0x218>
 80003b6:	eba1 050c 	sub.w	r5, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2101      	movs	r1, #1
 80003c4:	fbb5 f3f7 	udiv	r3, r5, r7
 80003c8:	fb07 5013 	mls	r0, r7, r3, r5
 80003cc:	0c25      	lsrs	r5, r4, #16
 80003ce:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	42a8      	cmp	r0, r5
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0505 	adds.w	r5, ip, r5
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	42a8      	cmp	r0, r5
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a2d      	subs	r5, r5, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb5 f0f7 	udiv	r0, r5, r7
 80003f4:	fb07 5510 	mls	r5, r7, r0, r5
 80003f8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 35ff 	add.w	r5, r0, #4294967295
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4628      	mov	r0, r5
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79e      	b.n	800035e <__udivmoddi4+0x9e>
 8000420:	f1c1 0720 	rsb	r7, r1, #32
 8000424:	408b      	lsls	r3, r1
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa05 f301 	lsl.w	r3, r5, r1
 8000436:	431c      	orrs	r4, r3
 8000438:	40fd      	lsrs	r5, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f301 	lsl.w	r3, r0, r1
 8000442:	fbb5 f8f9 	udiv	r8, r5, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 5518 	mls	r5, r9, r8, r5
 8000450:	ea40 4505 	orr.w	r5, r0, r5, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	42a8      	cmp	r0, r5
 800045a:	fa02 f201 	lsl.w	r2, r2, r1
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0505 	adds.w	r5, ip, r5
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	42a8      	cmp	r0, r5
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4465      	add	r5, ip
 8000478:	1a2d      	subs	r5, r5, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb5 f0f9 	udiv	r0, r5, r9
 8000480:	fb09 5510 	mls	r5, r9, r0, r5
 8000484:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	45ae      	cmp	lr, r5
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0505 	adds.w	r5, ip, r5
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	45ae      	cmp	lr, r5
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4465      	add	r5, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba5 050e 	sub.w	r5, r5, lr
 80004ae:	42a5      	cmp	r5, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15e      	cbz	r6, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb65 050e 	sbc.w	r5, r5, lr
 80004c2:	fa05 f707 	lsl.w	r7, r5, r7
 80004c6:	fa22 f301 	lsr.w	r3, r2, r1
 80004ca:	40cd      	lsrs	r5, r1
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c6 7500 	strd	r7, r5, [r6]
 80004d2:	2100      	movs	r1, #0
 80004d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004d8:	f1c2 0320 	rsb	r3, r2, #32
 80004dc:	fa20 f103 	lsr.w	r1, r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa25 f303 	lsr.w	r3, r5, r3
 80004e8:	4095      	lsls	r5, r2
 80004ea:	430d      	orrs	r5, r1
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f1f7 	udiv	r1, r3, r7
 80004f8:	fb07 3011 	mls	r0, r7, r1, r3
 80004fc:	0c2b      	lsrs	r3, r5, #16
 80004fe:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8000502:	fb01 f00e 	mul.w	r0, r1, lr
 8000506:	4298      	cmp	r0, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f101 38ff 	add.w	r8, r1, #4294967295
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	4298      	cmp	r0, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3902      	subs	r1, #2
 800051e:	4463      	add	r3, ip
 8000520:	1a1b      	subs	r3, r3, r0
 8000522:	b2ad      	uxth	r5, r5
 8000524:	fbb3 f0f7 	udiv	r0, r3, r7
 8000528:	fb07 3310 	mls	r3, r7, r0, r3
 800052c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000530:	fb00 f30e 	mul.w	r3, r0, lr
 8000534:	42ab      	cmp	r3, r5
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0505 	adds.w	r5, ip, r5
 800053c:	f100 38ff 	add.w	r8, r0, #4294967295
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	42ab      	cmp	r3, r5
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3802      	subs	r0, #2
 8000548:	4465      	add	r5, ip
 800054a:	1aed      	subs	r5, r5, r3
 800054c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	4631      	mov	r1, r6
 8000554:	4630      	mov	r0, r6
 8000556:	e707      	b.n	8000368 <__udivmoddi4+0xa8>
 8000558:	4686      	mov	lr, r0
 800055a:	e6e5      	b.n	8000328 <__udivmoddi4+0x68>
 800055c:	4618      	mov	r0, r3
 800055e:	e6fa      	b.n	8000356 <__udivmoddi4+0x96>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4640      	mov	r0, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4641      	mov	r1, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4465      	add	r5, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4608      	mov	r0, r1
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000598:	f000 fa77 	bl	8000a8a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800059c:	f000 f81a 	bl	80005d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005a0:	f000 f88e 	bl	80006c0 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80005a4:	f000 f85c 	bl	8000660 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  printf("Initializing Bootloader %d\n",BL_VERSION[0]);
 80005a8:	2300      	movs	r3, #0
 80005aa:	4619      	mov	r1, r3
 80005ac:	4807      	ldr	r0, [pc, #28]	; (80005cc <main+0x38>)
 80005ae:	f002 fe6d 	bl	800328c <iprintf>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET);
 80005b2:	2201      	movs	r2, #1
 80005b4:	2180      	movs	r1, #128	; 0x80
 80005b6:	4806      	ldr	r0, [pc, #24]	; (80005d0 <main+0x3c>)
 80005b8:	f000 fd72 	bl	80010a0 <HAL_GPIO_WritePin>
  HAL_Delay(2000);
 80005bc:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80005c0:	f000 fad4 	bl	8000b6c <HAL_Delay>
  application();
 80005c4:	f000 f8cc 	bl	8000760 <application>



  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005c8:	e7fe      	b.n	80005c8 <main+0x34>
 80005ca:	bf00      	nop
 80005cc:	080041b0 	.word	0x080041b0
 80005d0:	48000800 	.word	0x48000800

080005d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b096      	sub	sp, #88	; 0x58
 80005d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005da:	f107 0314 	add.w	r3, r7, #20
 80005de:	2244      	movs	r2, #68	; 0x44
 80005e0:	2100      	movs	r1, #0
 80005e2:	4618      	mov	r0, r3
 80005e4:	f002 fe4a 	bl	800327c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005e8:	463b      	mov	r3, r7
 80005ea:	2200      	movs	r2, #0
 80005ec:	601a      	str	r2, [r3, #0]
 80005ee:	605a      	str	r2, [r3, #4]
 80005f0:	609a      	str	r2, [r3, #8]
 80005f2:	60da      	str	r2, [r3, #12]
 80005f4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80005f6:	f44f 7000 	mov.w	r0, #512	; 0x200
 80005fa:	f000 fd75 	bl	80010e8 <HAL_PWREx_ControlVoltageScaling>
 80005fe:	4603      	mov	r3, r0
 8000600:	2b00      	cmp	r3, #0
 8000602:	d001      	beq.n	8000608 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000604:	f000 f8c6 	bl	8000794 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000608:	2310      	movs	r3, #16
 800060a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800060c:	2301      	movs	r3, #1
 800060e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000610:	2300      	movs	r3, #0
 8000612:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000614:	2360      	movs	r3, #96	; 0x60
 8000616:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000618:	2300      	movs	r3, #0
 800061a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800061c:	f107 0314 	add.w	r3, r7, #20
 8000620:	4618      	mov	r0, r3
 8000622:	f000 fdb5 	bl	8001190 <HAL_RCC_OscConfig>
 8000626:	4603      	mov	r3, r0
 8000628:	2b00      	cmp	r3, #0
 800062a:	d001      	beq.n	8000630 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 800062c:	f000 f8b2 	bl	8000794 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000630:	230f      	movs	r3, #15
 8000632:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000634:	2300      	movs	r3, #0
 8000636:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000638:	2300      	movs	r3, #0
 800063a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800063c:	2300      	movs	r3, #0
 800063e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000640:	2300      	movs	r3, #0
 8000642:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000644:	463b      	mov	r3, r7
 8000646:	2100      	movs	r1, #0
 8000648:	4618      	mov	r0, r3
 800064a:	f001 f9bb 	bl	80019c4 <HAL_RCC_ClockConfig>
 800064e:	4603      	mov	r3, r0
 8000650:	2b00      	cmp	r3, #0
 8000652:	d001      	beq.n	8000658 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000654:	f000 f89e 	bl	8000794 <Error_Handler>
  }
}
 8000658:	bf00      	nop
 800065a:	3758      	adds	r7, #88	; 0x58
 800065c:	46bd      	mov	sp, r7
 800065e:	bd80      	pop	{r7, pc}

08000660 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000664:	4b14      	ldr	r3, [pc, #80]	; (80006b8 <MX_USART3_UART_Init+0x58>)
 8000666:	4a15      	ldr	r2, [pc, #84]	; (80006bc <MX_USART3_UART_Init+0x5c>)
 8000668:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800066a:	4b13      	ldr	r3, [pc, #76]	; (80006b8 <MX_USART3_UART_Init+0x58>)
 800066c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000670:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000672:	4b11      	ldr	r3, [pc, #68]	; (80006b8 <MX_USART3_UART_Init+0x58>)
 8000674:	2200      	movs	r2, #0
 8000676:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000678:	4b0f      	ldr	r3, [pc, #60]	; (80006b8 <MX_USART3_UART_Init+0x58>)
 800067a:	2200      	movs	r2, #0
 800067c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800067e:	4b0e      	ldr	r3, [pc, #56]	; (80006b8 <MX_USART3_UART_Init+0x58>)
 8000680:	2200      	movs	r2, #0
 8000682:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000684:	4b0c      	ldr	r3, [pc, #48]	; (80006b8 <MX_USART3_UART_Init+0x58>)
 8000686:	220c      	movs	r2, #12
 8000688:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800068a:	4b0b      	ldr	r3, [pc, #44]	; (80006b8 <MX_USART3_UART_Init+0x58>)
 800068c:	2200      	movs	r2, #0
 800068e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000690:	4b09      	ldr	r3, [pc, #36]	; (80006b8 <MX_USART3_UART_Init+0x58>)
 8000692:	2200      	movs	r2, #0
 8000694:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000696:	4b08      	ldr	r3, [pc, #32]	; (80006b8 <MX_USART3_UART_Init+0x58>)
 8000698:	2200      	movs	r2, #0
 800069a:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800069c:	4b06      	ldr	r3, [pc, #24]	; (80006b8 <MX_USART3_UART_Init+0x58>)
 800069e:	2200      	movs	r2, #0
 80006a0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80006a2:	4805      	ldr	r0, [pc, #20]	; (80006b8 <MX_USART3_UART_Init+0x58>)
 80006a4:	f002 f878 	bl	8002798 <HAL_UART_Init>
 80006a8:	4603      	mov	r3, r0
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d001      	beq.n	80006b2 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80006ae:	f000 f871 	bl	8000794 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80006b2:	bf00      	nop
 80006b4:	bd80      	pop	{r7, pc}
 80006b6:	bf00      	nop
 80006b8:	2000008c 	.word	0x2000008c
 80006bc:	40004800 	.word	0x40004800

080006c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b088      	sub	sp, #32
 80006c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006c6:	f107 030c 	add.w	r3, r7, #12
 80006ca:	2200      	movs	r2, #0
 80006cc:	601a      	str	r2, [r3, #0]
 80006ce:	605a      	str	r2, [r3, #4]
 80006d0:	609a      	str	r2, [r3, #8]
 80006d2:	60da      	str	r2, [r3, #12]
 80006d4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80006d6:	4b17      	ldr	r3, [pc, #92]	; (8000734 <MX_GPIO_Init+0x74>)
 80006d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006da:	4a16      	ldr	r2, [pc, #88]	; (8000734 <MX_GPIO_Init+0x74>)
 80006dc:	f043 0308 	orr.w	r3, r3, #8
 80006e0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80006e2:	4b14      	ldr	r3, [pc, #80]	; (8000734 <MX_GPIO_Init+0x74>)
 80006e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006e6:	f003 0308 	and.w	r3, r3, #8
 80006ea:	60bb      	str	r3, [r7, #8]
 80006ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006ee:	4b11      	ldr	r3, [pc, #68]	; (8000734 <MX_GPIO_Init+0x74>)
 80006f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006f2:	4a10      	ldr	r2, [pc, #64]	; (8000734 <MX_GPIO_Init+0x74>)
 80006f4:	f043 0304 	orr.w	r3, r3, #4
 80006f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80006fa:	4b0e      	ldr	r3, [pc, #56]	; (8000734 <MX_GPIO_Init+0x74>)
 80006fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006fe:	f003 0304 	and.w	r3, r3, #4
 8000702:	607b      	str	r3, [r7, #4]
 8000704:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 8000706:	2200      	movs	r2, #0
 8000708:	2180      	movs	r1, #128	; 0x80
 800070a:	480b      	ldr	r0, [pc, #44]	; (8000738 <MX_GPIO_Init+0x78>)
 800070c:	f000 fcc8 	bl	80010a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000710:	2380      	movs	r3, #128	; 0x80
 8000712:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000714:	2301      	movs	r3, #1
 8000716:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000718:	2300      	movs	r3, #0
 800071a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800071c:	2300      	movs	r3, #0
 800071e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000720:	f107 030c 	add.w	r3, r7, #12
 8000724:	4619      	mov	r1, r3
 8000726:	4804      	ldr	r0, [pc, #16]	; (8000738 <MX_GPIO_Init+0x78>)
 8000728:	f000 fb28 	bl	8000d7c <HAL_GPIO_Init>

}
 800072c:	bf00      	nop
 800072e:	3720      	adds	r7, #32
 8000730:	46bd      	mov	sp, r7
 8000732:	bd80      	pop	{r7, pc}
 8000734:	40021000 	.word	0x40021000
 8000738:	48000800 	.word	0x48000800

0800073c <__io_putchar>:

int __io_putchar(int ch)
#else
int fputc(int ch, FILE *f)
#endif
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b082      	sub	sp, #8
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8000744:	1d39      	adds	r1, r7, #4
 8000746:	f04f 33ff 	mov.w	r3, #4294967295
 800074a:	2201      	movs	r2, #1
 800074c:	4803      	ldr	r0, [pc, #12]	; (800075c <__io_putchar+0x20>)
 800074e:	f002 f871 	bl	8002834 <HAL_UART_Transmit>

	return ch;
 8000752:	687b      	ldr	r3, [r7, #4]
}
 8000754:	4618      	mov	r0, r3
 8000756:	3708      	adds	r7, #8
 8000758:	46bd      	mov	sp, r7
 800075a:	bd80      	pop	{r7, pc}
 800075c:	2000008c 	.word	0x2000008c

08000760 <application>:

static void application (void){
 8000760:	b580      	push	{r7, lr}
 8000762:	b082      	sub	sp, #8
 8000764:	af00      	add	r7, sp, #0
	printf("Starting the application");
 8000766:	4808      	ldr	r0, [pc, #32]	; (8000788 <application+0x28>)
 8000768:	f002 fd90 	bl	800328c <iprintf>
	void (*app_reset_handler) (void) = (void*) ( *(volatile uint32_t *) (0x08008000 + 4));
 800076c:	4b07      	ldr	r3, [pc, #28]	; (800078c <application+0x2c>)
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	607b      	str	r3, [r7, #4]
	//__set_MSP( ( *(volatile uint32_t *) 0x08000000));
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET); //LED off
 8000772:	2200      	movs	r2, #0
 8000774:	2180      	movs	r1, #128	; 0x80
 8000776:	4806      	ldr	r0, [pc, #24]	; (8000790 <application+0x30>)
 8000778:	f000 fc92 	bl	80010a0 <HAL_GPIO_WritePin>
	app_reset_handler();
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	4798      	blx	r3

}
 8000780:	bf00      	nop
 8000782:	3708      	adds	r7, #8
 8000784:	46bd      	mov	sp, r7
 8000786:	bd80      	pop	{r7, pc}
 8000788:	080041cc 	.word	0x080041cc
 800078c:	08008004 	.word	0x08008004
 8000790:	48000800 	.word	0x48000800

08000794 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000794:	b480      	push	{r7}
 8000796:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000798:	b672      	cpsid	i
}
 800079a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800079c:	e7fe      	b.n	800079c <Error_Handler+0x8>
	...

080007a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007a0:	b480      	push	{r7}
 80007a2:	b083      	sub	sp, #12
 80007a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007a6:	4b0e      	ldr	r3, [pc, #56]	; (80007e0 <HAL_MspInit+0x40>)
 80007a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80007aa:	4a0d      	ldr	r2, [pc, #52]	; (80007e0 <HAL_MspInit+0x40>)
 80007ac:	f043 0301 	orr.w	r3, r3, #1
 80007b0:	6613      	str	r3, [r2, #96]	; 0x60
 80007b2:	4b0b      	ldr	r3, [pc, #44]	; (80007e0 <HAL_MspInit+0x40>)
 80007b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80007b6:	f003 0301 	and.w	r3, r3, #1
 80007ba:	607b      	str	r3, [r7, #4]
 80007bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007be:	4b08      	ldr	r3, [pc, #32]	; (80007e0 <HAL_MspInit+0x40>)
 80007c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80007c2:	4a07      	ldr	r2, [pc, #28]	; (80007e0 <HAL_MspInit+0x40>)
 80007c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007c8:	6593      	str	r3, [r2, #88]	; 0x58
 80007ca:	4b05      	ldr	r3, [pc, #20]	; (80007e0 <HAL_MspInit+0x40>)
 80007cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80007ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007d2:	603b      	str	r3, [r7, #0]
 80007d4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007d6:	bf00      	nop
 80007d8:	370c      	adds	r7, #12
 80007da:	46bd      	mov	sp, r7
 80007dc:	bc80      	pop	{r7}
 80007de:	4770      	bx	lr
 80007e0:	40021000 	.word	0x40021000

080007e4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b0ac      	sub	sp, #176	; 0xb0
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007ec:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80007f0:	2200      	movs	r2, #0
 80007f2:	601a      	str	r2, [r3, #0]
 80007f4:	605a      	str	r2, [r3, #4]
 80007f6:	609a      	str	r2, [r3, #8]
 80007f8:	60da      	str	r2, [r3, #12]
 80007fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80007fc:	f107 0310 	add.w	r3, r7, #16
 8000800:	228c      	movs	r2, #140	; 0x8c
 8000802:	2100      	movs	r1, #0
 8000804:	4618      	mov	r0, r3
 8000806:	f002 fd39 	bl	800327c <memset>
  if(huart->Instance==USART3)
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	4a21      	ldr	r2, [pc, #132]	; (8000894 <HAL_UART_MspInit+0xb0>)
 8000810:	4293      	cmp	r3, r2
 8000812:	d13b      	bne.n	800088c <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000814:	2304      	movs	r3, #4
 8000816:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000818:	2300      	movs	r3, #0
 800081a:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800081c:	f107 0310 	add.w	r3, r7, #16
 8000820:	4618      	mov	r0, r3
 8000822:	f001 faef 	bl	8001e04 <HAL_RCCEx_PeriphCLKConfig>
 8000826:	4603      	mov	r3, r0
 8000828:	2b00      	cmp	r3, #0
 800082a:	d001      	beq.n	8000830 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800082c:	f7ff ffb2 	bl	8000794 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000830:	4b19      	ldr	r3, [pc, #100]	; (8000898 <HAL_UART_MspInit+0xb4>)
 8000832:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000834:	4a18      	ldr	r2, [pc, #96]	; (8000898 <HAL_UART_MspInit+0xb4>)
 8000836:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800083a:	6593      	str	r3, [r2, #88]	; 0x58
 800083c:	4b16      	ldr	r3, [pc, #88]	; (8000898 <HAL_UART_MspInit+0xb4>)
 800083e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000840:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000844:	60fb      	str	r3, [r7, #12]
 8000846:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000848:	4b13      	ldr	r3, [pc, #76]	; (8000898 <HAL_UART_MspInit+0xb4>)
 800084a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800084c:	4a12      	ldr	r2, [pc, #72]	; (8000898 <HAL_UART_MspInit+0xb4>)
 800084e:	f043 0308 	orr.w	r3, r3, #8
 8000852:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000854:	4b10      	ldr	r3, [pc, #64]	; (8000898 <HAL_UART_MspInit+0xb4>)
 8000856:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000858:	f003 0308 	and.w	r3, r3, #8
 800085c:	60bb      	str	r3, [r7, #8]
 800085e:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000860:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000864:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000868:	2302      	movs	r3, #2
 800086a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800086e:	2300      	movs	r3, #0
 8000870:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000874:	2303      	movs	r3, #3
 8000876:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800087a:	2307      	movs	r3, #7
 800087c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000880:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000884:	4619      	mov	r1, r3
 8000886:	4805      	ldr	r0, [pc, #20]	; (800089c <HAL_UART_MspInit+0xb8>)
 8000888:	f000 fa78 	bl	8000d7c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800088c:	bf00      	nop
 800088e:	37b0      	adds	r7, #176	; 0xb0
 8000890:	46bd      	mov	sp, r7
 8000892:	bd80      	pop	{r7, pc}
 8000894:	40004800 	.word	0x40004800
 8000898:	40021000 	.word	0x40021000
 800089c:	48000c00 	.word	0x48000c00

080008a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008a0:	b480      	push	{r7}
 80008a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80008a4:	e7fe      	b.n	80008a4 <NMI_Handler+0x4>

080008a6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008a6:	b480      	push	{r7}
 80008a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008aa:	e7fe      	b.n	80008aa <HardFault_Handler+0x4>

080008ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008ac:	b480      	push	{r7}
 80008ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008b0:	e7fe      	b.n	80008b0 <MemManage_Handler+0x4>

080008b2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008b2:	b480      	push	{r7}
 80008b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008b6:	e7fe      	b.n	80008b6 <BusFault_Handler+0x4>

080008b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008b8:	b480      	push	{r7}
 80008ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008bc:	e7fe      	b.n	80008bc <UsageFault_Handler+0x4>

080008be <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008be:	b480      	push	{r7}
 80008c0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008c2:	bf00      	nop
 80008c4:	46bd      	mov	sp, r7
 80008c6:	bc80      	pop	{r7}
 80008c8:	4770      	bx	lr

080008ca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008ca:	b480      	push	{r7}
 80008cc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008ce:	bf00      	nop
 80008d0:	46bd      	mov	sp, r7
 80008d2:	bc80      	pop	{r7}
 80008d4:	4770      	bx	lr

080008d6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008d6:	b480      	push	{r7}
 80008d8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008da:	bf00      	nop
 80008dc:	46bd      	mov	sp, r7
 80008de:	bc80      	pop	{r7}
 80008e0:	4770      	bx	lr

080008e2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008e2:	b580      	push	{r7, lr}
 80008e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008e6:	f000 f925 	bl	8000b34 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008ea:	bf00      	nop
 80008ec:	bd80      	pop	{r7, pc}

080008ee <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80008ee:	b580      	push	{r7, lr}
 80008f0:	b086      	sub	sp, #24
 80008f2:	af00      	add	r7, sp, #0
 80008f4:	60f8      	str	r0, [r7, #12]
 80008f6:	60b9      	str	r1, [r7, #8]
 80008f8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008fa:	2300      	movs	r3, #0
 80008fc:	617b      	str	r3, [r7, #20]
 80008fe:	e00a      	b.n	8000916 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000900:	f3af 8000 	nop.w
 8000904:	4601      	mov	r1, r0
 8000906:	68bb      	ldr	r3, [r7, #8]
 8000908:	1c5a      	adds	r2, r3, #1
 800090a:	60ba      	str	r2, [r7, #8]
 800090c:	b2ca      	uxtb	r2, r1
 800090e:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000910:	697b      	ldr	r3, [r7, #20]
 8000912:	3301      	adds	r3, #1
 8000914:	617b      	str	r3, [r7, #20]
 8000916:	697a      	ldr	r2, [r7, #20]
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	429a      	cmp	r2, r3
 800091c:	dbf0      	blt.n	8000900 <_read+0x12>
	}

return len;
 800091e:	687b      	ldr	r3, [r7, #4]
}
 8000920:	4618      	mov	r0, r3
 8000922:	3718      	adds	r7, #24
 8000924:	46bd      	mov	sp, r7
 8000926:	bd80      	pop	{r7, pc}

08000928 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b086      	sub	sp, #24
 800092c:	af00      	add	r7, sp, #0
 800092e:	60f8      	str	r0, [r7, #12]
 8000930:	60b9      	str	r1, [r7, #8]
 8000932:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000934:	2300      	movs	r3, #0
 8000936:	617b      	str	r3, [r7, #20]
 8000938:	e009      	b.n	800094e <_write+0x26>
	{
		__io_putchar(*ptr++);
 800093a:	68bb      	ldr	r3, [r7, #8]
 800093c:	1c5a      	adds	r2, r3, #1
 800093e:	60ba      	str	r2, [r7, #8]
 8000940:	781b      	ldrb	r3, [r3, #0]
 8000942:	4618      	mov	r0, r3
 8000944:	f7ff fefa 	bl	800073c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000948:	697b      	ldr	r3, [r7, #20]
 800094a:	3301      	adds	r3, #1
 800094c:	617b      	str	r3, [r7, #20]
 800094e:	697a      	ldr	r2, [r7, #20]
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	429a      	cmp	r2, r3
 8000954:	dbf1      	blt.n	800093a <_write+0x12>
	}
	return len;
 8000956:	687b      	ldr	r3, [r7, #4]
}
 8000958:	4618      	mov	r0, r3
 800095a:	3718      	adds	r7, #24
 800095c:	46bd      	mov	sp, r7
 800095e:	bd80      	pop	{r7, pc}

08000960 <_close>:

int _close(int file)
{
 8000960:	b480      	push	{r7}
 8000962:	b083      	sub	sp, #12
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]
	return -1;
 8000968:	f04f 33ff 	mov.w	r3, #4294967295
}
 800096c:	4618      	mov	r0, r3
 800096e:	370c      	adds	r7, #12
 8000970:	46bd      	mov	sp, r7
 8000972:	bc80      	pop	{r7}
 8000974:	4770      	bx	lr

08000976 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000976:	b480      	push	{r7}
 8000978:	b083      	sub	sp, #12
 800097a:	af00      	add	r7, sp, #0
 800097c:	6078      	str	r0, [r7, #4]
 800097e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000980:	683b      	ldr	r3, [r7, #0]
 8000982:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000986:	605a      	str	r2, [r3, #4]
	return 0;
 8000988:	2300      	movs	r3, #0
}
 800098a:	4618      	mov	r0, r3
 800098c:	370c      	adds	r7, #12
 800098e:	46bd      	mov	sp, r7
 8000990:	bc80      	pop	{r7}
 8000992:	4770      	bx	lr

08000994 <_isatty>:

int _isatty(int file)
{
 8000994:	b480      	push	{r7}
 8000996:	b083      	sub	sp, #12
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
	return 1;
 800099c:	2301      	movs	r3, #1
}
 800099e:	4618      	mov	r0, r3
 80009a0:	370c      	adds	r7, #12
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bc80      	pop	{r7}
 80009a6:	4770      	bx	lr

080009a8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80009a8:	b480      	push	{r7}
 80009aa:	b085      	sub	sp, #20
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	60f8      	str	r0, [r7, #12]
 80009b0:	60b9      	str	r1, [r7, #8]
 80009b2:	607a      	str	r2, [r7, #4]
	return 0;
 80009b4:	2300      	movs	r3, #0
}
 80009b6:	4618      	mov	r0, r3
 80009b8:	3714      	adds	r7, #20
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bc80      	pop	{r7}
 80009be:	4770      	bx	lr

080009c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b086      	sub	sp, #24
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80009c8:	4a14      	ldr	r2, [pc, #80]	; (8000a1c <_sbrk+0x5c>)
 80009ca:	4b15      	ldr	r3, [pc, #84]	; (8000a20 <_sbrk+0x60>)
 80009cc:	1ad3      	subs	r3, r2, r3
 80009ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009d0:	697b      	ldr	r3, [r7, #20]
 80009d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009d4:	4b13      	ldr	r3, [pc, #76]	; (8000a24 <_sbrk+0x64>)
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d102      	bne.n	80009e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009dc:	4b11      	ldr	r3, [pc, #68]	; (8000a24 <_sbrk+0x64>)
 80009de:	4a12      	ldr	r2, [pc, #72]	; (8000a28 <_sbrk+0x68>)
 80009e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009e2:	4b10      	ldr	r3, [pc, #64]	; (8000a24 <_sbrk+0x64>)
 80009e4:	681a      	ldr	r2, [r3, #0]
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	4413      	add	r3, r2
 80009ea:	693a      	ldr	r2, [r7, #16]
 80009ec:	429a      	cmp	r2, r3
 80009ee:	d207      	bcs.n	8000a00 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009f0:	f002 fc1a 	bl	8003228 <__errno>
 80009f4:	4603      	mov	r3, r0
 80009f6:	220c      	movs	r2, #12
 80009f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80009fa:	f04f 33ff 	mov.w	r3, #4294967295
 80009fe:	e009      	b.n	8000a14 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a00:	4b08      	ldr	r3, [pc, #32]	; (8000a24 <_sbrk+0x64>)
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a06:	4b07      	ldr	r3, [pc, #28]	; (8000a24 <_sbrk+0x64>)
 8000a08:	681a      	ldr	r2, [r3, #0]
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	4413      	add	r3, r2
 8000a0e:	4a05      	ldr	r2, [pc, #20]	; (8000a24 <_sbrk+0x64>)
 8000a10:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a12:	68fb      	ldr	r3, [r7, #12]
}
 8000a14:	4618      	mov	r0, r3
 8000a16:	3718      	adds	r7, #24
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	bd80      	pop	{r7, pc}
 8000a1c:	20050000 	.word	0x20050000
 8000a20:	00000400 	.word	0x00000400
 8000a24:	20000110 	.word	0x20000110
 8000a28:	20000128 	.word	0x20000128

08000a2c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
#endif
}
 8000a30:	bf00      	nop
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bc80      	pop	{r7}
 8000a36:	4770      	bx	lr

08000a38 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000a38:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000a70 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000a3c:	f7ff fff6 	bl	8000a2c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a40:	480c      	ldr	r0, [pc, #48]	; (8000a74 <LoopForever+0x6>)
  ldr r1, =_edata
 8000a42:	490d      	ldr	r1, [pc, #52]	; (8000a78 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a44:	4a0d      	ldr	r2, [pc, #52]	; (8000a7c <LoopForever+0xe>)
  movs r3, #0
 8000a46:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a48:	e002      	b.n	8000a50 <LoopCopyDataInit>

08000a4a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a4a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a4c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a4e:	3304      	adds	r3, #4

08000a50 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a50:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a52:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a54:	d3f9      	bcc.n	8000a4a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a56:	4a0a      	ldr	r2, [pc, #40]	; (8000a80 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a58:	4c0a      	ldr	r4, [pc, #40]	; (8000a84 <LoopForever+0x16>)
  movs r3, #0
 8000a5a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a5c:	e001      	b.n	8000a62 <LoopFillZerobss>

08000a5e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a5e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a60:	3204      	adds	r2, #4

08000a62 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a62:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a64:	d3fb      	bcc.n	8000a5e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000a66:	f002 fbe5 	bl	8003234 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000a6a:	f7ff fd93 	bl	8000594 <main>

08000a6e <LoopForever>:

LoopForever:
    b LoopForever
 8000a6e:	e7fe      	b.n	8000a6e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000a70:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8000a74:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a78:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000a7c:	080042d8 	.word	0x080042d8
  ldr r2, =_sbss
 8000a80:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000a84:	20000128 	.word	0x20000128

08000a88 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000a88:	e7fe      	b.n	8000a88 <ADC1_2_IRQHandler>

08000a8a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a8a:	b580      	push	{r7, lr}
 8000a8c:	b082      	sub	sp, #8
 8000a8e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000a90:	2300      	movs	r3, #0
 8000a92:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a94:	2003      	movs	r0, #3
 8000a96:	f000 f93d 	bl	8000d14 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000a9a:	200f      	movs	r0, #15
 8000a9c:	f000 f80e 	bl	8000abc <HAL_InitTick>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d002      	beq.n	8000aac <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000aa6:	2301      	movs	r3, #1
 8000aa8:	71fb      	strb	r3, [r7, #7]
 8000aaa:	e001      	b.n	8000ab0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000aac:	f7ff fe78 	bl	80007a0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000ab0:	79fb      	ldrb	r3, [r7, #7]
}
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	3708      	adds	r7, #8
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bd80      	pop	{r7, pc}
	...

08000abc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b084      	sub	sp, #16
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000ac8:	4b17      	ldr	r3, [pc, #92]	; (8000b28 <HAL_InitTick+0x6c>)
 8000aca:	781b      	ldrb	r3, [r3, #0]
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d023      	beq.n	8000b18 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000ad0:	4b16      	ldr	r3, [pc, #88]	; (8000b2c <HAL_InitTick+0x70>)
 8000ad2:	681a      	ldr	r2, [r3, #0]
 8000ad4:	4b14      	ldr	r3, [pc, #80]	; (8000b28 <HAL_InitTick+0x6c>)
 8000ad6:	781b      	ldrb	r3, [r3, #0]
 8000ad8:	4619      	mov	r1, r3
 8000ada:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ade:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ae2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	f000 f93b 	bl	8000d62 <HAL_SYSTICK_Config>
 8000aec:	4603      	mov	r3, r0
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d10f      	bne.n	8000b12 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	2b0f      	cmp	r3, #15
 8000af6:	d809      	bhi.n	8000b0c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000af8:	2200      	movs	r2, #0
 8000afa:	6879      	ldr	r1, [r7, #4]
 8000afc:	f04f 30ff 	mov.w	r0, #4294967295
 8000b00:	f000 f913 	bl	8000d2a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000b04:	4a0a      	ldr	r2, [pc, #40]	; (8000b30 <HAL_InitTick+0x74>)
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	6013      	str	r3, [r2, #0]
 8000b0a:	e007      	b.n	8000b1c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000b0c:	2301      	movs	r3, #1
 8000b0e:	73fb      	strb	r3, [r7, #15]
 8000b10:	e004      	b.n	8000b1c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000b12:	2301      	movs	r3, #1
 8000b14:	73fb      	strb	r3, [r7, #15]
 8000b16:	e001      	b.n	8000b1c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000b18:	2301      	movs	r3, #1
 8000b1a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000b1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b1e:	4618      	mov	r0, r3
 8000b20:	3710      	adds	r7, #16
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	bf00      	nop
 8000b28:	20000008 	.word	0x20000008
 8000b2c:	20000000 	.word	0x20000000
 8000b30:	20000004 	.word	0x20000004

08000b34 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b34:	b480      	push	{r7}
 8000b36:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000b38:	4b05      	ldr	r3, [pc, #20]	; (8000b50 <HAL_IncTick+0x1c>)
 8000b3a:	781b      	ldrb	r3, [r3, #0]
 8000b3c:	461a      	mov	r2, r3
 8000b3e:	4b05      	ldr	r3, [pc, #20]	; (8000b54 <HAL_IncTick+0x20>)
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	4413      	add	r3, r2
 8000b44:	4a03      	ldr	r2, [pc, #12]	; (8000b54 <HAL_IncTick+0x20>)
 8000b46:	6013      	str	r3, [r2, #0]
}
 8000b48:	bf00      	nop
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bc80      	pop	{r7}
 8000b4e:	4770      	bx	lr
 8000b50:	20000008 	.word	0x20000008
 8000b54:	20000114 	.word	0x20000114

08000b58 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	af00      	add	r7, sp, #0
  return uwTick;
 8000b5c:	4b02      	ldr	r3, [pc, #8]	; (8000b68 <HAL_GetTick+0x10>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
}
 8000b60:	4618      	mov	r0, r3
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bc80      	pop	{r7}
 8000b66:	4770      	bx	lr
 8000b68:	20000114 	.word	0x20000114

08000b6c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	b084      	sub	sp, #16
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b74:	f7ff fff0 	bl	8000b58 <HAL_GetTick>
 8000b78:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b7e:	68fb      	ldr	r3, [r7, #12]
 8000b80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b84:	d005      	beq.n	8000b92 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000b86:	4b0a      	ldr	r3, [pc, #40]	; (8000bb0 <HAL_Delay+0x44>)
 8000b88:	781b      	ldrb	r3, [r3, #0]
 8000b8a:	461a      	mov	r2, r3
 8000b8c:	68fb      	ldr	r3, [r7, #12]
 8000b8e:	4413      	add	r3, r2
 8000b90:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000b92:	bf00      	nop
 8000b94:	f7ff ffe0 	bl	8000b58 <HAL_GetTick>
 8000b98:	4602      	mov	r2, r0
 8000b9a:	68bb      	ldr	r3, [r7, #8]
 8000b9c:	1ad3      	subs	r3, r2, r3
 8000b9e:	68fa      	ldr	r2, [r7, #12]
 8000ba0:	429a      	cmp	r2, r3
 8000ba2:	d8f7      	bhi.n	8000b94 <HAL_Delay+0x28>
  {
  }
}
 8000ba4:	bf00      	nop
 8000ba6:	bf00      	nop
 8000ba8:	3710      	adds	r7, #16
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bd80      	pop	{r7, pc}
 8000bae:	bf00      	nop
 8000bb0:	20000008 	.word	0x20000008

08000bb4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	b085      	sub	sp, #20
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	f003 0307 	and.w	r3, r3, #7
 8000bc2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bc4:	4b0c      	ldr	r3, [pc, #48]	; (8000bf8 <__NVIC_SetPriorityGrouping+0x44>)
 8000bc6:	68db      	ldr	r3, [r3, #12]
 8000bc8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bca:	68ba      	ldr	r2, [r7, #8]
 8000bcc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000bd0:	4013      	ands	r3, r2
 8000bd2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000bd4:	68fb      	ldr	r3, [r7, #12]
 8000bd6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000bd8:	68bb      	ldr	r3, [r7, #8]
 8000bda:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000bdc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000be0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000be4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000be6:	4a04      	ldr	r2, [pc, #16]	; (8000bf8 <__NVIC_SetPriorityGrouping+0x44>)
 8000be8:	68bb      	ldr	r3, [r7, #8]
 8000bea:	60d3      	str	r3, [r2, #12]
}
 8000bec:	bf00      	nop
 8000bee:	3714      	adds	r7, #20
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	bc80      	pop	{r7}
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop
 8000bf8:	e000ed00 	.word	0xe000ed00

08000bfc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c00:	4b04      	ldr	r3, [pc, #16]	; (8000c14 <__NVIC_GetPriorityGrouping+0x18>)
 8000c02:	68db      	ldr	r3, [r3, #12]
 8000c04:	0a1b      	lsrs	r3, r3, #8
 8000c06:	f003 0307 	and.w	r3, r3, #7
}
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	bc80      	pop	{r7}
 8000c10:	4770      	bx	lr
 8000c12:	bf00      	nop
 8000c14:	e000ed00 	.word	0xe000ed00

08000c18 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	b083      	sub	sp, #12
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	4603      	mov	r3, r0
 8000c20:	6039      	str	r1, [r7, #0]
 8000c22:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	db0a      	blt.n	8000c42 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c2c:	683b      	ldr	r3, [r7, #0]
 8000c2e:	b2da      	uxtb	r2, r3
 8000c30:	490c      	ldr	r1, [pc, #48]	; (8000c64 <__NVIC_SetPriority+0x4c>)
 8000c32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c36:	0112      	lsls	r2, r2, #4
 8000c38:	b2d2      	uxtb	r2, r2
 8000c3a:	440b      	add	r3, r1
 8000c3c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c40:	e00a      	b.n	8000c58 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c42:	683b      	ldr	r3, [r7, #0]
 8000c44:	b2da      	uxtb	r2, r3
 8000c46:	4908      	ldr	r1, [pc, #32]	; (8000c68 <__NVIC_SetPriority+0x50>)
 8000c48:	79fb      	ldrb	r3, [r7, #7]
 8000c4a:	f003 030f 	and.w	r3, r3, #15
 8000c4e:	3b04      	subs	r3, #4
 8000c50:	0112      	lsls	r2, r2, #4
 8000c52:	b2d2      	uxtb	r2, r2
 8000c54:	440b      	add	r3, r1
 8000c56:	761a      	strb	r2, [r3, #24]
}
 8000c58:	bf00      	nop
 8000c5a:	370c      	adds	r7, #12
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	bc80      	pop	{r7}
 8000c60:	4770      	bx	lr
 8000c62:	bf00      	nop
 8000c64:	e000e100 	.word	0xe000e100
 8000c68:	e000ed00 	.word	0xe000ed00

08000c6c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	b089      	sub	sp, #36	; 0x24
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	60f8      	str	r0, [r7, #12]
 8000c74:	60b9      	str	r1, [r7, #8]
 8000c76:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c78:	68fb      	ldr	r3, [r7, #12]
 8000c7a:	f003 0307 	and.w	r3, r3, #7
 8000c7e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c80:	69fb      	ldr	r3, [r7, #28]
 8000c82:	f1c3 0307 	rsb	r3, r3, #7
 8000c86:	2b04      	cmp	r3, #4
 8000c88:	bf28      	it	cs
 8000c8a:	2304      	movcs	r3, #4
 8000c8c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c8e:	69fb      	ldr	r3, [r7, #28]
 8000c90:	3304      	adds	r3, #4
 8000c92:	2b06      	cmp	r3, #6
 8000c94:	d902      	bls.n	8000c9c <NVIC_EncodePriority+0x30>
 8000c96:	69fb      	ldr	r3, [r7, #28]
 8000c98:	3b03      	subs	r3, #3
 8000c9a:	e000      	b.n	8000c9e <NVIC_EncodePriority+0x32>
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ca0:	f04f 32ff 	mov.w	r2, #4294967295
 8000ca4:	69bb      	ldr	r3, [r7, #24]
 8000ca6:	fa02 f303 	lsl.w	r3, r2, r3
 8000caa:	43da      	mvns	r2, r3
 8000cac:	68bb      	ldr	r3, [r7, #8]
 8000cae:	401a      	ands	r2, r3
 8000cb0:	697b      	ldr	r3, [r7, #20]
 8000cb2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000cb4:	f04f 31ff 	mov.w	r1, #4294967295
 8000cb8:	697b      	ldr	r3, [r7, #20]
 8000cba:	fa01 f303 	lsl.w	r3, r1, r3
 8000cbe:	43d9      	mvns	r1, r3
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cc4:	4313      	orrs	r3, r2
         );
}
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	3724      	adds	r7, #36	; 0x24
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bc80      	pop	{r7}
 8000cce:	4770      	bx	lr

08000cd0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b082      	sub	sp, #8
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	3b01      	subs	r3, #1
 8000cdc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000ce0:	d301      	bcc.n	8000ce6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ce2:	2301      	movs	r3, #1
 8000ce4:	e00f      	b.n	8000d06 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ce6:	4a0a      	ldr	r2, [pc, #40]	; (8000d10 <SysTick_Config+0x40>)
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	3b01      	subs	r3, #1
 8000cec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000cee:	210f      	movs	r1, #15
 8000cf0:	f04f 30ff 	mov.w	r0, #4294967295
 8000cf4:	f7ff ff90 	bl	8000c18 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000cf8:	4b05      	ldr	r3, [pc, #20]	; (8000d10 <SysTick_Config+0x40>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000cfe:	4b04      	ldr	r3, [pc, #16]	; (8000d10 <SysTick_Config+0x40>)
 8000d00:	2207      	movs	r2, #7
 8000d02:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d04:	2300      	movs	r3, #0
}
 8000d06:	4618      	mov	r0, r3
 8000d08:	3708      	adds	r7, #8
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bd80      	pop	{r7, pc}
 8000d0e:	bf00      	nop
 8000d10:	e000e010 	.word	0xe000e010

08000d14 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b082      	sub	sp, #8
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d1c:	6878      	ldr	r0, [r7, #4]
 8000d1e:	f7ff ff49 	bl	8000bb4 <__NVIC_SetPriorityGrouping>
}
 8000d22:	bf00      	nop
 8000d24:	3708      	adds	r7, #8
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}

08000d2a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d2a:	b580      	push	{r7, lr}
 8000d2c:	b086      	sub	sp, #24
 8000d2e:	af00      	add	r7, sp, #0
 8000d30:	4603      	mov	r3, r0
 8000d32:	60b9      	str	r1, [r7, #8]
 8000d34:	607a      	str	r2, [r7, #4]
 8000d36:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000d3c:	f7ff ff5e 	bl	8000bfc <__NVIC_GetPriorityGrouping>
 8000d40:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d42:	687a      	ldr	r2, [r7, #4]
 8000d44:	68b9      	ldr	r1, [r7, #8]
 8000d46:	6978      	ldr	r0, [r7, #20]
 8000d48:	f7ff ff90 	bl	8000c6c <NVIC_EncodePriority>
 8000d4c:	4602      	mov	r2, r0
 8000d4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d52:	4611      	mov	r1, r2
 8000d54:	4618      	mov	r0, r3
 8000d56:	f7ff ff5f 	bl	8000c18 <__NVIC_SetPriority>
}
 8000d5a:	bf00      	nop
 8000d5c:	3718      	adds	r7, #24
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bd80      	pop	{r7, pc}

08000d62 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d62:	b580      	push	{r7, lr}
 8000d64:	b082      	sub	sp, #8
 8000d66:	af00      	add	r7, sp, #0
 8000d68:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d6a:	6878      	ldr	r0, [r7, #4]
 8000d6c:	f7ff ffb0 	bl	8000cd0 <SysTick_Config>
 8000d70:	4603      	mov	r3, r0
}
 8000d72:	4618      	mov	r0, r3
 8000d74:	3708      	adds	r7, #8
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd80      	pop	{r7, pc}
	...

08000d7c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	b087      	sub	sp, #28
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
 8000d84:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000d86:	2300      	movs	r3, #0
 8000d88:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d8a:	e166      	b.n	800105a <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000d8c:	683b      	ldr	r3, [r7, #0]
 8000d8e:	681a      	ldr	r2, [r3, #0]
 8000d90:	2101      	movs	r1, #1
 8000d92:	697b      	ldr	r3, [r7, #20]
 8000d94:	fa01 f303 	lsl.w	r3, r1, r3
 8000d98:	4013      	ands	r3, r2
 8000d9a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000d9c:	68fb      	ldr	r3, [r7, #12]
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	f000 8158 	beq.w	8001054 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000da4:	683b      	ldr	r3, [r7, #0]
 8000da6:	685b      	ldr	r3, [r3, #4]
 8000da8:	f003 0303 	and.w	r3, r3, #3
 8000dac:	2b01      	cmp	r3, #1
 8000dae:	d005      	beq.n	8000dbc <HAL_GPIO_Init+0x40>
 8000db0:	683b      	ldr	r3, [r7, #0]
 8000db2:	685b      	ldr	r3, [r3, #4]
 8000db4:	f003 0303 	and.w	r3, r3, #3
 8000db8:	2b02      	cmp	r3, #2
 8000dba:	d130      	bne.n	8000e1e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	689b      	ldr	r3, [r3, #8]
 8000dc0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000dc2:	697b      	ldr	r3, [r7, #20]
 8000dc4:	005b      	lsls	r3, r3, #1
 8000dc6:	2203      	movs	r2, #3
 8000dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8000dcc:	43db      	mvns	r3, r3
 8000dce:	693a      	ldr	r2, [r7, #16]
 8000dd0:	4013      	ands	r3, r2
 8000dd2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000dd4:	683b      	ldr	r3, [r7, #0]
 8000dd6:	68da      	ldr	r2, [r3, #12]
 8000dd8:	697b      	ldr	r3, [r7, #20]
 8000dda:	005b      	lsls	r3, r3, #1
 8000ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8000de0:	693a      	ldr	r2, [r7, #16]
 8000de2:	4313      	orrs	r3, r2
 8000de4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	693a      	ldr	r2, [r7, #16]
 8000dea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	685b      	ldr	r3, [r3, #4]
 8000df0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000df2:	2201      	movs	r2, #1
 8000df4:	697b      	ldr	r3, [r7, #20]
 8000df6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dfa:	43db      	mvns	r3, r3
 8000dfc:	693a      	ldr	r2, [r7, #16]
 8000dfe:	4013      	ands	r3, r2
 8000e00:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e02:	683b      	ldr	r3, [r7, #0]
 8000e04:	685b      	ldr	r3, [r3, #4]
 8000e06:	091b      	lsrs	r3, r3, #4
 8000e08:	f003 0201 	and.w	r2, r3, #1
 8000e0c:	697b      	ldr	r3, [r7, #20]
 8000e0e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e12:	693a      	ldr	r2, [r7, #16]
 8000e14:	4313      	orrs	r3, r2
 8000e16:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	693a      	ldr	r2, [r7, #16]
 8000e1c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e1e:	683b      	ldr	r3, [r7, #0]
 8000e20:	685b      	ldr	r3, [r3, #4]
 8000e22:	f003 0303 	and.w	r3, r3, #3
 8000e26:	2b03      	cmp	r3, #3
 8000e28:	d017      	beq.n	8000e5a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	68db      	ldr	r3, [r3, #12]
 8000e2e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000e30:	697b      	ldr	r3, [r7, #20]
 8000e32:	005b      	lsls	r3, r3, #1
 8000e34:	2203      	movs	r2, #3
 8000e36:	fa02 f303 	lsl.w	r3, r2, r3
 8000e3a:	43db      	mvns	r3, r3
 8000e3c:	693a      	ldr	r2, [r7, #16]
 8000e3e:	4013      	ands	r3, r2
 8000e40:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e42:	683b      	ldr	r3, [r7, #0]
 8000e44:	689a      	ldr	r2, [r3, #8]
 8000e46:	697b      	ldr	r3, [r7, #20]
 8000e48:	005b      	lsls	r3, r3, #1
 8000e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e4e:	693a      	ldr	r2, [r7, #16]
 8000e50:	4313      	orrs	r3, r2
 8000e52:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	693a      	ldr	r2, [r7, #16]
 8000e58:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e5a:	683b      	ldr	r3, [r7, #0]
 8000e5c:	685b      	ldr	r3, [r3, #4]
 8000e5e:	f003 0303 	and.w	r3, r3, #3
 8000e62:	2b02      	cmp	r3, #2
 8000e64:	d123      	bne.n	8000eae <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000e66:	697b      	ldr	r3, [r7, #20]
 8000e68:	08da      	lsrs	r2, r3, #3
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	3208      	adds	r2, #8
 8000e6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e72:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000e74:	697b      	ldr	r3, [r7, #20]
 8000e76:	f003 0307 	and.w	r3, r3, #7
 8000e7a:	009b      	lsls	r3, r3, #2
 8000e7c:	220f      	movs	r2, #15
 8000e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e82:	43db      	mvns	r3, r3
 8000e84:	693a      	ldr	r2, [r7, #16]
 8000e86:	4013      	ands	r3, r2
 8000e88:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000e8a:	683b      	ldr	r3, [r7, #0]
 8000e8c:	691a      	ldr	r2, [r3, #16]
 8000e8e:	697b      	ldr	r3, [r7, #20]
 8000e90:	f003 0307 	and.w	r3, r3, #7
 8000e94:	009b      	lsls	r3, r3, #2
 8000e96:	fa02 f303 	lsl.w	r3, r2, r3
 8000e9a:	693a      	ldr	r2, [r7, #16]
 8000e9c:	4313      	orrs	r3, r2
 8000e9e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000ea0:	697b      	ldr	r3, [r7, #20]
 8000ea2:	08da      	lsrs	r2, r3, #3
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	3208      	adds	r2, #8
 8000ea8:	6939      	ldr	r1, [r7, #16]
 8000eaa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000eb4:	697b      	ldr	r3, [r7, #20]
 8000eb6:	005b      	lsls	r3, r3, #1
 8000eb8:	2203      	movs	r2, #3
 8000eba:	fa02 f303 	lsl.w	r3, r2, r3
 8000ebe:	43db      	mvns	r3, r3
 8000ec0:	693a      	ldr	r2, [r7, #16]
 8000ec2:	4013      	ands	r3, r2
 8000ec4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000ec6:	683b      	ldr	r3, [r7, #0]
 8000ec8:	685b      	ldr	r3, [r3, #4]
 8000eca:	f003 0203 	and.w	r2, r3, #3
 8000ece:	697b      	ldr	r3, [r7, #20]
 8000ed0:	005b      	lsls	r3, r3, #1
 8000ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed6:	693a      	ldr	r2, [r7, #16]
 8000ed8:	4313      	orrs	r3, r2
 8000eda:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	693a      	ldr	r2, [r7, #16]
 8000ee0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000ee2:	683b      	ldr	r3, [r7, #0]
 8000ee4:	685b      	ldr	r3, [r3, #4]
 8000ee6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	f000 80b2 	beq.w	8001054 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ef0:	4b61      	ldr	r3, [pc, #388]	; (8001078 <HAL_GPIO_Init+0x2fc>)
 8000ef2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ef4:	4a60      	ldr	r2, [pc, #384]	; (8001078 <HAL_GPIO_Init+0x2fc>)
 8000ef6:	f043 0301 	orr.w	r3, r3, #1
 8000efa:	6613      	str	r3, [r2, #96]	; 0x60
 8000efc:	4b5e      	ldr	r3, [pc, #376]	; (8001078 <HAL_GPIO_Init+0x2fc>)
 8000efe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f00:	f003 0301 	and.w	r3, r3, #1
 8000f04:	60bb      	str	r3, [r7, #8]
 8000f06:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000f08:	4a5c      	ldr	r2, [pc, #368]	; (800107c <HAL_GPIO_Init+0x300>)
 8000f0a:	697b      	ldr	r3, [r7, #20]
 8000f0c:	089b      	lsrs	r3, r3, #2
 8000f0e:	3302      	adds	r3, #2
 8000f10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f14:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000f16:	697b      	ldr	r3, [r7, #20]
 8000f18:	f003 0303 	and.w	r3, r3, #3
 8000f1c:	009b      	lsls	r3, r3, #2
 8000f1e:	220f      	movs	r2, #15
 8000f20:	fa02 f303 	lsl.w	r3, r2, r3
 8000f24:	43db      	mvns	r3, r3
 8000f26:	693a      	ldr	r2, [r7, #16]
 8000f28:	4013      	ands	r3, r2
 8000f2a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000f32:	d02b      	beq.n	8000f8c <HAL_GPIO_Init+0x210>
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	4a52      	ldr	r2, [pc, #328]	; (8001080 <HAL_GPIO_Init+0x304>)
 8000f38:	4293      	cmp	r3, r2
 8000f3a:	d025      	beq.n	8000f88 <HAL_GPIO_Init+0x20c>
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	4a51      	ldr	r2, [pc, #324]	; (8001084 <HAL_GPIO_Init+0x308>)
 8000f40:	4293      	cmp	r3, r2
 8000f42:	d01f      	beq.n	8000f84 <HAL_GPIO_Init+0x208>
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	4a50      	ldr	r2, [pc, #320]	; (8001088 <HAL_GPIO_Init+0x30c>)
 8000f48:	4293      	cmp	r3, r2
 8000f4a:	d019      	beq.n	8000f80 <HAL_GPIO_Init+0x204>
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	4a4f      	ldr	r2, [pc, #316]	; (800108c <HAL_GPIO_Init+0x310>)
 8000f50:	4293      	cmp	r3, r2
 8000f52:	d013      	beq.n	8000f7c <HAL_GPIO_Init+0x200>
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	4a4e      	ldr	r2, [pc, #312]	; (8001090 <HAL_GPIO_Init+0x314>)
 8000f58:	4293      	cmp	r3, r2
 8000f5a:	d00d      	beq.n	8000f78 <HAL_GPIO_Init+0x1fc>
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	4a4d      	ldr	r2, [pc, #308]	; (8001094 <HAL_GPIO_Init+0x318>)
 8000f60:	4293      	cmp	r3, r2
 8000f62:	d007      	beq.n	8000f74 <HAL_GPIO_Init+0x1f8>
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	4a4c      	ldr	r2, [pc, #304]	; (8001098 <HAL_GPIO_Init+0x31c>)
 8000f68:	4293      	cmp	r3, r2
 8000f6a:	d101      	bne.n	8000f70 <HAL_GPIO_Init+0x1f4>
 8000f6c:	2307      	movs	r3, #7
 8000f6e:	e00e      	b.n	8000f8e <HAL_GPIO_Init+0x212>
 8000f70:	2308      	movs	r3, #8
 8000f72:	e00c      	b.n	8000f8e <HAL_GPIO_Init+0x212>
 8000f74:	2306      	movs	r3, #6
 8000f76:	e00a      	b.n	8000f8e <HAL_GPIO_Init+0x212>
 8000f78:	2305      	movs	r3, #5
 8000f7a:	e008      	b.n	8000f8e <HAL_GPIO_Init+0x212>
 8000f7c:	2304      	movs	r3, #4
 8000f7e:	e006      	b.n	8000f8e <HAL_GPIO_Init+0x212>
 8000f80:	2303      	movs	r3, #3
 8000f82:	e004      	b.n	8000f8e <HAL_GPIO_Init+0x212>
 8000f84:	2302      	movs	r3, #2
 8000f86:	e002      	b.n	8000f8e <HAL_GPIO_Init+0x212>
 8000f88:	2301      	movs	r3, #1
 8000f8a:	e000      	b.n	8000f8e <HAL_GPIO_Init+0x212>
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	697a      	ldr	r2, [r7, #20]
 8000f90:	f002 0203 	and.w	r2, r2, #3
 8000f94:	0092      	lsls	r2, r2, #2
 8000f96:	4093      	lsls	r3, r2
 8000f98:	693a      	ldr	r2, [r7, #16]
 8000f9a:	4313      	orrs	r3, r2
 8000f9c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000f9e:	4937      	ldr	r1, [pc, #220]	; (800107c <HAL_GPIO_Init+0x300>)
 8000fa0:	697b      	ldr	r3, [r7, #20]
 8000fa2:	089b      	lsrs	r3, r3, #2
 8000fa4:	3302      	adds	r3, #2
 8000fa6:	693a      	ldr	r2, [r7, #16]
 8000fa8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000fac:	4b3b      	ldr	r3, [pc, #236]	; (800109c <HAL_GPIO_Init+0x320>)
 8000fae:	689b      	ldr	r3, [r3, #8]
 8000fb0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fb2:	68fb      	ldr	r3, [r7, #12]
 8000fb4:	43db      	mvns	r3, r3
 8000fb6:	693a      	ldr	r2, [r7, #16]
 8000fb8:	4013      	ands	r3, r2
 8000fba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	685b      	ldr	r3, [r3, #4]
 8000fc0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d003      	beq.n	8000fd0 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8000fc8:	693a      	ldr	r2, [r7, #16]
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	4313      	orrs	r3, r2
 8000fce:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000fd0:	4a32      	ldr	r2, [pc, #200]	; (800109c <HAL_GPIO_Init+0x320>)
 8000fd2:	693b      	ldr	r3, [r7, #16]
 8000fd4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000fd6:	4b31      	ldr	r3, [pc, #196]	; (800109c <HAL_GPIO_Init+0x320>)
 8000fd8:	68db      	ldr	r3, [r3, #12]
 8000fda:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	43db      	mvns	r3, r3
 8000fe0:	693a      	ldr	r2, [r7, #16]
 8000fe2:	4013      	ands	r3, r2
 8000fe4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000fe6:	683b      	ldr	r3, [r7, #0]
 8000fe8:	685b      	ldr	r3, [r3, #4]
 8000fea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d003      	beq.n	8000ffa <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8000ff2:	693a      	ldr	r2, [r7, #16]
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	4313      	orrs	r3, r2
 8000ff8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000ffa:	4a28      	ldr	r2, [pc, #160]	; (800109c <HAL_GPIO_Init+0x320>)
 8000ffc:	693b      	ldr	r3, [r7, #16]
 8000ffe:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001000:	4b26      	ldr	r3, [pc, #152]	; (800109c <HAL_GPIO_Init+0x320>)
 8001002:	685b      	ldr	r3, [r3, #4]
 8001004:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001006:	68fb      	ldr	r3, [r7, #12]
 8001008:	43db      	mvns	r3, r3
 800100a:	693a      	ldr	r2, [r7, #16]
 800100c:	4013      	ands	r3, r2
 800100e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001010:	683b      	ldr	r3, [r7, #0]
 8001012:	685b      	ldr	r3, [r3, #4]
 8001014:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001018:	2b00      	cmp	r3, #0
 800101a:	d003      	beq.n	8001024 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 800101c:	693a      	ldr	r2, [r7, #16]
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	4313      	orrs	r3, r2
 8001022:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001024:	4a1d      	ldr	r2, [pc, #116]	; (800109c <HAL_GPIO_Init+0x320>)
 8001026:	693b      	ldr	r3, [r7, #16]
 8001028:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800102a:	4b1c      	ldr	r3, [pc, #112]	; (800109c <HAL_GPIO_Init+0x320>)
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	43db      	mvns	r3, r3
 8001034:	693a      	ldr	r2, [r7, #16]
 8001036:	4013      	ands	r3, r2
 8001038:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	685b      	ldr	r3, [r3, #4]
 800103e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001042:	2b00      	cmp	r3, #0
 8001044:	d003      	beq.n	800104e <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8001046:	693a      	ldr	r2, [r7, #16]
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	4313      	orrs	r3, r2
 800104c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800104e:	4a13      	ldr	r2, [pc, #76]	; (800109c <HAL_GPIO_Init+0x320>)
 8001050:	693b      	ldr	r3, [r7, #16]
 8001052:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001054:	697b      	ldr	r3, [r7, #20]
 8001056:	3301      	adds	r3, #1
 8001058:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800105a:	683b      	ldr	r3, [r7, #0]
 800105c:	681a      	ldr	r2, [r3, #0]
 800105e:	697b      	ldr	r3, [r7, #20]
 8001060:	fa22 f303 	lsr.w	r3, r2, r3
 8001064:	2b00      	cmp	r3, #0
 8001066:	f47f ae91 	bne.w	8000d8c <HAL_GPIO_Init+0x10>
  }
}
 800106a:	bf00      	nop
 800106c:	bf00      	nop
 800106e:	371c      	adds	r7, #28
 8001070:	46bd      	mov	sp, r7
 8001072:	bc80      	pop	{r7}
 8001074:	4770      	bx	lr
 8001076:	bf00      	nop
 8001078:	40021000 	.word	0x40021000
 800107c:	40010000 	.word	0x40010000
 8001080:	48000400 	.word	0x48000400
 8001084:	48000800 	.word	0x48000800
 8001088:	48000c00 	.word	0x48000c00
 800108c:	48001000 	.word	0x48001000
 8001090:	48001400 	.word	0x48001400
 8001094:	48001800 	.word	0x48001800
 8001098:	48001c00 	.word	0x48001c00
 800109c:	40010400 	.word	0x40010400

080010a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010a0:	b480      	push	{r7}
 80010a2:	b083      	sub	sp, #12
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
 80010a8:	460b      	mov	r3, r1
 80010aa:	807b      	strh	r3, [r7, #2]
 80010ac:	4613      	mov	r3, r2
 80010ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80010b0:	787b      	ldrb	r3, [r7, #1]
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d003      	beq.n	80010be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80010b6:	887a      	ldrh	r2, [r7, #2]
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80010bc:	e002      	b.n	80010c4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80010be:	887a      	ldrh	r2, [r7, #2]
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80010c4:	bf00      	nop
 80010c6:	370c      	adds	r7, #12
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bc80      	pop	{r7}
 80010cc:	4770      	bx	lr
	...

080010d0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80010d0:	b480      	push	{r7}
 80010d2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80010d4:	4b03      	ldr	r3, [pc, #12]	; (80010e4 <HAL_PWREx_GetVoltageRange+0x14>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80010dc:	4618      	mov	r0, r3
 80010de:	46bd      	mov	sp, r7
 80010e0:	bc80      	pop	{r7}
 80010e2:	4770      	bx	lr
 80010e4:	40007000 	.word	0x40007000

080010e8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80010e8:	b480      	push	{r7}
 80010ea:	b085      	sub	sp, #20
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80010f6:	d130      	bne.n	800115a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80010f8:	4b22      	ldr	r3, [pc, #136]	; (8001184 <HAL_PWREx_ControlVoltageScaling+0x9c>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001100:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001104:	d038      	beq.n	8001178 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001106:	4b1f      	ldr	r3, [pc, #124]	; (8001184 <HAL_PWREx_ControlVoltageScaling+0x9c>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800110e:	4a1d      	ldr	r2, [pc, #116]	; (8001184 <HAL_PWREx_ControlVoltageScaling+0x9c>)
 8001110:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001114:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001116:	4b1c      	ldr	r3, [pc, #112]	; (8001188 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	2232      	movs	r2, #50	; 0x32
 800111c:	fb02 f303 	mul.w	r3, r2, r3
 8001120:	4a1a      	ldr	r2, [pc, #104]	; (800118c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001122:	fba2 2303 	umull	r2, r3, r2, r3
 8001126:	0c9b      	lsrs	r3, r3, #18
 8001128:	3301      	adds	r3, #1
 800112a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800112c:	e002      	b.n	8001134 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800112e:	68fb      	ldr	r3, [r7, #12]
 8001130:	3b01      	subs	r3, #1
 8001132:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001134:	4b13      	ldr	r3, [pc, #76]	; (8001184 <HAL_PWREx_ControlVoltageScaling+0x9c>)
 8001136:	695b      	ldr	r3, [r3, #20]
 8001138:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800113c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001140:	d102      	bne.n	8001148 <HAL_PWREx_ControlVoltageScaling+0x60>
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	2b00      	cmp	r3, #0
 8001146:	d1f2      	bne.n	800112e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001148:	4b0e      	ldr	r3, [pc, #56]	; (8001184 <HAL_PWREx_ControlVoltageScaling+0x9c>)
 800114a:	695b      	ldr	r3, [r3, #20]
 800114c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001150:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001154:	d110      	bne.n	8001178 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001156:	2303      	movs	r3, #3
 8001158:	e00f      	b.n	800117a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800115a:	4b0a      	ldr	r3, [pc, #40]	; (8001184 <HAL_PWREx_ControlVoltageScaling+0x9c>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001162:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001166:	d007      	beq.n	8001178 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001168:	4b06      	ldr	r3, [pc, #24]	; (8001184 <HAL_PWREx_ControlVoltageScaling+0x9c>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001170:	4a04      	ldr	r2, [pc, #16]	; (8001184 <HAL_PWREx_ControlVoltageScaling+0x9c>)
 8001172:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001176:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001178:	2300      	movs	r3, #0
}
 800117a:	4618      	mov	r0, r3
 800117c:	3714      	adds	r7, #20
 800117e:	46bd      	mov	sp, r7
 8001180:	bc80      	pop	{r7}
 8001182:	4770      	bx	lr
 8001184:	40007000 	.word	0x40007000
 8001188:	20000000 	.word	0x20000000
 800118c:	431bde83 	.word	0x431bde83

08001190 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b088      	sub	sp, #32
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	2b00      	cmp	r3, #0
 800119c:	d102      	bne.n	80011a4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800119e:	2301      	movs	r3, #1
 80011a0:	f000 bc08 	b.w	80019b4 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80011a4:	4b96      	ldr	r3, [pc, #600]	; (8001400 <HAL_RCC_OscConfig+0x270>)
 80011a6:	689b      	ldr	r3, [r3, #8]
 80011a8:	f003 030c 	and.w	r3, r3, #12
 80011ac:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80011ae:	4b94      	ldr	r3, [pc, #592]	; (8001400 <HAL_RCC_OscConfig+0x270>)
 80011b0:	68db      	ldr	r3, [r3, #12]
 80011b2:	f003 0303 	and.w	r3, r3, #3
 80011b6:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	f003 0310 	and.w	r3, r3, #16
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	f000 80e4 	beq.w	800138e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80011c6:	69bb      	ldr	r3, [r7, #24]
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d007      	beq.n	80011dc <HAL_RCC_OscConfig+0x4c>
 80011cc:	69bb      	ldr	r3, [r7, #24]
 80011ce:	2b0c      	cmp	r3, #12
 80011d0:	f040 808b 	bne.w	80012ea <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80011d4:	697b      	ldr	r3, [r7, #20]
 80011d6:	2b01      	cmp	r3, #1
 80011d8:	f040 8087 	bne.w	80012ea <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80011dc:	4b88      	ldr	r3, [pc, #544]	; (8001400 <HAL_RCC_OscConfig+0x270>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	f003 0302 	and.w	r3, r3, #2
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d005      	beq.n	80011f4 <HAL_RCC_OscConfig+0x64>
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	699b      	ldr	r3, [r3, #24]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d101      	bne.n	80011f4 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80011f0:	2301      	movs	r3, #1
 80011f2:	e3df      	b.n	80019b4 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	6a1a      	ldr	r2, [r3, #32]
 80011f8:	4b81      	ldr	r3, [pc, #516]	; (8001400 <HAL_RCC_OscConfig+0x270>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	f003 0308 	and.w	r3, r3, #8
 8001200:	2b00      	cmp	r3, #0
 8001202:	d004      	beq.n	800120e <HAL_RCC_OscConfig+0x7e>
 8001204:	4b7e      	ldr	r3, [pc, #504]	; (8001400 <HAL_RCC_OscConfig+0x270>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800120c:	e005      	b.n	800121a <HAL_RCC_OscConfig+0x8a>
 800120e:	4b7c      	ldr	r3, [pc, #496]	; (8001400 <HAL_RCC_OscConfig+0x270>)
 8001210:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001214:	091b      	lsrs	r3, r3, #4
 8001216:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800121a:	4293      	cmp	r3, r2
 800121c:	d223      	bcs.n	8001266 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	6a1b      	ldr	r3, [r3, #32]
 8001222:	4618      	mov	r0, r3
 8001224:	f000 fd8e 	bl	8001d44 <RCC_SetFlashLatencyFromMSIRange>
 8001228:	4603      	mov	r3, r0
 800122a:	2b00      	cmp	r3, #0
 800122c:	d001      	beq.n	8001232 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800122e:	2301      	movs	r3, #1
 8001230:	e3c0      	b.n	80019b4 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001232:	4b73      	ldr	r3, [pc, #460]	; (8001400 <HAL_RCC_OscConfig+0x270>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	4a72      	ldr	r2, [pc, #456]	; (8001400 <HAL_RCC_OscConfig+0x270>)
 8001238:	f043 0308 	orr.w	r3, r3, #8
 800123c:	6013      	str	r3, [r2, #0]
 800123e:	4b70      	ldr	r3, [pc, #448]	; (8001400 <HAL_RCC_OscConfig+0x270>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	6a1b      	ldr	r3, [r3, #32]
 800124a:	496d      	ldr	r1, [pc, #436]	; (8001400 <HAL_RCC_OscConfig+0x270>)
 800124c:	4313      	orrs	r3, r2
 800124e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001250:	4b6b      	ldr	r3, [pc, #428]	; (8001400 <HAL_RCC_OscConfig+0x270>)
 8001252:	685b      	ldr	r3, [r3, #4]
 8001254:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	69db      	ldr	r3, [r3, #28]
 800125c:	021b      	lsls	r3, r3, #8
 800125e:	4968      	ldr	r1, [pc, #416]	; (8001400 <HAL_RCC_OscConfig+0x270>)
 8001260:	4313      	orrs	r3, r2
 8001262:	604b      	str	r3, [r1, #4]
 8001264:	e025      	b.n	80012b2 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001266:	4b66      	ldr	r3, [pc, #408]	; (8001400 <HAL_RCC_OscConfig+0x270>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	4a65      	ldr	r2, [pc, #404]	; (8001400 <HAL_RCC_OscConfig+0x270>)
 800126c:	f043 0308 	orr.w	r3, r3, #8
 8001270:	6013      	str	r3, [r2, #0]
 8001272:	4b63      	ldr	r3, [pc, #396]	; (8001400 <HAL_RCC_OscConfig+0x270>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	6a1b      	ldr	r3, [r3, #32]
 800127e:	4960      	ldr	r1, [pc, #384]	; (8001400 <HAL_RCC_OscConfig+0x270>)
 8001280:	4313      	orrs	r3, r2
 8001282:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001284:	4b5e      	ldr	r3, [pc, #376]	; (8001400 <HAL_RCC_OscConfig+0x270>)
 8001286:	685b      	ldr	r3, [r3, #4]
 8001288:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	69db      	ldr	r3, [r3, #28]
 8001290:	021b      	lsls	r3, r3, #8
 8001292:	495b      	ldr	r1, [pc, #364]	; (8001400 <HAL_RCC_OscConfig+0x270>)
 8001294:	4313      	orrs	r3, r2
 8001296:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001298:	69bb      	ldr	r3, [r7, #24]
 800129a:	2b00      	cmp	r3, #0
 800129c:	d109      	bne.n	80012b2 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	6a1b      	ldr	r3, [r3, #32]
 80012a2:	4618      	mov	r0, r3
 80012a4:	f000 fd4e 	bl	8001d44 <RCC_SetFlashLatencyFromMSIRange>
 80012a8:	4603      	mov	r3, r0
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d001      	beq.n	80012b2 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80012ae:	2301      	movs	r3, #1
 80012b0:	e380      	b.n	80019b4 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80012b2:	f000 fc87 	bl	8001bc4 <HAL_RCC_GetSysClockFreq>
 80012b6:	4602      	mov	r2, r0
 80012b8:	4b51      	ldr	r3, [pc, #324]	; (8001400 <HAL_RCC_OscConfig+0x270>)
 80012ba:	689b      	ldr	r3, [r3, #8]
 80012bc:	091b      	lsrs	r3, r3, #4
 80012be:	f003 030f 	and.w	r3, r3, #15
 80012c2:	4950      	ldr	r1, [pc, #320]	; (8001404 <HAL_RCC_OscConfig+0x274>)
 80012c4:	5ccb      	ldrb	r3, [r1, r3]
 80012c6:	f003 031f 	and.w	r3, r3, #31
 80012ca:	fa22 f303 	lsr.w	r3, r2, r3
 80012ce:	4a4e      	ldr	r2, [pc, #312]	; (8001408 <HAL_RCC_OscConfig+0x278>)
 80012d0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80012d2:	4b4e      	ldr	r3, [pc, #312]	; (800140c <HAL_RCC_OscConfig+0x27c>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	4618      	mov	r0, r3
 80012d8:	f7ff fbf0 	bl	8000abc <HAL_InitTick>
 80012dc:	4603      	mov	r3, r0
 80012de:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80012e0:	7bfb      	ldrb	r3, [r7, #15]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d052      	beq.n	800138c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80012e6:	7bfb      	ldrb	r3, [r7, #15]
 80012e8:	e364      	b.n	80019b4 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	699b      	ldr	r3, [r3, #24]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d032      	beq.n	8001358 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80012f2:	4b43      	ldr	r3, [pc, #268]	; (8001400 <HAL_RCC_OscConfig+0x270>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	4a42      	ldr	r2, [pc, #264]	; (8001400 <HAL_RCC_OscConfig+0x270>)
 80012f8:	f043 0301 	orr.w	r3, r3, #1
 80012fc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80012fe:	f7ff fc2b 	bl	8000b58 <HAL_GetTick>
 8001302:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001304:	e008      	b.n	8001318 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001306:	f7ff fc27 	bl	8000b58 <HAL_GetTick>
 800130a:	4602      	mov	r2, r0
 800130c:	693b      	ldr	r3, [r7, #16]
 800130e:	1ad3      	subs	r3, r2, r3
 8001310:	2b02      	cmp	r3, #2
 8001312:	d901      	bls.n	8001318 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8001314:	2303      	movs	r3, #3
 8001316:	e34d      	b.n	80019b4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001318:	4b39      	ldr	r3, [pc, #228]	; (8001400 <HAL_RCC_OscConfig+0x270>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	f003 0302 	and.w	r3, r3, #2
 8001320:	2b00      	cmp	r3, #0
 8001322:	d0f0      	beq.n	8001306 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001324:	4b36      	ldr	r3, [pc, #216]	; (8001400 <HAL_RCC_OscConfig+0x270>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4a35      	ldr	r2, [pc, #212]	; (8001400 <HAL_RCC_OscConfig+0x270>)
 800132a:	f043 0308 	orr.w	r3, r3, #8
 800132e:	6013      	str	r3, [r2, #0]
 8001330:	4b33      	ldr	r3, [pc, #204]	; (8001400 <HAL_RCC_OscConfig+0x270>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	6a1b      	ldr	r3, [r3, #32]
 800133c:	4930      	ldr	r1, [pc, #192]	; (8001400 <HAL_RCC_OscConfig+0x270>)
 800133e:	4313      	orrs	r3, r2
 8001340:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001342:	4b2f      	ldr	r3, [pc, #188]	; (8001400 <HAL_RCC_OscConfig+0x270>)
 8001344:	685b      	ldr	r3, [r3, #4]
 8001346:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	69db      	ldr	r3, [r3, #28]
 800134e:	021b      	lsls	r3, r3, #8
 8001350:	492b      	ldr	r1, [pc, #172]	; (8001400 <HAL_RCC_OscConfig+0x270>)
 8001352:	4313      	orrs	r3, r2
 8001354:	604b      	str	r3, [r1, #4]
 8001356:	e01a      	b.n	800138e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001358:	4b29      	ldr	r3, [pc, #164]	; (8001400 <HAL_RCC_OscConfig+0x270>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	4a28      	ldr	r2, [pc, #160]	; (8001400 <HAL_RCC_OscConfig+0x270>)
 800135e:	f023 0301 	bic.w	r3, r3, #1
 8001362:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001364:	f7ff fbf8 	bl	8000b58 <HAL_GetTick>
 8001368:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800136a:	e008      	b.n	800137e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800136c:	f7ff fbf4 	bl	8000b58 <HAL_GetTick>
 8001370:	4602      	mov	r2, r0
 8001372:	693b      	ldr	r3, [r7, #16]
 8001374:	1ad3      	subs	r3, r2, r3
 8001376:	2b02      	cmp	r3, #2
 8001378:	d901      	bls.n	800137e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800137a:	2303      	movs	r3, #3
 800137c:	e31a      	b.n	80019b4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800137e:	4b20      	ldr	r3, [pc, #128]	; (8001400 <HAL_RCC_OscConfig+0x270>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f003 0302 	and.w	r3, r3, #2
 8001386:	2b00      	cmp	r3, #0
 8001388:	d1f0      	bne.n	800136c <HAL_RCC_OscConfig+0x1dc>
 800138a:	e000      	b.n	800138e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800138c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	f003 0301 	and.w	r3, r3, #1
 8001396:	2b00      	cmp	r3, #0
 8001398:	d073      	beq.n	8001482 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800139a:	69bb      	ldr	r3, [r7, #24]
 800139c:	2b08      	cmp	r3, #8
 800139e:	d005      	beq.n	80013ac <HAL_RCC_OscConfig+0x21c>
 80013a0:	69bb      	ldr	r3, [r7, #24]
 80013a2:	2b0c      	cmp	r3, #12
 80013a4:	d10e      	bne.n	80013c4 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80013a6:	697b      	ldr	r3, [r7, #20]
 80013a8:	2b03      	cmp	r3, #3
 80013aa:	d10b      	bne.n	80013c4 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013ac:	4b14      	ldr	r3, [pc, #80]	; (8001400 <HAL_RCC_OscConfig+0x270>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d063      	beq.n	8001480 <HAL_RCC_OscConfig+0x2f0>
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	685b      	ldr	r3, [r3, #4]
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d15f      	bne.n	8001480 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80013c0:	2301      	movs	r3, #1
 80013c2:	e2f7      	b.n	80019b4 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80013cc:	d106      	bne.n	80013dc <HAL_RCC_OscConfig+0x24c>
 80013ce:	4b0c      	ldr	r3, [pc, #48]	; (8001400 <HAL_RCC_OscConfig+0x270>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	4a0b      	ldr	r2, [pc, #44]	; (8001400 <HAL_RCC_OscConfig+0x270>)
 80013d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013d8:	6013      	str	r3, [r2, #0]
 80013da:	e025      	b.n	8001428 <HAL_RCC_OscConfig+0x298>
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	685b      	ldr	r3, [r3, #4]
 80013e0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80013e4:	d114      	bne.n	8001410 <HAL_RCC_OscConfig+0x280>
 80013e6:	4b06      	ldr	r3, [pc, #24]	; (8001400 <HAL_RCC_OscConfig+0x270>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	4a05      	ldr	r2, [pc, #20]	; (8001400 <HAL_RCC_OscConfig+0x270>)
 80013ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80013f0:	6013      	str	r3, [r2, #0]
 80013f2:	4b03      	ldr	r3, [pc, #12]	; (8001400 <HAL_RCC_OscConfig+0x270>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	4a02      	ldr	r2, [pc, #8]	; (8001400 <HAL_RCC_OscConfig+0x270>)
 80013f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013fc:	6013      	str	r3, [r2, #0]
 80013fe:	e013      	b.n	8001428 <HAL_RCC_OscConfig+0x298>
 8001400:	40021000 	.word	0x40021000
 8001404:	080041e8 	.word	0x080041e8
 8001408:	20000000 	.word	0x20000000
 800140c:	20000004 	.word	0x20000004
 8001410:	4ba0      	ldr	r3, [pc, #640]	; (8001694 <HAL_RCC_OscConfig+0x504>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	4a9f      	ldr	r2, [pc, #636]	; (8001694 <HAL_RCC_OscConfig+0x504>)
 8001416:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800141a:	6013      	str	r3, [r2, #0]
 800141c:	4b9d      	ldr	r3, [pc, #628]	; (8001694 <HAL_RCC_OscConfig+0x504>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	4a9c      	ldr	r2, [pc, #624]	; (8001694 <HAL_RCC_OscConfig+0x504>)
 8001422:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001426:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	685b      	ldr	r3, [r3, #4]
 800142c:	2b00      	cmp	r3, #0
 800142e:	d013      	beq.n	8001458 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001430:	f7ff fb92 	bl	8000b58 <HAL_GetTick>
 8001434:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001436:	e008      	b.n	800144a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001438:	f7ff fb8e 	bl	8000b58 <HAL_GetTick>
 800143c:	4602      	mov	r2, r0
 800143e:	693b      	ldr	r3, [r7, #16]
 8001440:	1ad3      	subs	r3, r2, r3
 8001442:	2b64      	cmp	r3, #100	; 0x64
 8001444:	d901      	bls.n	800144a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001446:	2303      	movs	r3, #3
 8001448:	e2b4      	b.n	80019b4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800144a:	4b92      	ldr	r3, [pc, #584]	; (8001694 <HAL_RCC_OscConfig+0x504>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001452:	2b00      	cmp	r3, #0
 8001454:	d0f0      	beq.n	8001438 <HAL_RCC_OscConfig+0x2a8>
 8001456:	e014      	b.n	8001482 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001458:	f7ff fb7e 	bl	8000b58 <HAL_GetTick>
 800145c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800145e:	e008      	b.n	8001472 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001460:	f7ff fb7a 	bl	8000b58 <HAL_GetTick>
 8001464:	4602      	mov	r2, r0
 8001466:	693b      	ldr	r3, [r7, #16]
 8001468:	1ad3      	subs	r3, r2, r3
 800146a:	2b64      	cmp	r3, #100	; 0x64
 800146c:	d901      	bls.n	8001472 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800146e:	2303      	movs	r3, #3
 8001470:	e2a0      	b.n	80019b4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001472:	4b88      	ldr	r3, [pc, #544]	; (8001694 <HAL_RCC_OscConfig+0x504>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800147a:	2b00      	cmp	r3, #0
 800147c:	d1f0      	bne.n	8001460 <HAL_RCC_OscConfig+0x2d0>
 800147e:	e000      	b.n	8001482 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001480:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	f003 0302 	and.w	r3, r3, #2
 800148a:	2b00      	cmp	r3, #0
 800148c:	d060      	beq.n	8001550 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800148e:	69bb      	ldr	r3, [r7, #24]
 8001490:	2b04      	cmp	r3, #4
 8001492:	d005      	beq.n	80014a0 <HAL_RCC_OscConfig+0x310>
 8001494:	69bb      	ldr	r3, [r7, #24]
 8001496:	2b0c      	cmp	r3, #12
 8001498:	d119      	bne.n	80014ce <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800149a:	697b      	ldr	r3, [r7, #20]
 800149c:	2b02      	cmp	r3, #2
 800149e:	d116      	bne.n	80014ce <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80014a0:	4b7c      	ldr	r3, [pc, #496]	; (8001694 <HAL_RCC_OscConfig+0x504>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d005      	beq.n	80014b8 <HAL_RCC_OscConfig+0x328>
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	68db      	ldr	r3, [r3, #12]
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d101      	bne.n	80014b8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80014b4:	2301      	movs	r3, #1
 80014b6:	e27d      	b.n	80019b4 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014b8:	4b76      	ldr	r3, [pc, #472]	; (8001694 <HAL_RCC_OscConfig+0x504>)
 80014ba:	685b      	ldr	r3, [r3, #4]
 80014bc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	691b      	ldr	r3, [r3, #16]
 80014c4:	061b      	lsls	r3, r3, #24
 80014c6:	4973      	ldr	r1, [pc, #460]	; (8001694 <HAL_RCC_OscConfig+0x504>)
 80014c8:	4313      	orrs	r3, r2
 80014ca:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80014cc:	e040      	b.n	8001550 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	68db      	ldr	r3, [r3, #12]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d023      	beq.n	800151e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80014d6:	4b6f      	ldr	r3, [pc, #444]	; (8001694 <HAL_RCC_OscConfig+0x504>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	4a6e      	ldr	r2, [pc, #440]	; (8001694 <HAL_RCC_OscConfig+0x504>)
 80014dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014e0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014e2:	f7ff fb39 	bl	8000b58 <HAL_GetTick>
 80014e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80014e8:	e008      	b.n	80014fc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80014ea:	f7ff fb35 	bl	8000b58 <HAL_GetTick>
 80014ee:	4602      	mov	r2, r0
 80014f0:	693b      	ldr	r3, [r7, #16]
 80014f2:	1ad3      	subs	r3, r2, r3
 80014f4:	2b02      	cmp	r3, #2
 80014f6:	d901      	bls.n	80014fc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80014f8:	2303      	movs	r3, #3
 80014fa:	e25b      	b.n	80019b4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80014fc:	4b65      	ldr	r3, [pc, #404]	; (8001694 <HAL_RCC_OscConfig+0x504>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001504:	2b00      	cmp	r3, #0
 8001506:	d0f0      	beq.n	80014ea <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001508:	4b62      	ldr	r3, [pc, #392]	; (8001694 <HAL_RCC_OscConfig+0x504>)
 800150a:	685b      	ldr	r3, [r3, #4]
 800150c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	691b      	ldr	r3, [r3, #16]
 8001514:	061b      	lsls	r3, r3, #24
 8001516:	495f      	ldr	r1, [pc, #380]	; (8001694 <HAL_RCC_OscConfig+0x504>)
 8001518:	4313      	orrs	r3, r2
 800151a:	604b      	str	r3, [r1, #4]
 800151c:	e018      	b.n	8001550 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800151e:	4b5d      	ldr	r3, [pc, #372]	; (8001694 <HAL_RCC_OscConfig+0x504>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	4a5c      	ldr	r2, [pc, #368]	; (8001694 <HAL_RCC_OscConfig+0x504>)
 8001524:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001528:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800152a:	f7ff fb15 	bl	8000b58 <HAL_GetTick>
 800152e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001530:	e008      	b.n	8001544 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001532:	f7ff fb11 	bl	8000b58 <HAL_GetTick>
 8001536:	4602      	mov	r2, r0
 8001538:	693b      	ldr	r3, [r7, #16]
 800153a:	1ad3      	subs	r3, r2, r3
 800153c:	2b02      	cmp	r3, #2
 800153e:	d901      	bls.n	8001544 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001540:	2303      	movs	r3, #3
 8001542:	e237      	b.n	80019b4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001544:	4b53      	ldr	r3, [pc, #332]	; (8001694 <HAL_RCC_OscConfig+0x504>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800154c:	2b00      	cmp	r3, #0
 800154e:	d1f0      	bne.n	8001532 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	f003 0308 	and.w	r3, r3, #8
 8001558:	2b00      	cmp	r3, #0
 800155a:	d03c      	beq.n	80015d6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	695b      	ldr	r3, [r3, #20]
 8001560:	2b00      	cmp	r3, #0
 8001562:	d01c      	beq.n	800159e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001564:	4b4b      	ldr	r3, [pc, #300]	; (8001694 <HAL_RCC_OscConfig+0x504>)
 8001566:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800156a:	4a4a      	ldr	r2, [pc, #296]	; (8001694 <HAL_RCC_OscConfig+0x504>)
 800156c:	f043 0301 	orr.w	r3, r3, #1
 8001570:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001574:	f7ff faf0 	bl	8000b58 <HAL_GetTick>
 8001578:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800157a:	e008      	b.n	800158e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800157c:	f7ff faec 	bl	8000b58 <HAL_GetTick>
 8001580:	4602      	mov	r2, r0
 8001582:	693b      	ldr	r3, [r7, #16]
 8001584:	1ad3      	subs	r3, r2, r3
 8001586:	2b02      	cmp	r3, #2
 8001588:	d901      	bls.n	800158e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800158a:	2303      	movs	r3, #3
 800158c:	e212      	b.n	80019b4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800158e:	4b41      	ldr	r3, [pc, #260]	; (8001694 <HAL_RCC_OscConfig+0x504>)
 8001590:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001594:	f003 0302 	and.w	r3, r3, #2
 8001598:	2b00      	cmp	r3, #0
 800159a:	d0ef      	beq.n	800157c <HAL_RCC_OscConfig+0x3ec>
 800159c:	e01b      	b.n	80015d6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800159e:	4b3d      	ldr	r3, [pc, #244]	; (8001694 <HAL_RCC_OscConfig+0x504>)
 80015a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80015a4:	4a3b      	ldr	r2, [pc, #236]	; (8001694 <HAL_RCC_OscConfig+0x504>)
 80015a6:	f023 0301 	bic.w	r3, r3, #1
 80015aa:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015ae:	f7ff fad3 	bl	8000b58 <HAL_GetTick>
 80015b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80015b4:	e008      	b.n	80015c8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80015b6:	f7ff facf 	bl	8000b58 <HAL_GetTick>
 80015ba:	4602      	mov	r2, r0
 80015bc:	693b      	ldr	r3, [r7, #16]
 80015be:	1ad3      	subs	r3, r2, r3
 80015c0:	2b02      	cmp	r3, #2
 80015c2:	d901      	bls.n	80015c8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80015c4:	2303      	movs	r3, #3
 80015c6:	e1f5      	b.n	80019b4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80015c8:	4b32      	ldr	r3, [pc, #200]	; (8001694 <HAL_RCC_OscConfig+0x504>)
 80015ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80015ce:	f003 0302 	and.w	r3, r3, #2
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d1ef      	bne.n	80015b6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	f003 0304 	and.w	r3, r3, #4
 80015de:	2b00      	cmp	r3, #0
 80015e0:	f000 80a6 	beq.w	8001730 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80015e4:	2300      	movs	r3, #0
 80015e6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80015e8:	4b2a      	ldr	r3, [pc, #168]	; (8001694 <HAL_RCC_OscConfig+0x504>)
 80015ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d10d      	bne.n	8001610 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80015f4:	4b27      	ldr	r3, [pc, #156]	; (8001694 <HAL_RCC_OscConfig+0x504>)
 80015f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015f8:	4a26      	ldr	r2, [pc, #152]	; (8001694 <HAL_RCC_OscConfig+0x504>)
 80015fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015fe:	6593      	str	r3, [r2, #88]	; 0x58
 8001600:	4b24      	ldr	r3, [pc, #144]	; (8001694 <HAL_RCC_OscConfig+0x504>)
 8001602:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001604:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001608:	60bb      	str	r3, [r7, #8]
 800160a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800160c:	2301      	movs	r3, #1
 800160e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001610:	4b21      	ldr	r3, [pc, #132]	; (8001698 <HAL_RCC_OscConfig+0x508>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001618:	2b00      	cmp	r3, #0
 800161a:	d118      	bne.n	800164e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800161c:	4b1e      	ldr	r3, [pc, #120]	; (8001698 <HAL_RCC_OscConfig+0x508>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	4a1d      	ldr	r2, [pc, #116]	; (8001698 <HAL_RCC_OscConfig+0x508>)
 8001622:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001626:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001628:	f7ff fa96 	bl	8000b58 <HAL_GetTick>
 800162c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800162e:	e008      	b.n	8001642 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001630:	f7ff fa92 	bl	8000b58 <HAL_GetTick>
 8001634:	4602      	mov	r2, r0
 8001636:	693b      	ldr	r3, [r7, #16]
 8001638:	1ad3      	subs	r3, r2, r3
 800163a:	2b02      	cmp	r3, #2
 800163c:	d901      	bls.n	8001642 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800163e:	2303      	movs	r3, #3
 8001640:	e1b8      	b.n	80019b4 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001642:	4b15      	ldr	r3, [pc, #84]	; (8001698 <HAL_RCC_OscConfig+0x508>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800164a:	2b00      	cmp	r3, #0
 800164c:	d0f0      	beq.n	8001630 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	689b      	ldr	r3, [r3, #8]
 8001652:	2b01      	cmp	r3, #1
 8001654:	d108      	bne.n	8001668 <HAL_RCC_OscConfig+0x4d8>
 8001656:	4b0f      	ldr	r3, [pc, #60]	; (8001694 <HAL_RCC_OscConfig+0x504>)
 8001658:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800165c:	4a0d      	ldr	r2, [pc, #52]	; (8001694 <HAL_RCC_OscConfig+0x504>)
 800165e:	f043 0301 	orr.w	r3, r3, #1
 8001662:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001666:	e029      	b.n	80016bc <HAL_RCC_OscConfig+0x52c>
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	689b      	ldr	r3, [r3, #8]
 800166c:	2b05      	cmp	r3, #5
 800166e:	d115      	bne.n	800169c <HAL_RCC_OscConfig+0x50c>
 8001670:	4b08      	ldr	r3, [pc, #32]	; (8001694 <HAL_RCC_OscConfig+0x504>)
 8001672:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001676:	4a07      	ldr	r2, [pc, #28]	; (8001694 <HAL_RCC_OscConfig+0x504>)
 8001678:	f043 0304 	orr.w	r3, r3, #4
 800167c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001680:	4b04      	ldr	r3, [pc, #16]	; (8001694 <HAL_RCC_OscConfig+0x504>)
 8001682:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001686:	4a03      	ldr	r2, [pc, #12]	; (8001694 <HAL_RCC_OscConfig+0x504>)
 8001688:	f043 0301 	orr.w	r3, r3, #1
 800168c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001690:	e014      	b.n	80016bc <HAL_RCC_OscConfig+0x52c>
 8001692:	bf00      	nop
 8001694:	40021000 	.word	0x40021000
 8001698:	40007000 	.word	0x40007000
 800169c:	4b9d      	ldr	r3, [pc, #628]	; (8001914 <HAL_RCC_OscConfig+0x784>)
 800169e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80016a2:	4a9c      	ldr	r2, [pc, #624]	; (8001914 <HAL_RCC_OscConfig+0x784>)
 80016a4:	f023 0301 	bic.w	r3, r3, #1
 80016a8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80016ac:	4b99      	ldr	r3, [pc, #612]	; (8001914 <HAL_RCC_OscConfig+0x784>)
 80016ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80016b2:	4a98      	ldr	r2, [pc, #608]	; (8001914 <HAL_RCC_OscConfig+0x784>)
 80016b4:	f023 0304 	bic.w	r3, r3, #4
 80016b8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	689b      	ldr	r3, [r3, #8]
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d016      	beq.n	80016f2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016c4:	f7ff fa48 	bl	8000b58 <HAL_GetTick>
 80016c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80016ca:	e00a      	b.n	80016e2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80016cc:	f7ff fa44 	bl	8000b58 <HAL_GetTick>
 80016d0:	4602      	mov	r2, r0
 80016d2:	693b      	ldr	r3, [r7, #16]
 80016d4:	1ad3      	subs	r3, r2, r3
 80016d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80016da:	4293      	cmp	r3, r2
 80016dc:	d901      	bls.n	80016e2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80016de:	2303      	movs	r3, #3
 80016e0:	e168      	b.n	80019b4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80016e2:	4b8c      	ldr	r3, [pc, #560]	; (8001914 <HAL_RCC_OscConfig+0x784>)
 80016e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80016e8:	f003 0302 	and.w	r3, r3, #2
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d0ed      	beq.n	80016cc <HAL_RCC_OscConfig+0x53c>
 80016f0:	e015      	b.n	800171e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016f2:	f7ff fa31 	bl	8000b58 <HAL_GetTick>
 80016f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80016f8:	e00a      	b.n	8001710 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80016fa:	f7ff fa2d 	bl	8000b58 <HAL_GetTick>
 80016fe:	4602      	mov	r2, r0
 8001700:	693b      	ldr	r3, [r7, #16]
 8001702:	1ad3      	subs	r3, r2, r3
 8001704:	f241 3288 	movw	r2, #5000	; 0x1388
 8001708:	4293      	cmp	r3, r2
 800170a:	d901      	bls.n	8001710 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800170c:	2303      	movs	r3, #3
 800170e:	e151      	b.n	80019b4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001710:	4b80      	ldr	r3, [pc, #512]	; (8001914 <HAL_RCC_OscConfig+0x784>)
 8001712:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001716:	f003 0302 	and.w	r3, r3, #2
 800171a:	2b00      	cmp	r3, #0
 800171c:	d1ed      	bne.n	80016fa <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800171e:	7ffb      	ldrb	r3, [r7, #31]
 8001720:	2b01      	cmp	r3, #1
 8001722:	d105      	bne.n	8001730 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001724:	4b7b      	ldr	r3, [pc, #492]	; (8001914 <HAL_RCC_OscConfig+0x784>)
 8001726:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001728:	4a7a      	ldr	r2, [pc, #488]	; (8001914 <HAL_RCC_OscConfig+0x784>)
 800172a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800172e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	f003 0320 	and.w	r3, r3, #32
 8001738:	2b00      	cmp	r3, #0
 800173a:	d03c      	beq.n	80017b6 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001740:	2b00      	cmp	r3, #0
 8001742:	d01c      	beq.n	800177e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001744:	4b73      	ldr	r3, [pc, #460]	; (8001914 <HAL_RCC_OscConfig+0x784>)
 8001746:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800174a:	4a72      	ldr	r2, [pc, #456]	; (8001914 <HAL_RCC_OscConfig+0x784>)
 800174c:	f043 0301 	orr.w	r3, r3, #1
 8001750:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001754:	f7ff fa00 	bl	8000b58 <HAL_GetTick>
 8001758:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800175a:	e008      	b.n	800176e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800175c:	f7ff f9fc 	bl	8000b58 <HAL_GetTick>
 8001760:	4602      	mov	r2, r0
 8001762:	693b      	ldr	r3, [r7, #16]
 8001764:	1ad3      	subs	r3, r2, r3
 8001766:	2b02      	cmp	r3, #2
 8001768:	d901      	bls.n	800176e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800176a:	2303      	movs	r3, #3
 800176c:	e122      	b.n	80019b4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800176e:	4b69      	ldr	r3, [pc, #420]	; (8001914 <HAL_RCC_OscConfig+0x784>)
 8001770:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001774:	f003 0302 	and.w	r3, r3, #2
 8001778:	2b00      	cmp	r3, #0
 800177a:	d0ef      	beq.n	800175c <HAL_RCC_OscConfig+0x5cc>
 800177c:	e01b      	b.n	80017b6 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800177e:	4b65      	ldr	r3, [pc, #404]	; (8001914 <HAL_RCC_OscConfig+0x784>)
 8001780:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001784:	4a63      	ldr	r2, [pc, #396]	; (8001914 <HAL_RCC_OscConfig+0x784>)
 8001786:	f023 0301 	bic.w	r3, r3, #1
 800178a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800178e:	f7ff f9e3 	bl	8000b58 <HAL_GetTick>
 8001792:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001794:	e008      	b.n	80017a8 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001796:	f7ff f9df 	bl	8000b58 <HAL_GetTick>
 800179a:	4602      	mov	r2, r0
 800179c:	693b      	ldr	r3, [r7, #16]
 800179e:	1ad3      	subs	r3, r2, r3
 80017a0:	2b02      	cmp	r3, #2
 80017a2:	d901      	bls.n	80017a8 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80017a4:	2303      	movs	r3, #3
 80017a6:	e105      	b.n	80019b4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80017a8:	4b5a      	ldr	r3, [pc, #360]	; (8001914 <HAL_RCC_OscConfig+0x784>)
 80017aa:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80017ae:	f003 0302 	and.w	r3, r3, #2
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d1ef      	bne.n	8001796 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	f000 80f9 	beq.w	80019b2 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017c4:	2b02      	cmp	r3, #2
 80017c6:	f040 80cf 	bne.w	8001968 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80017ca:	4b52      	ldr	r3, [pc, #328]	; (8001914 <HAL_RCC_OscConfig+0x784>)
 80017cc:	68db      	ldr	r3, [r3, #12]
 80017ce:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80017d0:	697b      	ldr	r3, [r7, #20]
 80017d2:	f003 0203 	and.w	r2, r3, #3
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017da:	429a      	cmp	r2, r3
 80017dc:	d12c      	bne.n	8001838 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80017de:	697b      	ldr	r3, [r7, #20]
 80017e0:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017e8:	3b01      	subs	r3, #1
 80017ea:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80017ec:	429a      	cmp	r2, r3
 80017ee:	d123      	bne.n	8001838 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80017f0:	697b      	ldr	r3, [r7, #20]
 80017f2:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017fa:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80017fc:	429a      	cmp	r2, r3
 80017fe:	d11b      	bne.n	8001838 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001800:	697b      	ldr	r3, [r7, #20]
 8001802:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800180a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800180c:	429a      	cmp	r2, r3
 800180e:	d113      	bne.n	8001838 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001810:	697b      	ldr	r3, [r7, #20]
 8001812:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800181a:	085b      	lsrs	r3, r3, #1
 800181c:	3b01      	subs	r3, #1
 800181e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001820:	429a      	cmp	r2, r3
 8001822:	d109      	bne.n	8001838 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001824:	697b      	ldr	r3, [r7, #20]
 8001826:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800182e:	085b      	lsrs	r3, r3, #1
 8001830:	3b01      	subs	r3, #1
 8001832:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001834:	429a      	cmp	r2, r3
 8001836:	d071      	beq.n	800191c <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001838:	69bb      	ldr	r3, [r7, #24]
 800183a:	2b0c      	cmp	r3, #12
 800183c:	d068      	beq.n	8001910 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800183e:	4b35      	ldr	r3, [pc, #212]	; (8001914 <HAL_RCC_OscConfig+0x784>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001846:	2b00      	cmp	r3, #0
 8001848:	d105      	bne.n	8001856 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800184a:	4b32      	ldr	r3, [pc, #200]	; (8001914 <HAL_RCC_OscConfig+0x784>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001852:	2b00      	cmp	r3, #0
 8001854:	d001      	beq.n	800185a <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8001856:	2301      	movs	r3, #1
 8001858:	e0ac      	b.n	80019b4 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800185a:	4b2e      	ldr	r3, [pc, #184]	; (8001914 <HAL_RCC_OscConfig+0x784>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	4a2d      	ldr	r2, [pc, #180]	; (8001914 <HAL_RCC_OscConfig+0x784>)
 8001860:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001864:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001866:	f7ff f977 	bl	8000b58 <HAL_GetTick>
 800186a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800186c:	e008      	b.n	8001880 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800186e:	f7ff f973 	bl	8000b58 <HAL_GetTick>
 8001872:	4602      	mov	r2, r0
 8001874:	693b      	ldr	r3, [r7, #16]
 8001876:	1ad3      	subs	r3, r2, r3
 8001878:	2b02      	cmp	r3, #2
 800187a:	d901      	bls.n	8001880 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 800187c:	2303      	movs	r3, #3
 800187e:	e099      	b.n	80019b4 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001880:	4b24      	ldr	r3, [pc, #144]	; (8001914 <HAL_RCC_OscConfig+0x784>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001888:	2b00      	cmp	r3, #0
 800188a:	d1f0      	bne.n	800186e <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800188c:	4b21      	ldr	r3, [pc, #132]	; (8001914 <HAL_RCC_OscConfig+0x784>)
 800188e:	68da      	ldr	r2, [r3, #12]
 8001890:	4b21      	ldr	r3, [pc, #132]	; (8001918 <HAL_RCC_OscConfig+0x788>)
 8001892:	4013      	ands	r3, r2
 8001894:	687a      	ldr	r2, [r7, #4]
 8001896:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001898:	687a      	ldr	r2, [r7, #4]
 800189a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800189c:	3a01      	subs	r2, #1
 800189e:	0112      	lsls	r2, r2, #4
 80018a0:	4311      	orrs	r1, r2
 80018a2:	687a      	ldr	r2, [r7, #4]
 80018a4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80018a6:	0212      	lsls	r2, r2, #8
 80018a8:	4311      	orrs	r1, r2
 80018aa:	687a      	ldr	r2, [r7, #4]
 80018ac:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80018ae:	0852      	lsrs	r2, r2, #1
 80018b0:	3a01      	subs	r2, #1
 80018b2:	0552      	lsls	r2, r2, #21
 80018b4:	4311      	orrs	r1, r2
 80018b6:	687a      	ldr	r2, [r7, #4]
 80018b8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80018ba:	0852      	lsrs	r2, r2, #1
 80018bc:	3a01      	subs	r2, #1
 80018be:	0652      	lsls	r2, r2, #25
 80018c0:	4311      	orrs	r1, r2
 80018c2:	687a      	ldr	r2, [r7, #4]
 80018c4:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80018c6:	06d2      	lsls	r2, r2, #27
 80018c8:	430a      	orrs	r2, r1
 80018ca:	4912      	ldr	r1, [pc, #72]	; (8001914 <HAL_RCC_OscConfig+0x784>)
 80018cc:	4313      	orrs	r3, r2
 80018ce:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80018d0:	4b10      	ldr	r3, [pc, #64]	; (8001914 <HAL_RCC_OscConfig+0x784>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a0f      	ldr	r2, [pc, #60]	; (8001914 <HAL_RCC_OscConfig+0x784>)
 80018d6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80018da:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80018dc:	4b0d      	ldr	r3, [pc, #52]	; (8001914 <HAL_RCC_OscConfig+0x784>)
 80018de:	68db      	ldr	r3, [r3, #12]
 80018e0:	4a0c      	ldr	r2, [pc, #48]	; (8001914 <HAL_RCC_OscConfig+0x784>)
 80018e2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80018e6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80018e8:	f7ff f936 	bl	8000b58 <HAL_GetTick>
 80018ec:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80018ee:	e008      	b.n	8001902 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018f0:	f7ff f932 	bl	8000b58 <HAL_GetTick>
 80018f4:	4602      	mov	r2, r0
 80018f6:	693b      	ldr	r3, [r7, #16]
 80018f8:	1ad3      	subs	r3, r2, r3
 80018fa:	2b02      	cmp	r3, #2
 80018fc:	d901      	bls.n	8001902 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80018fe:	2303      	movs	r3, #3
 8001900:	e058      	b.n	80019b4 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001902:	4b04      	ldr	r3, [pc, #16]	; (8001914 <HAL_RCC_OscConfig+0x784>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800190a:	2b00      	cmp	r3, #0
 800190c:	d0f0      	beq.n	80018f0 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800190e:	e050      	b.n	80019b2 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001910:	2301      	movs	r3, #1
 8001912:	e04f      	b.n	80019b4 <HAL_RCC_OscConfig+0x824>
 8001914:	40021000 	.word	0x40021000
 8001918:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800191c:	4b27      	ldr	r3, [pc, #156]	; (80019bc <HAL_RCC_OscConfig+0x82c>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001924:	2b00      	cmp	r3, #0
 8001926:	d144      	bne.n	80019b2 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001928:	4b24      	ldr	r3, [pc, #144]	; (80019bc <HAL_RCC_OscConfig+0x82c>)
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	4a23      	ldr	r2, [pc, #140]	; (80019bc <HAL_RCC_OscConfig+0x82c>)
 800192e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001932:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001934:	4b21      	ldr	r3, [pc, #132]	; (80019bc <HAL_RCC_OscConfig+0x82c>)
 8001936:	68db      	ldr	r3, [r3, #12]
 8001938:	4a20      	ldr	r2, [pc, #128]	; (80019bc <HAL_RCC_OscConfig+0x82c>)
 800193a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800193e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001940:	f7ff f90a 	bl	8000b58 <HAL_GetTick>
 8001944:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001946:	e008      	b.n	800195a <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001948:	f7ff f906 	bl	8000b58 <HAL_GetTick>
 800194c:	4602      	mov	r2, r0
 800194e:	693b      	ldr	r3, [r7, #16]
 8001950:	1ad3      	subs	r3, r2, r3
 8001952:	2b02      	cmp	r3, #2
 8001954:	d901      	bls.n	800195a <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8001956:	2303      	movs	r3, #3
 8001958:	e02c      	b.n	80019b4 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800195a:	4b18      	ldr	r3, [pc, #96]	; (80019bc <HAL_RCC_OscConfig+0x82c>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001962:	2b00      	cmp	r3, #0
 8001964:	d0f0      	beq.n	8001948 <HAL_RCC_OscConfig+0x7b8>
 8001966:	e024      	b.n	80019b2 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001968:	69bb      	ldr	r3, [r7, #24]
 800196a:	2b0c      	cmp	r3, #12
 800196c:	d01f      	beq.n	80019ae <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800196e:	4b13      	ldr	r3, [pc, #76]	; (80019bc <HAL_RCC_OscConfig+0x82c>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4a12      	ldr	r2, [pc, #72]	; (80019bc <HAL_RCC_OscConfig+0x82c>)
 8001974:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001978:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800197a:	f7ff f8ed 	bl	8000b58 <HAL_GetTick>
 800197e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001980:	e008      	b.n	8001994 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001982:	f7ff f8e9 	bl	8000b58 <HAL_GetTick>
 8001986:	4602      	mov	r2, r0
 8001988:	693b      	ldr	r3, [r7, #16]
 800198a:	1ad3      	subs	r3, r2, r3
 800198c:	2b02      	cmp	r3, #2
 800198e:	d901      	bls.n	8001994 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8001990:	2303      	movs	r3, #3
 8001992:	e00f      	b.n	80019b4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001994:	4b09      	ldr	r3, [pc, #36]	; (80019bc <HAL_RCC_OscConfig+0x82c>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800199c:	2b00      	cmp	r3, #0
 800199e:	d1f0      	bne.n	8001982 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80019a0:	4b06      	ldr	r3, [pc, #24]	; (80019bc <HAL_RCC_OscConfig+0x82c>)
 80019a2:	68da      	ldr	r2, [r3, #12]
 80019a4:	4905      	ldr	r1, [pc, #20]	; (80019bc <HAL_RCC_OscConfig+0x82c>)
 80019a6:	4b06      	ldr	r3, [pc, #24]	; (80019c0 <HAL_RCC_OscConfig+0x830>)
 80019a8:	4013      	ands	r3, r2
 80019aa:	60cb      	str	r3, [r1, #12]
 80019ac:	e001      	b.n	80019b2 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80019ae:	2301      	movs	r3, #1
 80019b0:	e000      	b.n	80019b4 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 80019b2:	2300      	movs	r3, #0
}
 80019b4:	4618      	mov	r0, r3
 80019b6:	3720      	adds	r7, #32
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bd80      	pop	{r7, pc}
 80019bc:	40021000 	.word	0x40021000
 80019c0:	feeefffc 	.word	0xfeeefffc

080019c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b084      	sub	sp, #16
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
 80019cc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d101      	bne.n	80019d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80019d4:	2301      	movs	r3, #1
 80019d6:	e0e7      	b.n	8001ba8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80019d8:	4b75      	ldr	r3, [pc, #468]	; (8001bb0 <HAL_RCC_ClockConfig+0x1ec>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f003 0307 	and.w	r3, r3, #7
 80019e0:	683a      	ldr	r2, [r7, #0]
 80019e2:	429a      	cmp	r2, r3
 80019e4:	d910      	bls.n	8001a08 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019e6:	4b72      	ldr	r3, [pc, #456]	; (8001bb0 <HAL_RCC_ClockConfig+0x1ec>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f023 0207 	bic.w	r2, r3, #7
 80019ee:	4970      	ldr	r1, [pc, #448]	; (8001bb0 <HAL_RCC_ClockConfig+0x1ec>)
 80019f0:	683b      	ldr	r3, [r7, #0]
 80019f2:	4313      	orrs	r3, r2
 80019f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80019f6:	4b6e      	ldr	r3, [pc, #440]	; (8001bb0 <HAL_RCC_ClockConfig+0x1ec>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f003 0307 	and.w	r3, r3, #7
 80019fe:	683a      	ldr	r2, [r7, #0]
 8001a00:	429a      	cmp	r2, r3
 8001a02:	d001      	beq.n	8001a08 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001a04:	2301      	movs	r3, #1
 8001a06:	e0cf      	b.n	8001ba8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f003 0302 	and.w	r3, r3, #2
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d010      	beq.n	8001a36 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	689a      	ldr	r2, [r3, #8]
 8001a18:	4b66      	ldr	r3, [pc, #408]	; (8001bb4 <HAL_RCC_ClockConfig+0x1f0>)
 8001a1a:	689b      	ldr	r3, [r3, #8]
 8001a1c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001a20:	429a      	cmp	r2, r3
 8001a22:	d908      	bls.n	8001a36 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a24:	4b63      	ldr	r3, [pc, #396]	; (8001bb4 <HAL_RCC_ClockConfig+0x1f0>)
 8001a26:	689b      	ldr	r3, [r3, #8]
 8001a28:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	689b      	ldr	r3, [r3, #8]
 8001a30:	4960      	ldr	r1, [pc, #384]	; (8001bb4 <HAL_RCC_ClockConfig+0x1f0>)
 8001a32:	4313      	orrs	r3, r2
 8001a34:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f003 0301 	and.w	r3, r3, #1
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d04c      	beq.n	8001adc <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	685b      	ldr	r3, [r3, #4]
 8001a46:	2b03      	cmp	r3, #3
 8001a48:	d107      	bne.n	8001a5a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a4a:	4b5a      	ldr	r3, [pc, #360]	; (8001bb4 <HAL_RCC_ClockConfig+0x1f0>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d121      	bne.n	8001a9a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001a56:	2301      	movs	r3, #1
 8001a58:	e0a6      	b.n	8001ba8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	2b02      	cmp	r3, #2
 8001a60:	d107      	bne.n	8001a72 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001a62:	4b54      	ldr	r3, [pc, #336]	; (8001bb4 <HAL_RCC_ClockConfig+0x1f0>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d115      	bne.n	8001a9a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001a6e:	2301      	movs	r3, #1
 8001a70:	e09a      	b.n	8001ba8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	685b      	ldr	r3, [r3, #4]
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d107      	bne.n	8001a8a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001a7a:	4b4e      	ldr	r3, [pc, #312]	; (8001bb4 <HAL_RCC_ClockConfig+0x1f0>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f003 0302 	and.w	r3, r3, #2
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d109      	bne.n	8001a9a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001a86:	2301      	movs	r3, #1
 8001a88:	e08e      	b.n	8001ba8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001a8a:	4b4a      	ldr	r3, [pc, #296]	; (8001bb4 <HAL_RCC_ClockConfig+0x1f0>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d101      	bne.n	8001a9a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001a96:	2301      	movs	r3, #1
 8001a98:	e086      	b.n	8001ba8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001a9a:	4b46      	ldr	r3, [pc, #280]	; (8001bb4 <HAL_RCC_ClockConfig+0x1f0>)
 8001a9c:	689b      	ldr	r3, [r3, #8]
 8001a9e:	f023 0203 	bic.w	r2, r3, #3
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	685b      	ldr	r3, [r3, #4]
 8001aa6:	4943      	ldr	r1, [pc, #268]	; (8001bb4 <HAL_RCC_ClockConfig+0x1f0>)
 8001aa8:	4313      	orrs	r3, r2
 8001aaa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001aac:	f7ff f854 	bl	8000b58 <HAL_GetTick>
 8001ab0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ab2:	e00a      	b.n	8001aca <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ab4:	f7ff f850 	bl	8000b58 <HAL_GetTick>
 8001ab8:	4602      	mov	r2, r0
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	1ad3      	subs	r3, r2, r3
 8001abe:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d901      	bls.n	8001aca <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001ac6:	2303      	movs	r3, #3
 8001ac8:	e06e      	b.n	8001ba8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001aca:	4b3a      	ldr	r3, [pc, #232]	; (8001bb4 <HAL_RCC_ClockConfig+0x1f0>)
 8001acc:	689b      	ldr	r3, [r3, #8]
 8001ace:	f003 020c 	and.w	r2, r3, #12
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	685b      	ldr	r3, [r3, #4]
 8001ad6:	009b      	lsls	r3, r3, #2
 8001ad8:	429a      	cmp	r2, r3
 8001ada:	d1eb      	bne.n	8001ab4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f003 0302 	and.w	r3, r3, #2
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d010      	beq.n	8001b0a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	689a      	ldr	r2, [r3, #8]
 8001aec:	4b31      	ldr	r3, [pc, #196]	; (8001bb4 <HAL_RCC_ClockConfig+0x1f0>)
 8001aee:	689b      	ldr	r3, [r3, #8]
 8001af0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001af4:	429a      	cmp	r2, r3
 8001af6:	d208      	bcs.n	8001b0a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001af8:	4b2e      	ldr	r3, [pc, #184]	; (8001bb4 <HAL_RCC_ClockConfig+0x1f0>)
 8001afa:	689b      	ldr	r3, [r3, #8]
 8001afc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	689b      	ldr	r3, [r3, #8]
 8001b04:	492b      	ldr	r1, [pc, #172]	; (8001bb4 <HAL_RCC_ClockConfig+0x1f0>)
 8001b06:	4313      	orrs	r3, r2
 8001b08:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001b0a:	4b29      	ldr	r3, [pc, #164]	; (8001bb0 <HAL_RCC_ClockConfig+0x1ec>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f003 0307 	and.w	r3, r3, #7
 8001b12:	683a      	ldr	r2, [r7, #0]
 8001b14:	429a      	cmp	r2, r3
 8001b16:	d210      	bcs.n	8001b3a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b18:	4b25      	ldr	r3, [pc, #148]	; (8001bb0 <HAL_RCC_ClockConfig+0x1ec>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f023 0207 	bic.w	r2, r3, #7
 8001b20:	4923      	ldr	r1, [pc, #140]	; (8001bb0 <HAL_RCC_ClockConfig+0x1ec>)
 8001b22:	683b      	ldr	r3, [r7, #0]
 8001b24:	4313      	orrs	r3, r2
 8001b26:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b28:	4b21      	ldr	r3, [pc, #132]	; (8001bb0 <HAL_RCC_ClockConfig+0x1ec>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	f003 0307 	and.w	r3, r3, #7
 8001b30:	683a      	ldr	r2, [r7, #0]
 8001b32:	429a      	cmp	r2, r3
 8001b34:	d001      	beq.n	8001b3a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001b36:	2301      	movs	r3, #1
 8001b38:	e036      	b.n	8001ba8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f003 0304 	and.w	r3, r3, #4
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d008      	beq.n	8001b58 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b46:	4b1b      	ldr	r3, [pc, #108]	; (8001bb4 <HAL_RCC_ClockConfig+0x1f0>)
 8001b48:	689b      	ldr	r3, [r3, #8]
 8001b4a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	68db      	ldr	r3, [r3, #12]
 8001b52:	4918      	ldr	r1, [pc, #96]	; (8001bb4 <HAL_RCC_ClockConfig+0x1f0>)
 8001b54:	4313      	orrs	r3, r2
 8001b56:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f003 0308 	and.w	r3, r3, #8
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d009      	beq.n	8001b78 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001b64:	4b13      	ldr	r3, [pc, #76]	; (8001bb4 <HAL_RCC_ClockConfig+0x1f0>)
 8001b66:	689b      	ldr	r3, [r3, #8]
 8001b68:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	691b      	ldr	r3, [r3, #16]
 8001b70:	00db      	lsls	r3, r3, #3
 8001b72:	4910      	ldr	r1, [pc, #64]	; (8001bb4 <HAL_RCC_ClockConfig+0x1f0>)
 8001b74:	4313      	orrs	r3, r2
 8001b76:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001b78:	f000 f824 	bl	8001bc4 <HAL_RCC_GetSysClockFreq>
 8001b7c:	4602      	mov	r2, r0
 8001b7e:	4b0d      	ldr	r3, [pc, #52]	; (8001bb4 <HAL_RCC_ClockConfig+0x1f0>)
 8001b80:	689b      	ldr	r3, [r3, #8]
 8001b82:	091b      	lsrs	r3, r3, #4
 8001b84:	f003 030f 	and.w	r3, r3, #15
 8001b88:	490b      	ldr	r1, [pc, #44]	; (8001bb8 <HAL_RCC_ClockConfig+0x1f4>)
 8001b8a:	5ccb      	ldrb	r3, [r1, r3]
 8001b8c:	f003 031f 	and.w	r3, r3, #31
 8001b90:	fa22 f303 	lsr.w	r3, r2, r3
 8001b94:	4a09      	ldr	r2, [pc, #36]	; (8001bbc <HAL_RCC_ClockConfig+0x1f8>)
 8001b96:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001b98:	4b09      	ldr	r3, [pc, #36]	; (8001bc0 <HAL_RCC_ClockConfig+0x1fc>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	f7fe ff8d 	bl	8000abc <HAL_InitTick>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	72fb      	strb	r3, [r7, #11]

  return status;
 8001ba6:	7afb      	ldrb	r3, [r7, #11]
}
 8001ba8:	4618      	mov	r0, r3
 8001baa:	3710      	adds	r7, #16
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bd80      	pop	{r7, pc}
 8001bb0:	40022000 	.word	0x40022000
 8001bb4:	40021000 	.word	0x40021000
 8001bb8:	080041e8 	.word	0x080041e8
 8001bbc:	20000000 	.word	0x20000000
 8001bc0:	20000004 	.word	0x20000004

08001bc4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	b089      	sub	sp, #36	; 0x24
 8001bc8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	61fb      	str	r3, [r7, #28]
 8001bce:	2300      	movs	r3, #0
 8001bd0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001bd2:	4b3d      	ldr	r3, [pc, #244]	; (8001cc8 <HAL_RCC_GetSysClockFreq+0x104>)
 8001bd4:	689b      	ldr	r3, [r3, #8]
 8001bd6:	f003 030c 	and.w	r3, r3, #12
 8001bda:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001bdc:	4b3a      	ldr	r3, [pc, #232]	; (8001cc8 <HAL_RCC_GetSysClockFreq+0x104>)
 8001bde:	68db      	ldr	r3, [r3, #12]
 8001be0:	f003 0303 	and.w	r3, r3, #3
 8001be4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001be6:	693b      	ldr	r3, [r7, #16]
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d005      	beq.n	8001bf8 <HAL_RCC_GetSysClockFreq+0x34>
 8001bec:	693b      	ldr	r3, [r7, #16]
 8001bee:	2b0c      	cmp	r3, #12
 8001bf0:	d121      	bne.n	8001c36 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	2b01      	cmp	r3, #1
 8001bf6:	d11e      	bne.n	8001c36 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001bf8:	4b33      	ldr	r3, [pc, #204]	; (8001cc8 <HAL_RCC_GetSysClockFreq+0x104>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f003 0308 	and.w	r3, r3, #8
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d107      	bne.n	8001c14 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001c04:	4b30      	ldr	r3, [pc, #192]	; (8001cc8 <HAL_RCC_GetSysClockFreq+0x104>)
 8001c06:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001c0a:	0a1b      	lsrs	r3, r3, #8
 8001c0c:	f003 030f 	and.w	r3, r3, #15
 8001c10:	61fb      	str	r3, [r7, #28]
 8001c12:	e005      	b.n	8001c20 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001c14:	4b2c      	ldr	r3, [pc, #176]	; (8001cc8 <HAL_RCC_GetSysClockFreq+0x104>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	091b      	lsrs	r3, r3, #4
 8001c1a:	f003 030f 	and.w	r3, r3, #15
 8001c1e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001c20:	4a2a      	ldr	r2, [pc, #168]	; (8001ccc <HAL_RCC_GetSysClockFreq+0x108>)
 8001c22:	69fb      	ldr	r3, [r7, #28]
 8001c24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c28:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001c2a:	693b      	ldr	r3, [r7, #16]
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d10d      	bne.n	8001c4c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001c30:	69fb      	ldr	r3, [r7, #28]
 8001c32:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001c34:	e00a      	b.n	8001c4c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001c36:	693b      	ldr	r3, [r7, #16]
 8001c38:	2b04      	cmp	r3, #4
 8001c3a:	d102      	bne.n	8001c42 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001c3c:	4b24      	ldr	r3, [pc, #144]	; (8001cd0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001c3e:	61bb      	str	r3, [r7, #24]
 8001c40:	e004      	b.n	8001c4c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001c42:	693b      	ldr	r3, [r7, #16]
 8001c44:	2b08      	cmp	r3, #8
 8001c46:	d101      	bne.n	8001c4c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001c48:	4b22      	ldr	r3, [pc, #136]	; (8001cd4 <HAL_RCC_GetSysClockFreq+0x110>)
 8001c4a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001c4c:	693b      	ldr	r3, [r7, #16]
 8001c4e:	2b0c      	cmp	r3, #12
 8001c50:	d134      	bne.n	8001cbc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001c52:	4b1d      	ldr	r3, [pc, #116]	; (8001cc8 <HAL_RCC_GetSysClockFreq+0x104>)
 8001c54:	68db      	ldr	r3, [r3, #12]
 8001c56:	f003 0303 	and.w	r3, r3, #3
 8001c5a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001c5c:	68bb      	ldr	r3, [r7, #8]
 8001c5e:	2b02      	cmp	r3, #2
 8001c60:	d003      	beq.n	8001c6a <HAL_RCC_GetSysClockFreq+0xa6>
 8001c62:	68bb      	ldr	r3, [r7, #8]
 8001c64:	2b03      	cmp	r3, #3
 8001c66:	d003      	beq.n	8001c70 <HAL_RCC_GetSysClockFreq+0xac>
 8001c68:	e005      	b.n	8001c76 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001c6a:	4b19      	ldr	r3, [pc, #100]	; (8001cd0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001c6c:	617b      	str	r3, [r7, #20]
      break;
 8001c6e:	e005      	b.n	8001c7c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001c70:	4b18      	ldr	r3, [pc, #96]	; (8001cd4 <HAL_RCC_GetSysClockFreq+0x110>)
 8001c72:	617b      	str	r3, [r7, #20]
      break;
 8001c74:	e002      	b.n	8001c7c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001c76:	69fb      	ldr	r3, [r7, #28]
 8001c78:	617b      	str	r3, [r7, #20]
      break;
 8001c7a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001c7c:	4b12      	ldr	r3, [pc, #72]	; (8001cc8 <HAL_RCC_GetSysClockFreq+0x104>)
 8001c7e:	68db      	ldr	r3, [r3, #12]
 8001c80:	091b      	lsrs	r3, r3, #4
 8001c82:	f003 0307 	and.w	r3, r3, #7
 8001c86:	3301      	adds	r3, #1
 8001c88:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001c8a:	4b0f      	ldr	r3, [pc, #60]	; (8001cc8 <HAL_RCC_GetSysClockFreq+0x104>)
 8001c8c:	68db      	ldr	r3, [r3, #12]
 8001c8e:	0a1b      	lsrs	r3, r3, #8
 8001c90:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001c94:	697a      	ldr	r2, [r7, #20]
 8001c96:	fb03 f202 	mul.w	r2, r3, r2
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ca0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001ca2:	4b09      	ldr	r3, [pc, #36]	; (8001cc8 <HAL_RCC_GetSysClockFreq+0x104>)
 8001ca4:	68db      	ldr	r3, [r3, #12]
 8001ca6:	0e5b      	lsrs	r3, r3, #25
 8001ca8:	f003 0303 	and.w	r3, r3, #3
 8001cac:	3301      	adds	r3, #1
 8001cae:	005b      	lsls	r3, r3, #1
 8001cb0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001cb2:	697a      	ldr	r2, [r7, #20]
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cba:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001cbc:	69bb      	ldr	r3, [r7, #24]
}
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	3724      	adds	r7, #36	; 0x24
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bc80      	pop	{r7}
 8001cc6:	4770      	bx	lr
 8001cc8:	40021000 	.word	0x40021000
 8001ccc:	08004200 	.word	0x08004200
 8001cd0:	00f42400 	.word	0x00f42400
 8001cd4:	007a1200 	.word	0x007a1200

08001cd8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001cdc:	4b02      	ldr	r3, [pc, #8]	; (8001ce8 <HAL_RCC_GetHCLKFreq+0x10>)
 8001cde:	681b      	ldr	r3, [r3, #0]
}
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bc80      	pop	{r7}
 8001ce6:	4770      	bx	lr
 8001ce8:	20000000 	.word	0x20000000

08001cec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001cf0:	f7ff fff2 	bl	8001cd8 <HAL_RCC_GetHCLKFreq>
 8001cf4:	4602      	mov	r2, r0
 8001cf6:	4b06      	ldr	r3, [pc, #24]	; (8001d10 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001cf8:	689b      	ldr	r3, [r3, #8]
 8001cfa:	0a1b      	lsrs	r3, r3, #8
 8001cfc:	f003 0307 	and.w	r3, r3, #7
 8001d00:	4904      	ldr	r1, [pc, #16]	; (8001d14 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001d02:	5ccb      	ldrb	r3, [r1, r3]
 8001d04:	f003 031f 	and.w	r3, r3, #31
 8001d08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	bd80      	pop	{r7, pc}
 8001d10:	40021000 	.word	0x40021000
 8001d14:	080041f8 	.word	0x080041f8

08001d18 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001d1c:	f7ff ffdc 	bl	8001cd8 <HAL_RCC_GetHCLKFreq>
 8001d20:	4602      	mov	r2, r0
 8001d22:	4b06      	ldr	r3, [pc, #24]	; (8001d3c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d24:	689b      	ldr	r3, [r3, #8]
 8001d26:	0adb      	lsrs	r3, r3, #11
 8001d28:	f003 0307 	and.w	r3, r3, #7
 8001d2c:	4904      	ldr	r1, [pc, #16]	; (8001d40 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001d2e:	5ccb      	ldrb	r3, [r1, r3]
 8001d30:	f003 031f 	and.w	r3, r3, #31
 8001d34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d38:	4618      	mov	r0, r3
 8001d3a:	bd80      	pop	{r7, pc}
 8001d3c:	40021000 	.word	0x40021000
 8001d40:	080041f8 	.word	0x080041f8

08001d44 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b086      	sub	sp, #24
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001d50:	4b2a      	ldr	r3, [pc, #168]	; (8001dfc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d003      	beq.n	8001d64 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001d5c:	f7ff f9b8 	bl	80010d0 <HAL_PWREx_GetVoltageRange>
 8001d60:	6178      	str	r0, [r7, #20]
 8001d62:	e014      	b.n	8001d8e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001d64:	4b25      	ldr	r3, [pc, #148]	; (8001dfc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d68:	4a24      	ldr	r2, [pc, #144]	; (8001dfc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d6a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d6e:	6593      	str	r3, [r2, #88]	; 0x58
 8001d70:	4b22      	ldr	r3, [pc, #136]	; (8001dfc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d78:	60fb      	str	r3, [r7, #12]
 8001d7a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001d7c:	f7ff f9a8 	bl	80010d0 <HAL_PWREx_GetVoltageRange>
 8001d80:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001d82:	4b1e      	ldr	r3, [pc, #120]	; (8001dfc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d86:	4a1d      	ldr	r2, [pc, #116]	; (8001dfc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001d88:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d8c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001d8e:	697b      	ldr	r3, [r7, #20]
 8001d90:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001d94:	d10b      	bne.n	8001dae <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	2b80      	cmp	r3, #128	; 0x80
 8001d9a:	d919      	bls.n	8001dd0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	2ba0      	cmp	r3, #160	; 0xa0
 8001da0:	d902      	bls.n	8001da8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001da2:	2302      	movs	r3, #2
 8001da4:	613b      	str	r3, [r7, #16]
 8001da6:	e013      	b.n	8001dd0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001da8:	2301      	movs	r3, #1
 8001daa:	613b      	str	r3, [r7, #16]
 8001dac:	e010      	b.n	8001dd0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	2b80      	cmp	r3, #128	; 0x80
 8001db2:	d902      	bls.n	8001dba <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001db4:	2303      	movs	r3, #3
 8001db6:	613b      	str	r3, [r7, #16]
 8001db8:	e00a      	b.n	8001dd0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	2b80      	cmp	r3, #128	; 0x80
 8001dbe:	d102      	bne.n	8001dc6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001dc0:	2302      	movs	r3, #2
 8001dc2:	613b      	str	r3, [r7, #16]
 8001dc4:	e004      	b.n	8001dd0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	2b70      	cmp	r3, #112	; 0x70
 8001dca:	d101      	bne.n	8001dd0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001dcc:	2301      	movs	r3, #1
 8001dce:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001dd0:	4b0b      	ldr	r3, [pc, #44]	; (8001e00 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f023 0207 	bic.w	r2, r3, #7
 8001dd8:	4909      	ldr	r1, [pc, #36]	; (8001e00 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001dda:	693b      	ldr	r3, [r7, #16]
 8001ddc:	4313      	orrs	r3, r2
 8001dde:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001de0:	4b07      	ldr	r3, [pc, #28]	; (8001e00 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f003 0307 	and.w	r3, r3, #7
 8001de8:	693a      	ldr	r2, [r7, #16]
 8001dea:	429a      	cmp	r2, r3
 8001dec:	d001      	beq.n	8001df2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001dee:	2301      	movs	r3, #1
 8001df0:	e000      	b.n	8001df4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001df2:	2300      	movs	r3, #0
}
 8001df4:	4618      	mov	r0, r3
 8001df6:	3718      	adds	r7, #24
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}
 8001dfc:	40021000 	.word	0x40021000
 8001e00:	40022000 	.word	0x40022000

08001e04 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b086      	sub	sp, #24
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001e10:	2300      	movs	r3, #0
 8001e12:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d041      	beq.n	8001ea4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001e24:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8001e28:	d02a      	beq.n	8001e80 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8001e2a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8001e2e:	d824      	bhi.n	8001e7a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8001e30:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001e34:	d008      	beq.n	8001e48 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8001e36:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001e3a:	d81e      	bhi.n	8001e7a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d00a      	beq.n	8001e56 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8001e40:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001e44:	d010      	beq.n	8001e68 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8001e46:	e018      	b.n	8001e7a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001e48:	4b86      	ldr	r3, [pc, #536]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001e4a:	68db      	ldr	r3, [r3, #12]
 8001e4c:	4a85      	ldr	r2, [pc, #532]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001e4e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e52:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001e54:	e015      	b.n	8001e82 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	3304      	adds	r3, #4
 8001e5a:	2100      	movs	r1, #0
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	f000 facd 	bl	80023fc <RCCEx_PLLSAI1_Config>
 8001e62:	4603      	mov	r3, r0
 8001e64:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001e66:	e00c      	b.n	8001e82 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	3320      	adds	r3, #32
 8001e6c:	2100      	movs	r1, #0
 8001e6e:	4618      	mov	r0, r3
 8001e70:	f000 fbb6 	bl	80025e0 <RCCEx_PLLSAI2_Config>
 8001e74:	4603      	mov	r3, r0
 8001e76:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001e78:	e003      	b.n	8001e82 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	74fb      	strb	r3, [r7, #19]
      break;
 8001e7e:	e000      	b.n	8001e82 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8001e80:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001e82:	7cfb      	ldrb	r3, [r7, #19]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d10b      	bne.n	8001ea0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001e88:	4b76      	ldr	r3, [pc, #472]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001e8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e8e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001e96:	4973      	ldr	r1, [pc, #460]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001e98:	4313      	orrs	r3, r2
 8001e9a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8001e9e:	e001      	b.n	8001ea4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001ea0:	7cfb      	ldrb	r3, [r7, #19]
 8001ea2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d041      	beq.n	8001f34 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001eb4:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8001eb8:	d02a      	beq.n	8001f10 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8001eba:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8001ebe:	d824      	bhi.n	8001f0a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8001ec0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001ec4:	d008      	beq.n	8001ed8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8001ec6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001eca:	d81e      	bhi.n	8001f0a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d00a      	beq.n	8001ee6 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8001ed0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001ed4:	d010      	beq.n	8001ef8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8001ed6:	e018      	b.n	8001f0a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001ed8:	4b62      	ldr	r3, [pc, #392]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001eda:	68db      	ldr	r3, [r3, #12]
 8001edc:	4a61      	ldr	r2, [pc, #388]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001ede:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ee2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001ee4:	e015      	b.n	8001f12 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	3304      	adds	r3, #4
 8001eea:	2100      	movs	r1, #0
 8001eec:	4618      	mov	r0, r3
 8001eee:	f000 fa85 	bl	80023fc <RCCEx_PLLSAI1_Config>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001ef6:	e00c      	b.n	8001f12 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	3320      	adds	r3, #32
 8001efc:	2100      	movs	r1, #0
 8001efe:	4618      	mov	r0, r3
 8001f00:	f000 fb6e 	bl	80025e0 <RCCEx_PLLSAI2_Config>
 8001f04:	4603      	mov	r3, r0
 8001f06:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001f08:	e003      	b.n	8001f12 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	74fb      	strb	r3, [r7, #19]
      break;
 8001f0e:	e000      	b.n	8001f12 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8001f10:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001f12:	7cfb      	ldrb	r3, [r7, #19]
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d10b      	bne.n	8001f30 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001f18:	4b52      	ldr	r3, [pc, #328]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f1e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001f26:	494f      	ldr	r1, [pc, #316]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f28:	4313      	orrs	r3, r2
 8001f2a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8001f2e:	e001      	b.n	8001f34 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001f30:	7cfb      	ldrb	r3, [r7, #19]
 8001f32:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	f000 80a0 	beq.w	8002082 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f42:	2300      	movs	r3, #0
 8001f44:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001f46:	4b47      	ldr	r3, [pc, #284]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d101      	bne.n	8001f56 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8001f52:	2301      	movs	r3, #1
 8001f54:	e000      	b.n	8001f58 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8001f56:	2300      	movs	r3, #0
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d00d      	beq.n	8001f78 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f5c:	4b41      	ldr	r3, [pc, #260]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f60:	4a40      	ldr	r2, [pc, #256]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f62:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f66:	6593      	str	r3, [r2, #88]	; 0x58
 8001f68:	4b3e      	ldr	r3, [pc, #248]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f70:	60bb      	str	r3, [r7, #8]
 8001f72:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f74:	2301      	movs	r3, #1
 8001f76:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001f78:	4b3b      	ldr	r3, [pc, #236]	; (8002068 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	4a3a      	ldr	r2, [pc, #232]	; (8002068 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001f7e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f82:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001f84:	f7fe fde8 	bl	8000b58 <HAL_GetTick>
 8001f88:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8001f8a:	e009      	b.n	8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f8c:	f7fe fde4 	bl	8000b58 <HAL_GetTick>
 8001f90:	4602      	mov	r2, r0
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	1ad3      	subs	r3, r2, r3
 8001f96:	2b02      	cmp	r3, #2
 8001f98:	d902      	bls.n	8001fa0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8001f9a:	2303      	movs	r3, #3
 8001f9c:	74fb      	strb	r3, [r7, #19]
        break;
 8001f9e:	e005      	b.n	8001fac <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8001fa0:	4b31      	ldr	r3, [pc, #196]	; (8002068 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d0ef      	beq.n	8001f8c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8001fac:	7cfb      	ldrb	r3, [r7, #19]
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d15c      	bne.n	800206c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001fb2:	4b2c      	ldr	r3, [pc, #176]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001fb8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001fbc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001fbe:	697b      	ldr	r3, [r7, #20]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d01f      	beq.n	8002004 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001fca:	697a      	ldr	r2, [r7, #20]
 8001fcc:	429a      	cmp	r2, r3
 8001fce:	d019      	beq.n	8002004 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001fd0:	4b24      	ldr	r3, [pc, #144]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001fd6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001fda:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001fdc:	4b21      	ldr	r3, [pc, #132]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001fe2:	4a20      	ldr	r2, [pc, #128]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fe4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001fe8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001fec:	4b1d      	ldr	r3, [pc, #116]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001ff2:	4a1c      	ldr	r2, [pc, #112]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001ff4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ff8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001ffc:	4a19      	ldr	r2, [pc, #100]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001ffe:	697b      	ldr	r3, [r7, #20]
 8002000:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002004:	697b      	ldr	r3, [r7, #20]
 8002006:	f003 0301 	and.w	r3, r3, #1
 800200a:	2b00      	cmp	r3, #0
 800200c:	d016      	beq.n	800203c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800200e:	f7fe fda3 	bl	8000b58 <HAL_GetTick>
 8002012:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002014:	e00b      	b.n	800202e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002016:	f7fe fd9f 	bl	8000b58 <HAL_GetTick>
 800201a:	4602      	mov	r2, r0
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	1ad3      	subs	r3, r2, r3
 8002020:	f241 3288 	movw	r2, #5000	; 0x1388
 8002024:	4293      	cmp	r3, r2
 8002026:	d902      	bls.n	800202e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002028:	2303      	movs	r3, #3
 800202a:	74fb      	strb	r3, [r7, #19]
            break;
 800202c:	e006      	b.n	800203c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800202e:	4b0d      	ldr	r3, [pc, #52]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002030:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002034:	f003 0302 	and.w	r3, r3, #2
 8002038:	2b00      	cmp	r3, #0
 800203a:	d0ec      	beq.n	8002016 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800203c:	7cfb      	ldrb	r3, [r7, #19]
 800203e:	2b00      	cmp	r3, #0
 8002040:	d10c      	bne.n	800205c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002042:	4b08      	ldr	r3, [pc, #32]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002044:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002048:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002052:	4904      	ldr	r1, [pc, #16]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002054:	4313      	orrs	r3, r2
 8002056:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800205a:	e009      	b.n	8002070 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800205c:	7cfb      	ldrb	r3, [r7, #19]
 800205e:	74bb      	strb	r3, [r7, #18]
 8002060:	e006      	b.n	8002070 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8002062:	bf00      	nop
 8002064:	40021000 	.word	0x40021000
 8002068:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800206c:	7cfb      	ldrb	r3, [r7, #19]
 800206e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002070:	7c7b      	ldrb	r3, [r7, #17]
 8002072:	2b01      	cmp	r3, #1
 8002074:	d105      	bne.n	8002082 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002076:	4ba6      	ldr	r3, [pc, #664]	; (8002310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002078:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800207a:	4aa5      	ldr	r2, [pc, #660]	; (8002310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800207c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002080:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	f003 0301 	and.w	r3, r3, #1
 800208a:	2b00      	cmp	r3, #0
 800208c:	d00a      	beq.n	80020a4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800208e:	4ba0      	ldr	r3, [pc, #640]	; (8002310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002090:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002094:	f023 0203 	bic.w	r2, r3, #3
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800209c:	499c      	ldr	r1, [pc, #624]	; (8002310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800209e:	4313      	orrs	r3, r2
 80020a0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f003 0302 	and.w	r3, r3, #2
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d00a      	beq.n	80020c6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80020b0:	4b97      	ldr	r3, [pc, #604]	; (8002310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80020b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020b6:	f023 020c 	bic.w	r2, r3, #12
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020be:	4994      	ldr	r1, [pc, #592]	; (8002310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80020c0:	4313      	orrs	r3, r2
 80020c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f003 0304 	and.w	r3, r3, #4
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d00a      	beq.n	80020e8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80020d2:	4b8f      	ldr	r3, [pc, #572]	; (8002310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80020d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020d8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020e0:	498b      	ldr	r1, [pc, #556]	; (8002310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80020e2:	4313      	orrs	r3, r2
 80020e4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f003 0308 	and.w	r3, r3, #8
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d00a      	beq.n	800210a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80020f4:	4b86      	ldr	r3, [pc, #536]	; (8002310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80020f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020fa:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002102:	4983      	ldr	r1, [pc, #524]	; (8002310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002104:	4313      	orrs	r3, r2
 8002106:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f003 0310 	and.w	r3, r3, #16
 8002112:	2b00      	cmp	r3, #0
 8002114:	d00a      	beq.n	800212c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002116:	4b7e      	ldr	r3, [pc, #504]	; (8002310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002118:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800211c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002124:	497a      	ldr	r1, [pc, #488]	; (8002310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002126:	4313      	orrs	r3, r2
 8002128:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f003 0320 	and.w	r3, r3, #32
 8002134:	2b00      	cmp	r3, #0
 8002136:	d00a      	beq.n	800214e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002138:	4b75      	ldr	r3, [pc, #468]	; (8002310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800213a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800213e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002146:	4972      	ldr	r1, [pc, #456]	; (8002310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002148:	4313      	orrs	r3, r2
 800214a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002156:	2b00      	cmp	r3, #0
 8002158:	d00a      	beq.n	8002170 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800215a:	4b6d      	ldr	r3, [pc, #436]	; (8002310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800215c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002160:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002168:	4969      	ldr	r1, [pc, #420]	; (8002310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800216a:	4313      	orrs	r3, r2
 800216c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002178:	2b00      	cmp	r3, #0
 800217a:	d00a      	beq.n	8002192 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800217c:	4b64      	ldr	r3, [pc, #400]	; (8002310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800217e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002182:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800218a:	4961      	ldr	r1, [pc, #388]	; (8002310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800218c:	4313      	orrs	r3, r2
 800218e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800219a:	2b00      	cmp	r3, #0
 800219c:	d00a      	beq.n	80021b4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800219e:	4b5c      	ldr	r3, [pc, #368]	; (8002310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80021a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021a4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80021ac:	4958      	ldr	r1, [pc, #352]	; (8002310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80021ae:	4313      	orrs	r3, r2
 80021b0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d00a      	beq.n	80021d6 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80021c0:	4b53      	ldr	r3, [pc, #332]	; (8002310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80021c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021c6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021ce:	4950      	ldr	r1, [pc, #320]	; (8002310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80021d0:	4313      	orrs	r3, r2
 80021d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d00a      	beq.n	80021f8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80021e2:	4b4b      	ldr	r3, [pc, #300]	; (8002310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80021e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021e8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021f0:	4947      	ldr	r1, [pc, #284]	; (8002310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80021f2:	4313      	orrs	r3, r2
 80021f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002200:	2b00      	cmp	r3, #0
 8002202:	d00a      	beq.n	800221a <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002204:	4b42      	ldr	r3, [pc, #264]	; (8002310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002206:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800220a:	f023 0203 	bic.w	r2, r3, #3
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002212:	493f      	ldr	r1, [pc, #252]	; (8002310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002214:	4313      	orrs	r3, r2
 8002216:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002222:	2b00      	cmp	r3, #0
 8002224:	d028      	beq.n	8002278 <HAL_RCCEx_PeriphCLKConfig+0x474>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002226:	4b3a      	ldr	r3, [pc, #232]	; (8002310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002228:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800222c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002234:	4936      	ldr	r1, [pc, #216]	; (8002310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002236:	4313      	orrs	r3, r2
 8002238:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002240:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002244:	d106      	bne.n	8002254 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002246:	4b32      	ldr	r3, [pc, #200]	; (8002310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002248:	68db      	ldr	r3, [r3, #12]
 800224a:	4a31      	ldr	r2, [pc, #196]	; (8002310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800224c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002250:	60d3      	str	r3, [r2, #12]
 8002252:	e011      	b.n	8002278 <HAL_RCCEx_PeriphCLKConfig+0x474>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002258:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800225c:	d10c      	bne.n	8002278 <HAL_RCCEx_PeriphCLKConfig+0x474>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	3304      	adds	r3, #4
 8002262:	2101      	movs	r1, #1
 8002264:	4618      	mov	r0, r3
 8002266:	f000 f8c9 	bl	80023fc <RCCEx_PLLSAI1_Config>
 800226a:	4603      	mov	r3, r0
 800226c:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800226e:	7cfb      	ldrb	r3, [r7, #19]
 8002270:	2b00      	cmp	r3, #0
 8002272:	d001      	beq.n	8002278 <HAL_RCCEx_PeriphCLKConfig+0x474>
        {
          /* set overall return value */
          status = ret;
 8002274:	7cfb      	ldrb	r3, [r7, #19]
 8002276:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002280:	2b00      	cmp	r3, #0
 8002282:	d028      	beq.n	80022d6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002284:	4b22      	ldr	r3, [pc, #136]	; (8002310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002286:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800228a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002292:	491f      	ldr	r1, [pc, #124]	; (8002310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002294:	4313      	orrs	r3, r2
 8002296:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800229e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80022a2:	d106      	bne.n	80022b2 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80022a4:	4b1a      	ldr	r3, [pc, #104]	; (8002310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80022a6:	68db      	ldr	r3, [r3, #12]
 80022a8:	4a19      	ldr	r2, [pc, #100]	; (8002310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80022aa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80022ae:	60d3      	str	r3, [r2, #12]
 80022b0:	e011      	b.n	80022d6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80022b6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80022ba:	d10c      	bne.n	80022d6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	3304      	adds	r3, #4
 80022c0:	2101      	movs	r1, #1
 80022c2:	4618      	mov	r0, r3
 80022c4:	f000 f89a 	bl	80023fc <RCCEx_PLLSAI1_Config>
 80022c8:	4603      	mov	r3, r0
 80022ca:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80022cc:	7cfb      	ldrb	r3, [r7, #19]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d001      	beq.n	80022d6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
      {
        /* set overall return value */
        status = ret;
 80022d2:	7cfb      	ldrb	r3, [r7, #19]
 80022d4:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d02a      	beq.n	8002338 <HAL_RCCEx_PeriphCLKConfig+0x534>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80022e2:	4b0b      	ldr	r3, [pc, #44]	; (8002310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80022e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022e8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80022f0:	4907      	ldr	r1, [pc, #28]	; (8002310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80022f2:	4313      	orrs	r3, r2
 80022f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80022fc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002300:	d108      	bne.n	8002314 <HAL_RCCEx_PeriphCLKConfig+0x510>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002302:	4b03      	ldr	r3, [pc, #12]	; (8002310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002304:	68db      	ldr	r3, [r3, #12]
 8002306:	4a02      	ldr	r2, [pc, #8]	; (8002310 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8002308:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800230c:	60d3      	str	r3, [r2, #12]
 800230e:	e013      	b.n	8002338 <HAL_RCCEx_PeriphCLKConfig+0x534>
 8002310:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002318:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800231c:	d10c      	bne.n	8002338 <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	3304      	adds	r3, #4
 8002322:	2101      	movs	r1, #1
 8002324:	4618      	mov	r0, r3
 8002326:	f000 f869 	bl	80023fc <RCCEx_PLLSAI1_Config>
 800232a:	4603      	mov	r3, r0
 800232c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800232e:	7cfb      	ldrb	r3, [r7, #19]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d001      	beq.n	8002338 <HAL_RCCEx_PeriphCLKConfig+0x534>
      {
        /* set overall return value */
        status = ret;
 8002334:	7cfb      	ldrb	r3, [r7, #19]
 8002336:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002340:	2b00      	cmp	r3, #0
 8002342:	d02f      	beq.n	80023a4 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002344:	4b2c      	ldr	r3, [pc, #176]	; (80023f8 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8002346:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800234a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002352:	4929      	ldr	r1, [pc, #164]	; (80023f8 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8002354:	4313      	orrs	r3, r2
 8002356:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800235e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002362:	d10d      	bne.n	8002380 <HAL_RCCEx_PeriphCLKConfig+0x57c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	3304      	adds	r3, #4
 8002368:	2102      	movs	r1, #2
 800236a:	4618      	mov	r0, r3
 800236c:	f000 f846 	bl	80023fc <RCCEx_PLLSAI1_Config>
 8002370:	4603      	mov	r3, r0
 8002372:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002374:	7cfb      	ldrb	r3, [r7, #19]
 8002376:	2b00      	cmp	r3, #0
 8002378:	d014      	beq.n	80023a4 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 800237a:	7cfb      	ldrb	r3, [r7, #19]
 800237c:	74bb      	strb	r3, [r7, #18]
 800237e:	e011      	b.n	80023a4 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002384:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002388:	d10c      	bne.n	80023a4 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	3320      	adds	r3, #32
 800238e:	2102      	movs	r1, #2
 8002390:	4618      	mov	r0, r3
 8002392:	f000 f925 	bl	80025e0 <RCCEx_PLLSAI2_Config>
 8002396:	4603      	mov	r3, r0
 8002398:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800239a:	7cfb      	ldrb	r3, [r7, #19]
 800239c:	2b00      	cmp	r3, #0
 800239e:	d001      	beq.n	80023a4 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 80023a0:	7cfb      	ldrb	r3, [r7, #19]
 80023a2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d00b      	beq.n	80023c8 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80023b0:	4b11      	ldr	r3, [pc, #68]	; (80023f8 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80023b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023b6:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80023c0:	490d      	ldr	r1, [pc, #52]	; (80023f8 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80023c2:	4313      	orrs	r3, r2
 80023c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d00b      	beq.n	80023ec <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80023d4:	4b08      	ldr	r3, [pc, #32]	; (80023f8 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80023d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023da:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80023e4:	4904      	ldr	r1, [pc, #16]	; (80023f8 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80023e6:	4313      	orrs	r3, r2
 80023e8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80023ec:	7cbb      	ldrb	r3, [r7, #18]
}
 80023ee:	4618      	mov	r0, r3
 80023f0:	3718      	adds	r7, #24
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}
 80023f6:	bf00      	nop
 80023f8:	40021000 	.word	0x40021000

080023fc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b084      	sub	sp, #16
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
 8002404:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002406:	2300      	movs	r3, #0
 8002408:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800240a:	4b74      	ldr	r3, [pc, #464]	; (80025dc <RCCEx_PLLSAI1_Config+0x1e0>)
 800240c:	68db      	ldr	r3, [r3, #12]
 800240e:	f003 0303 	and.w	r3, r3, #3
 8002412:	2b00      	cmp	r3, #0
 8002414:	d018      	beq.n	8002448 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002416:	4b71      	ldr	r3, [pc, #452]	; (80025dc <RCCEx_PLLSAI1_Config+0x1e0>)
 8002418:	68db      	ldr	r3, [r3, #12]
 800241a:	f003 0203 	and.w	r2, r3, #3
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	429a      	cmp	r2, r3
 8002424:	d10d      	bne.n	8002442 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
       ||
 800242a:	2b00      	cmp	r3, #0
 800242c:	d009      	beq.n	8002442 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800242e:	4b6b      	ldr	r3, [pc, #428]	; (80025dc <RCCEx_PLLSAI1_Config+0x1e0>)
 8002430:	68db      	ldr	r3, [r3, #12]
 8002432:	091b      	lsrs	r3, r3, #4
 8002434:	f003 0307 	and.w	r3, r3, #7
 8002438:	1c5a      	adds	r2, r3, #1
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	685b      	ldr	r3, [r3, #4]
       ||
 800243e:	429a      	cmp	r2, r3
 8002440:	d047      	beq.n	80024d2 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002442:	2301      	movs	r3, #1
 8002444:	73fb      	strb	r3, [r7, #15]
 8002446:	e044      	b.n	80024d2 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	2b03      	cmp	r3, #3
 800244e:	d018      	beq.n	8002482 <RCCEx_PLLSAI1_Config+0x86>
 8002450:	2b03      	cmp	r3, #3
 8002452:	d825      	bhi.n	80024a0 <RCCEx_PLLSAI1_Config+0xa4>
 8002454:	2b01      	cmp	r3, #1
 8002456:	d002      	beq.n	800245e <RCCEx_PLLSAI1_Config+0x62>
 8002458:	2b02      	cmp	r3, #2
 800245a:	d009      	beq.n	8002470 <RCCEx_PLLSAI1_Config+0x74>
 800245c:	e020      	b.n	80024a0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800245e:	4b5f      	ldr	r3, [pc, #380]	; (80025dc <RCCEx_PLLSAI1_Config+0x1e0>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f003 0302 	and.w	r3, r3, #2
 8002466:	2b00      	cmp	r3, #0
 8002468:	d11d      	bne.n	80024a6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800246a:	2301      	movs	r3, #1
 800246c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800246e:	e01a      	b.n	80024a6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002470:	4b5a      	ldr	r3, [pc, #360]	; (80025dc <RCCEx_PLLSAI1_Config+0x1e0>)
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002478:	2b00      	cmp	r3, #0
 800247a:	d116      	bne.n	80024aa <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800247c:	2301      	movs	r3, #1
 800247e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002480:	e013      	b.n	80024aa <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002482:	4b56      	ldr	r3, [pc, #344]	; (80025dc <RCCEx_PLLSAI1_Config+0x1e0>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800248a:	2b00      	cmp	r3, #0
 800248c:	d10f      	bne.n	80024ae <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800248e:	4b53      	ldr	r3, [pc, #332]	; (80025dc <RCCEx_PLLSAI1_Config+0x1e0>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002496:	2b00      	cmp	r3, #0
 8002498:	d109      	bne.n	80024ae <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800249a:	2301      	movs	r3, #1
 800249c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800249e:	e006      	b.n	80024ae <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80024a0:	2301      	movs	r3, #1
 80024a2:	73fb      	strb	r3, [r7, #15]
      break;
 80024a4:	e004      	b.n	80024b0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80024a6:	bf00      	nop
 80024a8:	e002      	b.n	80024b0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80024aa:	bf00      	nop
 80024ac:	e000      	b.n	80024b0 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80024ae:	bf00      	nop
    }

    if(status == HAL_OK)
 80024b0:	7bfb      	ldrb	r3, [r7, #15]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d10d      	bne.n	80024d2 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80024b6:	4b49      	ldr	r3, [pc, #292]	; (80025dc <RCCEx_PLLSAI1_Config+0x1e0>)
 80024b8:	68db      	ldr	r3, [r3, #12]
 80024ba:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6819      	ldr	r1, [r3, #0]
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	3b01      	subs	r3, #1
 80024c8:	011b      	lsls	r3, r3, #4
 80024ca:	430b      	orrs	r3, r1
 80024cc:	4943      	ldr	r1, [pc, #268]	; (80025dc <RCCEx_PLLSAI1_Config+0x1e0>)
 80024ce:	4313      	orrs	r3, r2
 80024d0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80024d2:	7bfb      	ldrb	r3, [r7, #15]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d17c      	bne.n	80025d2 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80024d8:	4b40      	ldr	r3, [pc, #256]	; (80025dc <RCCEx_PLLSAI1_Config+0x1e0>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4a3f      	ldr	r2, [pc, #252]	; (80025dc <RCCEx_PLLSAI1_Config+0x1e0>)
 80024de:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80024e2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80024e4:	f7fe fb38 	bl	8000b58 <HAL_GetTick>
 80024e8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80024ea:	e009      	b.n	8002500 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80024ec:	f7fe fb34 	bl	8000b58 <HAL_GetTick>
 80024f0:	4602      	mov	r2, r0
 80024f2:	68bb      	ldr	r3, [r7, #8]
 80024f4:	1ad3      	subs	r3, r2, r3
 80024f6:	2b02      	cmp	r3, #2
 80024f8:	d902      	bls.n	8002500 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80024fa:	2303      	movs	r3, #3
 80024fc:	73fb      	strb	r3, [r7, #15]
        break;
 80024fe:	e005      	b.n	800250c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002500:	4b36      	ldr	r3, [pc, #216]	; (80025dc <RCCEx_PLLSAI1_Config+0x1e0>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002508:	2b00      	cmp	r3, #0
 800250a:	d1ef      	bne.n	80024ec <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800250c:	7bfb      	ldrb	r3, [r7, #15]
 800250e:	2b00      	cmp	r3, #0
 8002510:	d15f      	bne.n	80025d2 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	2b00      	cmp	r3, #0
 8002516:	d110      	bne.n	800253a <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002518:	4b30      	ldr	r3, [pc, #192]	; (80025dc <RCCEx_PLLSAI1_Config+0x1e0>)
 800251a:	691b      	ldr	r3, [r3, #16]
 800251c:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8002520:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002524:	687a      	ldr	r2, [r7, #4]
 8002526:	6892      	ldr	r2, [r2, #8]
 8002528:	0211      	lsls	r1, r2, #8
 800252a:	687a      	ldr	r2, [r7, #4]
 800252c:	68d2      	ldr	r2, [r2, #12]
 800252e:	06d2      	lsls	r2, r2, #27
 8002530:	430a      	orrs	r2, r1
 8002532:	492a      	ldr	r1, [pc, #168]	; (80025dc <RCCEx_PLLSAI1_Config+0x1e0>)
 8002534:	4313      	orrs	r3, r2
 8002536:	610b      	str	r3, [r1, #16]
 8002538:	e027      	b.n	800258a <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	2b01      	cmp	r3, #1
 800253e:	d112      	bne.n	8002566 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002540:	4b26      	ldr	r3, [pc, #152]	; (80025dc <RCCEx_PLLSAI1_Config+0x1e0>)
 8002542:	691b      	ldr	r3, [r3, #16]
 8002544:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8002548:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800254c:	687a      	ldr	r2, [r7, #4]
 800254e:	6892      	ldr	r2, [r2, #8]
 8002550:	0211      	lsls	r1, r2, #8
 8002552:	687a      	ldr	r2, [r7, #4]
 8002554:	6912      	ldr	r2, [r2, #16]
 8002556:	0852      	lsrs	r2, r2, #1
 8002558:	3a01      	subs	r2, #1
 800255a:	0552      	lsls	r2, r2, #21
 800255c:	430a      	orrs	r2, r1
 800255e:	491f      	ldr	r1, [pc, #124]	; (80025dc <RCCEx_PLLSAI1_Config+0x1e0>)
 8002560:	4313      	orrs	r3, r2
 8002562:	610b      	str	r3, [r1, #16]
 8002564:	e011      	b.n	800258a <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002566:	4b1d      	ldr	r3, [pc, #116]	; (80025dc <RCCEx_PLLSAI1_Config+0x1e0>)
 8002568:	691b      	ldr	r3, [r3, #16]
 800256a:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800256e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002572:	687a      	ldr	r2, [r7, #4]
 8002574:	6892      	ldr	r2, [r2, #8]
 8002576:	0211      	lsls	r1, r2, #8
 8002578:	687a      	ldr	r2, [r7, #4]
 800257a:	6952      	ldr	r2, [r2, #20]
 800257c:	0852      	lsrs	r2, r2, #1
 800257e:	3a01      	subs	r2, #1
 8002580:	0652      	lsls	r2, r2, #25
 8002582:	430a      	orrs	r2, r1
 8002584:	4915      	ldr	r1, [pc, #84]	; (80025dc <RCCEx_PLLSAI1_Config+0x1e0>)
 8002586:	4313      	orrs	r3, r2
 8002588:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800258a:	4b14      	ldr	r3, [pc, #80]	; (80025dc <RCCEx_PLLSAI1_Config+0x1e0>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	4a13      	ldr	r2, [pc, #76]	; (80025dc <RCCEx_PLLSAI1_Config+0x1e0>)
 8002590:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002594:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002596:	f7fe fadf 	bl	8000b58 <HAL_GetTick>
 800259a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800259c:	e009      	b.n	80025b2 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800259e:	f7fe fadb 	bl	8000b58 <HAL_GetTick>
 80025a2:	4602      	mov	r2, r0
 80025a4:	68bb      	ldr	r3, [r7, #8]
 80025a6:	1ad3      	subs	r3, r2, r3
 80025a8:	2b02      	cmp	r3, #2
 80025aa:	d902      	bls.n	80025b2 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 80025ac:	2303      	movs	r3, #3
 80025ae:	73fb      	strb	r3, [r7, #15]
          break;
 80025b0:	e005      	b.n	80025be <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80025b2:	4b0a      	ldr	r3, [pc, #40]	; (80025dc <RCCEx_PLLSAI1_Config+0x1e0>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d0ef      	beq.n	800259e <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 80025be:	7bfb      	ldrb	r3, [r7, #15]
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d106      	bne.n	80025d2 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80025c4:	4b05      	ldr	r3, [pc, #20]	; (80025dc <RCCEx_PLLSAI1_Config+0x1e0>)
 80025c6:	691a      	ldr	r2, [r3, #16]
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	699b      	ldr	r3, [r3, #24]
 80025cc:	4903      	ldr	r1, [pc, #12]	; (80025dc <RCCEx_PLLSAI1_Config+0x1e0>)
 80025ce:	4313      	orrs	r3, r2
 80025d0:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80025d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80025d4:	4618      	mov	r0, r3
 80025d6:	3710      	adds	r7, #16
 80025d8:	46bd      	mov	sp, r7
 80025da:	bd80      	pop	{r7, pc}
 80025dc:	40021000 	.word	0x40021000

080025e0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b084      	sub	sp, #16
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
 80025e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80025ea:	2300      	movs	r3, #0
 80025ec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80025ee:	4b69      	ldr	r3, [pc, #420]	; (8002794 <RCCEx_PLLSAI2_Config+0x1b4>)
 80025f0:	68db      	ldr	r3, [r3, #12]
 80025f2:	f003 0303 	and.w	r3, r3, #3
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d018      	beq.n	800262c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80025fa:	4b66      	ldr	r3, [pc, #408]	; (8002794 <RCCEx_PLLSAI2_Config+0x1b4>)
 80025fc:	68db      	ldr	r3, [r3, #12]
 80025fe:	f003 0203 	and.w	r2, r3, #3
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	429a      	cmp	r2, r3
 8002608:	d10d      	bne.n	8002626 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
       ||
 800260e:	2b00      	cmp	r3, #0
 8002610:	d009      	beq.n	8002626 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002612:	4b60      	ldr	r3, [pc, #384]	; (8002794 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002614:	68db      	ldr	r3, [r3, #12]
 8002616:	091b      	lsrs	r3, r3, #4
 8002618:	f003 0307 	and.w	r3, r3, #7
 800261c:	1c5a      	adds	r2, r3, #1
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	685b      	ldr	r3, [r3, #4]
       ||
 8002622:	429a      	cmp	r2, r3
 8002624:	d047      	beq.n	80026b6 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002626:	2301      	movs	r3, #1
 8002628:	73fb      	strb	r3, [r7, #15]
 800262a:	e044      	b.n	80026b6 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	2b03      	cmp	r3, #3
 8002632:	d018      	beq.n	8002666 <RCCEx_PLLSAI2_Config+0x86>
 8002634:	2b03      	cmp	r3, #3
 8002636:	d825      	bhi.n	8002684 <RCCEx_PLLSAI2_Config+0xa4>
 8002638:	2b01      	cmp	r3, #1
 800263a:	d002      	beq.n	8002642 <RCCEx_PLLSAI2_Config+0x62>
 800263c:	2b02      	cmp	r3, #2
 800263e:	d009      	beq.n	8002654 <RCCEx_PLLSAI2_Config+0x74>
 8002640:	e020      	b.n	8002684 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002642:	4b54      	ldr	r3, [pc, #336]	; (8002794 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f003 0302 	and.w	r3, r3, #2
 800264a:	2b00      	cmp	r3, #0
 800264c:	d11d      	bne.n	800268a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800264e:	2301      	movs	r3, #1
 8002650:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002652:	e01a      	b.n	800268a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002654:	4b4f      	ldr	r3, [pc, #316]	; (8002794 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800265c:	2b00      	cmp	r3, #0
 800265e:	d116      	bne.n	800268e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002660:	2301      	movs	r3, #1
 8002662:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002664:	e013      	b.n	800268e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002666:	4b4b      	ldr	r3, [pc, #300]	; (8002794 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800266e:	2b00      	cmp	r3, #0
 8002670:	d10f      	bne.n	8002692 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002672:	4b48      	ldr	r3, [pc, #288]	; (8002794 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800267a:	2b00      	cmp	r3, #0
 800267c:	d109      	bne.n	8002692 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800267e:	2301      	movs	r3, #1
 8002680:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002682:	e006      	b.n	8002692 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002684:	2301      	movs	r3, #1
 8002686:	73fb      	strb	r3, [r7, #15]
      break;
 8002688:	e004      	b.n	8002694 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800268a:	bf00      	nop
 800268c:	e002      	b.n	8002694 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800268e:	bf00      	nop
 8002690:	e000      	b.n	8002694 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002692:	bf00      	nop
    }

    if(status == HAL_OK)
 8002694:	7bfb      	ldrb	r3, [r7, #15]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d10d      	bne.n	80026b6 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800269a:	4b3e      	ldr	r3, [pc, #248]	; (8002794 <RCCEx_PLLSAI2_Config+0x1b4>)
 800269c:	68db      	ldr	r3, [r3, #12]
 800269e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6819      	ldr	r1, [r3, #0]
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	3b01      	subs	r3, #1
 80026ac:	011b      	lsls	r3, r3, #4
 80026ae:	430b      	orrs	r3, r1
 80026b0:	4938      	ldr	r1, [pc, #224]	; (8002794 <RCCEx_PLLSAI2_Config+0x1b4>)
 80026b2:	4313      	orrs	r3, r2
 80026b4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80026b6:	7bfb      	ldrb	r3, [r7, #15]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d166      	bne.n	800278a <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80026bc:	4b35      	ldr	r3, [pc, #212]	; (8002794 <RCCEx_PLLSAI2_Config+0x1b4>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4a34      	ldr	r2, [pc, #208]	; (8002794 <RCCEx_PLLSAI2_Config+0x1b4>)
 80026c2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80026c6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80026c8:	f7fe fa46 	bl	8000b58 <HAL_GetTick>
 80026cc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80026ce:	e009      	b.n	80026e4 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80026d0:	f7fe fa42 	bl	8000b58 <HAL_GetTick>
 80026d4:	4602      	mov	r2, r0
 80026d6:	68bb      	ldr	r3, [r7, #8]
 80026d8:	1ad3      	subs	r3, r2, r3
 80026da:	2b02      	cmp	r3, #2
 80026dc:	d902      	bls.n	80026e4 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80026de:	2303      	movs	r3, #3
 80026e0:	73fb      	strb	r3, [r7, #15]
        break;
 80026e2:	e005      	b.n	80026f0 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80026e4:	4b2b      	ldr	r3, [pc, #172]	; (8002794 <RCCEx_PLLSAI2_Config+0x1b4>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d1ef      	bne.n	80026d0 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80026f0:	7bfb      	ldrb	r3, [r7, #15]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d149      	bne.n	800278a <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d110      	bne.n	800271e <RCCEx_PLLSAI2_Config+0x13e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80026fc:	4b25      	ldr	r3, [pc, #148]	; (8002794 <RCCEx_PLLSAI2_Config+0x1b4>)
 80026fe:	695b      	ldr	r3, [r3, #20]
 8002700:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8002704:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002708:	687a      	ldr	r2, [r7, #4]
 800270a:	6892      	ldr	r2, [r2, #8]
 800270c:	0211      	lsls	r1, r2, #8
 800270e:	687a      	ldr	r2, [r7, #4]
 8002710:	68d2      	ldr	r2, [r2, #12]
 8002712:	06d2      	lsls	r2, r2, #27
 8002714:	430a      	orrs	r2, r1
 8002716:	491f      	ldr	r1, [pc, #124]	; (8002794 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002718:	4313      	orrs	r3, r2
 800271a:	614b      	str	r3, [r1, #20]
 800271c:	e011      	b.n	8002742 <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800271e:	4b1d      	ldr	r3, [pc, #116]	; (8002794 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002720:	695b      	ldr	r3, [r3, #20]
 8002722:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002726:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800272a:	687a      	ldr	r2, [r7, #4]
 800272c:	6892      	ldr	r2, [r2, #8]
 800272e:	0211      	lsls	r1, r2, #8
 8002730:	687a      	ldr	r2, [r7, #4]
 8002732:	6912      	ldr	r2, [r2, #16]
 8002734:	0852      	lsrs	r2, r2, #1
 8002736:	3a01      	subs	r2, #1
 8002738:	0652      	lsls	r2, r2, #25
 800273a:	430a      	orrs	r2, r1
 800273c:	4915      	ldr	r1, [pc, #84]	; (8002794 <RCCEx_PLLSAI2_Config+0x1b4>)
 800273e:	4313      	orrs	r3, r2
 8002740:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002742:	4b14      	ldr	r3, [pc, #80]	; (8002794 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	4a13      	ldr	r2, [pc, #76]	; (8002794 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002748:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800274c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800274e:	f7fe fa03 	bl	8000b58 <HAL_GetTick>
 8002752:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002754:	e009      	b.n	800276a <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002756:	f7fe f9ff 	bl	8000b58 <HAL_GetTick>
 800275a:	4602      	mov	r2, r0
 800275c:	68bb      	ldr	r3, [r7, #8]
 800275e:	1ad3      	subs	r3, r2, r3
 8002760:	2b02      	cmp	r3, #2
 8002762:	d902      	bls.n	800276a <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 8002764:	2303      	movs	r3, #3
 8002766:	73fb      	strb	r3, [r7, #15]
          break;
 8002768:	e005      	b.n	8002776 <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800276a:	4b0a      	ldr	r3, [pc, #40]	; (8002794 <RCCEx_PLLSAI2_Config+0x1b4>)
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002772:	2b00      	cmp	r3, #0
 8002774:	d0ef      	beq.n	8002756 <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 8002776:	7bfb      	ldrb	r3, [r7, #15]
 8002778:	2b00      	cmp	r3, #0
 800277a:	d106      	bne.n	800278a <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800277c:	4b05      	ldr	r3, [pc, #20]	; (8002794 <RCCEx_PLLSAI2_Config+0x1b4>)
 800277e:	695a      	ldr	r2, [r3, #20]
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	695b      	ldr	r3, [r3, #20]
 8002784:	4903      	ldr	r1, [pc, #12]	; (8002794 <RCCEx_PLLSAI2_Config+0x1b4>)
 8002786:	4313      	orrs	r3, r2
 8002788:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800278a:	7bfb      	ldrb	r3, [r7, #15]
}
 800278c:	4618      	mov	r0, r3
 800278e:	3710      	adds	r7, #16
 8002790:	46bd      	mov	sp, r7
 8002792:	bd80      	pop	{r7, pc}
 8002794:	40021000 	.word	0x40021000

08002798 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b082      	sub	sp, #8
 800279c:	af00      	add	r7, sp, #0
 800279e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d101      	bne.n	80027aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80027a6:	2301      	movs	r3, #1
 80027a8:	e040      	b.n	800282c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d106      	bne.n	80027c0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	2200      	movs	r2, #0
 80027b6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80027ba:	6878      	ldr	r0, [r7, #4]
 80027bc:	f7fe f812 	bl	80007e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2224      	movs	r2, #36	; 0x24
 80027c4:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	681a      	ldr	r2, [r3, #0]
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f022 0201 	bic.w	r2, r2, #1
 80027d4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80027d6:	6878      	ldr	r0, [r7, #4]
 80027d8:	f000 f8c0 	bl	800295c <UART_SetConfig>
 80027dc:	4603      	mov	r3, r0
 80027de:	2b01      	cmp	r3, #1
 80027e0:	d101      	bne.n	80027e6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80027e2:	2301      	movs	r3, #1
 80027e4:	e022      	b.n	800282c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d002      	beq.n	80027f4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80027ee:	6878      	ldr	r0, [r7, #4]
 80027f0:	f000 fb6c 	bl	8002ecc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	685a      	ldr	r2, [r3, #4]
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002802:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	689a      	ldr	r2, [r3, #8]
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002812:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	681a      	ldr	r2, [r3, #0]
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f042 0201 	orr.w	r2, r2, #1
 8002822:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002824:	6878      	ldr	r0, [r7, #4]
 8002826:	f000 fbf2 	bl	800300e <UART_CheckIdleState>
 800282a:	4603      	mov	r3, r0
}
 800282c:	4618      	mov	r0, r3
 800282e:	3708      	adds	r7, #8
 8002830:	46bd      	mov	sp, r7
 8002832:	bd80      	pop	{r7, pc}

08002834 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b08a      	sub	sp, #40	; 0x28
 8002838:	af02      	add	r7, sp, #8
 800283a:	60f8      	str	r0, [r7, #12]
 800283c:	60b9      	str	r1, [r7, #8]
 800283e:	603b      	str	r3, [r7, #0]
 8002840:	4613      	mov	r3, r2
 8002842:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002848:	2b20      	cmp	r3, #32
 800284a:	f040 8082 	bne.w	8002952 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 800284e:	68bb      	ldr	r3, [r7, #8]
 8002850:	2b00      	cmp	r3, #0
 8002852:	d002      	beq.n	800285a <HAL_UART_Transmit+0x26>
 8002854:	88fb      	ldrh	r3, [r7, #6]
 8002856:	2b00      	cmp	r3, #0
 8002858:	d101      	bne.n	800285e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800285a:	2301      	movs	r3, #1
 800285c:	e07a      	b.n	8002954 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8002864:	2b01      	cmp	r3, #1
 8002866:	d101      	bne.n	800286c <HAL_UART_Transmit+0x38>
 8002868:	2302      	movs	r3, #2
 800286a:	e073      	b.n	8002954 <HAL_UART_Transmit+0x120>
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	2201      	movs	r2, #1
 8002870:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	2200      	movs	r2, #0
 8002878:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	2221      	movs	r2, #33	; 0x21
 8002880:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002882:	f7fe f969 	bl	8000b58 <HAL_GetTick>
 8002886:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	88fa      	ldrh	r2, [r7, #6]
 800288c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	88fa      	ldrh	r2, [r7, #6]
 8002894:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	689b      	ldr	r3, [r3, #8]
 800289c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80028a0:	d108      	bne.n	80028b4 <HAL_UART_Transmit+0x80>
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	691b      	ldr	r3, [r3, #16]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d104      	bne.n	80028b4 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80028aa:	2300      	movs	r3, #0
 80028ac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80028ae:	68bb      	ldr	r3, [r7, #8]
 80028b0:	61bb      	str	r3, [r7, #24]
 80028b2:	e003      	b.n	80028bc <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80028b4:	68bb      	ldr	r3, [r7, #8]
 80028b6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80028b8:	2300      	movs	r3, #0
 80028ba:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	2200      	movs	r2, #0
 80028c0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80028c4:	e02d      	b.n	8002922 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	9300      	str	r3, [sp, #0]
 80028ca:	697b      	ldr	r3, [r7, #20]
 80028cc:	2200      	movs	r2, #0
 80028ce:	2180      	movs	r1, #128	; 0x80
 80028d0:	68f8      	ldr	r0, [r7, #12]
 80028d2:	f000 fbe5 	bl	80030a0 <UART_WaitOnFlagUntilTimeout>
 80028d6:	4603      	mov	r3, r0
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d001      	beq.n	80028e0 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 80028dc:	2303      	movs	r3, #3
 80028de:	e039      	b.n	8002954 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 80028e0:	69fb      	ldr	r3, [r7, #28]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d10b      	bne.n	80028fe <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80028e6:	69bb      	ldr	r3, [r7, #24]
 80028e8:	881a      	ldrh	r2, [r3, #0]
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80028f2:	b292      	uxth	r2, r2
 80028f4:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80028f6:	69bb      	ldr	r3, [r7, #24]
 80028f8:	3302      	adds	r3, #2
 80028fa:	61bb      	str	r3, [r7, #24]
 80028fc:	e008      	b.n	8002910 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80028fe:	69fb      	ldr	r3, [r7, #28]
 8002900:	781a      	ldrb	r2, [r3, #0]
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	b292      	uxth	r2, r2
 8002908:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800290a:	69fb      	ldr	r3, [r7, #28]
 800290c:	3301      	adds	r3, #1
 800290e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002916:	b29b      	uxth	r3, r3
 8002918:	3b01      	subs	r3, #1
 800291a:	b29a      	uxth	r2, r3
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002928:	b29b      	uxth	r3, r3
 800292a:	2b00      	cmp	r3, #0
 800292c:	d1cb      	bne.n	80028c6 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	9300      	str	r3, [sp, #0]
 8002932:	697b      	ldr	r3, [r7, #20]
 8002934:	2200      	movs	r2, #0
 8002936:	2140      	movs	r1, #64	; 0x40
 8002938:	68f8      	ldr	r0, [r7, #12]
 800293a:	f000 fbb1 	bl	80030a0 <UART_WaitOnFlagUntilTimeout>
 800293e:	4603      	mov	r3, r0
 8002940:	2b00      	cmp	r3, #0
 8002942:	d001      	beq.n	8002948 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8002944:	2303      	movs	r3, #3
 8002946:	e005      	b.n	8002954 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	2220      	movs	r2, #32
 800294c:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800294e:	2300      	movs	r3, #0
 8002950:	e000      	b.n	8002954 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8002952:	2302      	movs	r3, #2
  }
}
 8002954:	4618      	mov	r0, r3
 8002956:	3720      	adds	r7, #32
 8002958:	46bd      	mov	sp, r7
 800295a:	bd80      	pop	{r7, pc}

0800295c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800295c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002960:	b08a      	sub	sp, #40	; 0x28
 8002962:	af00      	add	r7, sp, #0
 8002964:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002966:	2300      	movs	r3, #0
 8002968:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	689a      	ldr	r2, [r3, #8]
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	691b      	ldr	r3, [r3, #16]
 8002974:	431a      	orrs	r2, r3
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	695b      	ldr	r3, [r3, #20]
 800297a:	431a      	orrs	r2, r3
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	69db      	ldr	r3, [r3, #28]
 8002980:	4313      	orrs	r3, r2
 8002982:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	681a      	ldr	r2, [r3, #0]
 800298a:	4ba4      	ldr	r3, [pc, #656]	; (8002c1c <UART_SetConfig+0x2c0>)
 800298c:	4013      	ands	r3, r2
 800298e:	68fa      	ldr	r2, [r7, #12]
 8002990:	6812      	ldr	r2, [r2, #0]
 8002992:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002994:	430b      	orrs	r3, r1
 8002996:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	68da      	ldr	r2, [r3, #12]
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	430a      	orrs	r2, r1
 80029ac:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	699b      	ldr	r3, [r3, #24]
 80029b2:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4a99      	ldr	r2, [pc, #612]	; (8002c20 <UART_SetConfig+0x2c4>)
 80029ba:	4293      	cmp	r3, r2
 80029bc:	d004      	beq.n	80029c8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	6a1b      	ldr	r3, [r3, #32]
 80029c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80029c4:	4313      	orrs	r3, r2
 80029c6:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	689b      	ldr	r3, [r3, #8]
 80029ce:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80029d8:	430a      	orrs	r2, r1
 80029da:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4a90      	ldr	r2, [pc, #576]	; (8002c24 <UART_SetConfig+0x2c8>)
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d126      	bne.n	8002a34 <UART_SetConfig+0xd8>
 80029e6:	4b90      	ldr	r3, [pc, #576]	; (8002c28 <UART_SetConfig+0x2cc>)
 80029e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029ec:	f003 0303 	and.w	r3, r3, #3
 80029f0:	2b03      	cmp	r3, #3
 80029f2:	d81b      	bhi.n	8002a2c <UART_SetConfig+0xd0>
 80029f4:	a201      	add	r2, pc, #4	; (adr r2, 80029fc <UART_SetConfig+0xa0>)
 80029f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029fa:	bf00      	nop
 80029fc:	08002a0d 	.word	0x08002a0d
 8002a00:	08002a1d 	.word	0x08002a1d
 8002a04:	08002a15 	.word	0x08002a15
 8002a08:	08002a25 	.word	0x08002a25
 8002a0c:	2301      	movs	r3, #1
 8002a0e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002a12:	e116      	b.n	8002c42 <UART_SetConfig+0x2e6>
 8002a14:	2302      	movs	r3, #2
 8002a16:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002a1a:	e112      	b.n	8002c42 <UART_SetConfig+0x2e6>
 8002a1c:	2304      	movs	r3, #4
 8002a1e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002a22:	e10e      	b.n	8002c42 <UART_SetConfig+0x2e6>
 8002a24:	2308      	movs	r3, #8
 8002a26:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002a2a:	e10a      	b.n	8002c42 <UART_SetConfig+0x2e6>
 8002a2c:	2310      	movs	r3, #16
 8002a2e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002a32:	e106      	b.n	8002c42 <UART_SetConfig+0x2e6>
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	4a7c      	ldr	r2, [pc, #496]	; (8002c2c <UART_SetConfig+0x2d0>)
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d138      	bne.n	8002ab0 <UART_SetConfig+0x154>
 8002a3e:	4b7a      	ldr	r3, [pc, #488]	; (8002c28 <UART_SetConfig+0x2cc>)
 8002a40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a44:	f003 030c 	and.w	r3, r3, #12
 8002a48:	2b0c      	cmp	r3, #12
 8002a4a:	d82d      	bhi.n	8002aa8 <UART_SetConfig+0x14c>
 8002a4c:	a201      	add	r2, pc, #4	; (adr r2, 8002a54 <UART_SetConfig+0xf8>)
 8002a4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a52:	bf00      	nop
 8002a54:	08002a89 	.word	0x08002a89
 8002a58:	08002aa9 	.word	0x08002aa9
 8002a5c:	08002aa9 	.word	0x08002aa9
 8002a60:	08002aa9 	.word	0x08002aa9
 8002a64:	08002a99 	.word	0x08002a99
 8002a68:	08002aa9 	.word	0x08002aa9
 8002a6c:	08002aa9 	.word	0x08002aa9
 8002a70:	08002aa9 	.word	0x08002aa9
 8002a74:	08002a91 	.word	0x08002a91
 8002a78:	08002aa9 	.word	0x08002aa9
 8002a7c:	08002aa9 	.word	0x08002aa9
 8002a80:	08002aa9 	.word	0x08002aa9
 8002a84:	08002aa1 	.word	0x08002aa1
 8002a88:	2300      	movs	r3, #0
 8002a8a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002a8e:	e0d8      	b.n	8002c42 <UART_SetConfig+0x2e6>
 8002a90:	2302      	movs	r3, #2
 8002a92:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002a96:	e0d4      	b.n	8002c42 <UART_SetConfig+0x2e6>
 8002a98:	2304      	movs	r3, #4
 8002a9a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002a9e:	e0d0      	b.n	8002c42 <UART_SetConfig+0x2e6>
 8002aa0:	2308      	movs	r3, #8
 8002aa2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002aa6:	e0cc      	b.n	8002c42 <UART_SetConfig+0x2e6>
 8002aa8:	2310      	movs	r3, #16
 8002aaa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002aae:	e0c8      	b.n	8002c42 <UART_SetConfig+0x2e6>
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	4a5e      	ldr	r2, [pc, #376]	; (8002c30 <UART_SetConfig+0x2d4>)
 8002ab6:	4293      	cmp	r3, r2
 8002ab8:	d125      	bne.n	8002b06 <UART_SetConfig+0x1aa>
 8002aba:	4b5b      	ldr	r3, [pc, #364]	; (8002c28 <UART_SetConfig+0x2cc>)
 8002abc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ac0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002ac4:	2b30      	cmp	r3, #48	; 0x30
 8002ac6:	d016      	beq.n	8002af6 <UART_SetConfig+0x19a>
 8002ac8:	2b30      	cmp	r3, #48	; 0x30
 8002aca:	d818      	bhi.n	8002afe <UART_SetConfig+0x1a2>
 8002acc:	2b20      	cmp	r3, #32
 8002ace:	d00a      	beq.n	8002ae6 <UART_SetConfig+0x18a>
 8002ad0:	2b20      	cmp	r3, #32
 8002ad2:	d814      	bhi.n	8002afe <UART_SetConfig+0x1a2>
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d002      	beq.n	8002ade <UART_SetConfig+0x182>
 8002ad8:	2b10      	cmp	r3, #16
 8002ada:	d008      	beq.n	8002aee <UART_SetConfig+0x192>
 8002adc:	e00f      	b.n	8002afe <UART_SetConfig+0x1a2>
 8002ade:	2300      	movs	r3, #0
 8002ae0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002ae4:	e0ad      	b.n	8002c42 <UART_SetConfig+0x2e6>
 8002ae6:	2302      	movs	r3, #2
 8002ae8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002aec:	e0a9      	b.n	8002c42 <UART_SetConfig+0x2e6>
 8002aee:	2304      	movs	r3, #4
 8002af0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002af4:	e0a5      	b.n	8002c42 <UART_SetConfig+0x2e6>
 8002af6:	2308      	movs	r3, #8
 8002af8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002afc:	e0a1      	b.n	8002c42 <UART_SetConfig+0x2e6>
 8002afe:	2310      	movs	r3, #16
 8002b00:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002b04:	e09d      	b.n	8002c42 <UART_SetConfig+0x2e6>
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	4a4a      	ldr	r2, [pc, #296]	; (8002c34 <UART_SetConfig+0x2d8>)
 8002b0c:	4293      	cmp	r3, r2
 8002b0e:	d125      	bne.n	8002b5c <UART_SetConfig+0x200>
 8002b10:	4b45      	ldr	r3, [pc, #276]	; (8002c28 <UART_SetConfig+0x2cc>)
 8002b12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b16:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8002b1a:	2bc0      	cmp	r3, #192	; 0xc0
 8002b1c:	d016      	beq.n	8002b4c <UART_SetConfig+0x1f0>
 8002b1e:	2bc0      	cmp	r3, #192	; 0xc0
 8002b20:	d818      	bhi.n	8002b54 <UART_SetConfig+0x1f8>
 8002b22:	2b80      	cmp	r3, #128	; 0x80
 8002b24:	d00a      	beq.n	8002b3c <UART_SetConfig+0x1e0>
 8002b26:	2b80      	cmp	r3, #128	; 0x80
 8002b28:	d814      	bhi.n	8002b54 <UART_SetConfig+0x1f8>
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d002      	beq.n	8002b34 <UART_SetConfig+0x1d8>
 8002b2e:	2b40      	cmp	r3, #64	; 0x40
 8002b30:	d008      	beq.n	8002b44 <UART_SetConfig+0x1e8>
 8002b32:	e00f      	b.n	8002b54 <UART_SetConfig+0x1f8>
 8002b34:	2300      	movs	r3, #0
 8002b36:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002b3a:	e082      	b.n	8002c42 <UART_SetConfig+0x2e6>
 8002b3c:	2302      	movs	r3, #2
 8002b3e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002b42:	e07e      	b.n	8002c42 <UART_SetConfig+0x2e6>
 8002b44:	2304      	movs	r3, #4
 8002b46:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002b4a:	e07a      	b.n	8002c42 <UART_SetConfig+0x2e6>
 8002b4c:	2308      	movs	r3, #8
 8002b4e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002b52:	e076      	b.n	8002c42 <UART_SetConfig+0x2e6>
 8002b54:	2310      	movs	r3, #16
 8002b56:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002b5a:	e072      	b.n	8002c42 <UART_SetConfig+0x2e6>
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4a35      	ldr	r2, [pc, #212]	; (8002c38 <UART_SetConfig+0x2dc>)
 8002b62:	4293      	cmp	r3, r2
 8002b64:	d12a      	bne.n	8002bbc <UART_SetConfig+0x260>
 8002b66:	4b30      	ldr	r3, [pc, #192]	; (8002c28 <UART_SetConfig+0x2cc>)
 8002b68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b6c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b70:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002b74:	d01a      	beq.n	8002bac <UART_SetConfig+0x250>
 8002b76:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002b7a:	d81b      	bhi.n	8002bb4 <UART_SetConfig+0x258>
 8002b7c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002b80:	d00c      	beq.n	8002b9c <UART_SetConfig+0x240>
 8002b82:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002b86:	d815      	bhi.n	8002bb4 <UART_SetConfig+0x258>
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d003      	beq.n	8002b94 <UART_SetConfig+0x238>
 8002b8c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b90:	d008      	beq.n	8002ba4 <UART_SetConfig+0x248>
 8002b92:	e00f      	b.n	8002bb4 <UART_SetConfig+0x258>
 8002b94:	2300      	movs	r3, #0
 8002b96:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002b9a:	e052      	b.n	8002c42 <UART_SetConfig+0x2e6>
 8002b9c:	2302      	movs	r3, #2
 8002b9e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002ba2:	e04e      	b.n	8002c42 <UART_SetConfig+0x2e6>
 8002ba4:	2304      	movs	r3, #4
 8002ba6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002baa:	e04a      	b.n	8002c42 <UART_SetConfig+0x2e6>
 8002bac:	2308      	movs	r3, #8
 8002bae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002bb2:	e046      	b.n	8002c42 <UART_SetConfig+0x2e6>
 8002bb4:	2310      	movs	r3, #16
 8002bb6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002bba:	e042      	b.n	8002c42 <UART_SetConfig+0x2e6>
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4a17      	ldr	r2, [pc, #92]	; (8002c20 <UART_SetConfig+0x2c4>)
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d13a      	bne.n	8002c3c <UART_SetConfig+0x2e0>
 8002bc6:	4b18      	ldr	r3, [pc, #96]	; (8002c28 <UART_SetConfig+0x2cc>)
 8002bc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bcc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002bd0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002bd4:	d01a      	beq.n	8002c0c <UART_SetConfig+0x2b0>
 8002bd6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002bda:	d81b      	bhi.n	8002c14 <UART_SetConfig+0x2b8>
 8002bdc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002be0:	d00c      	beq.n	8002bfc <UART_SetConfig+0x2a0>
 8002be2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002be6:	d815      	bhi.n	8002c14 <UART_SetConfig+0x2b8>
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d003      	beq.n	8002bf4 <UART_SetConfig+0x298>
 8002bec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002bf0:	d008      	beq.n	8002c04 <UART_SetConfig+0x2a8>
 8002bf2:	e00f      	b.n	8002c14 <UART_SetConfig+0x2b8>
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002bfa:	e022      	b.n	8002c42 <UART_SetConfig+0x2e6>
 8002bfc:	2302      	movs	r3, #2
 8002bfe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002c02:	e01e      	b.n	8002c42 <UART_SetConfig+0x2e6>
 8002c04:	2304      	movs	r3, #4
 8002c06:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002c0a:	e01a      	b.n	8002c42 <UART_SetConfig+0x2e6>
 8002c0c:	2308      	movs	r3, #8
 8002c0e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002c12:	e016      	b.n	8002c42 <UART_SetConfig+0x2e6>
 8002c14:	2310      	movs	r3, #16
 8002c16:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002c1a:	e012      	b.n	8002c42 <UART_SetConfig+0x2e6>
 8002c1c:	efff69f3 	.word	0xefff69f3
 8002c20:	40008000 	.word	0x40008000
 8002c24:	40013800 	.word	0x40013800
 8002c28:	40021000 	.word	0x40021000
 8002c2c:	40004400 	.word	0x40004400
 8002c30:	40004800 	.word	0x40004800
 8002c34:	40004c00 	.word	0x40004c00
 8002c38:	40005000 	.word	0x40005000
 8002c3c:	2310      	movs	r3, #16
 8002c3e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4a9f      	ldr	r2, [pc, #636]	; (8002ec4 <UART_SetConfig+0x568>)
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d17a      	bne.n	8002d42 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002c4c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002c50:	2b08      	cmp	r3, #8
 8002c52:	d824      	bhi.n	8002c9e <UART_SetConfig+0x342>
 8002c54:	a201      	add	r2, pc, #4	; (adr r2, 8002c5c <UART_SetConfig+0x300>)
 8002c56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c5a:	bf00      	nop
 8002c5c:	08002c81 	.word	0x08002c81
 8002c60:	08002c9f 	.word	0x08002c9f
 8002c64:	08002c89 	.word	0x08002c89
 8002c68:	08002c9f 	.word	0x08002c9f
 8002c6c:	08002c8f 	.word	0x08002c8f
 8002c70:	08002c9f 	.word	0x08002c9f
 8002c74:	08002c9f 	.word	0x08002c9f
 8002c78:	08002c9f 	.word	0x08002c9f
 8002c7c:	08002c97 	.word	0x08002c97
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002c80:	f7ff f834 	bl	8001cec <HAL_RCC_GetPCLK1Freq>
 8002c84:	61f8      	str	r0, [r7, #28]
        break;
 8002c86:	e010      	b.n	8002caa <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002c88:	4b8f      	ldr	r3, [pc, #572]	; (8002ec8 <UART_SetConfig+0x56c>)
 8002c8a:	61fb      	str	r3, [r7, #28]
        break;
 8002c8c:	e00d      	b.n	8002caa <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002c8e:	f7fe ff99 	bl	8001bc4 <HAL_RCC_GetSysClockFreq>
 8002c92:	61f8      	str	r0, [r7, #28]
        break;
 8002c94:	e009      	b.n	8002caa <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002c96:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002c9a:	61fb      	str	r3, [r7, #28]
        break;
 8002c9c:	e005      	b.n	8002caa <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8002ca8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002caa:	69fb      	ldr	r3, [r7, #28]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	f000 80fb 	beq.w	8002ea8 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	685a      	ldr	r2, [r3, #4]
 8002cb6:	4613      	mov	r3, r2
 8002cb8:	005b      	lsls	r3, r3, #1
 8002cba:	4413      	add	r3, r2
 8002cbc:	69fa      	ldr	r2, [r7, #28]
 8002cbe:	429a      	cmp	r2, r3
 8002cc0:	d305      	bcc.n	8002cce <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	685b      	ldr	r3, [r3, #4]
 8002cc6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002cc8:	69fa      	ldr	r2, [r7, #28]
 8002cca:	429a      	cmp	r2, r3
 8002ccc:	d903      	bls.n	8002cd6 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8002cce:	2301      	movs	r3, #1
 8002cd0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8002cd4:	e0e8      	b.n	8002ea8 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8002cd6:	69fb      	ldr	r3, [r7, #28]
 8002cd8:	2200      	movs	r2, #0
 8002cda:	461c      	mov	r4, r3
 8002cdc:	4615      	mov	r5, r2
 8002cde:	f04f 0200 	mov.w	r2, #0
 8002ce2:	f04f 0300 	mov.w	r3, #0
 8002ce6:	022b      	lsls	r3, r5, #8
 8002ce8:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8002cec:	0222      	lsls	r2, r4, #8
 8002cee:	68f9      	ldr	r1, [r7, #12]
 8002cf0:	6849      	ldr	r1, [r1, #4]
 8002cf2:	0849      	lsrs	r1, r1, #1
 8002cf4:	2000      	movs	r0, #0
 8002cf6:	4688      	mov	r8, r1
 8002cf8:	4681      	mov	r9, r0
 8002cfa:	eb12 0a08 	adds.w	sl, r2, r8
 8002cfe:	eb43 0b09 	adc.w	fp, r3, r9
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	685b      	ldr	r3, [r3, #4]
 8002d06:	2200      	movs	r2, #0
 8002d08:	603b      	str	r3, [r7, #0]
 8002d0a:	607a      	str	r2, [r7, #4]
 8002d0c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002d10:	4650      	mov	r0, sl
 8002d12:	4659      	mov	r1, fp
 8002d14:	f7fd fabc 	bl	8000290 <__aeabi_uldivmod>
 8002d18:	4602      	mov	r2, r0
 8002d1a:	460b      	mov	r3, r1
 8002d1c:	4613      	mov	r3, r2
 8002d1e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002d20:	69bb      	ldr	r3, [r7, #24]
 8002d22:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002d26:	d308      	bcc.n	8002d3a <UART_SetConfig+0x3de>
 8002d28:	69bb      	ldr	r3, [r7, #24]
 8002d2a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002d2e:	d204      	bcs.n	8002d3a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	69ba      	ldr	r2, [r7, #24]
 8002d36:	60da      	str	r2, [r3, #12]
 8002d38:	e0b6      	b.n	8002ea8 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8002d40:	e0b2      	b.n	8002ea8 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	69db      	ldr	r3, [r3, #28]
 8002d46:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002d4a:	d15e      	bne.n	8002e0a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8002d4c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002d50:	2b08      	cmp	r3, #8
 8002d52:	d828      	bhi.n	8002da6 <UART_SetConfig+0x44a>
 8002d54:	a201      	add	r2, pc, #4	; (adr r2, 8002d5c <UART_SetConfig+0x400>)
 8002d56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d5a:	bf00      	nop
 8002d5c:	08002d81 	.word	0x08002d81
 8002d60:	08002d89 	.word	0x08002d89
 8002d64:	08002d91 	.word	0x08002d91
 8002d68:	08002da7 	.word	0x08002da7
 8002d6c:	08002d97 	.word	0x08002d97
 8002d70:	08002da7 	.word	0x08002da7
 8002d74:	08002da7 	.word	0x08002da7
 8002d78:	08002da7 	.word	0x08002da7
 8002d7c:	08002d9f 	.word	0x08002d9f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002d80:	f7fe ffb4 	bl	8001cec <HAL_RCC_GetPCLK1Freq>
 8002d84:	61f8      	str	r0, [r7, #28]
        break;
 8002d86:	e014      	b.n	8002db2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002d88:	f7fe ffc6 	bl	8001d18 <HAL_RCC_GetPCLK2Freq>
 8002d8c:	61f8      	str	r0, [r7, #28]
        break;
 8002d8e:	e010      	b.n	8002db2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002d90:	4b4d      	ldr	r3, [pc, #308]	; (8002ec8 <UART_SetConfig+0x56c>)
 8002d92:	61fb      	str	r3, [r7, #28]
        break;
 8002d94:	e00d      	b.n	8002db2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002d96:	f7fe ff15 	bl	8001bc4 <HAL_RCC_GetSysClockFreq>
 8002d9a:	61f8      	str	r0, [r7, #28]
        break;
 8002d9c:	e009      	b.n	8002db2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002d9e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002da2:	61fb      	str	r3, [r7, #28]
        break;
 8002da4:	e005      	b.n	8002db2 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8002da6:	2300      	movs	r3, #0
 8002da8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8002daa:	2301      	movs	r3, #1
 8002dac:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8002db0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002db2:	69fb      	ldr	r3, [r7, #28]
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d077      	beq.n	8002ea8 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002db8:	69fb      	ldr	r3, [r7, #28]
 8002dba:	005a      	lsls	r2, r3, #1
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	685b      	ldr	r3, [r3, #4]
 8002dc0:	085b      	lsrs	r3, r3, #1
 8002dc2:	441a      	add	r2, r3
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dcc:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002dce:	69bb      	ldr	r3, [r7, #24]
 8002dd0:	2b0f      	cmp	r3, #15
 8002dd2:	d916      	bls.n	8002e02 <UART_SetConfig+0x4a6>
 8002dd4:	69bb      	ldr	r3, [r7, #24]
 8002dd6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002dda:	d212      	bcs.n	8002e02 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002ddc:	69bb      	ldr	r3, [r7, #24]
 8002dde:	b29b      	uxth	r3, r3
 8002de0:	f023 030f 	bic.w	r3, r3, #15
 8002de4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002de6:	69bb      	ldr	r3, [r7, #24]
 8002de8:	085b      	lsrs	r3, r3, #1
 8002dea:	b29b      	uxth	r3, r3
 8002dec:	f003 0307 	and.w	r3, r3, #7
 8002df0:	b29a      	uxth	r2, r3
 8002df2:	8afb      	ldrh	r3, [r7, #22]
 8002df4:	4313      	orrs	r3, r2
 8002df6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	8afa      	ldrh	r2, [r7, #22]
 8002dfe:	60da      	str	r2, [r3, #12]
 8002e00:	e052      	b.n	8002ea8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8002e02:	2301      	movs	r3, #1
 8002e04:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8002e08:	e04e      	b.n	8002ea8 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002e0a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002e0e:	2b08      	cmp	r3, #8
 8002e10:	d827      	bhi.n	8002e62 <UART_SetConfig+0x506>
 8002e12:	a201      	add	r2, pc, #4	; (adr r2, 8002e18 <UART_SetConfig+0x4bc>)
 8002e14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e18:	08002e3d 	.word	0x08002e3d
 8002e1c:	08002e45 	.word	0x08002e45
 8002e20:	08002e4d 	.word	0x08002e4d
 8002e24:	08002e63 	.word	0x08002e63
 8002e28:	08002e53 	.word	0x08002e53
 8002e2c:	08002e63 	.word	0x08002e63
 8002e30:	08002e63 	.word	0x08002e63
 8002e34:	08002e63 	.word	0x08002e63
 8002e38:	08002e5b 	.word	0x08002e5b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002e3c:	f7fe ff56 	bl	8001cec <HAL_RCC_GetPCLK1Freq>
 8002e40:	61f8      	str	r0, [r7, #28]
        break;
 8002e42:	e014      	b.n	8002e6e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002e44:	f7fe ff68 	bl	8001d18 <HAL_RCC_GetPCLK2Freq>
 8002e48:	61f8      	str	r0, [r7, #28]
        break;
 8002e4a:	e010      	b.n	8002e6e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002e4c:	4b1e      	ldr	r3, [pc, #120]	; (8002ec8 <UART_SetConfig+0x56c>)
 8002e4e:	61fb      	str	r3, [r7, #28]
        break;
 8002e50:	e00d      	b.n	8002e6e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002e52:	f7fe feb7 	bl	8001bc4 <HAL_RCC_GetSysClockFreq>
 8002e56:	61f8      	str	r0, [r7, #28]
        break;
 8002e58:	e009      	b.n	8002e6e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002e5a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002e5e:	61fb      	str	r3, [r7, #28]
        break;
 8002e60:	e005      	b.n	8002e6e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8002e62:	2300      	movs	r3, #0
 8002e64:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8002e66:	2301      	movs	r3, #1
 8002e68:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8002e6c:	bf00      	nop
    }

    if (pclk != 0U)
 8002e6e:	69fb      	ldr	r3, [r7, #28]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d019      	beq.n	8002ea8 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	685b      	ldr	r3, [r3, #4]
 8002e78:	085a      	lsrs	r2, r3, #1
 8002e7a:	69fb      	ldr	r3, [r7, #28]
 8002e7c:	441a      	add	r2, r3
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	685b      	ldr	r3, [r3, #4]
 8002e82:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e86:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002e88:	69bb      	ldr	r3, [r7, #24]
 8002e8a:	2b0f      	cmp	r3, #15
 8002e8c:	d909      	bls.n	8002ea2 <UART_SetConfig+0x546>
 8002e8e:	69bb      	ldr	r3, [r7, #24]
 8002e90:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e94:	d205      	bcs.n	8002ea2 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002e96:	69bb      	ldr	r3, [r7, #24]
 8002e98:	b29a      	uxth	r2, r3
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	60da      	str	r2, [r3, #12]
 8002ea0:	e002      	b.n	8002ea8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	2200      	movs	r2, #0
 8002eac:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8002eb4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8002eb8:	4618      	mov	r0, r3
 8002eba:	3728      	adds	r7, #40	; 0x28
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002ec2:	bf00      	nop
 8002ec4:	40008000 	.word	0x40008000
 8002ec8:	00f42400 	.word	0x00f42400

08002ecc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	b083      	sub	sp, #12
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ed8:	f003 0301 	and.w	r3, r3, #1
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d00a      	beq.n	8002ef6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	685b      	ldr	r3, [r3, #4]
 8002ee6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	430a      	orrs	r2, r1
 8002ef4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002efa:	f003 0302 	and.w	r3, r3, #2
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d00a      	beq.n	8002f18 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	685b      	ldr	r3, [r3, #4]
 8002f08:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	430a      	orrs	r2, r1
 8002f16:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f1c:	f003 0304 	and.w	r3, r3, #4
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d00a      	beq.n	8002f3a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	430a      	orrs	r2, r1
 8002f38:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f3e:	f003 0308 	and.w	r3, r3, #8
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d00a      	beq.n	8002f5c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	430a      	orrs	r2, r1
 8002f5a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f60:	f003 0310 	and.w	r3, r3, #16
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d00a      	beq.n	8002f7e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	689b      	ldr	r3, [r3, #8]
 8002f6e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	430a      	orrs	r2, r1
 8002f7c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f82:	f003 0320 	and.w	r3, r3, #32
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d00a      	beq.n	8002fa0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	689b      	ldr	r3, [r3, #8]
 8002f90:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	430a      	orrs	r2, r1
 8002f9e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fa4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d01a      	beq.n	8002fe2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	685b      	ldr	r3, [r3, #4]
 8002fb2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	430a      	orrs	r2, r1
 8002fc0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fc6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002fca:	d10a      	bne.n	8002fe2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	430a      	orrs	r2, r1
 8002fe0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fe6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d00a      	beq.n	8003004 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	430a      	orrs	r2, r1
 8003002:	605a      	str	r2, [r3, #4]
  }
}
 8003004:	bf00      	nop
 8003006:	370c      	adds	r7, #12
 8003008:	46bd      	mov	sp, r7
 800300a:	bc80      	pop	{r7}
 800300c:	4770      	bx	lr

0800300e <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800300e:	b580      	push	{r7, lr}
 8003010:	b086      	sub	sp, #24
 8003012:	af02      	add	r7, sp, #8
 8003014:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2200      	movs	r2, #0
 800301a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800301e:	f7fd fd9b 	bl	8000b58 <HAL_GetTick>
 8003022:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f003 0308 	and.w	r3, r3, #8
 800302e:	2b08      	cmp	r3, #8
 8003030:	d10e      	bne.n	8003050 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003032:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003036:	9300      	str	r3, [sp, #0]
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	2200      	movs	r2, #0
 800303c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003040:	6878      	ldr	r0, [r7, #4]
 8003042:	f000 f82d 	bl	80030a0 <UART_WaitOnFlagUntilTimeout>
 8003046:	4603      	mov	r3, r0
 8003048:	2b00      	cmp	r3, #0
 800304a:	d001      	beq.n	8003050 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800304c:	2303      	movs	r3, #3
 800304e:	e023      	b.n	8003098 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f003 0304 	and.w	r3, r3, #4
 800305a:	2b04      	cmp	r3, #4
 800305c:	d10e      	bne.n	800307c <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800305e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003062:	9300      	str	r3, [sp, #0]
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	2200      	movs	r2, #0
 8003068:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800306c:	6878      	ldr	r0, [r7, #4]
 800306e:	f000 f817 	bl	80030a0 <UART_WaitOnFlagUntilTimeout>
 8003072:	4603      	mov	r3, r0
 8003074:	2b00      	cmp	r3, #0
 8003076:	d001      	beq.n	800307c <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003078:	2303      	movs	r3, #3
 800307a:	e00d      	b.n	8003098 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2220      	movs	r2, #32
 8003080:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2220      	movs	r2, #32
 8003086:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2200      	movs	r2, #0
 800308c:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	2200      	movs	r2, #0
 8003092:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8003096:	2300      	movs	r3, #0
}
 8003098:	4618      	mov	r0, r3
 800309a:	3710      	adds	r7, #16
 800309c:	46bd      	mov	sp, r7
 800309e:	bd80      	pop	{r7, pc}

080030a0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b09c      	sub	sp, #112	; 0x70
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	60f8      	str	r0, [r7, #12]
 80030a8:	60b9      	str	r1, [r7, #8]
 80030aa:	603b      	str	r3, [r7, #0]
 80030ac:	4613      	mov	r3, r2
 80030ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80030b0:	e0a5      	b.n	80031fe <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030b2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80030b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030b8:	f000 80a1 	beq.w	80031fe <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030bc:	f7fd fd4c 	bl	8000b58 <HAL_GetTick>
 80030c0:	4602      	mov	r2, r0
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	1ad3      	subs	r3, r2, r3
 80030c6:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80030c8:	429a      	cmp	r2, r3
 80030ca:	d302      	bcc.n	80030d2 <UART_WaitOnFlagUntilTimeout+0x32>
 80030cc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d13e      	bne.n	8003150 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030d8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80030da:	e853 3f00 	ldrex	r3, [r3]
 80030de:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80030e0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80030e2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80030e6:	667b      	str	r3, [r7, #100]	; 0x64
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	461a      	mov	r2, r3
 80030ee:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80030f0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80030f2:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030f4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80030f6:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80030f8:	e841 2300 	strex	r3, r2, [r1]
 80030fc:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80030fe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003100:	2b00      	cmp	r3, #0
 8003102:	d1e6      	bne.n	80030d2 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	3308      	adds	r3, #8
 800310a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800310c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800310e:	e853 3f00 	ldrex	r3, [r3]
 8003112:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003114:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003116:	f023 0301 	bic.w	r3, r3, #1
 800311a:	663b      	str	r3, [r7, #96]	; 0x60
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	3308      	adds	r3, #8
 8003122:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003124:	64ba      	str	r2, [r7, #72]	; 0x48
 8003126:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003128:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800312a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800312c:	e841 2300 	strex	r3, r2, [r1]
 8003130:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8003132:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003134:	2b00      	cmp	r3, #0
 8003136:	d1e5      	bne.n	8003104 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	2220      	movs	r2, #32
 800313c:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	2220      	movs	r2, #32
 8003142:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	2200      	movs	r2, #0
 8003148:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800314c:	2303      	movs	r3, #3
 800314e:	e067      	b.n	8003220 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f003 0304 	and.w	r3, r3, #4
 800315a:	2b00      	cmp	r3, #0
 800315c:	d04f      	beq.n	80031fe <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	69db      	ldr	r3, [r3, #28]
 8003164:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003168:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800316c:	d147      	bne.n	80031fe <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003176:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800317e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003180:	e853 3f00 	ldrex	r3, [r3]
 8003184:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003188:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800318c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	461a      	mov	r2, r3
 8003194:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003196:	637b      	str	r3, [r7, #52]	; 0x34
 8003198:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800319a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800319c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800319e:	e841 2300 	strex	r3, r2, [r1]
 80031a2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80031a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d1e6      	bne.n	8003178 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	3308      	adds	r3, #8
 80031b0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031b2:	697b      	ldr	r3, [r7, #20]
 80031b4:	e853 3f00 	ldrex	r3, [r3]
 80031b8:	613b      	str	r3, [r7, #16]
   return(result);
 80031ba:	693b      	ldr	r3, [r7, #16]
 80031bc:	f023 0301 	bic.w	r3, r3, #1
 80031c0:	66bb      	str	r3, [r7, #104]	; 0x68
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	3308      	adds	r3, #8
 80031c8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80031ca:	623a      	str	r2, [r7, #32]
 80031cc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031ce:	69f9      	ldr	r1, [r7, #28]
 80031d0:	6a3a      	ldr	r2, [r7, #32]
 80031d2:	e841 2300 	strex	r3, r2, [r1]
 80031d6:	61bb      	str	r3, [r7, #24]
   return(result);
 80031d8:	69bb      	ldr	r3, [r7, #24]
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d1e5      	bne.n	80031aa <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	2220      	movs	r2, #32
 80031e2:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	2220      	movs	r2, #32
 80031e8:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	2220      	movs	r2, #32
 80031ee:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	2200      	movs	r2, #0
 80031f6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80031fa:	2303      	movs	r3, #3
 80031fc:	e010      	b.n	8003220 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	69da      	ldr	r2, [r3, #28]
 8003204:	68bb      	ldr	r3, [r7, #8]
 8003206:	4013      	ands	r3, r2
 8003208:	68ba      	ldr	r2, [r7, #8]
 800320a:	429a      	cmp	r2, r3
 800320c:	bf0c      	ite	eq
 800320e:	2301      	moveq	r3, #1
 8003210:	2300      	movne	r3, #0
 8003212:	b2db      	uxtb	r3, r3
 8003214:	461a      	mov	r2, r3
 8003216:	79fb      	ldrb	r3, [r7, #7]
 8003218:	429a      	cmp	r2, r3
 800321a:	f43f af4a 	beq.w	80030b2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800321e:	2300      	movs	r3, #0
}
 8003220:	4618      	mov	r0, r3
 8003222:	3770      	adds	r7, #112	; 0x70
 8003224:	46bd      	mov	sp, r7
 8003226:	bd80      	pop	{r7, pc}

08003228 <__errno>:
 8003228:	4b01      	ldr	r3, [pc, #4]	; (8003230 <__errno+0x8>)
 800322a:	6818      	ldr	r0, [r3, #0]
 800322c:	4770      	bx	lr
 800322e:	bf00      	nop
 8003230:	2000000c 	.word	0x2000000c

08003234 <__libc_init_array>:
 8003234:	b570      	push	{r4, r5, r6, lr}
 8003236:	4d0d      	ldr	r5, [pc, #52]	; (800326c <__libc_init_array+0x38>)
 8003238:	4c0d      	ldr	r4, [pc, #52]	; (8003270 <__libc_init_array+0x3c>)
 800323a:	1b64      	subs	r4, r4, r5
 800323c:	10a4      	asrs	r4, r4, #2
 800323e:	2600      	movs	r6, #0
 8003240:	42a6      	cmp	r6, r4
 8003242:	d109      	bne.n	8003258 <__libc_init_array+0x24>
 8003244:	4d0b      	ldr	r5, [pc, #44]	; (8003274 <__libc_init_array+0x40>)
 8003246:	4c0c      	ldr	r4, [pc, #48]	; (8003278 <__libc_init_array+0x44>)
 8003248:	f000 ffa6 	bl	8004198 <_init>
 800324c:	1b64      	subs	r4, r4, r5
 800324e:	10a4      	asrs	r4, r4, #2
 8003250:	2600      	movs	r6, #0
 8003252:	42a6      	cmp	r6, r4
 8003254:	d105      	bne.n	8003262 <__libc_init_array+0x2e>
 8003256:	bd70      	pop	{r4, r5, r6, pc}
 8003258:	f855 3b04 	ldr.w	r3, [r5], #4
 800325c:	4798      	blx	r3
 800325e:	3601      	adds	r6, #1
 8003260:	e7ee      	b.n	8003240 <__libc_init_array+0xc>
 8003262:	f855 3b04 	ldr.w	r3, [r5], #4
 8003266:	4798      	blx	r3
 8003268:	3601      	adds	r6, #1
 800326a:	e7f2      	b.n	8003252 <__libc_init_array+0x1e>
 800326c:	080042d0 	.word	0x080042d0
 8003270:	080042d0 	.word	0x080042d0
 8003274:	080042d0 	.word	0x080042d0
 8003278:	080042d4 	.word	0x080042d4

0800327c <memset>:
 800327c:	4402      	add	r2, r0
 800327e:	4603      	mov	r3, r0
 8003280:	4293      	cmp	r3, r2
 8003282:	d100      	bne.n	8003286 <memset+0xa>
 8003284:	4770      	bx	lr
 8003286:	f803 1b01 	strb.w	r1, [r3], #1
 800328a:	e7f9      	b.n	8003280 <memset+0x4>

0800328c <iprintf>:
 800328c:	b40f      	push	{r0, r1, r2, r3}
 800328e:	4b0a      	ldr	r3, [pc, #40]	; (80032b8 <iprintf+0x2c>)
 8003290:	b513      	push	{r0, r1, r4, lr}
 8003292:	681c      	ldr	r4, [r3, #0]
 8003294:	b124      	cbz	r4, 80032a0 <iprintf+0x14>
 8003296:	69a3      	ldr	r3, [r4, #24]
 8003298:	b913      	cbnz	r3, 80032a0 <iprintf+0x14>
 800329a:	4620      	mov	r0, r4
 800329c:	f000 f866 	bl	800336c <__sinit>
 80032a0:	ab05      	add	r3, sp, #20
 80032a2:	9a04      	ldr	r2, [sp, #16]
 80032a4:	68a1      	ldr	r1, [r4, #8]
 80032a6:	9301      	str	r3, [sp, #4]
 80032a8:	4620      	mov	r0, r4
 80032aa:	f000 f9bb 	bl	8003624 <_vfiprintf_r>
 80032ae:	b002      	add	sp, #8
 80032b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80032b4:	b004      	add	sp, #16
 80032b6:	4770      	bx	lr
 80032b8:	2000000c 	.word	0x2000000c

080032bc <std>:
 80032bc:	2300      	movs	r3, #0
 80032be:	b510      	push	{r4, lr}
 80032c0:	4604      	mov	r4, r0
 80032c2:	e9c0 3300 	strd	r3, r3, [r0]
 80032c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80032ca:	6083      	str	r3, [r0, #8]
 80032cc:	8181      	strh	r1, [r0, #12]
 80032ce:	6643      	str	r3, [r0, #100]	; 0x64
 80032d0:	81c2      	strh	r2, [r0, #14]
 80032d2:	6183      	str	r3, [r0, #24]
 80032d4:	4619      	mov	r1, r3
 80032d6:	2208      	movs	r2, #8
 80032d8:	305c      	adds	r0, #92	; 0x5c
 80032da:	f7ff ffcf 	bl	800327c <memset>
 80032de:	4b05      	ldr	r3, [pc, #20]	; (80032f4 <std+0x38>)
 80032e0:	6263      	str	r3, [r4, #36]	; 0x24
 80032e2:	4b05      	ldr	r3, [pc, #20]	; (80032f8 <std+0x3c>)
 80032e4:	62a3      	str	r3, [r4, #40]	; 0x28
 80032e6:	4b05      	ldr	r3, [pc, #20]	; (80032fc <std+0x40>)
 80032e8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80032ea:	4b05      	ldr	r3, [pc, #20]	; (8003300 <std+0x44>)
 80032ec:	6224      	str	r4, [r4, #32]
 80032ee:	6323      	str	r3, [r4, #48]	; 0x30
 80032f0:	bd10      	pop	{r4, pc}
 80032f2:	bf00      	nop
 80032f4:	08003bcd 	.word	0x08003bcd
 80032f8:	08003bef 	.word	0x08003bef
 80032fc:	08003c27 	.word	0x08003c27
 8003300:	08003c4b 	.word	0x08003c4b

08003304 <_cleanup_r>:
 8003304:	4901      	ldr	r1, [pc, #4]	; (800330c <_cleanup_r+0x8>)
 8003306:	f000 b8af 	b.w	8003468 <_fwalk_reent>
 800330a:	bf00      	nop
 800330c:	08003f1d 	.word	0x08003f1d

08003310 <__sfmoreglue>:
 8003310:	b570      	push	{r4, r5, r6, lr}
 8003312:	2268      	movs	r2, #104	; 0x68
 8003314:	1e4d      	subs	r5, r1, #1
 8003316:	4355      	muls	r5, r2
 8003318:	460e      	mov	r6, r1
 800331a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800331e:	f000 f8e5 	bl	80034ec <_malloc_r>
 8003322:	4604      	mov	r4, r0
 8003324:	b140      	cbz	r0, 8003338 <__sfmoreglue+0x28>
 8003326:	2100      	movs	r1, #0
 8003328:	e9c0 1600 	strd	r1, r6, [r0]
 800332c:	300c      	adds	r0, #12
 800332e:	60a0      	str	r0, [r4, #8]
 8003330:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003334:	f7ff ffa2 	bl	800327c <memset>
 8003338:	4620      	mov	r0, r4
 800333a:	bd70      	pop	{r4, r5, r6, pc}

0800333c <__sfp_lock_acquire>:
 800333c:	4801      	ldr	r0, [pc, #4]	; (8003344 <__sfp_lock_acquire+0x8>)
 800333e:	f000 b8b3 	b.w	80034a8 <__retarget_lock_acquire_recursive>
 8003342:	bf00      	nop
 8003344:	20000119 	.word	0x20000119

08003348 <__sfp_lock_release>:
 8003348:	4801      	ldr	r0, [pc, #4]	; (8003350 <__sfp_lock_release+0x8>)
 800334a:	f000 b8ae 	b.w	80034aa <__retarget_lock_release_recursive>
 800334e:	bf00      	nop
 8003350:	20000119 	.word	0x20000119

08003354 <__sinit_lock_acquire>:
 8003354:	4801      	ldr	r0, [pc, #4]	; (800335c <__sinit_lock_acquire+0x8>)
 8003356:	f000 b8a7 	b.w	80034a8 <__retarget_lock_acquire_recursive>
 800335a:	bf00      	nop
 800335c:	2000011a 	.word	0x2000011a

08003360 <__sinit_lock_release>:
 8003360:	4801      	ldr	r0, [pc, #4]	; (8003368 <__sinit_lock_release+0x8>)
 8003362:	f000 b8a2 	b.w	80034aa <__retarget_lock_release_recursive>
 8003366:	bf00      	nop
 8003368:	2000011a 	.word	0x2000011a

0800336c <__sinit>:
 800336c:	b510      	push	{r4, lr}
 800336e:	4604      	mov	r4, r0
 8003370:	f7ff fff0 	bl	8003354 <__sinit_lock_acquire>
 8003374:	69a3      	ldr	r3, [r4, #24]
 8003376:	b11b      	cbz	r3, 8003380 <__sinit+0x14>
 8003378:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800337c:	f7ff bff0 	b.w	8003360 <__sinit_lock_release>
 8003380:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8003384:	6523      	str	r3, [r4, #80]	; 0x50
 8003386:	4b13      	ldr	r3, [pc, #76]	; (80033d4 <__sinit+0x68>)
 8003388:	4a13      	ldr	r2, [pc, #76]	; (80033d8 <__sinit+0x6c>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	62a2      	str	r2, [r4, #40]	; 0x28
 800338e:	42a3      	cmp	r3, r4
 8003390:	bf04      	itt	eq
 8003392:	2301      	moveq	r3, #1
 8003394:	61a3      	streq	r3, [r4, #24]
 8003396:	4620      	mov	r0, r4
 8003398:	f000 f820 	bl	80033dc <__sfp>
 800339c:	6060      	str	r0, [r4, #4]
 800339e:	4620      	mov	r0, r4
 80033a0:	f000 f81c 	bl	80033dc <__sfp>
 80033a4:	60a0      	str	r0, [r4, #8]
 80033a6:	4620      	mov	r0, r4
 80033a8:	f000 f818 	bl	80033dc <__sfp>
 80033ac:	2200      	movs	r2, #0
 80033ae:	60e0      	str	r0, [r4, #12]
 80033b0:	2104      	movs	r1, #4
 80033b2:	6860      	ldr	r0, [r4, #4]
 80033b4:	f7ff ff82 	bl	80032bc <std>
 80033b8:	68a0      	ldr	r0, [r4, #8]
 80033ba:	2201      	movs	r2, #1
 80033bc:	2109      	movs	r1, #9
 80033be:	f7ff ff7d 	bl	80032bc <std>
 80033c2:	68e0      	ldr	r0, [r4, #12]
 80033c4:	2202      	movs	r2, #2
 80033c6:	2112      	movs	r1, #18
 80033c8:	f7ff ff78 	bl	80032bc <std>
 80033cc:	2301      	movs	r3, #1
 80033ce:	61a3      	str	r3, [r4, #24]
 80033d0:	e7d2      	b.n	8003378 <__sinit+0xc>
 80033d2:	bf00      	nop
 80033d4:	08004230 	.word	0x08004230
 80033d8:	08003305 	.word	0x08003305

080033dc <__sfp>:
 80033dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033de:	4607      	mov	r7, r0
 80033e0:	f7ff ffac 	bl	800333c <__sfp_lock_acquire>
 80033e4:	4b1e      	ldr	r3, [pc, #120]	; (8003460 <__sfp+0x84>)
 80033e6:	681e      	ldr	r6, [r3, #0]
 80033e8:	69b3      	ldr	r3, [r6, #24]
 80033ea:	b913      	cbnz	r3, 80033f2 <__sfp+0x16>
 80033ec:	4630      	mov	r0, r6
 80033ee:	f7ff ffbd 	bl	800336c <__sinit>
 80033f2:	3648      	adds	r6, #72	; 0x48
 80033f4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80033f8:	3b01      	subs	r3, #1
 80033fa:	d503      	bpl.n	8003404 <__sfp+0x28>
 80033fc:	6833      	ldr	r3, [r6, #0]
 80033fe:	b30b      	cbz	r3, 8003444 <__sfp+0x68>
 8003400:	6836      	ldr	r6, [r6, #0]
 8003402:	e7f7      	b.n	80033f4 <__sfp+0x18>
 8003404:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003408:	b9d5      	cbnz	r5, 8003440 <__sfp+0x64>
 800340a:	4b16      	ldr	r3, [pc, #88]	; (8003464 <__sfp+0x88>)
 800340c:	60e3      	str	r3, [r4, #12]
 800340e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003412:	6665      	str	r5, [r4, #100]	; 0x64
 8003414:	f000 f847 	bl	80034a6 <__retarget_lock_init_recursive>
 8003418:	f7ff ff96 	bl	8003348 <__sfp_lock_release>
 800341c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8003420:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8003424:	6025      	str	r5, [r4, #0]
 8003426:	61a5      	str	r5, [r4, #24]
 8003428:	2208      	movs	r2, #8
 800342a:	4629      	mov	r1, r5
 800342c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003430:	f7ff ff24 	bl	800327c <memset>
 8003434:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8003438:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800343c:	4620      	mov	r0, r4
 800343e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003440:	3468      	adds	r4, #104	; 0x68
 8003442:	e7d9      	b.n	80033f8 <__sfp+0x1c>
 8003444:	2104      	movs	r1, #4
 8003446:	4638      	mov	r0, r7
 8003448:	f7ff ff62 	bl	8003310 <__sfmoreglue>
 800344c:	4604      	mov	r4, r0
 800344e:	6030      	str	r0, [r6, #0]
 8003450:	2800      	cmp	r0, #0
 8003452:	d1d5      	bne.n	8003400 <__sfp+0x24>
 8003454:	f7ff ff78 	bl	8003348 <__sfp_lock_release>
 8003458:	230c      	movs	r3, #12
 800345a:	603b      	str	r3, [r7, #0]
 800345c:	e7ee      	b.n	800343c <__sfp+0x60>
 800345e:	bf00      	nop
 8003460:	08004230 	.word	0x08004230
 8003464:	ffff0001 	.word	0xffff0001

08003468 <_fwalk_reent>:
 8003468:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800346c:	4606      	mov	r6, r0
 800346e:	4688      	mov	r8, r1
 8003470:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003474:	2700      	movs	r7, #0
 8003476:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800347a:	f1b9 0901 	subs.w	r9, r9, #1
 800347e:	d505      	bpl.n	800348c <_fwalk_reent+0x24>
 8003480:	6824      	ldr	r4, [r4, #0]
 8003482:	2c00      	cmp	r4, #0
 8003484:	d1f7      	bne.n	8003476 <_fwalk_reent+0xe>
 8003486:	4638      	mov	r0, r7
 8003488:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800348c:	89ab      	ldrh	r3, [r5, #12]
 800348e:	2b01      	cmp	r3, #1
 8003490:	d907      	bls.n	80034a2 <_fwalk_reent+0x3a>
 8003492:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003496:	3301      	adds	r3, #1
 8003498:	d003      	beq.n	80034a2 <_fwalk_reent+0x3a>
 800349a:	4629      	mov	r1, r5
 800349c:	4630      	mov	r0, r6
 800349e:	47c0      	blx	r8
 80034a0:	4307      	orrs	r7, r0
 80034a2:	3568      	adds	r5, #104	; 0x68
 80034a4:	e7e9      	b.n	800347a <_fwalk_reent+0x12>

080034a6 <__retarget_lock_init_recursive>:
 80034a6:	4770      	bx	lr

080034a8 <__retarget_lock_acquire_recursive>:
 80034a8:	4770      	bx	lr

080034aa <__retarget_lock_release_recursive>:
 80034aa:	4770      	bx	lr

080034ac <sbrk_aligned>:
 80034ac:	b570      	push	{r4, r5, r6, lr}
 80034ae:	4e0e      	ldr	r6, [pc, #56]	; (80034e8 <sbrk_aligned+0x3c>)
 80034b0:	460c      	mov	r4, r1
 80034b2:	6831      	ldr	r1, [r6, #0]
 80034b4:	4605      	mov	r5, r0
 80034b6:	b911      	cbnz	r1, 80034be <sbrk_aligned+0x12>
 80034b8:	f000 fb78 	bl	8003bac <_sbrk_r>
 80034bc:	6030      	str	r0, [r6, #0]
 80034be:	4621      	mov	r1, r4
 80034c0:	4628      	mov	r0, r5
 80034c2:	f000 fb73 	bl	8003bac <_sbrk_r>
 80034c6:	1c43      	adds	r3, r0, #1
 80034c8:	d00a      	beq.n	80034e0 <sbrk_aligned+0x34>
 80034ca:	1cc4      	adds	r4, r0, #3
 80034cc:	f024 0403 	bic.w	r4, r4, #3
 80034d0:	42a0      	cmp	r0, r4
 80034d2:	d007      	beq.n	80034e4 <sbrk_aligned+0x38>
 80034d4:	1a21      	subs	r1, r4, r0
 80034d6:	4628      	mov	r0, r5
 80034d8:	f000 fb68 	bl	8003bac <_sbrk_r>
 80034dc:	3001      	adds	r0, #1
 80034de:	d101      	bne.n	80034e4 <sbrk_aligned+0x38>
 80034e0:	f04f 34ff 	mov.w	r4, #4294967295
 80034e4:	4620      	mov	r0, r4
 80034e6:	bd70      	pop	{r4, r5, r6, pc}
 80034e8:	20000120 	.word	0x20000120

080034ec <_malloc_r>:
 80034ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80034f0:	1ccd      	adds	r5, r1, #3
 80034f2:	f025 0503 	bic.w	r5, r5, #3
 80034f6:	3508      	adds	r5, #8
 80034f8:	2d0c      	cmp	r5, #12
 80034fa:	bf38      	it	cc
 80034fc:	250c      	movcc	r5, #12
 80034fe:	2d00      	cmp	r5, #0
 8003500:	4607      	mov	r7, r0
 8003502:	db01      	blt.n	8003508 <_malloc_r+0x1c>
 8003504:	42a9      	cmp	r1, r5
 8003506:	d905      	bls.n	8003514 <_malloc_r+0x28>
 8003508:	230c      	movs	r3, #12
 800350a:	603b      	str	r3, [r7, #0]
 800350c:	2600      	movs	r6, #0
 800350e:	4630      	mov	r0, r6
 8003510:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003514:	4e2e      	ldr	r6, [pc, #184]	; (80035d0 <_malloc_r+0xe4>)
 8003516:	f000 fdb5 	bl	8004084 <__malloc_lock>
 800351a:	6833      	ldr	r3, [r6, #0]
 800351c:	461c      	mov	r4, r3
 800351e:	bb34      	cbnz	r4, 800356e <_malloc_r+0x82>
 8003520:	4629      	mov	r1, r5
 8003522:	4638      	mov	r0, r7
 8003524:	f7ff ffc2 	bl	80034ac <sbrk_aligned>
 8003528:	1c43      	adds	r3, r0, #1
 800352a:	4604      	mov	r4, r0
 800352c:	d14d      	bne.n	80035ca <_malloc_r+0xde>
 800352e:	6834      	ldr	r4, [r6, #0]
 8003530:	4626      	mov	r6, r4
 8003532:	2e00      	cmp	r6, #0
 8003534:	d140      	bne.n	80035b8 <_malloc_r+0xcc>
 8003536:	6823      	ldr	r3, [r4, #0]
 8003538:	4631      	mov	r1, r6
 800353a:	4638      	mov	r0, r7
 800353c:	eb04 0803 	add.w	r8, r4, r3
 8003540:	f000 fb34 	bl	8003bac <_sbrk_r>
 8003544:	4580      	cmp	r8, r0
 8003546:	d13a      	bne.n	80035be <_malloc_r+0xd2>
 8003548:	6821      	ldr	r1, [r4, #0]
 800354a:	3503      	adds	r5, #3
 800354c:	1a6d      	subs	r5, r5, r1
 800354e:	f025 0503 	bic.w	r5, r5, #3
 8003552:	3508      	adds	r5, #8
 8003554:	2d0c      	cmp	r5, #12
 8003556:	bf38      	it	cc
 8003558:	250c      	movcc	r5, #12
 800355a:	4629      	mov	r1, r5
 800355c:	4638      	mov	r0, r7
 800355e:	f7ff ffa5 	bl	80034ac <sbrk_aligned>
 8003562:	3001      	adds	r0, #1
 8003564:	d02b      	beq.n	80035be <_malloc_r+0xd2>
 8003566:	6823      	ldr	r3, [r4, #0]
 8003568:	442b      	add	r3, r5
 800356a:	6023      	str	r3, [r4, #0]
 800356c:	e00e      	b.n	800358c <_malloc_r+0xa0>
 800356e:	6822      	ldr	r2, [r4, #0]
 8003570:	1b52      	subs	r2, r2, r5
 8003572:	d41e      	bmi.n	80035b2 <_malloc_r+0xc6>
 8003574:	2a0b      	cmp	r2, #11
 8003576:	d916      	bls.n	80035a6 <_malloc_r+0xba>
 8003578:	1961      	adds	r1, r4, r5
 800357a:	42a3      	cmp	r3, r4
 800357c:	6025      	str	r5, [r4, #0]
 800357e:	bf18      	it	ne
 8003580:	6059      	strne	r1, [r3, #4]
 8003582:	6863      	ldr	r3, [r4, #4]
 8003584:	bf08      	it	eq
 8003586:	6031      	streq	r1, [r6, #0]
 8003588:	5162      	str	r2, [r4, r5]
 800358a:	604b      	str	r3, [r1, #4]
 800358c:	4638      	mov	r0, r7
 800358e:	f104 060b 	add.w	r6, r4, #11
 8003592:	f000 fd7d 	bl	8004090 <__malloc_unlock>
 8003596:	f026 0607 	bic.w	r6, r6, #7
 800359a:	1d23      	adds	r3, r4, #4
 800359c:	1af2      	subs	r2, r6, r3
 800359e:	d0b6      	beq.n	800350e <_malloc_r+0x22>
 80035a0:	1b9b      	subs	r3, r3, r6
 80035a2:	50a3      	str	r3, [r4, r2]
 80035a4:	e7b3      	b.n	800350e <_malloc_r+0x22>
 80035a6:	6862      	ldr	r2, [r4, #4]
 80035a8:	42a3      	cmp	r3, r4
 80035aa:	bf0c      	ite	eq
 80035ac:	6032      	streq	r2, [r6, #0]
 80035ae:	605a      	strne	r2, [r3, #4]
 80035b0:	e7ec      	b.n	800358c <_malloc_r+0xa0>
 80035b2:	4623      	mov	r3, r4
 80035b4:	6864      	ldr	r4, [r4, #4]
 80035b6:	e7b2      	b.n	800351e <_malloc_r+0x32>
 80035b8:	4634      	mov	r4, r6
 80035ba:	6876      	ldr	r6, [r6, #4]
 80035bc:	e7b9      	b.n	8003532 <_malloc_r+0x46>
 80035be:	230c      	movs	r3, #12
 80035c0:	603b      	str	r3, [r7, #0]
 80035c2:	4638      	mov	r0, r7
 80035c4:	f000 fd64 	bl	8004090 <__malloc_unlock>
 80035c8:	e7a1      	b.n	800350e <_malloc_r+0x22>
 80035ca:	6025      	str	r5, [r4, #0]
 80035cc:	e7de      	b.n	800358c <_malloc_r+0xa0>
 80035ce:	bf00      	nop
 80035d0:	2000011c 	.word	0x2000011c

080035d4 <__sfputc_r>:
 80035d4:	6893      	ldr	r3, [r2, #8]
 80035d6:	3b01      	subs	r3, #1
 80035d8:	2b00      	cmp	r3, #0
 80035da:	b410      	push	{r4}
 80035dc:	6093      	str	r3, [r2, #8]
 80035de:	da07      	bge.n	80035f0 <__sfputc_r+0x1c>
 80035e0:	6994      	ldr	r4, [r2, #24]
 80035e2:	42a3      	cmp	r3, r4
 80035e4:	db01      	blt.n	80035ea <__sfputc_r+0x16>
 80035e6:	290a      	cmp	r1, #10
 80035e8:	d102      	bne.n	80035f0 <__sfputc_r+0x1c>
 80035ea:	bc10      	pop	{r4}
 80035ec:	f000 bb32 	b.w	8003c54 <__swbuf_r>
 80035f0:	6813      	ldr	r3, [r2, #0]
 80035f2:	1c58      	adds	r0, r3, #1
 80035f4:	6010      	str	r0, [r2, #0]
 80035f6:	7019      	strb	r1, [r3, #0]
 80035f8:	4608      	mov	r0, r1
 80035fa:	bc10      	pop	{r4}
 80035fc:	4770      	bx	lr

080035fe <__sfputs_r>:
 80035fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003600:	4606      	mov	r6, r0
 8003602:	460f      	mov	r7, r1
 8003604:	4614      	mov	r4, r2
 8003606:	18d5      	adds	r5, r2, r3
 8003608:	42ac      	cmp	r4, r5
 800360a:	d101      	bne.n	8003610 <__sfputs_r+0x12>
 800360c:	2000      	movs	r0, #0
 800360e:	e007      	b.n	8003620 <__sfputs_r+0x22>
 8003610:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003614:	463a      	mov	r2, r7
 8003616:	4630      	mov	r0, r6
 8003618:	f7ff ffdc 	bl	80035d4 <__sfputc_r>
 800361c:	1c43      	adds	r3, r0, #1
 800361e:	d1f3      	bne.n	8003608 <__sfputs_r+0xa>
 8003620:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003624 <_vfiprintf_r>:
 8003624:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003628:	460d      	mov	r5, r1
 800362a:	b09d      	sub	sp, #116	; 0x74
 800362c:	4614      	mov	r4, r2
 800362e:	4698      	mov	r8, r3
 8003630:	4606      	mov	r6, r0
 8003632:	b118      	cbz	r0, 800363c <_vfiprintf_r+0x18>
 8003634:	6983      	ldr	r3, [r0, #24]
 8003636:	b90b      	cbnz	r3, 800363c <_vfiprintf_r+0x18>
 8003638:	f7ff fe98 	bl	800336c <__sinit>
 800363c:	4b89      	ldr	r3, [pc, #548]	; (8003864 <_vfiprintf_r+0x240>)
 800363e:	429d      	cmp	r5, r3
 8003640:	d11b      	bne.n	800367a <_vfiprintf_r+0x56>
 8003642:	6875      	ldr	r5, [r6, #4]
 8003644:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003646:	07d9      	lsls	r1, r3, #31
 8003648:	d405      	bmi.n	8003656 <_vfiprintf_r+0x32>
 800364a:	89ab      	ldrh	r3, [r5, #12]
 800364c:	059a      	lsls	r2, r3, #22
 800364e:	d402      	bmi.n	8003656 <_vfiprintf_r+0x32>
 8003650:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003652:	f7ff ff29 	bl	80034a8 <__retarget_lock_acquire_recursive>
 8003656:	89ab      	ldrh	r3, [r5, #12]
 8003658:	071b      	lsls	r3, r3, #28
 800365a:	d501      	bpl.n	8003660 <_vfiprintf_r+0x3c>
 800365c:	692b      	ldr	r3, [r5, #16]
 800365e:	b9eb      	cbnz	r3, 800369c <_vfiprintf_r+0x78>
 8003660:	4629      	mov	r1, r5
 8003662:	4630      	mov	r0, r6
 8003664:	f000 fb5a 	bl	8003d1c <__swsetup_r>
 8003668:	b1c0      	cbz	r0, 800369c <_vfiprintf_r+0x78>
 800366a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800366c:	07dc      	lsls	r4, r3, #31
 800366e:	d50e      	bpl.n	800368e <_vfiprintf_r+0x6a>
 8003670:	f04f 30ff 	mov.w	r0, #4294967295
 8003674:	b01d      	add	sp, #116	; 0x74
 8003676:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800367a:	4b7b      	ldr	r3, [pc, #492]	; (8003868 <_vfiprintf_r+0x244>)
 800367c:	429d      	cmp	r5, r3
 800367e:	d101      	bne.n	8003684 <_vfiprintf_r+0x60>
 8003680:	68b5      	ldr	r5, [r6, #8]
 8003682:	e7df      	b.n	8003644 <_vfiprintf_r+0x20>
 8003684:	4b79      	ldr	r3, [pc, #484]	; (800386c <_vfiprintf_r+0x248>)
 8003686:	429d      	cmp	r5, r3
 8003688:	bf08      	it	eq
 800368a:	68f5      	ldreq	r5, [r6, #12]
 800368c:	e7da      	b.n	8003644 <_vfiprintf_r+0x20>
 800368e:	89ab      	ldrh	r3, [r5, #12]
 8003690:	0598      	lsls	r0, r3, #22
 8003692:	d4ed      	bmi.n	8003670 <_vfiprintf_r+0x4c>
 8003694:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003696:	f7ff ff08 	bl	80034aa <__retarget_lock_release_recursive>
 800369a:	e7e9      	b.n	8003670 <_vfiprintf_r+0x4c>
 800369c:	2300      	movs	r3, #0
 800369e:	9309      	str	r3, [sp, #36]	; 0x24
 80036a0:	2320      	movs	r3, #32
 80036a2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80036a6:	f8cd 800c 	str.w	r8, [sp, #12]
 80036aa:	2330      	movs	r3, #48	; 0x30
 80036ac:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8003870 <_vfiprintf_r+0x24c>
 80036b0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80036b4:	f04f 0901 	mov.w	r9, #1
 80036b8:	4623      	mov	r3, r4
 80036ba:	469a      	mov	sl, r3
 80036bc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80036c0:	b10a      	cbz	r2, 80036c6 <_vfiprintf_r+0xa2>
 80036c2:	2a25      	cmp	r2, #37	; 0x25
 80036c4:	d1f9      	bne.n	80036ba <_vfiprintf_r+0x96>
 80036c6:	ebba 0b04 	subs.w	fp, sl, r4
 80036ca:	d00b      	beq.n	80036e4 <_vfiprintf_r+0xc0>
 80036cc:	465b      	mov	r3, fp
 80036ce:	4622      	mov	r2, r4
 80036d0:	4629      	mov	r1, r5
 80036d2:	4630      	mov	r0, r6
 80036d4:	f7ff ff93 	bl	80035fe <__sfputs_r>
 80036d8:	3001      	adds	r0, #1
 80036da:	f000 80aa 	beq.w	8003832 <_vfiprintf_r+0x20e>
 80036de:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80036e0:	445a      	add	r2, fp
 80036e2:	9209      	str	r2, [sp, #36]	; 0x24
 80036e4:	f89a 3000 	ldrb.w	r3, [sl]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	f000 80a2 	beq.w	8003832 <_vfiprintf_r+0x20e>
 80036ee:	2300      	movs	r3, #0
 80036f0:	f04f 32ff 	mov.w	r2, #4294967295
 80036f4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80036f8:	f10a 0a01 	add.w	sl, sl, #1
 80036fc:	9304      	str	r3, [sp, #16]
 80036fe:	9307      	str	r3, [sp, #28]
 8003700:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003704:	931a      	str	r3, [sp, #104]	; 0x68
 8003706:	4654      	mov	r4, sl
 8003708:	2205      	movs	r2, #5
 800370a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800370e:	4858      	ldr	r0, [pc, #352]	; (8003870 <_vfiprintf_r+0x24c>)
 8003710:	f7fc fd6e 	bl	80001f0 <memchr>
 8003714:	9a04      	ldr	r2, [sp, #16]
 8003716:	b9d8      	cbnz	r0, 8003750 <_vfiprintf_r+0x12c>
 8003718:	06d1      	lsls	r1, r2, #27
 800371a:	bf44      	itt	mi
 800371c:	2320      	movmi	r3, #32
 800371e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003722:	0713      	lsls	r3, r2, #28
 8003724:	bf44      	itt	mi
 8003726:	232b      	movmi	r3, #43	; 0x2b
 8003728:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800372c:	f89a 3000 	ldrb.w	r3, [sl]
 8003730:	2b2a      	cmp	r3, #42	; 0x2a
 8003732:	d015      	beq.n	8003760 <_vfiprintf_r+0x13c>
 8003734:	9a07      	ldr	r2, [sp, #28]
 8003736:	4654      	mov	r4, sl
 8003738:	2000      	movs	r0, #0
 800373a:	f04f 0c0a 	mov.w	ip, #10
 800373e:	4621      	mov	r1, r4
 8003740:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003744:	3b30      	subs	r3, #48	; 0x30
 8003746:	2b09      	cmp	r3, #9
 8003748:	d94e      	bls.n	80037e8 <_vfiprintf_r+0x1c4>
 800374a:	b1b0      	cbz	r0, 800377a <_vfiprintf_r+0x156>
 800374c:	9207      	str	r2, [sp, #28]
 800374e:	e014      	b.n	800377a <_vfiprintf_r+0x156>
 8003750:	eba0 0308 	sub.w	r3, r0, r8
 8003754:	fa09 f303 	lsl.w	r3, r9, r3
 8003758:	4313      	orrs	r3, r2
 800375a:	9304      	str	r3, [sp, #16]
 800375c:	46a2      	mov	sl, r4
 800375e:	e7d2      	b.n	8003706 <_vfiprintf_r+0xe2>
 8003760:	9b03      	ldr	r3, [sp, #12]
 8003762:	1d19      	adds	r1, r3, #4
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	9103      	str	r1, [sp, #12]
 8003768:	2b00      	cmp	r3, #0
 800376a:	bfbb      	ittet	lt
 800376c:	425b      	neglt	r3, r3
 800376e:	f042 0202 	orrlt.w	r2, r2, #2
 8003772:	9307      	strge	r3, [sp, #28]
 8003774:	9307      	strlt	r3, [sp, #28]
 8003776:	bfb8      	it	lt
 8003778:	9204      	strlt	r2, [sp, #16]
 800377a:	7823      	ldrb	r3, [r4, #0]
 800377c:	2b2e      	cmp	r3, #46	; 0x2e
 800377e:	d10c      	bne.n	800379a <_vfiprintf_r+0x176>
 8003780:	7863      	ldrb	r3, [r4, #1]
 8003782:	2b2a      	cmp	r3, #42	; 0x2a
 8003784:	d135      	bne.n	80037f2 <_vfiprintf_r+0x1ce>
 8003786:	9b03      	ldr	r3, [sp, #12]
 8003788:	1d1a      	adds	r2, r3, #4
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	9203      	str	r2, [sp, #12]
 800378e:	2b00      	cmp	r3, #0
 8003790:	bfb8      	it	lt
 8003792:	f04f 33ff 	movlt.w	r3, #4294967295
 8003796:	3402      	adds	r4, #2
 8003798:	9305      	str	r3, [sp, #20]
 800379a:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8003874 <_vfiprintf_r+0x250>
 800379e:	7821      	ldrb	r1, [r4, #0]
 80037a0:	2203      	movs	r2, #3
 80037a2:	4650      	mov	r0, sl
 80037a4:	f7fc fd24 	bl	80001f0 <memchr>
 80037a8:	b140      	cbz	r0, 80037bc <_vfiprintf_r+0x198>
 80037aa:	2340      	movs	r3, #64	; 0x40
 80037ac:	eba0 000a 	sub.w	r0, r0, sl
 80037b0:	fa03 f000 	lsl.w	r0, r3, r0
 80037b4:	9b04      	ldr	r3, [sp, #16]
 80037b6:	4303      	orrs	r3, r0
 80037b8:	3401      	adds	r4, #1
 80037ba:	9304      	str	r3, [sp, #16]
 80037bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80037c0:	482d      	ldr	r0, [pc, #180]	; (8003878 <_vfiprintf_r+0x254>)
 80037c2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80037c6:	2206      	movs	r2, #6
 80037c8:	f7fc fd12 	bl	80001f0 <memchr>
 80037cc:	2800      	cmp	r0, #0
 80037ce:	d03f      	beq.n	8003850 <_vfiprintf_r+0x22c>
 80037d0:	4b2a      	ldr	r3, [pc, #168]	; (800387c <_vfiprintf_r+0x258>)
 80037d2:	bb1b      	cbnz	r3, 800381c <_vfiprintf_r+0x1f8>
 80037d4:	9b03      	ldr	r3, [sp, #12]
 80037d6:	3307      	adds	r3, #7
 80037d8:	f023 0307 	bic.w	r3, r3, #7
 80037dc:	3308      	adds	r3, #8
 80037de:	9303      	str	r3, [sp, #12]
 80037e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80037e2:	443b      	add	r3, r7
 80037e4:	9309      	str	r3, [sp, #36]	; 0x24
 80037e6:	e767      	b.n	80036b8 <_vfiprintf_r+0x94>
 80037e8:	fb0c 3202 	mla	r2, ip, r2, r3
 80037ec:	460c      	mov	r4, r1
 80037ee:	2001      	movs	r0, #1
 80037f0:	e7a5      	b.n	800373e <_vfiprintf_r+0x11a>
 80037f2:	2300      	movs	r3, #0
 80037f4:	3401      	adds	r4, #1
 80037f6:	9305      	str	r3, [sp, #20]
 80037f8:	4619      	mov	r1, r3
 80037fa:	f04f 0c0a 	mov.w	ip, #10
 80037fe:	4620      	mov	r0, r4
 8003800:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003804:	3a30      	subs	r2, #48	; 0x30
 8003806:	2a09      	cmp	r2, #9
 8003808:	d903      	bls.n	8003812 <_vfiprintf_r+0x1ee>
 800380a:	2b00      	cmp	r3, #0
 800380c:	d0c5      	beq.n	800379a <_vfiprintf_r+0x176>
 800380e:	9105      	str	r1, [sp, #20]
 8003810:	e7c3      	b.n	800379a <_vfiprintf_r+0x176>
 8003812:	fb0c 2101 	mla	r1, ip, r1, r2
 8003816:	4604      	mov	r4, r0
 8003818:	2301      	movs	r3, #1
 800381a:	e7f0      	b.n	80037fe <_vfiprintf_r+0x1da>
 800381c:	ab03      	add	r3, sp, #12
 800381e:	9300      	str	r3, [sp, #0]
 8003820:	462a      	mov	r2, r5
 8003822:	4b17      	ldr	r3, [pc, #92]	; (8003880 <_vfiprintf_r+0x25c>)
 8003824:	a904      	add	r1, sp, #16
 8003826:	4630      	mov	r0, r6
 8003828:	f3af 8000 	nop.w
 800382c:	4607      	mov	r7, r0
 800382e:	1c78      	adds	r0, r7, #1
 8003830:	d1d6      	bne.n	80037e0 <_vfiprintf_r+0x1bc>
 8003832:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003834:	07d9      	lsls	r1, r3, #31
 8003836:	d405      	bmi.n	8003844 <_vfiprintf_r+0x220>
 8003838:	89ab      	ldrh	r3, [r5, #12]
 800383a:	059a      	lsls	r2, r3, #22
 800383c:	d402      	bmi.n	8003844 <_vfiprintf_r+0x220>
 800383e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003840:	f7ff fe33 	bl	80034aa <__retarget_lock_release_recursive>
 8003844:	89ab      	ldrh	r3, [r5, #12]
 8003846:	065b      	lsls	r3, r3, #25
 8003848:	f53f af12 	bmi.w	8003670 <_vfiprintf_r+0x4c>
 800384c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800384e:	e711      	b.n	8003674 <_vfiprintf_r+0x50>
 8003850:	ab03      	add	r3, sp, #12
 8003852:	9300      	str	r3, [sp, #0]
 8003854:	462a      	mov	r2, r5
 8003856:	4b0a      	ldr	r3, [pc, #40]	; (8003880 <_vfiprintf_r+0x25c>)
 8003858:	a904      	add	r1, sp, #16
 800385a:	4630      	mov	r0, r6
 800385c:	f000 f880 	bl	8003960 <_printf_i>
 8003860:	e7e4      	b.n	800382c <_vfiprintf_r+0x208>
 8003862:	bf00      	nop
 8003864:	08004254 	.word	0x08004254
 8003868:	08004274 	.word	0x08004274
 800386c:	08004234 	.word	0x08004234
 8003870:	08004294 	.word	0x08004294
 8003874:	0800429a 	.word	0x0800429a
 8003878:	0800429e 	.word	0x0800429e
 800387c:	00000000 	.word	0x00000000
 8003880:	080035ff 	.word	0x080035ff

08003884 <_printf_common>:
 8003884:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003888:	4616      	mov	r6, r2
 800388a:	4699      	mov	r9, r3
 800388c:	688a      	ldr	r2, [r1, #8]
 800388e:	690b      	ldr	r3, [r1, #16]
 8003890:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003894:	4293      	cmp	r3, r2
 8003896:	bfb8      	it	lt
 8003898:	4613      	movlt	r3, r2
 800389a:	6033      	str	r3, [r6, #0]
 800389c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80038a0:	4607      	mov	r7, r0
 80038a2:	460c      	mov	r4, r1
 80038a4:	b10a      	cbz	r2, 80038aa <_printf_common+0x26>
 80038a6:	3301      	adds	r3, #1
 80038a8:	6033      	str	r3, [r6, #0]
 80038aa:	6823      	ldr	r3, [r4, #0]
 80038ac:	0699      	lsls	r1, r3, #26
 80038ae:	bf42      	ittt	mi
 80038b0:	6833      	ldrmi	r3, [r6, #0]
 80038b2:	3302      	addmi	r3, #2
 80038b4:	6033      	strmi	r3, [r6, #0]
 80038b6:	6825      	ldr	r5, [r4, #0]
 80038b8:	f015 0506 	ands.w	r5, r5, #6
 80038bc:	d106      	bne.n	80038cc <_printf_common+0x48>
 80038be:	f104 0a19 	add.w	sl, r4, #25
 80038c2:	68e3      	ldr	r3, [r4, #12]
 80038c4:	6832      	ldr	r2, [r6, #0]
 80038c6:	1a9b      	subs	r3, r3, r2
 80038c8:	42ab      	cmp	r3, r5
 80038ca:	dc26      	bgt.n	800391a <_printf_common+0x96>
 80038cc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80038d0:	1e13      	subs	r3, r2, #0
 80038d2:	6822      	ldr	r2, [r4, #0]
 80038d4:	bf18      	it	ne
 80038d6:	2301      	movne	r3, #1
 80038d8:	0692      	lsls	r2, r2, #26
 80038da:	d42b      	bmi.n	8003934 <_printf_common+0xb0>
 80038dc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80038e0:	4649      	mov	r1, r9
 80038e2:	4638      	mov	r0, r7
 80038e4:	47c0      	blx	r8
 80038e6:	3001      	adds	r0, #1
 80038e8:	d01e      	beq.n	8003928 <_printf_common+0xa4>
 80038ea:	6823      	ldr	r3, [r4, #0]
 80038ec:	68e5      	ldr	r5, [r4, #12]
 80038ee:	6832      	ldr	r2, [r6, #0]
 80038f0:	f003 0306 	and.w	r3, r3, #6
 80038f4:	2b04      	cmp	r3, #4
 80038f6:	bf08      	it	eq
 80038f8:	1aad      	subeq	r5, r5, r2
 80038fa:	68a3      	ldr	r3, [r4, #8]
 80038fc:	6922      	ldr	r2, [r4, #16]
 80038fe:	bf0c      	ite	eq
 8003900:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003904:	2500      	movne	r5, #0
 8003906:	4293      	cmp	r3, r2
 8003908:	bfc4      	itt	gt
 800390a:	1a9b      	subgt	r3, r3, r2
 800390c:	18ed      	addgt	r5, r5, r3
 800390e:	2600      	movs	r6, #0
 8003910:	341a      	adds	r4, #26
 8003912:	42b5      	cmp	r5, r6
 8003914:	d11a      	bne.n	800394c <_printf_common+0xc8>
 8003916:	2000      	movs	r0, #0
 8003918:	e008      	b.n	800392c <_printf_common+0xa8>
 800391a:	2301      	movs	r3, #1
 800391c:	4652      	mov	r2, sl
 800391e:	4649      	mov	r1, r9
 8003920:	4638      	mov	r0, r7
 8003922:	47c0      	blx	r8
 8003924:	3001      	adds	r0, #1
 8003926:	d103      	bne.n	8003930 <_printf_common+0xac>
 8003928:	f04f 30ff 	mov.w	r0, #4294967295
 800392c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003930:	3501      	adds	r5, #1
 8003932:	e7c6      	b.n	80038c2 <_printf_common+0x3e>
 8003934:	18e1      	adds	r1, r4, r3
 8003936:	1c5a      	adds	r2, r3, #1
 8003938:	2030      	movs	r0, #48	; 0x30
 800393a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800393e:	4422      	add	r2, r4
 8003940:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003944:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003948:	3302      	adds	r3, #2
 800394a:	e7c7      	b.n	80038dc <_printf_common+0x58>
 800394c:	2301      	movs	r3, #1
 800394e:	4622      	mov	r2, r4
 8003950:	4649      	mov	r1, r9
 8003952:	4638      	mov	r0, r7
 8003954:	47c0      	blx	r8
 8003956:	3001      	adds	r0, #1
 8003958:	d0e6      	beq.n	8003928 <_printf_common+0xa4>
 800395a:	3601      	adds	r6, #1
 800395c:	e7d9      	b.n	8003912 <_printf_common+0x8e>
	...

08003960 <_printf_i>:
 8003960:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003964:	7e0f      	ldrb	r7, [r1, #24]
 8003966:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003968:	2f78      	cmp	r7, #120	; 0x78
 800396a:	4691      	mov	r9, r2
 800396c:	4680      	mov	r8, r0
 800396e:	460c      	mov	r4, r1
 8003970:	469a      	mov	sl, r3
 8003972:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003976:	d807      	bhi.n	8003988 <_printf_i+0x28>
 8003978:	2f62      	cmp	r7, #98	; 0x62
 800397a:	d80a      	bhi.n	8003992 <_printf_i+0x32>
 800397c:	2f00      	cmp	r7, #0
 800397e:	f000 80d8 	beq.w	8003b32 <_printf_i+0x1d2>
 8003982:	2f58      	cmp	r7, #88	; 0x58
 8003984:	f000 80a3 	beq.w	8003ace <_printf_i+0x16e>
 8003988:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800398c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003990:	e03a      	b.n	8003a08 <_printf_i+0xa8>
 8003992:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003996:	2b15      	cmp	r3, #21
 8003998:	d8f6      	bhi.n	8003988 <_printf_i+0x28>
 800399a:	a101      	add	r1, pc, #4	; (adr r1, 80039a0 <_printf_i+0x40>)
 800399c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80039a0:	080039f9 	.word	0x080039f9
 80039a4:	08003a0d 	.word	0x08003a0d
 80039a8:	08003989 	.word	0x08003989
 80039ac:	08003989 	.word	0x08003989
 80039b0:	08003989 	.word	0x08003989
 80039b4:	08003989 	.word	0x08003989
 80039b8:	08003a0d 	.word	0x08003a0d
 80039bc:	08003989 	.word	0x08003989
 80039c0:	08003989 	.word	0x08003989
 80039c4:	08003989 	.word	0x08003989
 80039c8:	08003989 	.word	0x08003989
 80039cc:	08003b19 	.word	0x08003b19
 80039d0:	08003a3d 	.word	0x08003a3d
 80039d4:	08003afb 	.word	0x08003afb
 80039d8:	08003989 	.word	0x08003989
 80039dc:	08003989 	.word	0x08003989
 80039e0:	08003b3b 	.word	0x08003b3b
 80039e4:	08003989 	.word	0x08003989
 80039e8:	08003a3d 	.word	0x08003a3d
 80039ec:	08003989 	.word	0x08003989
 80039f0:	08003989 	.word	0x08003989
 80039f4:	08003b03 	.word	0x08003b03
 80039f8:	682b      	ldr	r3, [r5, #0]
 80039fa:	1d1a      	adds	r2, r3, #4
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	602a      	str	r2, [r5, #0]
 8003a00:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003a04:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003a08:	2301      	movs	r3, #1
 8003a0a:	e0a3      	b.n	8003b54 <_printf_i+0x1f4>
 8003a0c:	6820      	ldr	r0, [r4, #0]
 8003a0e:	6829      	ldr	r1, [r5, #0]
 8003a10:	0606      	lsls	r6, r0, #24
 8003a12:	f101 0304 	add.w	r3, r1, #4
 8003a16:	d50a      	bpl.n	8003a2e <_printf_i+0xce>
 8003a18:	680e      	ldr	r6, [r1, #0]
 8003a1a:	602b      	str	r3, [r5, #0]
 8003a1c:	2e00      	cmp	r6, #0
 8003a1e:	da03      	bge.n	8003a28 <_printf_i+0xc8>
 8003a20:	232d      	movs	r3, #45	; 0x2d
 8003a22:	4276      	negs	r6, r6
 8003a24:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003a28:	485e      	ldr	r0, [pc, #376]	; (8003ba4 <_printf_i+0x244>)
 8003a2a:	230a      	movs	r3, #10
 8003a2c:	e019      	b.n	8003a62 <_printf_i+0x102>
 8003a2e:	680e      	ldr	r6, [r1, #0]
 8003a30:	602b      	str	r3, [r5, #0]
 8003a32:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003a36:	bf18      	it	ne
 8003a38:	b236      	sxthne	r6, r6
 8003a3a:	e7ef      	b.n	8003a1c <_printf_i+0xbc>
 8003a3c:	682b      	ldr	r3, [r5, #0]
 8003a3e:	6820      	ldr	r0, [r4, #0]
 8003a40:	1d19      	adds	r1, r3, #4
 8003a42:	6029      	str	r1, [r5, #0]
 8003a44:	0601      	lsls	r1, r0, #24
 8003a46:	d501      	bpl.n	8003a4c <_printf_i+0xec>
 8003a48:	681e      	ldr	r6, [r3, #0]
 8003a4a:	e002      	b.n	8003a52 <_printf_i+0xf2>
 8003a4c:	0646      	lsls	r6, r0, #25
 8003a4e:	d5fb      	bpl.n	8003a48 <_printf_i+0xe8>
 8003a50:	881e      	ldrh	r6, [r3, #0]
 8003a52:	4854      	ldr	r0, [pc, #336]	; (8003ba4 <_printf_i+0x244>)
 8003a54:	2f6f      	cmp	r7, #111	; 0x6f
 8003a56:	bf0c      	ite	eq
 8003a58:	2308      	moveq	r3, #8
 8003a5a:	230a      	movne	r3, #10
 8003a5c:	2100      	movs	r1, #0
 8003a5e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003a62:	6865      	ldr	r5, [r4, #4]
 8003a64:	60a5      	str	r5, [r4, #8]
 8003a66:	2d00      	cmp	r5, #0
 8003a68:	bfa2      	ittt	ge
 8003a6a:	6821      	ldrge	r1, [r4, #0]
 8003a6c:	f021 0104 	bicge.w	r1, r1, #4
 8003a70:	6021      	strge	r1, [r4, #0]
 8003a72:	b90e      	cbnz	r6, 8003a78 <_printf_i+0x118>
 8003a74:	2d00      	cmp	r5, #0
 8003a76:	d04d      	beq.n	8003b14 <_printf_i+0x1b4>
 8003a78:	4615      	mov	r5, r2
 8003a7a:	fbb6 f1f3 	udiv	r1, r6, r3
 8003a7e:	fb03 6711 	mls	r7, r3, r1, r6
 8003a82:	5dc7      	ldrb	r7, [r0, r7]
 8003a84:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003a88:	4637      	mov	r7, r6
 8003a8a:	42bb      	cmp	r3, r7
 8003a8c:	460e      	mov	r6, r1
 8003a8e:	d9f4      	bls.n	8003a7a <_printf_i+0x11a>
 8003a90:	2b08      	cmp	r3, #8
 8003a92:	d10b      	bne.n	8003aac <_printf_i+0x14c>
 8003a94:	6823      	ldr	r3, [r4, #0]
 8003a96:	07de      	lsls	r6, r3, #31
 8003a98:	d508      	bpl.n	8003aac <_printf_i+0x14c>
 8003a9a:	6923      	ldr	r3, [r4, #16]
 8003a9c:	6861      	ldr	r1, [r4, #4]
 8003a9e:	4299      	cmp	r1, r3
 8003aa0:	bfde      	ittt	le
 8003aa2:	2330      	movle	r3, #48	; 0x30
 8003aa4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003aa8:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003aac:	1b52      	subs	r2, r2, r5
 8003aae:	6122      	str	r2, [r4, #16]
 8003ab0:	f8cd a000 	str.w	sl, [sp]
 8003ab4:	464b      	mov	r3, r9
 8003ab6:	aa03      	add	r2, sp, #12
 8003ab8:	4621      	mov	r1, r4
 8003aba:	4640      	mov	r0, r8
 8003abc:	f7ff fee2 	bl	8003884 <_printf_common>
 8003ac0:	3001      	adds	r0, #1
 8003ac2:	d14c      	bne.n	8003b5e <_printf_i+0x1fe>
 8003ac4:	f04f 30ff 	mov.w	r0, #4294967295
 8003ac8:	b004      	add	sp, #16
 8003aca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ace:	4835      	ldr	r0, [pc, #212]	; (8003ba4 <_printf_i+0x244>)
 8003ad0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8003ad4:	6829      	ldr	r1, [r5, #0]
 8003ad6:	6823      	ldr	r3, [r4, #0]
 8003ad8:	f851 6b04 	ldr.w	r6, [r1], #4
 8003adc:	6029      	str	r1, [r5, #0]
 8003ade:	061d      	lsls	r5, r3, #24
 8003ae0:	d514      	bpl.n	8003b0c <_printf_i+0x1ac>
 8003ae2:	07df      	lsls	r7, r3, #31
 8003ae4:	bf44      	itt	mi
 8003ae6:	f043 0320 	orrmi.w	r3, r3, #32
 8003aea:	6023      	strmi	r3, [r4, #0]
 8003aec:	b91e      	cbnz	r6, 8003af6 <_printf_i+0x196>
 8003aee:	6823      	ldr	r3, [r4, #0]
 8003af0:	f023 0320 	bic.w	r3, r3, #32
 8003af4:	6023      	str	r3, [r4, #0]
 8003af6:	2310      	movs	r3, #16
 8003af8:	e7b0      	b.n	8003a5c <_printf_i+0xfc>
 8003afa:	6823      	ldr	r3, [r4, #0]
 8003afc:	f043 0320 	orr.w	r3, r3, #32
 8003b00:	6023      	str	r3, [r4, #0]
 8003b02:	2378      	movs	r3, #120	; 0x78
 8003b04:	4828      	ldr	r0, [pc, #160]	; (8003ba8 <_printf_i+0x248>)
 8003b06:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003b0a:	e7e3      	b.n	8003ad4 <_printf_i+0x174>
 8003b0c:	0659      	lsls	r1, r3, #25
 8003b0e:	bf48      	it	mi
 8003b10:	b2b6      	uxthmi	r6, r6
 8003b12:	e7e6      	b.n	8003ae2 <_printf_i+0x182>
 8003b14:	4615      	mov	r5, r2
 8003b16:	e7bb      	b.n	8003a90 <_printf_i+0x130>
 8003b18:	682b      	ldr	r3, [r5, #0]
 8003b1a:	6826      	ldr	r6, [r4, #0]
 8003b1c:	6961      	ldr	r1, [r4, #20]
 8003b1e:	1d18      	adds	r0, r3, #4
 8003b20:	6028      	str	r0, [r5, #0]
 8003b22:	0635      	lsls	r5, r6, #24
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	d501      	bpl.n	8003b2c <_printf_i+0x1cc>
 8003b28:	6019      	str	r1, [r3, #0]
 8003b2a:	e002      	b.n	8003b32 <_printf_i+0x1d2>
 8003b2c:	0670      	lsls	r0, r6, #25
 8003b2e:	d5fb      	bpl.n	8003b28 <_printf_i+0x1c8>
 8003b30:	8019      	strh	r1, [r3, #0]
 8003b32:	2300      	movs	r3, #0
 8003b34:	6123      	str	r3, [r4, #16]
 8003b36:	4615      	mov	r5, r2
 8003b38:	e7ba      	b.n	8003ab0 <_printf_i+0x150>
 8003b3a:	682b      	ldr	r3, [r5, #0]
 8003b3c:	1d1a      	adds	r2, r3, #4
 8003b3e:	602a      	str	r2, [r5, #0]
 8003b40:	681d      	ldr	r5, [r3, #0]
 8003b42:	6862      	ldr	r2, [r4, #4]
 8003b44:	2100      	movs	r1, #0
 8003b46:	4628      	mov	r0, r5
 8003b48:	f7fc fb52 	bl	80001f0 <memchr>
 8003b4c:	b108      	cbz	r0, 8003b52 <_printf_i+0x1f2>
 8003b4e:	1b40      	subs	r0, r0, r5
 8003b50:	6060      	str	r0, [r4, #4]
 8003b52:	6863      	ldr	r3, [r4, #4]
 8003b54:	6123      	str	r3, [r4, #16]
 8003b56:	2300      	movs	r3, #0
 8003b58:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003b5c:	e7a8      	b.n	8003ab0 <_printf_i+0x150>
 8003b5e:	6923      	ldr	r3, [r4, #16]
 8003b60:	462a      	mov	r2, r5
 8003b62:	4649      	mov	r1, r9
 8003b64:	4640      	mov	r0, r8
 8003b66:	47d0      	blx	sl
 8003b68:	3001      	adds	r0, #1
 8003b6a:	d0ab      	beq.n	8003ac4 <_printf_i+0x164>
 8003b6c:	6823      	ldr	r3, [r4, #0]
 8003b6e:	079b      	lsls	r3, r3, #30
 8003b70:	d413      	bmi.n	8003b9a <_printf_i+0x23a>
 8003b72:	68e0      	ldr	r0, [r4, #12]
 8003b74:	9b03      	ldr	r3, [sp, #12]
 8003b76:	4298      	cmp	r0, r3
 8003b78:	bfb8      	it	lt
 8003b7a:	4618      	movlt	r0, r3
 8003b7c:	e7a4      	b.n	8003ac8 <_printf_i+0x168>
 8003b7e:	2301      	movs	r3, #1
 8003b80:	4632      	mov	r2, r6
 8003b82:	4649      	mov	r1, r9
 8003b84:	4640      	mov	r0, r8
 8003b86:	47d0      	blx	sl
 8003b88:	3001      	adds	r0, #1
 8003b8a:	d09b      	beq.n	8003ac4 <_printf_i+0x164>
 8003b8c:	3501      	adds	r5, #1
 8003b8e:	68e3      	ldr	r3, [r4, #12]
 8003b90:	9903      	ldr	r1, [sp, #12]
 8003b92:	1a5b      	subs	r3, r3, r1
 8003b94:	42ab      	cmp	r3, r5
 8003b96:	dcf2      	bgt.n	8003b7e <_printf_i+0x21e>
 8003b98:	e7eb      	b.n	8003b72 <_printf_i+0x212>
 8003b9a:	2500      	movs	r5, #0
 8003b9c:	f104 0619 	add.w	r6, r4, #25
 8003ba0:	e7f5      	b.n	8003b8e <_printf_i+0x22e>
 8003ba2:	bf00      	nop
 8003ba4:	080042a5 	.word	0x080042a5
 8003ba8:	080042b6 	.word	0x080042b6

08003bac <_sbrk_r>:
 8003bac:	b538      	push	{r3, r4, r5, lr}
 8003bae:	4d06      	ldr	r5, [pc, #24]	; (8003bc8 <_sbrk_r+0x1c>)
 8003bb0:	2300      	movs	r3, #0
 8003bb2:	4604      	mov	r4, r0
 8003bb4:	4608      	mov	r0, r1
 8003bb6:	602b      	str	r3, [r5, #0]
 8003bb8:	f7fc ff02 	bl	80009c0 <_sbrk>
 8003bbc:	1c43      	adds	r3, r0, #1
 8003bbe:	d102      	bne.n	8003bc6 <_sbrk_r+0x1a>
 8003bc0:	682b      	ldr	r3, [r5, #0]
 8003bc2:	b103      	cbz	r3, 8003bc6 <_sbrk_r+0x1a>
 8003bc4:	6023      	str	r3, [r4, #0]
 8003bc6:	bd38      	pop	{r3, r4, r5, pc}
 8003bc8:	20000124 	.word	0x20000124

08003bcc <__sread>:
 8003bcc:	b510      	push	{r4, lr}
 8003bce:	460c      	mov	r4, r1
 8003bd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003bd4:	f000 faac 	bl	8004130 <_read_r>
 8003bd8:	2800      	cmp	r0, #0
 8003bda:	bfab      	itete	ge
 8003bdc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003bde:	89a3      	ldrhlt	r3, [r4, #12]
 8003be0:	181b      	addge	r3, r3, r0
 8003be2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003be6:	bfac      	ite	ge
 8003be8:	6563      	strge	r3, [r4, #84]	; 0x54
 8003bea:	81a3      	strhlt	r3, [r4, #12]
 8003bec:	bd10      	pop	{r4, pc}

08003bee <__swrite>:
 8003bee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003bf2:	461f      	mov	r7, r3
 8003bf4:	898b      	ldrh	r3, [r1, #12]
 8003bf6:	05db      	lsls	r3, r3, #23
 8003bf8:	4605      	mov	r5, r0
 8003bfa:	460c      	mov	r4, r1
 8003bfc:	4616      	mov	r6, r2
 8003bfe:	d505      	bpl.n	8003c0c <__swrite+0x1e>
 8003c00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c04:	2302      	movs	r3, #2
 8003c06:	2200      	movs	r2, #0
 8003c08:	f000 f9c4 	bl	8003f94 <_lseek_r>
 8003c0c:	89a3      	ldrh	r3, [r4, #12]
 8003c0e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003c12:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003c16:	81a3      	strh	r3, [r4, #12]
 8003c18:	4632      	mov	r2, r6
 8003c1a:	463b      	mov	r3, r7
 8003c1c:	4628      	mov	r0, r5
 8003c1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003c22:	f000 b869 	b.w	8003cf8 <_write_r>

08003c26 <__sseek>:
 8003c26:	b510      	push	{r4, lr}
 8003c28:	460c      	mov	r4, r1
 8003c2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c2e:	f000 f9b1 	bl	8003f94 <_lseek_r>
 8003c32:	1c43      	adds	r3, r0, #1
 8003c34:	89a3      	ldrh	r3, [r4, #12]
 8003c36:	bf15      	itete	ne
 8003c38:	6560      	strne	r0, [r4, #84]	; 0x54
 8003c3a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003c3e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003c42:	81a3      	strheq	r3, [r4, #12]
 8003c44:	bf18      	it	ne
 8003c46:	81a3      	strhne	r3, [r4, #12]
 8003c48:	bd10      	pop	{r4, pc}

08003c4a <__sclose>:
 8003c4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c4e:	f000 b8d3 	b.w	8003df8 <_close_r>
	...

08003c54 <__swbuf_r>:
 8003c54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c56:	460e      	mov	r6, r1
 8003c58:	4614      	mov	r4, r2
 8003c5a:	4605      	mov	r5, r0
 8003c5c:	b118      	cbz	r0, 8003c66 <__swbuf_r+0x12>
 8003c5e:	6983      	ldr	r3, [r0, #24]
 8003c60:	b90b      	cbnz	r3, 8003c66 <__swbuf_r+0x12>
 8003c62:	f7ff fb83 	bl	800336c <__sinit>
 8003c66:	4b21      	ldr	r3, [pc, #132]	; (8003cec <__swbuf_r+0x98>)
 8003c68:	429c      	cmp	r4, r3
 8003c6a:	d12b      	bne.n	8003cc4 <__swbuf_r+0x70>
 8003c6c:	686c      	ldr	r4, [r5, #4]
 8003c6e:	69a3      	ldr	r3, [r4, #24]
 8003c70:	60a3      	str	r3, [r4, #8]
 8003c72:	89a3      	ldrh	r3, [r4, #12]
 8003c74:	071a      	lsls	r2, r3, #28
 8003c76:	d52f      	bpl.n	8003cd8 <__swbuf_r+0x84>
 8003c78:	6923      	ldr	r3, [r4, #16]
 8003c7a:	b36b      	cbz	r3, 8003cd8 <__swbuf_r+0x84>
 8003c7c:	6923      	ldr	r3, [r4, #16]
 8003c7e:	6820      	ldr	r0, [r4, #0]
 8003c80:	1ac0      	subs	r0, r0, r3
 8003c82:	6963      	ldr	r3, [r4, #20]
 8003c84:	b2f6      	uxtb	r6, r6
 8003c86:	4283      	cmp	r3, r0
 8003c88:	4637      	mov	r7, r6
 8003c8a:	dc04      	bgt.n	8003c96 <__swbuf_r+0x42>
 8003c8c:	4621      	mov	r1, r4
 8003c8e:	4628      	mov	r0, r5
 8003c90:	f000 f944 	bl	8003f1c <_fflush_r>
 8003c94:	bb30      	cbnz	r0, 8003ce4 <__swbuf_r+0x90>
 8003c96:	68a3      	ldr	r3, [r4, #8]
 8003c98:	3b01      	subs	r3, #1
 8003c9a:	60a3      	str	r3, [r4, #8]
 8003c9c:	6823      	ldr	r3, [r4, #0]
 8003c9e:	1c5a      	adds	r2, r3, #1
 8003ca0:	6022      	str	r2, [r4, #0]
 8003ca2:	701e      	strb	r6, [r3, #0]
 8003ca4:	6963      	ldr	r3, [r4, #20]
 8003ca6:	3001      	adds	r0, #1
 8003ca8:	4283      	cmp	r3, r0
 8003caa:	d004      	beq.n	8003cb6 <__swbuf_r+0x62>
 8003cac:	89a3      	ldrh	r3, [r4, #12]
 8003cae:	07db      	lsls	r3, r3, #31
 8003cb0:	d506      	bpl.n	8003cc0 <__swbuf_r+0x6c>
 8003cb2:	2e0a      	cmp	r6, #10
 8003cb4:	d104      	bne.n	8003cc0 <__swbuf_r+0x6c>
 8003cb6:	4621      	mov	r1, r4
 8003cb8:	4628      	mov	r0, r5
 8003cba:	f000 f92f 	bl	8003f1c <_fflush_r>
 8003cbe:	b988      	cbnz	r0, 8003ce4 <__swbuf_r+0x90>
 8003cc0:	4638      	mov	r0, r7
 8003cc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003cc4:	4b0a      	ldr	r3, [pc, #40]	; (8003cf0 <__swbuf_r+0x9c>)
 8003cc6:	429c      	cmp	r4, r3
 8003cc8:	d101      	bne.n	8003cce <__swbuf_r+0x7a>
 8003cca:	68ac      	ldr	r4, [r5, #8]
 8003ccc:	e7cf      	b.n	8003c6e <__swbuf_r+0x1a>
 8003cce:	4b09      	ldr	r3, [pc, #36]	; (8003cf4 <__swbuf_r+0xa0>)
 8003cd0:	429c      	cmp	r4, r3
 8003cd2:	bf08      	it	eq
 8003cd4:	68ec      	ldreq	r4, [r5, #12]
 8003cd6:	e7ca      	b.n	8003c6e <__swbuf_r+0x1a>
 8003cd8:	4621      	mov	r1, r4
 8003cda:	4628      	mov	r0, r5
 8003cdc:	f000 f81e 	bl	8003d1c <__swsetup_r>
 8003ce0:	2800      	cmp	r0, #0
 8003ce2:	d0cb      	beq.n	8003c7c <__swbuf_r+0x28>
 8003ce4:	f04f 37ff 	mov.w	r7, #4294967295
 8003ce8:	e7ea      	b.n	8003cc0 <__swbuf_r+0x6c>
 8003cea:	bf00      	nop
 8003cec:	08004254 	.word	0x08004254
 8003cf0:	08004274 	.word	0x08004274
 8003cf4:	08004234 	.word	0x08004234

08003cf8 <_write_r>:
 8003cf8:	b538      	push	{r3, r4, r5, lr}
 8003cfa:	4d07      	ldr	r5, [pc, #28]	; (8003d18 <_write_r+0x20>)
 8003cfc:	4604      	mov	r4, r0
 8003cfe:	4608      	mov	r0, r1
 8003d00:	4611      	mov	r1, r2
 8003d02:	2200      	movs	r2, #0
 8003d04:	602a      	str	r2, [r5, #0]
 8003d06:	461a      	mov	r2, r3
 8003d08:	f7fc fe0e 	bl	8000928 <_write>
 8003d0c:	1c43      	adds	r3, r0, #1
 8003d0e:	d102      	bne.n	8003d16 <_write_r+0x1e>
 8003d10:	682b      	ldr	r3, [r5, #0]
 8003d12:	b103      	cbz	r3, 8003d16 <_write_r+0x1e>
 8003d14:	6023      	str	r3, [r4, #0]
 8003d16:	bd38      	pop	{r3, r4, r5, pc}
 8003d18:	20000124 	.word	0x20000124

08003d1c <__swsetup_r>:
 8003d1c:	4b32      	ldr	r3, [pc, #200]	; (8003de8 <__swsetup_r+0xcc>)
 8003d1e:	b570      	push	{r4, r5, r6, lr}
 8003d20:	681d      	ldr	r5, [r3, #0]
 8003d22:	4606      	mov	r6, r0
 8003d24:	460c      	mov	r4, r1
 8003d26:	b125      	cbz	r5, 8003d32 <__swsetup_r+0x16>
 8003d28:	69ab      	ldr	r3, [r5, #24]
 8003d2a:	b913      	cbnz	r3, 8003d32 <__swsetup_r+0x16>
 8003d2c:	4628      	mov	r0, r5
 8003d2e:	f7ff fb1d 	bl	800336c <__sinit>
 8003d32:	4b2e      	ldr	r3, [pc, #184]	; (8003dec <__swsetup_r+0xd0>)
 8003d34:	429c      	cmp	r4, r3
 8003d36:	d10f      	bne.n	8003d58 <__swsetup_r+0x3c>
 8003d38:	686c      	ldr	r4, [r5, #4]
 8003d3a:	89a3      	ldrh	r3, [r4, #12]
 8003d3c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003d40:	0719      	lsls	r1, r3, #28
 8003d42:	d42c      	bmi.n	8003d9e <__swsetup_r+0x82>
 8003d44:	06dd      	lsls	r5, r3, #27
 8003d46:	d411      	bmi.n	8003d6c <__swsetup_r+0x50>
 8003d48:	2309      	movs	r3, #9
 8003d4a:	6033      	str	r3, [r6, #0]
 8003d4c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003d50:	81a3      	strh	r3, [r4, #12]
 8003d52:	f04f 30ff 	mov.w	r0, #4294967295
 8003d56:	e03e      	b.n	8003dd6 <__swsetup_r+0xba>
 8003d58:	4b25      	ldr	r3, [pc, #148]	; (8003df0 <__swsetup_r+0xd4>)
 8003d5a:	429c      	cmp	r4, r3
 8003d5c:	d101      	bne.n	8003d62 <__swsetup_r+0x46>
 8003d5e:	68ac      	ldr	r4, [r5, #8]
 8003d60:	e7eb      	b.n	8003d3a <__swsetup_r+0x1e>
 8003d62:	4b24      	ldr	r3, [pc, #144]	; (8003df4 <__swsetup_r+0xd8>)
 8003d64:	429c      	cmp	r4, r3
 8003d66:	bf08      	it	eq
 8003d68:	68ec      	ldreq	r4, [r5, #12]
 8003d6a:	e7e6      	b.n	8003d3a <__swsetup_r+0x1e>
 8003d6c:	0758      	lsls	r0, r3, #29
 8003d6e:	d512      	bpl.n	8003d96 <__swsetup_r+0x7a>
 8003d70:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003d72:	b141      	cbz	r1, 8003d86 <__swsetup_r+0x6a>
 8003d74:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003d78:	4299      	cmp	r1, r3
 8003d7a:	d002      	beq.n	8003d82 <__swsetup_r+0x66>
 8003d7c:	4630      	mov	r0, r6
 8003d7e:	f000 f98d 	bl	800409c <_free_r>
 8003d82:	2300      	movs	r3, #0
 8003d84:	6363      	str	r3, [r4, #52]	; 0x34
 8003d86:	89a3      	ldrh	r3, [r4, #12]
 8003d88:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003d8c:	81a3      	strh	r3, [r4, #12]
 8003d8e:	2300      	movs	r3, #0
 8003d90:	6063      	str	r3, [r4, #4]
 8003d92:	6923      	ldr	r3, [r4, #16]
 8003d94:	6023      	str	r3, [r4, #0]
 8003d96:	89a3      	ldrh	r3, [r4, #12]
 8003d98:	f043 0308 	orr.w	r3, r3, #8
 8003d9c:	81a3      	strh	r3, [r4, #12]
 8003d9e:	6923      	ldr	r3, [r4, #16]
 8003da0:	b94b      	cbnz	r3, 8003db6 <__swsetup_r+0x9a>
 8003da2:	89a3      	ldrh	r3, [r4, #12]
 8003da4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003da8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003dac:	d003      	beq.n	8003db6 <__swsetup_r+0x9a>
 8003dae:	4621      	mov	r1, r4
 8003db0:	4630      	mov	r0, r6
 8003db2:	f000 f927 	bl	8004004 <__smakebuf_r>
 8003db6:	89a0      	ldrh	r0, [r4, #12]
 8003db8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003dbc:	f010 0301 	ands.w	r3, r0, #1
 8003dc0:	d00a      	beq.n	8003dd8 <__swsetup_r+0xbc>
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	60a3      	str	r3, [r4, #8]
 8003dc6:	6963      	ldr	r3, [r4, #20]
 8003dc8:	425b      	negs	r3, r3
 8003dca:	61a3      	str	r3, [r4, #24]
 8003dcc:	6923      	ldr	r3, [r4, #16]
 8003dce:	b943      	cbnz	r3, 8003de2 <__swsetup_r+0xc6>
 8003dd0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003dd4:	d1ba      	bne.n	8003d4c <__swsetup_r+0x30>
 8003dd6:	bd70      	pop	{r4, r5, r6, pc}
 8003dd8:	0781      	lsls	r1, r0, #30
 8003dda:	bf58      	it	pl
 8003ddc:	6963      	ldrpl	r3, [r4, #20]
 8003dde:	60a3      	str	r3, [r4, #8]
 8003de0:	e7f4      	b.n	8003dcc <__swsetup_r+0xb0>
 8003de2:	2000      	movs	r0, #0
 8003de4:	e7f7      	b.n	8003dd6 <__swsetup_r+0xba>
 8003de6:	bf00      	nop
 8003de8:	2000000c 	.word	0x2000000c
 8003dec:	08004254 	.word	0x08004254
 8003df0:	08004274 	.word	0x08004274
 8003df4:	08004234 	.word	0x08004234

08003df8 <_close_r>:
 8003df8:	b538      	push	{r3, r4, r5, lr}
 8003dfa:	4d06      	ldr	r5, [pc, #24]	; (8003e14 <_close_r+0x1c>)
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	4604      	mov	r4, r0
 8003e00:	4608      	mov	r0, r1
 8003e02:	602b      	str	r3, [r5, #0]
 8003e04:	f7fc fdac 	bl	8000960 <_close>
 8003e08:	1c43      	adds	r3, r0, #1
 8003e0a:	d102      	bne.n	8003e12 <_close_r+0x1a>
 8003e0c:	682b      	ldr	r3, [r5, #0]
 8003e0e:	b103      	cbz	r3, 8003e12 <_close_r+0x1a>
 8003e10:	6023      	str	r3, [r4, #0]
 8003e12:	bd38      	pop	{r3, r4, r5, pc}
 8003e14:	20000124 	.word	0x20000124

08003e18 <__sflush_r>:
 8003e18:	898a      	ldrh	r2, [r1, #12]
 8003e1a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e1c:	4605      	mov	r5, r0
 8003e1e:	0710      	lsls	r0, r2, #28
 8003e20:	460c      	mov	r4, r1
 8003e22:	d457      	bmi.n	8003ed4 <__sflush_r+0xbc>
 8003e24:	684b      	ldr	r3, [r1, #4]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	dc04      	bgt.n	8003e34 <__sflush_r+0x1c>
 8003e2a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	dc01      	bgt.n	8003e34 <__sflush_r+0x1c>
 8003e30:	2000      	movs	r0, #0
 8003e32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003e34:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003e36:	2e00      	cmp	r6, #0
 8003e38:	d0fa      	beq.n	8003e30 <__sflush_r+0x18>
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003e40:	682f      	ldr	r7, [r5, #0]
 8003e42:	602b      	str	r3, [r5, #0]
 8003e44:	d032      	beq.n	8003eac <__sflush_r+0x94>
 8003e46:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003e48:	89a3      	ldrh	r3, [r4, #12]
 8003e4a:	075a      	lsls	r2, r3, #29
 8003e4c:	d505      	bpl.n	8003e5a <__sflush_r+0x42>
 8003e4e:	6863      	ldr	r3, [r4, #4]
 8003e50:	1ac0      	subs	r0, r0, r3
 8003e52:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003e54:	b10b      	cbz	r3, 8003e5a <__sflush_r+0x42>
 8003e56:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003e58:	1ac0      	subs	r0, r0, r3
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	4602      	mov	r2, r0
 8003e5e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003e60:	6a21      	ldr	r1, [r4, #32]
 8003e62:	4628      	mov	r0, r5
 8003e64:	47b0      	blx	r6
 8003e66:	1c43      	adds	r3, r0, #1
 8003e68:	89a3      	ldrh	r3, [r4, #12]
 8003e6a:	d106      	bne.n	8003e7a <__sflush_r+0x62>
 8003e6c:	6829      	ldr	r1, [r5, #0]
 8003e6e:	291d      	cmp	r1, #29
 8003e70:	d82c      	bhi.n	8003ecc <__sflush_r+0xb4>
 8003e72:	4a29      	ldr	r2, [pc, #164]	; (8003f18 <__sflush_r+0x100>)
 8003e74:	40ca      	lsrs	r2, r1
 8003e76:	07d6      	lsls	r6, r2, #31
 8003e78:	d528      	bpl.n	8003ecc <__sflush_r+0xb4>
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	6062      	str	r2, [r4, #4]
 8003e7e:	04d9      	lsls	r1, r3, #19
 8003e80:	6922      	ldr	r2, [r4, #16]
 8003e82:	6022      	str	r2, [r4, #0]
 8003e84:	d504      	bpl.n	8003e90 <__sflush_r+0x78>
 8003e86:	1c42      	adds	r2, r0, #1
 8003e88:	d101      	bne.n	8003e8e <__sflush_r+0x76>
 8003e8a:	682b      	ldr	r3, [r5, #0]
 8003e8c:	b903      	cbnz	r3, 8003e90 <__sflush_r+0x78>
 8003e8e:	6560      	str	r0, [r4, #84]	; 0x54
 8003e90:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003e92:	602f      	str	r7, [r5, #0]
 8003e94:	2900      	cmp	r1, #0
 8003e96:	d0cb      	beq.n	8003e30 <__sflush_r+0x18>
 8003e98:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003e9c:	4299      	cmp	r1, r3
 8003e9e:	d002      	beq.n	8003ea6 <__sflush_r+0x8e>
 8003ea0:	4628      	mov	r0, r5
 8003ea2:	f000 f8fb 	bl	800409c <_free_r>
 8003ea6:	2000      	movs	r0, #0
 8003ea8:	6360      	str	r0, [r4, #52]	; 0x34
 8003eaa:	e7c2      	b.n	8003e32 <__sflush_r+0x1a>
 8003eac:	6a21      	ldr	r1, [r4, #32]
 8003eae:	2301      	movs	r3, #1
 8003eb0:	4628      	mov	r0, r5
 8003eb2:	47b0      	blx	r6
 8003eb4:	1c41      	adds	r1, r0, #1
 8003eb6:	d1c7      	bne.n	8003e48 <__sflush_r+0x30>
 8003eb8:	682b      	ldr	r3, [r5, #0]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d0c4      	beq.n	8003e48 <__sflush_r+0x30>
 8003ebe:	2b1d      	cmp	r3, #29
 8003ec0:	d001      	beq.n	8003ec6 <__sflush_r+0xae>
 8003ec2:	2b16      	cmp	r3, #22
 8003ec4:	d101      	bne.n	8003eca <__sflush_r+0xb2>
 8003ec6:	602f      	str	r7, [r5, #0]
 8003ec8:	e7b2      	b.n	8003e30 <__sflush_r+0x18>
 8003eca:	89a3      	ldrh	r3, [r4, #12]
 8003ecc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003ed0:	81a3      	strh	r3, [r4, #12]
 8003ed2:	e7ae      	b.n	8003e32 <__sflush_r+0x1a>
 8003ed4:	690f      	ldr	r7, [r1, #16]
 8003ed6:	2f00      	cmp	r7, #0
 8003ed8:	d0aa      	beq.n	8003e30 <__sflush_r+0x18>
 8003eda:	0793      	lsls	r3, r2, #30
 8003edc:	680e      	ldr	r6, [r1, #0]
 8003ede:	bf08      	it	eq
 8003ee0:	694b      	ldreq	r3, [r1, #20]
 8003ee2:	600f      	str	r7, [r1, #0]
 8003ee4:	bf18      	it	ne
 8003ee6:	2300      	movne	r3, #0
 8003ee8:	1bf6      	subs	r6, r6, r7
 8003eea:	608b      	str	r3, [r1, #8]
 8003eec:	2e00      	cmp	r6, #0
 8003eee:	dd9f      	ble.n	8003e30 <__sflush_r+0x18>
 8003ef0:	6a21      	ldr	r1, [r4, #32]
 8003ef2:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8003ef6:	4633      	mov	r3, r6
 8003ef8:	463a      	mov	r2, r7
 8003efa:	4628      	mov	r0, r5
 8003efc:	47e0      	blx	ip
 8003efe:	2800      	cmp	r0, #0
 8003f00:	dc06      	bgt.n	8003f10 <__sflush_r+0xf8>
 8003f02:	89a3      	ldrh	r3, [r4, #12]
 8003f04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003f08:	81a3      	strh	r3, [r4, #12]
 8003f0a:	f04f 30ff 	mov.w	r0, #4294967295
 8003f0e:	e790      	b.n	8003e32 <__sflush_r+0x1a>
 8003f10:	4407      	add	r7, r0
 8003f12:	1a36      	subs	r6, r6, r0
 8003f14:	e7ea      	b.n	8003eec <__sflush_r+0xd4>
 8003f16:	bf00      	nop
 8003f18:	20400001 	.word	0x20400001

08003f1c <_fflush_r>:
 8003f1c:	b538      	push	{r3, r4, r5, lr}
 8003f1e:	690b      	ldr	r3, [r1, #16]
 8003f20:	4605      	mov	r5, r0
 8003f22:	460c      	mov	r4, r1
 8003f24:	b913      	cbnz	r3, 8003f2c <_fflush_r+0x10>
 8003f26:	2500      	movs	r5, #0
 8003f28:	4628      	mov	r0, r5
 8003f2a:	bd38      	pop	{r3, r4, r5, pc}
 8003f2c:	b118      	cbz	r0, 8003f36 <_fflush_r+0x1a>
 8003f2e:	6983      	ldr	r3, [r0, #24]
 8003f30:	b90b      	cbnz	r3, 8003f36 <_fflush_r+0x1a>
 8003f32:	f7ff fa1b 	bl	800336c <__sinit>
 8003f36:	4b14      	ldr	r3, [pc, #80]	; (8003f88 <_fflush_r+0x6c>)
 8003f38:	429c      	cmp	r4, r3
 8003f3a:	d11b      	bne.n	8003f74 <_fflush_r+0x58>
 8003f3c:	686c      	ldr	r4, [r5, #4]
 8003f3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d0ef      	beq.n	8003f26 <_fflush_r+0xa>
 8003f46:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003f48:	07d0      	lsls	r0, r2, #31
 8003f4a:	d404      	bmi.n	8003f56 <_fflush_r+0x3a>
 8003f4c:	0599      	lsls	r1, r3, #22
 8003f4e:	d402      	bmi.n	8003f56 <_fflush_r+0x3a>
 8003f50:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003f52:	f7ff faa9 	bl	80034a8 <__retarget_lock_acquire_recursive>
 8003f56:	4628      	mov	r0, r5
 8003f58:	4621      	mov	r1, r4
 8003f5a:	f7ff ff5d 	bl	8003e18 <__sflush_r>
 8003f5e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003f60:	07da      	lsls	r2, r3, #31
 8003f62:	4605      	mov	r5, r0
 8003f64:	d4e0      	bmi.n	8003f28 <_fflush_r+0xc>
 8003f66:	89a3      	ldrh	r3, [r4, #12]
 8003f68:	059b      	lsls	r3, r3, #22
 8003f6a:	d4dd      	bmi.n	8003f28 <_fflush_r+0xc>
 8003f6c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003f6e:	f7ff fa9c 	bl	80034aa <__retarget_lock_release_recursive>
 8003f72:	e7d9      	b.n	8003f28 <_fflush_r+0xc>
 8003f74:	4b05      	ldr	r3, [pc, #20]	; (8003f8c <_fflush_r+0x70>)
 8003f76:	429c      	cmp	r4, r3
 8003f78:	d101      	bne.n	8003f7e <_fflush_r+0x62>
 8003f7a:	68ac      	ldr	r4, [r5, #8]
 8003f7c:	e7df      	b.n	8003f3e <_fflush_r+0x22>
 8003f7e:	4b04      	ldr	r3, [pc, #16]	; (8003f90 <_fflush_r+0x74>)
 8003f80:	429c      	cmp	r4, r3
 8003f82:	bf08      	it	eq
 8003f84:	68ec      	ldreq	r4, [r5, #12]
 8003f86:	e7da      	b.n	8003f3e <_fflush_r+0x22>
 8003f88:	08004254 	.word	0x08004254
 8003f8c:	08004274 	.word	0x08004274
 8003f90:	08004234 	.word	0x08004234

08003f94 <_lseek_r>:
 8003f94:	b538      	push	{r3, r4, r5, lr}
 8003f96:	4d07      	ldr	r5, [pc, #28]	; (8003fb4 <_lseek_r+0x20>)
 8003f98:	4604      	mov	r4, r0
 8003f9a:	4608      	mov	r0, r1
 8003f9c:	4611      	mov	r1, r2
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	602a      	str	r2, [r5, #0]
 8003fa2:	461a      	mov	r2, r3
 8003fa4:	f7fc fd00 	bl	80009a8 <_lseek>
 8003fa8:	1c43      	adds	r3, r0, #1
 8003faa:	d102      	bne.n	8003fb2 <_lseek_r+0x1e>
 8003fac:	682b      	ldr	r3, [r5, #0]
 8003fae:	b103      	cbz	r3, 8003fb2 <_lseek_r+0x1e>
 8003fb0:	6023      	str	r3, [r4, #0]
 8003fb2:	bd38      	pop	{r3, r4, r5, pc}
 8003fb4:	20000124 	.word	0x20000124

08003fb8 <__swhatbuf_r>:
 8003fb8:	b570      	push	{r4, r5, r6, lr}
 8003fba:	460e      	mov	r6, r1
 8003fbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003fc0:	2900      	cmp	r1, #0
 8003fc2:	b096      	sub	sp, #88	; 0x58
 8003fc4:	4614      	mov	r4, r2
 8003fc6:	461d      	mov	r5, r3
 8003fc8:	da08      	bge.n	8003fdc <__swhatbuf_r+0x24>
 8003fca:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8003fce:	2200      	movs	r2, #0
 8003fd0:	602a      	str	r2, [r5, #0]
 8003fd2:	061a      	lsls	r2, r3, #24
 8003fd4:	d410      	bmi.n	8003ff8 <__swhatbuf_r+0x40>
 8003fd6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003fda:	e00e      	b.n	8003ffa <__swhatbuf_r+0x42>
 8003fdc:	466a      	mov	r2, sp
 8003fde:	f000 f8b9 	bl	8004154 <_fstat_r>
 8003fe2:	2800      	cmp	r0, #0
 8003fe4:	dbf1      	blt.n	8003fca <__swhatbuf_r+0x12>
 8003fe6:	9a01      	ldr	r2, [sp, #4]
 8003fe8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003fec:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003ff0:	425a      	negs	r2, r3
 8003ff2:	415a      	adcs	r2, r3
 8003ff4:	602a      	str	r2, [r5, #0]
 8003ff6:	e7ee      	b.n	8003fd6 <__swhatbuf_r+0x1e>
 8003ff8:	2340      	movs	r3, #64	; 0x40
 8003ffa:	2000      	movs	r0, #0
 8003ffc:	6023      	str	r3, [r4, #0]
 8003ffe:	b016      	add	sp, #88	; 0x58
 8004000:	bd70      	pop	{r4, r5, r6, pc}
	...

08004004 <__smakebuf_r>:
 8004004:	898b      	ldrh	r3, [r1, #12]
 8004006:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004008:	079d      	lsls	r5, r3, #30
 800400a:	4606      	mov	r6, r0
 800400c:	460c      	mov	r4, r1
 800400e:	d507      	bpl.n	8004020 <__smakebuf_r+0x1c>
 8004010:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004014:	6023      	str	r3, [r4, #0]
 8004016:	6123      	str	r3, [r4, #16]
 8004018:	2301      	movs	r3, #1
 800401a:	6163      	str	r3, [r4, #20]
 800401c:	b002      	add	sp, #8
 800401e:	bd70      	pop	{r4, r5, r6, pc}
 8004020:	ab01      	add	r3, sp, #4
 8004022:	466a      	mov	r2, sp
 8004024:	f7ff ffc8 	bl	8003fb8 <__swhatbuf_r>
 8004028:	9900      	ldr	r1, [sp, #0]
 800402a:	4605      	mov	r5, r0
 800402c:	4630      	mov	r0, r6
 800402e:	f7ff fa5d 	bl	80034ec <_malloc_r>
 8004032:	b948      	cbnz	r0, 8004048 <__smakebuf_r+0x44>
 8004034:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004038:	059a      	lsls	r2, r3, #22
 800403a:	d4ef      	bmi.n	800401c <__smakebuf_r+0x18>
 800403c:	f023 0303 	bic.w	r3, r3, #3
 8004040:	f043 0302 	orr.w	r3, r3, #2
 8004044:	81a3      	strh	r3, [r4, #12]
 8004046:	e7e3      	b.n	8004010 <__smakebuf_r+0xc>
 8004048:	4b0d      	ldr	r3, [pc, #52]	; (8004080 <__smakebuf_r+0x7c>)
 800404a:	62b3      	str	r3, [r6, #40]	; 0x28
 800404c:	89a3      	ldrh	r3, [r4, #12]
 800404e:	6020      	str	r0, [r4, #0]
 8004050:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004054:	81a3      	strh	r3, [r4, #12]
 8004056:	9b00      	ldr	r3, [sp, #0]
 8004058:	6163      	str	r3, [r4, #20]
 800405a:	9b01      	ldr	r3, [sp, #4]
 800405c:	6120      	str	r0, [r4, #16]
 800405e:	b15b      	cbz	r3, 8004078 <__smakebuf_r+0x74>
 8004060:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004064:	4630      	mov	r0, r6
 8004066:	f000 f887 	bl	8004178 <_isatty_r>
 800406a:	b128      	cbz	r0, 8004078 <__smakebuf_r+0x74>
 800406c:	89a3      	ldrh	r3, [r4, #12]
 800406e:	f023 0303 	bic.w	r3, r3, #3
 8004072:	f043 0301 	orr.w	r3, r3, #1
 8004076:	81a3      	strh	r3, [r4, #12]
 8004078:	89a0      	ldrh	r0, [r4, #12]
 800407a:	4305      	orrs	r5, r0
 800407c:	81a5      	strh	r5, [r4, #12]
 800407e:	e7cd      	b.n	800401c <__smakebuf_r+0x18>
 8004080:	08003305 	.word	0x08003305

08004084 <__malloc_lock>:
 8004084:	4801      	ldr	r0, [pc, #4]	; (800408c <__malloc_lock+0x8>)
 8004086:	f7ff ba0f 	b.w	80034a8 <__retarget_lock_acquire_recursive>
 800408a:	bf00      	nop
 800408c:	20000118 	.word	0x20000118

08004090 <__malloc_unlock>:
 8004090:	4801      	ldr	r0, [pc, #4]	; (8004098 <__malloc_unlock+0x8>)
 8004092:	f7ff ba0a 	b.w	80034aa <__retarget_lock_release_recursive>
 8004096:	bf00      	nop
 8004098:	20000118 	.word	0x20000118

0800409c <_free_r>:
 800409c:	b538      	push	{r3, r4, r5, lr}
 800409e:	4605      	mov	r5, r0
 80040a0:	2900      	cmp	r1, #0
 80040a2:	d041      	beq.n	8004128 <_free_r+0x8c>
 80040a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80040a8:	1f0c      	subs	r4, r1, #4
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	bfb8      	it	lt
 80040ae:	18e4      	addlt	r4, r4, r3
 80040b0:	f7ff ffe8 	bl	8004084 <__malloc_lock>
 80040b4:	4a1d      	ldr	r2, [pc, #116]	; (800412c <_free_r+0x90>)
 80040b6:	6813      	ldr	r3, [r2, #0]
 80040b8:	b933      	cbnz	r3, 80040c8 <_free_r+0x2c>
 80040ba:	6063      	str	r3, [r4, #4]
 80040bc:	6014      	str	r4, [r2, #0]
 80040be:	4628      	mov	r0, r5
 80040c0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80040c4:	f7ff bfe4 	b.w	8004090 <__malloc_unlock>
 80040c8:	42a3      	cmp	r3, r4
 80040ca:	d908      	bls.n	80040de <_free_r+0x42>
 80040cc:	6820      	ldr	r0, [r4, #0]
 80040ce:	1821      	adds	r1, r4, r0
 80040d0:	428b      	cmp	r3, r1
 80040d2:	bf01      	itttt	eq
 80040d4:	6819      	ldreq	r1, [r3, #0]
 80040d6:	685b      	ldreq	r3, [r3, #4]
 80040d8:	1809      	addeq	r1, r1, r0
 80040da:	6021      	streq	r1, [r4, #0]
 80040dc:	e7ed      	b.n	80040ba <_free_r+0x1e>
 80040de:	461a      	mov	r2, r3
 80040e0:	685b      	ldr	r3, [r3, #4]
 80040e2:	b10b      	cbz	r3, 80040e8 <_free_r+0x4c>
 80040e4:	42a3      	cmp	r3, r4
 80040e6:	d9fa      	bls.n	80040de <_free_r+0x42>
 80040e8:	6811      	ldr	r1, [r2, #0]
 80040ea:	1850      	adds	r0, r2, r1
 80040ec:	42a0      	cmp	r0, r4
 80040ee:	d10b      	bne.n	8004108 <_free_r+0x6c>
 80040f0:	6820      	ldr	r0, [r4, #0]
 80040f2:	4401      	add	r1, r0
 80040f4:	1850      	adds	r0, r2, r1
 80040f6:	4283      	cmp	r3, r0
 80040f8:	6011      	str	r1, [r2, #0]
 80040fa:	d1e0      	bne.n	80040be <_free_r+0x22>
 80040fc:	6818      	ldr	r0, [r3, #0]
 80040fe:	685b      	ldr	r3, [r3, #4]
 8004100:	6053      	str	r3, [r2, #4]
 8004102:	4401      	add	r1, r0
 8004104:	6011      	str	r1, [r2, #0]
 8004106:	e7da      	b.n	80040be <_free_r+0x22>
 8004108:	d902      	bls.n	8004110 <_free_r+0x74>
 800410a:	230c      	movs	r3, #12
 800410c:	602b      	str	r3, [r5, #0]
 800410e:	e7d6      	b.n	80040be <_free_r+0x22>
 8004110:	6820      	ldr	r0, [r4, #0]
 8004112:	1821      	adds	r1, r4, r0
 8004114:	428b      	cmp	r3, r1
 8004116:	bf04      	itt	eq
 8004118:	6819      	ldreq	r1, [r3, #0]
 800411a:	685b      	ldreq	r3, [r3, #4]
 800411c:	6063      	str	r3, [r4, #4]
 800411e:	bf04      	itt	eq
 8004120:	1809      	addeq	r1, r1, r0
 8004122:	6021      	streq	r1, [r4, #0]
 8004124:	6054      	str	r4, [r2, #4]
 8004126:	e7ca      	b.n	80040be <_free_r+0x22>
 8004128:	bd38      	pop	{r3, r4, r5, pc}
 800412a:	bf00      	nop
 800412c:	2000011c 	.word	0x2000011c

08004130 <_read_r>:
 8004130:	b538      	push	{r3, r4, r5, lr}
 8004132:	4d07      	ldr	r5, [pc, #28]	; (8004150 <_read_r+0x20>)
 8004134:	4604      	mov	r4, r0
 8004136:	4608      	mov	r0, r1
 8004138:	4611      	mov	r1, r2
 800413a:	2200      	movs	r2, #0
 800413c:	602a      	str	r2, [r5, #0]
 800413e:	461a      	mov	r2, r3
 8004140:	f7fc fbd5 	bl	80008ee <_read>
 8004144:	1c43      	adds	r3, r0, #1
 8004146:	d102      	bne.n	800414e <_read_r+0x1e>
 8004148:	682b      	ldr	r3, [r5, #0]
 800414a:	b103      	cbz	r3, 800414e <_read_r+0x1e>
 800414c:	6023      	str	r3, [r4, #0]
 800414e:	bd38      	pop	{r3, r4, r5, pc}
 8004150:	20000124 	.word	0x20000124

08004154 <_fstat_r>:
 8004154:	b538      	push	{r3, r4, r5, lr}
 8004156:	4d07      	ldr	r5, [pc, #28]	; (8004174 <_fstat_r+0x20>)
 8004158:	2300      	movs	r3, #0
 800415a:	4604      	mov	r4, r0
 800415c:	4608      	mov	r0, r1
 800415e:	4611      	mov	r1, r2
 8004160:	602b      	str	r3, [r5, #0]
 8004162:	f7fc fc08 	bl	8000976 <_fstat>
 8004166:	1c43      	adds	r3, r0, #1
 8004168:	d102      	bne.n	8004170 <_fstat_r+0x1c>
 800416a:	682b      	ldr	r3, [r5, #0]
 800416c:	b103      	cbz	r3, 8004170 <_fstat_r+0x1c>
 800416e:	6023      	str	r3, [r4, #0]
 8004170:	bd38      	pop	{r3, r4, r5, pc}
 8004172:	bf00      	nop
 8004174:	20000124 	.word	0x20000124

08004178 <_isatty_r>:
 8004178:	b538      	push	{r3, r4, r5, lr}
 800417a:	4d06      	ldr	r5, [pc, #24]	; (8004194 <_isatty_r+0x1c>)
 800417c:	2300      	movs	r3, #0
 800417e:	4604      	mov	r4, r0
 8004180:	4608      	mov	r0, r1
 8004182:	602b      	str	r3, [r5, #0]
 8004184:	f7fc fc06 	bl	8000994 <_isatty>
 8004188:	1c43      	adds	r3, r0, #1
 800418a:	d102      	bne.n	8004192 <_isatty_r+0x1a>
 800418c:	682b      	ldr	r3, [r5, #0]
 800418e:	b103      	cbz	r3, 8004192 <_isatty_r+0x1a>
 8004190:	6023      	str	r3, [r4, #0]
 8004192:	bd38      	pop	{r3, r4, r5, pc}
 8004194:	20000124 	.word	0x20000124

08004198 <_init>:
 8004198:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800419a:	bf00      	nop
 800419c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800419e:	bc08      	pop	{r3}
 80041a0:	469e      	mov	lr, r3
 80041a2:	4770      	bx	lr

080041a4 <_fini>:
 80041a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041a6:	bf00      	nop
 80041a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80041aa:	bc08      	pop	{r3}
 80041ac:	469e      	mov	lr, r3
 80041ae:	4770      	bx	lr
