{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1757705255250 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1757705255250 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 13 05:27:35 2025 " "Processing started: Sat Sep 13 05:27:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1757705255250 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705255250 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGACode -c FPGACode " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGACode -c FPGACode" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705255250 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1757705255415 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1757705255415 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "altclkctrl.qsys " "Elaborating Platform Designer system entity \"altclkctrl.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757705260729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.09.13.05:27:42 Progress: Loading FPGACode/altclkctrl.qsys " "2025.09.13.05:27:42 Progress: Loading FPGACode/altclkctrl.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705262740 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.09.13.05:27:43 Progress: Reading input file " "2025.09.13.05:27:43 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705263510 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.09.13.05:27:43 Progress: Adding altclkctrl_0 \[altclkctrl 24.1\] " "2025.09.13.05:27:43 Progress: Adding altclkctrl_0 \[altclkctrl 24.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705263533 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.09.13.05:27:43 Progress: Parameterizing module altclkctrl_0 " "2025.09.13.05:27:43 Progress: Parameterizing module altclkctrl_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705263666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.09.13.05:27:43 Progress: Building connections " "2025.09.13.05:27:43 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705263667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.09.13.05:27:43 Progress: Parameterizing connections " "2025.09.13.05:27:43 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705263667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.09.13.05:27:43 Progress: Validating " "2025.09.13.05:27:43 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705263676 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.09.13.05:27:43 Progress: Done reading input file " "2025.09.13.05:27:43 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705263969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.09.13.05:27:44 : altclkctrl.altclkctrl_0: Targeting device family: Cyclone IV E. " "2025.09.13.05:27:44 : altclkctrl.altclkctrl_0: Targeting device family: Cyclone IV E." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705264640 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.09.13.05:27:44 : altclkctrl.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs. " "2025.09.13.05:27:44 : altclkctrl.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705264640 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altclkctrl: Generating \"altclkctrl\" for QUARTUS_SYNTH " "Altclkctrl: Generating \"altclkctrl\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705264896 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altclkctrl_0: Generating top-level entity altclkctrl_altclkctrl_0. " "Altclkctrl_0: Generating top-level entity altclkctrl_altclkctrl_0." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705266166 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altclkctrl_0: \"altclkctrl\" instantiated altclkctrl \"altclkctrl_0\" " "Altclkctrl_0: \"altclkctrl\" instantiated altclkctrl \"altclkctrl_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705266206 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altclkctrl: Done \"altclkctrl\" with 2 modules, 2 files " "Altclkctrl: Done \"altclkctrl\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705266207 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "altclkctrl.qsys " "Finished elaborating Platform Designer system entity \"altclkctrl.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757705266863 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altclkctrl altclkctrl/synthesis/altclkctrl.vhd " "Entity \"altclkctrl\" obtained from \"altclkctrl/synthesis/altclkctrl.vhd\" instead of from Quartus Prime megafunction library" {  } { { "altclkctrl/synthesis/altclkctrl.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/altclkctrl/synthesis/altclkctrl.vhd" 9 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1757705267132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altclkctrl/synthesis/altclkctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altclkctrl/synthesis/altclkctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altclkctrl-rtl " "Found design unit 1: altclkctrl-rtl" {  } { { "altclkctrl/synthesis/altclkctrl.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/altclkctrl/synthesis/altclkctrl.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757705267132 ""} { "Info" "ISGN_ENTITY_NAME" "1 altclkctrl " "Found entity 1: altclkctrl" {  } { { "altclkctrl/synthesis/altclkctrl.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/altclkctrl/synthesis/altclkctrl.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757705267132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705267132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_piso.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sr_piso.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sr_piso-rtl " "Found design unit 1: sr_piso-rtl" {  } { { "sr_piso.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/sr_piso.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757705267133 ""} { "Info" "ISGN_ENTITY_NAME" "1 sr_piso " "Found entity 1: sr_piso" {  } { { "sr_piso.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/sr_piso.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757705267133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705267133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_eth_packet.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_eth_packet.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_eth_packet-SYN " "Found design unit 1: fifo_eth_packet-SYN" {  } { { "fifo_eth_packet.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/fifo_eth_packet.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757705267135 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_eth_packet " "Found entity 1: fifo_eth_packet" {  } { { "fifo_eth_packet.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/fifo_eth_packet.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757705267135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705267135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_eth_packet.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_eth_packet.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_eth_packet-SYN " "Found design unit 1: ram_eth_packet-SYN" {  } { { "ram_eth_packet.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ram_eth_packet.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757705267136 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_eth_packet " "Found entity 1: ram_eth_packet" {  } { { "ram_eth_packet.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ram_eth_packet.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757705267136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705267136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_main-SYN " "Found design unit 1: pll_main-SYN" {  } { { "pll_main.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/pll_main.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757705267138 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_main " "Found entity 1: pll_main" {  } { { "pll_main.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/pll_main.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757705267138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705267138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_switch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ethernet_switch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ethernet_switch-arch " "Found design unit 1: ethernet_switch-arch" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757705267139 ""} { "Info" "ISGN_ENTITY_NAME" "1 ethernet_switch " "Found entity 1: ethernet_switch" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757705267139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705267139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eth_port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eth_port-arch " "Found design unit 1: eth_port-arch" {  } { { "eth_port.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_port.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757705267141 ""} { "Info" "ISGN_ENTITY_NAME" "1 eth_port " "Found entity 1: eth_port" {  } { { "eth_port.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_port.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757705267141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705267141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eth_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eth_tx-arch " "Found design unit 1: eth_tx-arch" {  } { { "eth_tx.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_tx.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757705267142 ""} { "Info" "ISGN_ENTITY_NAME" "1 eth_tx " "Found entity 1: eth_tx" {  } { { "eth_tx.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_tx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757705267142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705267142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_phy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_phy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_phy-arch " "Found design unit 1: tx_phy-arch" {  } { { "tx_phy.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/tx_phy.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757705267144 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_phy " "Found entity 1: tx_phy" {  } { { "tx_phy.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/tx_phy.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757705267144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705267144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_fsm_pt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_fsm_pt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_fsm_pt-arch " "Found design unit 1: tx_fsm_pt-arch" {  } { { "tx_fsm_pt.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/tx_fsm_pt.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757705267145 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_fsm_pt " "Found entity 1: tx_fsm_pt" {  } { { "tx_fsm_pt.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/tx_fsm_pt.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757705267145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705267145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_fsm_axi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_fsm_axi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_fsm_axi-arch " "Found design unit 1: tx_fsm_axi-arch" {  } { { "tx_fsm_axi.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/tx_fsm_axi.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757705267146 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_fsm_axi " "Found entity 1: tx_fsm_axi" {  } { { "tx_fsm_axi.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/tx_fsm_axi.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757705267146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705267146 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altclkctrl db/ip/altclkctrl/altclkctrl.v " "Entity \"altclkctrl\" obtained from \"db/ip/altclkctrl/altclkctrl.v\" instead of from Quartus Prime megafunction library" {  } { { "db/ip/altclkctrl/altclkctrl.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/ip/altclkctrl/altclkctrl.v" 6 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1757705267148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/altclkctrl/altclkctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/altclkctrl/altclkctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altclkctrl " "Found entity 1: altclkctrl" {  } { { "db/ip/altclkctrl/altclkctrl.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/ip/altclkctrl/altclkctrl.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757705267148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705267148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/altclkctrl/submodules/altclkctrl_altclkctrl_0.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/altclkctrl/submodules/altclkctrl_altclkctrl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 altclkctrl_altclkctrl_0_sub " "Found entity 1: altclkctrl_altclkctrl_0_sub" {  } { { "db/ip/altclkctrl/submodules/altclkctrl_altclkctrl_0.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/ip/altclkctrl/submodules/altclkctrl_altclkctrl_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757705267168 ""} { "Info" "ISGN_ENTITY_NAME" "2 altclkctrl_altclkctrl_0 " "Found entity 2: altclkctrl_altclkctrl_0" {  } { { "db/ip/altclkctrl/submodules/altclkctrl_altclkctrl_0.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/ip/altclkctrl/submodules/altclkctrl_altclkctrl_0.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757705267168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705267168 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ethernet_switch " "Elaborating entity \"ethernet_switch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1757705267194 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LED1 ethernet_switch.vhd(15) " "VHDL Signal Declaration warning at ethernet_switch.vhd(15): used implicit default value for signal \"LED1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1757705267195 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "UART_TX ethernet_switch.vhd(18) " "VHDL Signal Declaration warning at ethernet_switch.vhd(18): used implicit default value for signal \"UART_TX\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1757705267195 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH0_LED_GRN ethernet_switch.vhd(23) " "VHDL Signal Declaration warning at ethernet_switch.vhd(23): used implicit default value for signal \"ETH0_LED_GRN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1757705267195 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH0_LED_YEL ethernet_switch.vhd(24) " "VHDL Signal Declaration warning at ethernet_switch.vhd(24): used implicit default value for signal \"ETH0_LED_YEL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1757705267195 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH1_TX ethernet_switch.vhd(27) " "VHDL Signal Declaration warning at ethernet_switch.vhd(27): used implicit default value for signal \"ETH1_TX\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1757705267195 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH1_TX_EN ethernet_switch.vhd(28) " "VHDL Signal Declaration warning at ethernet_switch.vhd(28): used implicit default value for signal \"ETH1_TX_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1757705267195 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH1_LED_GRN ethernet_switch.vhd(29) " "VHDL Signal Declaration warning at ethernet_switch.vhd(29): used implicit default value for signal \"ETH1_LED_GRN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1757705267195 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH1_LED_YEL ethernet_switch.vhd(30) " "VHDL Signal Declaration warning at ethernet_switch.vhd(30): used implicit default value for signal \"ETH1_LED_YEL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1757705267195 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH2_TX ethernet_switch.vhd(33) " "VHDL Signal Declaration warning at ethernet_switch.vhd(33): used implicit default value for signal \"ETH2_TX\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1757705267195 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH2_TX_EN ethernet_switch.vhd(34) " "VHDL Signal Declaration warning at ethernet_switch.vhd(34): used implicit default value for signal \"ETH2_TX_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1757705267195 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH2_LED_GRN ethernet_switch.vhd(35) " "VHDL Signal Declaration warning at ethernet_switch.vhd(35): used implicit default value for signal \"ETH2_LED_GRN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1757705267195 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH2_LED_YEL ethernet_switch.vhd(36) " "VHDL Signal Declaration warning at ethernet_switch.vhd(36): used implicit default value for signal \"ETH2_LED_YEL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1757705267195 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH3_TX ethernet_switch.vhd(39) " "VHDL Signal Declaration warning at ethernet_switch.vhd(39): used implicit default value for signal \"ETH3_TX\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1757705267195 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH3_TX_EN ethernet_switch.vhd(40) " "VHDL Signal Declaration warning at ethernet_switch.vhd(40): used implicit default value for signal \"ETH3_TX_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1757705267195 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH3_LED_GRN ethernet_switch.vhd(41) " "VHDL Signal Declaration warning at ethernet_switch.vhd(41): used implicit default value for signal \"ETH3_LED_GRN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1757705267195 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH3_LED_YEL ethernet_switch.vhd(42) " "VHDL Signal Declaration warning at ethernet_switch.vhd(42): used implicit default value for signal \"ETH3_LED_YEL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1757705267195 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH4_TX ethernet_switch.vhd(45) " "VHDL Signal Declaration warning at ethernet_switch.vhd(45): used implicit default value for signal \"ETH4_TX\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1757705267195 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH4_TX_EN ethernet_switch.vhd(46) " "VHDL Signal Declaration warning at ethernet_switch.vhd(46): used implicit default value for signal \"ETH4_TX_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1757705267195 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH4_LED_GRN ethernet_switch.vhd(47) " "VHDL Signal Declaration warning at ethernet_switch.vhd(47): used implicit default value for signal \"ETH4_LED_GRN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1757705267195 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH4_LED_YEL ethernet_switch.vhd(48) " "VHDL Signal Declaration warning at ethernet_switch.vhd(48): used implicit default value for signal \"ETH4_LED_YEL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1757705267195 "|ethernet_switch"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_clk_lock ethernet_switch.vhd(55) " "Verilog HDL or VHDL warning at ethernet_switch.vhd(55): object \"r_clk_lock\" assigned a value but never read" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1757705267195 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_eth0_tx_valid ethernet_switch.vhd(60) " "VHDL Signal Declaration warning at ethernet_switch.vhd(60): used explicit default value for signal \"r_eth0_tx_valid\" because signal was never assigned a value" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 60 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1757705267195 "|ethernet_switch"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_eth0_tx_ready ethernet_switch.vhd(61) " "Verilog HDL or VHDL warning at ethernet_switch.vhd(61): object \"r_eth0_tx_ready\" assigned a value but never read" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1757705267195 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_eth0_tx_keep ethernet_switch.vhd(62) " "VHDL Signal Declaration warning at ethernet_switch.vhd(62): used explicit default value for signal \"r_eth0_tx_keep\" because signal was never assigned a value" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 62 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1757705267195 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_eth0_tx_last ethernet_switch.vhd(63) " "VHDL Signal Declaration warning at ethernet_switch.vhd(63): used explicit default value for signal \"r_eth0_tx_last\" because signal was never assigned a value" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 63 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1757705267195 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_eth0_tx_data ethernet_switch.vhd(64) " "VHDL Signal Declaration warning at ethernet_switch.vhd(64): used explicit default value for signal \"r_eth0_tx_data\" because signal was never assigned a value" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 64 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1757705267195 "|ethernet_switch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "pll_main pll_main:c_pll A:syn " "Elaborating entity \"pll_main\" using architecture \"A:syn\" for hierarchy \"pll_main:c_pll\"" {  } { { "ethernet_switch.vhd" "c_pll" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 69 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757705267196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_main:c_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_main:c_pll\|altpll:altpll_component\"" {  } { { "pll_main.vhd" "altpll_component" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/pll_main.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757705267212 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_main:c_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_main:c_pll\|altpll:altpll_component\"" {  } { { "pll_main.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/pll_main.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757705267213 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_main:c_pll\|altpll:altpll_component " "Instantiated megafunction \"pll_main:c_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_main " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_main\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267214 ""}  } { { "pll_main.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/pll_main.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1757705267214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_main_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_main_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_main_altpll " "Found entity 1: pll_main_altpll" {  } { { "db/pll_main_altpll.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/pll_main_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757705267239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705267239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_main_altpll pll_main:c_pll\|altpll:altpll_component\|pll_main_altpll:auto_generated " "Elaborating entity \"pll_main_altpll\" for hierarchy \"pll_main:c_pll\|altpll:altpll_component\|pll_main_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757705267240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "altclkctrl altclkctrl:c_alt_clk_ctrl A:rtl " "Elaborating entity \"altclkctrl\" using architecture \"A:rtl\" for hierarchy \"altclkctrl:c_alt_clk_ctrl\"" {  } { { "ethernet_switch.vhd" "c_alt_clk_ctrl" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 78 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757705267241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altclkctrl_altclkctrl_0 altclkctrl:c_alt_clk_ctrl\|altclkctrl_altclkctrl_0:altclkctrl_0 " "Elaborating entity \"altclkctrl_altclkctrl_0\" for hierarchy \"altclkctrl:c_alt_clk_ctrl\|altclkctrl_altclkctrl_0:altclkctrl_0\"" {  } { { "altclkctrl/synthesis/altclkctrl.vhd" "altclkctrl_0" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/altclkctrl/synthesis/altclkctrl.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757705267242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altclkctrl_altclkctrl_0_sub altclkctrl:c_alt_clk_ctrl\|altclkctrl_altclkctrl_0:altclkctrl_0\|altclkctrl_altclkctrl_0_sub:altclkctrl_altclkctrl_0_sub_component " "Elaborating entity \"altclkctrl_altclkctrl_0_sub\" for hierarchy \"altclkctrl:c_alt_clk_ctrl\|altclkctrl_altclkctrl_0:altclkctrl_0\|altclkctrl_altclkctrl_0_sub:altclkctrl_altclkctrl_0_sub_component\"" {  } { { "db/ip/altclkctrl/submodules/altclkctrl_altclkctrl_0.v" "altclkctrl_altclkctrl_0_sub_component" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/ip/altclkctrl/submodules/altclkctrl_altclkctrl_0.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757705267243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "eth_port eth_port:c_eth0 A:arch " "Elaborating entity \"eth_port\" using architecture \"A:arch\" for hierarchy \"eth_port:c_eth0\"" {  } { { "ethernet_switch.vhd" "c_eth0" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 86 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757705267243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "eth_tx eth_port:c_eth0\|eth_tx:c_tx A:arch " "Elaborating entity \"eth_tx\" using architecture \"A:arch\" for hierarchy \"eth_port:c_eth0\|eth_tx:c_tx\"" {  } { { "eth_port.vhd" "c_tx" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_port.vhd" 27 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757705267244 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_wr_data eth_tx.vhd(26) " "VHDL Signal Declaration warning at eth_tx.vhd(26): used explicit default value for signal \"r_wr_data\" because signal was never assigned a value" {  } { { "eth_tx.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_tx.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1757705267244 "|ethernet_switch|eth_port:c_eth0|eth_tx:c_tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "tx_phy eth_port:c_eth0\|eth_tx:c_tx\|tx_phy:c_phy A:arch " "Elaborating entity \"tx_phy\" using architecture \"A:arch\" for hierarchy \"eth_port:c_eth0\|eth_tx:c_tx\|tx_phy:c_phy\"" {  } { { "eth_tx.vhd" "c_phy" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_tx.vhd" 46 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757705267245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ram_eth_packet eth_port:c_eth0\|eth_tx:c_tx\|ram_eth_packet:c_ram A:syn " "Elaborating entity \"ram_eth_packet\" using architecture \"A:syn\" for hierarchy \"eth_port:c_eth0\|eth_tx:c_tx\|ram_eth_packet:c_ram\"" {  } { { "eth_tx.vhd" "c_ram" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_tx.vhd" 58 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757705267248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram eth_port:c_eth0\|eth_tx:c_tx\|ram_eth_packet:c_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"eth_port:c_eth0\|eth_tx:c_tx\|ram_eth_packet:c_ram\|altsyncram:altsyncram_component\"" {  } { { "ram_eth_packet.vhd" "altsyncram_component" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ram_eth_packet.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757705267266 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "eth_port:c_eth0\|eth_tx:c_tx\|ram_eth_packet:c_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"eth_port:c_eth0\|eth_tx:c_tx\|ram_eth_packet:c_ram\|altsyncram:altsyncram_component\"" {  } { { "ram_eth_packet.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ram_eth_packet.vhd" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757705267273 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "eth_port:c_eth0\|eth_tx:c_tx\|ram_eth_packet:c_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"eth_port:c_eth0\|eth_tx:c_tx\|ram_eth_packet:c_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757705267274 ""}  } { { "ram_eth_packet.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ram_eth_packet.vhd" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1757705267274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bho3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bho3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bho3 " "Found entity 1: altsyncram_bho3" {  } { { "db/altsyncram_bho3.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_bho3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757705267298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705267298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bho3 eth_port:c_eth0\|eth_tx:c_tx\|ram_eth_packet:c_ram\|altsyncram:altsyncram_component\|altsyncram_bho3:auto_generated " "Elaborating entity \"altsyncram_bho3\" for hierarchy \"eth_port:c_eth0\|eth_tx:c_tx\|ram_eth_packet:c_ram\|altsyncram:altsyncram_component\|altsyncram_bho3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757705267298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "sr_piso eth_port:c_eth0\|eth_tx:c_tx\|sr_piso:c_piso_sr A:rtl " "Elaborating entity \"sr_piso\" using architecture \"A:rtl\" for hierarchy \"eth_port:c_eth0\|eth_tx:c_tx\|sr_piso:c_piso_sr\"" {  } { { "eth_tx.vhd" "c_piso_sr" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_tx.vhd" 69 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757705267299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "tx_fsm_pt eth_port:c_eth0\|eth_tx:c_tx\|tx_fsm_pt:c_fsm_pt A:arch " "Elaborating entity \"tx_fsm_pt\" using architecture \"A:arch\" for hierarchy \"eth_port:c_eth0\|eth_tx:c_tx\|tx_fsm_pt:c_fsm_pt\"" {  } { { "eth_tx.vhd" "c_fsm_pt" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_tx.vhd" 85 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757705267300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "tx_fsm_axi eth_port:c_eth0\|eth_tx:c_tx\|tx_fsm_axi:c_fsm_axi A:arch " "Elaborating entity \"tx_fsm_axi\" using architecture \"A:arch\" for hierarchy \"eth_port:c_eth0\|eth_tx:c_tx\|tx_fsm_axi:c_fsm_axi\"" {  } { { "eth_tx.vhd" "c_fsm_axi" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_tx.vhd" 99 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757705267302 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "packet_valid tx_fsm_axi.vhd(12) " "VHDL Signal Declaration warning at tx_fsm_axi.vhd(12): used implicit default value for signal \"packet_valid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "tx_fsm_axi.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/tx_fsm_axi.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1757705267302 "|ethernet_switch|eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wr_en tx_fsm_axi.vhd(13) " "VHDL Signal Declaration warning at tx_fsm_axi.vhd(13): used implicit default value for signal \"wr_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "tx_fsm_axi.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/tx_fsm_axi.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1757705267302 "|ethernet_switch|eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "tready tx_fsm_axi.vhd(16) " "VHDL Signal Declaration warning at tx_fsm_axi.vhd(16): used implicit default value for signal \"tready\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "tx_fsm_axi.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/tx_fsm_axi.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1757705267302 "|ethernet_switch|eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "addr tx_fsm_axi.vhd(19) " "VHDL Signal Declaration warning at tx_fsm_axi.vhd(19): used implicit default value for signal \"addr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "tx_fsm_axi.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/tx_fsm_axi.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1757705267302 "|ethernet_switch|eth_port:c_eth0|eth_tx:c_tx|tx_fsm_axi:c_fsm_axi"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "tx_phy.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/tx_phy.vhd" 48 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1757705267603 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1757705267603 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED1 GND " "Pin \"LED1\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757705267666 "|ethernet_switch|LED1"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TX GND " "Pin \"UART_TX\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757705267666 "|ethernet_switch|UART_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH0_LED_GRN GND " "Pin \"ETH0_LED_GRN\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757705267666 "|ethernet_switch|ETH0_LED_GRN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH0_LED_YEL GND " "Pin \"ETH0_LED_YEL\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757705267666 "|ethernet_switch|ETH0_LED_YEL"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH1_TX GND " "Pin \"ETH1_TX\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757705267666 "|ethernet_switch|ETH1_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH1_TX_EN GND " "Pin \"ETH1_TX_EN\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757705267666 "|ethernet_switch|ETH1_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH1_LED_GRN GND " "Pin \"ETH1_LED_GRN\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757705267666 "|ethernet_switch|ETH1_LED_GRN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH1_LED_YEL GND " "Pin \"ETH1_LED_YEL\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757705267666 "|ethernet_switch|ETH1_LED_YEL"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH2_TX GND " "Pin \"ETH2_TX\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757705267666 "|ethernet_switch|ETH2_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH2_TX_EN GND " "Pin \"ETH2_TX_EN\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757705267666 "|ethernet_switch|ETH2_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH2_LED_GRN GND " "Pin \"ETH2_LED_GRN\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757705267666 "|ethernet_switch|ETH2_LED_GRN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH2_LED_YEL GND " "Pin \"ETH2_LED_YEL\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757705267666 "|ethernet_switch|ETH2_LED_YEL"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH3_TX GND " "Pin \"ETH3_TX\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757705267666 "|ethernet_switch|ETH3_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH3_TX_EN GND " "Pin \"ETH3_TX_EN\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757705267666 "|ethernet_switch|ETH3_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH3_LED_GRN GND " "Pin \"ETH3_LED_GRN\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757705267666 "|ethernet_switch|ETH3_LED_GRN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH3_LED_YEL GND " "Pin \"ETH3_LED_YEL\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757705267666 "|ethernet_switch|ETH3_LED_YEL"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH4_TX GND " "Pin \"ETH4_TX\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757705267666 "|ethernet_switch|ETH4_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH4_TX_EN GND " "Pin \"ETH4_TX_EN\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757705267666 "|ethernet_switch|ETH4_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH4_LED_GRN GND " "Pin \"ETH4_LED_GRN\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757705267666 "|ethernet_switch|ETH4_LED_GRN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH4_LED_YEL GND " "Pin \"ETH4_LED_YEL\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1757705267666 "|ethernet_switch|ETH4_LED_YEL"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1757705267666 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1757705267708 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 1 0 0 " "Adding 2 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1757705268001 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757705268001 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY1 " "No output dependent on input pin \"KEY1\"" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757705268026 "|ethernet_switch|KEY1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY2 " "No output dependent on input pin \"KEY2\"" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757705268026 "|ethernet_switch|KEY2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY3 " "No output dependent on input pin \"KEY3\"" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757705268026 "|ethernet_switch|KEY3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY4 " "No output dependent on input pin \"KEY4\"" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757705268026 "|ethernet_switch|KEY4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RX " "No output dependent on input pin \"UART_RX\"" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757705268026 "|ethernet_switch|UART_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ETH0_RX " "No output dependent on input pin \"ETH0_RX\"" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757705268026 "|ethernet_switch|ETH0_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ETH1_RX " "No output dependent on input pin \"ETH1_RX\"" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757705268026 "|ethernet_switch|ETH1_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ETH2_RX " "No output dependent on input pin \"ETH2_RX\"" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757705268026 "|ethernet_switch|ETH2_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ETH3_RX " "No output dependent on input pin \"ETH3_RX\"" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757705268026 "|ethernet_switch|ETH3_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ETH4_RX " "No output dependent on input pin \"ETH4_RX\"" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1757705268026 "|ethernet_switch|ETH4_RX"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1757705268026 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "233 " "Implemented 233 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1757705268027 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1757705268027 ""} { "Info" "ICUT_CUT_TM_LCELLS" "189 " "Implemented 189 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1757705268027 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1757705268027 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1757705268027 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1757705268027 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4898 " "Peak virtual memory: 4898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1757705268043 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 13 05:27:48 2025 " "Processing ended: Sat Sep 13 05:27:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1757705268043 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1757705268043 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1757705268043 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1757705268043 ""}
