

================================================================
== Vitis HLS Report for 'solve_Pipeline_VITIS_LOOP_274_10'
================================================================
* Date:           Sun Feb  5 16:53:46 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  40.689 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_274_10  |        ?|        ?|         4|          2|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      58|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    11|        0|     814|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      73|    -|
|Register             |        -|     -|       82|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    11|       82|     945|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP| FF| LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |dmul_64ns_64ns_64_1_max_dsp_1_U742   |dmul_64ns_64ns_64_1_max_dsp_1   |        0|   8|  0|  106|    0|
    |dsub_64ns_64ns_64_1_full_dsp_1_U741  |dsub_64ns_64ns_64_1_full_dsp_1  |        0|   3|  0|  708|    0|
    +-------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |Total                                |                                |        0|  11|  0|  814|    0|
    +-------------------------------------+--------------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln274_fu_118_p2    |         +|   0|  0|  12|           4|           1|
    |add_ln275_1_fu_135_p2  |         +|   0|  0|  12|           4|           4|
    |add_ln275_fu_124_p2    |         +|   0|  0|  12|           4|           4|
    |icmp_ln274_fu_112_p2   |      icmp|   0|  0|  20|          32|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  58|          45|          43|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |A_val_address0           |  14|          3|    4|         12|
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_l       |   9|          2|    4|          8|
    |l_34_fu_36               |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  73|         16|   16|         37|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |A_val_addr_2_reg_181         |   4|   0|    4|          0|
    |add_ln275_1_reg_171          |   4|   0|    4|          0|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |icmp_ln274_reg_162           |   1|   0|    1|          0|
    |l_34_fu_36                   |   4|   0|    4|          0|
    |mul153_reg_176               |  64|   0|   64|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  82|   0|   82|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+----------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  solve_Pipeline_VITIS_LOOP_274_10|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  solve_Pipeline_VITIS_LOOP_274_10|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  solve_Pipeline_VITIS_LOOP_274_10|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  solve_Pipeline_VITIS_LOOP_274_10|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  solve_Pipeline_VITIS_LOOP_274_10|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  solve_Pipeline_VITIS_LOOP_274_10|  return value|
|trunc_ln269     |   in|   32|     ap_none|                       trunc_ln269|        scalar|
|sub_ln241       |   in|    4|     ap_none|                         sub_ln241|        scalar|
|A_val_address0  |  out|    4|   ap_memory|                             A_val|         array|
|A_val_ce0       |  out|    1|   ap_memory|                             A_val|         array|
|A_val_we0       |  out|    1|   ap_memory|                             A_val|         array|
|A_val_d0        |  out|   64|   ap_memory|                             A_val|         array|
|A_val_q0        |   in|   64|   ap_memory|                             A_val|         array|
|A_val_address1  |  out|    4|   ap_memory|                             A_val|         array|
|A_val_ce1       |  out|    1|   ap_memory|                             A_val|         array|
|A_val_q1        |   in|   64|   ap_memory|                             A_val|         array|
|sub_ln272       |   in|    4|     ap_none|                         sub_ln272|        scalar|
|dum             |   in|   64|     ap_none|                               dum|        scalar|
+----------------+-----+-----+------------+----------------------------------+--------------+

