module uni_gates_tb;
reg A,B;
wire Y1,Y2;
universal_gates dut(Y1,Y2,A,B);
initial begin
A=0; B=0;
#10; A=0;B=1;
#10; A=1;B=0;
#10; A=1;B=1;
#10;
$stop;
end
endmodule
