   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"umb_0x26_status.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.umb_0x26_status_request,"ax",%progbits
  16              		.align	1
  17              		.global	umb_0x26_status_request
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	umb_0x26_status_request:
  24              	.LFB70:
  25              		.file 1 "../system/src/umb_master/umb_0x26_status.c"
   1:../system/src/umb_master/umb_0x26_status.c **** /*
   2:../system/src/umb_master/umb_0x26_status.c ****  * umb_status_request.c
   3:../system/src/umb_master/umb_0x26_status.c ****  *
   4:../system/src/umb_master/umb_0x26_status.c ****  *  Created on: 23.02.2020
   5:../system/src/umb_master/umb_0x26_status.c ****  *      Author: mateusz
   6:../system/src/umb_master/umb_0x26_status.c ****  */
   7:../system/src/umb_master/umb_0x26_status.c **** 
   8:../system/src/umb_master/umb_0x26_status.c **** #include "../umb_master/umb_master.h"
   9:../system/src/umb_master/umb_0x26_status.c **** #include "../umb_master/umb_0x26_status.h"
  10:../system/src/umb_master/umb_0x26_status.c **** #include "config_data.h"
  11:../system/src/umb_master/umb_0x26_status.c **** #include "main.h"
  12:../system/src/umb_master/umb_0x26_status.c **** 
  13:../system/src/umb_master/umb_0x26_status.c **** #include <string.h>
  14:../system/src/umb_master/umb_0x26_status.c **** 
  15:../system/src/umb_master/umb_0x26_status.c **** umb_retval_t umb_0x26_status_request(umb_frame_t* frame, umb_context_t* ctx, const config_data_umb_
  26              		.loc 1 15 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 0
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              	.LVL0:
  16:../system/src/umb_master/umb_0x26_status.c **** 
  17:../system/src/umb_master/umb_0x26_status.c **** 	if (ctx->state != UMB_STATUS_IDLE && ctx->state != UMB_STATUS_ERROR) {
  31              		.loc 1 17 0
  32 0000 0B7E     		ldrb	r3, [r1, #24]	@ zero_extendqisi2
  33 0002 0BB1     		cbz	r3, .L2
  34              		.loc 1 17 0 is_stmt 0 discriminator 1
  35 0004 062B     		cmp	r3, #6
  36 0006 13D1     		bne	.L4
  37              	.L2:
  15:../system/src/umb_master/umb_0x26_status.c **** 
  38              		.loc 1 15 0 is_stmt 1
  39 0008 70B5     		push	{r4, r5, r6, lr}
  40              		.cfi_def_cfa_offset 16
  41              		.cfi_offset 4, -16
  42              		.cfi_offset 5, -12
  43              		.cfi_offset 6, -8
  44              		.cfi_offset 14, -4
  45 000a 0D46     		mov	r5, r1
  18:../system/src/umb_master/umb_0x26_status.c **** 		return UMB_BUSY;
  19:../system/src/umb_master/umb_0x26_status.c **** 	}
  20:../system/src/umb_master/umb_0x26_status.c **** 
  21:../system/src/umb_master/umb_0x26_status.c **** 	frame->command_id = 0x26;
  46              		.loc 1 21 0
  47 000c 2626     		movs	r6, #38
  48 000e 0671     		strb	r6, [r0, #4]
  22:../system/src/umb_master/umb_0x26_status.c **** 	frame->slave_class = (uint8_t)(config_umb->slave_class & 0xFF);
  49              		.loc 1 22 0
  50 0010 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  51 0012 8370     		strb	r3, [r0, #2]
  23:../system/src/umb_master/umb_0x26_status.c **** 	frame->slave_id = (uint8_t)(config_umb->slave_id & 0xFF);
  52              		.loc 1 23 0
  53 0014 9378     		ldrb	r3, [r2, #2]	@ zero_extendqisi2
  54 0016 4370     		strb	r3, [r0, #1]
  24:../system/src/umb_master/umb_0x26_status.c **** 	frame->lenght = 0;
  55              		.loc 1 24 0
  56 0018 0024     		movs	r4, #0
  57 001a C470     		strb	r4, [r0, #3]
  25:../system/src/umb_master/umb_0x26_status.c **** 
  26:../system/src/umb_master/umb_0x26_status.c **** 	memset(frame->payload, 0x00, UMB_FRAME_MAX_PAYLOAD_LN);
  58              		.loc 1 26 0
  59 001c 2822     		movs	r2, #40
  60              	.LVL1:
  61 001e 2146     		mov	r1, r4
  62              	.LVL2:
  63 0020 0530     		adds	r0, r0, #5
  64              	.LVL3:
  65 0022 FFF7FEFF 		bl	memset
  66              	.LVL4:
  27:../system/src/umb_master/umb_0x26_status.c **** 
  28:../system/src/umb_master/umb_0x26_status.c **** 	ctx->state = UMB_STATUS_READY_TO_SEND;
  67              		.loc 1 28 0
  68 0026 0123     		movs	r3, #1
  69 0028 2B76     		strb	r3, [r5, #24]
  29:../system/src/umb_master/umb_0x26_status.c **** 	ctx->current_routine = 0x26;
  70              		.loc 1 29 0
  71 002a 2E80     		strh	r6, [r5]	@ movhi
  30:../system/src/umb_master/umb_0x26_status.c **** 
  31:../system/src/umb_master/umb_0x26_status.c **** 	return UMB_OK;
  72              		.loc 1 31 0
  73 002c 2046     		mov	r0, r4
  32:../system/src/umb_master/umb_0x26_status.c **** 
  33:../system/src/umb_master/umb_0x26_status.c **** }
  74              		.loc 1 33 0
  75 002e 70BD     		pop	{r4, r5, r6, pc}
  76              	.LVL5:
  77              	.L4:
  78              		.cfi_def_cfa_offset 0
  79              		.cfi_restore 4
  80              		.cfi_restore 5
  81              		.cfi_restore 6
  82              		.cfi_restore 14
  18:../system/src/umb_master/umb_0x26_status.c **** 	}
  83              		.loc 1 18 0
  84 0030 6FF00500 		mvn	r0, #5
  85              	.LVL6:
  86              		.loc 1 33 0
  87 0034 7047     		bx	lr
  88              		.cfi_endproc
  89              	.LFE70:
  91              		.section	.text.umb_0x26_status_callback,"ax",%progbits
  92              		.align	1
  93              		.global	umb_0x26_status_callback
  94              		.syntax unified
  95              		.thumb
  96              		.thumb_func
  97              		.fpu softvfp
  99              	umb_0x26_status_callback:
 100              	.LFB71:
  34:../system/src/umb_master/umb_0x26_status.c **** 
  35:../system/src/umb_master/umb_0x26_status.c **** umb_retval_t umb_0x26_status_callback(umb_frame_t* frame, umb_context_t* ctx) {
 101              		.loc 1 35 0
 102              		.cfi_startproc
 103              		@ args = 0, pretend = 0, frame = 0
 104              		@ frame_needed = 0, uses_anonymous_args = 0
 105              		@ link register save eliminated.
 106              	.LVL7:
 107 0000 70B4     		push	{r4, r5, r6}
 108              		.cfi_def_cfa_offset 12
 109              		.cfi_offset 4, -12
 110              		.cfi_offset 5, -8
 111              		.cfi_offset 6, -4
 112              	.LVL8:
  36:../system/src/umb_master/umb_0x26_status.c **** 
  37:../system/src/umb_master/umb_0x26_status.c **** 	// return value
  38:../system/src/umb_master/umb_0x26_status.c **** 	umb_retval_t output = UMB_OK;
  39:../system/src/umb_master/umb_0x26_status.c **** 
  40:../system/src/umb_master/umb_0x26_status.c **** 	// first byte of the response is always 0x00 then one or more error code is transmitted
  41:../system/src/umb_master/umb_0x26_status.c **** 	uint8_t error_codes_amount = frame->lenght - 1;
 113              		.loc 1 41 0
 114 0002 C478     		ldrb	r4, [r0, #3]	@ zero_extendqisi2
 115              	.LVL9:
  42:../system/src/umb_master/umb_0x26_status.c **** 
  43:../system/src/umb_master/umb_0x26_status.c **** 	uint8_t first_errc = frame->payload[1];
 116              		.loc 1 43 0
 117 0004 8379     		ldrb	r3, [r0, #6]	@ zero_extendqisi2
 118              	.LVL10:
  44:../system/src/umb_master/umb_0x26_status.c **** 
  45:../system/src/umb_master/umb_0x26_status.c **** 	// error code set to 0x00 means just that device operates normally and there are no errors
  46:../system/src/umb_master/umb_0x26_status.c **** 	if (first_errc == 0x00) {
 119              		.loc 1 46 0
 120 0006 BBB1     		cbz	r3, .L9
 121 0008 013C     		subs	r4, r4, #1
 122              	.LVL11:
 123 000a E4B2     		uxtb	r4, r4
 124              	.LVL12:
 125              	.LBB5:
  47:../system/src/umb_master/umb_0x26_status.c **** 		// so just do nothing and then return from the function
  48:../system/src/umb_master/umb_0x26_status.c **** 		;
  49:../system/src/umb_master/umb_0x26_status.c **** 	}
  50:../system/src/umb_master/umb_0x26_status.c **** 	else {
  51:../system/src/umb_master/umb_0x26_status.c **** 		// copy error codes to context
  52:../system/src/umb_master/umb_0x26_status.c **** 		for (int i = 0; i < error_codes_amount && i < UMB_CONTEXT_ERR_HISTORY_LN; i++) {
 126              		.loc 1 52 0
 127 000c 0022     		movs	r2, #0
 128 000e 09E0     		b	.L10
 129              	.LVL13:
 130              	.L12:
  53:../system/src/umb_master/umb_0x26_status.c **** 
  54:../system/src/umb_master/umb_0x26_status.c **** 			// copy current error code to the buffer
  55:../system/src/umb_master/umb_0x26_status.c **** 			ctx->nok_error_codes[ctx->nok_error_it] = frame->payload[1 + i];
 131              		.loc 1 55 0 discriminator 4
 132 0010 0132     		adds	r2, r2, #1
 133              	.LVL14:
 134 0012 8B79     		ldrb	r3, [r1, #6]	@ zero_extendqisi2
 135 0014 8518     		adds	r5, r0, r2
 136 0016 6E79     		ldrb	r6, [r5, #5]	@ zero_extendqisi2
 137 0018 CD18     		adds	r5, r1, r3
 138 001a AE70     		strb	r6, [r5, #2]
  56:../system/src/umb_master/umb_0x26_status.c **** 
  57:../system/src/umb_master/umb_0x26_status.c **** 			// move the iterator through the buffer
  58:../system/src/umb_master/umb_0x26_status.c **** 			ctx->nok_error_it++;
 139              		.loc 1 58 0 discriminator 4
 140 001c 0133     		adds	r3, r3, #1
  59:../system/src/umb_master/umb_0x26_status.c **** 
  60:../system/src/umb_master/umb_0x26_status.c **** 			// check if and end of the buffer is reach here
  61:../system/src/umb_master/umb_0x26_status.c **** 			ctx->nok_error_it %= UMB_CONTEXT_ERR_HISTORY_LN;
 141              		.loc 1 61 0 discriminator 4
 142 001e 03F00303 		and	r3, r3, #3
 143 0022 8B71     		strb	r3, [r1, #6]
 144              	.LVL15:
 145              	.L10:
  52:../system/src/umb_master/umb_0x26_status.c **** 
 146              		.loc 1 52 0 discriminator 1
 147 0024 9442     		cmp	r4, r2
 148 0026 01DD     		ble	.L11
  52:../system/src/umb_master/umb_0x26_status.c **** 
 149              		.loc 1 52 0 is_stmt 0 discriminator 3
 150 0028 032A     		cmp	r2, #3
 151 002a F1DD     		ble	.L12
 152              	.L11:
 153              	.LBE5:
 154              	.LBB6:
 155              	.LBB7:
 156              		.file 2 "../include/main.h"
   1:../include/main.h **** #ifndef MAIN_H_
   2:../include/main.h **** #define MAIN_H_
   3:../include/main.h **** 
   4:../include/main.h **** #include "aprs/ax25.h"
   5:../include/main.h **** #include "drivers/serial.h"
   6:../include/main.h **** #include "config_data.h"
   7:../include/main.h **** 
   8:../include/main.h **** #define SW_VER "EA01"
   9:../include/main.h **** #define SW_DATE "28092021"
  10:../include/main.h **** 
  11:../include/main.h **** #define SYSTICK_TICKS_PER_SECONDS 100
  12:../include/main.h **** #define SYSTICK_TICKS_PERIOD 10
  13:../include/main.h **** 
  14:../include/main.h **** //#define INTERNAL_WATCHDOG
  15:../include/main.h **** #define EXTERNAL_WATCHDOG
  16:../include/main.h **** 
  17:../include/main.h **** #define PWR_SWITCH_BOTH
  18:../include/main.h **** 
  19:../include/main.h **** #define OWN_APRS_MSG_LN 	160
  20:../include/main.h **** 
  21:../include/main.h **** extern uint32_t master_time;
  22:../include/main.h **** 
  23:../include/main.h **** extern const config_data_mode_t * main_config_data_mode;
  24:../include/main.h **** extern const config_data_basic_t * main_config_data_basic;
  25:../include/main.h **** extern const config_data_wx_sources_t * main_config_data_wx_sources;
  26:../include/main.h **** extern const config_data_umb_t * main_config_data_umb;
  27:../include/main.h **** extern const config_data_rtu_t * main_config_data_rtu;
  28:../include/main.h **** 
  29:../include/main.h **** extern int32_t main_wx_sensors_pool_timer;
  30:../include/main.h **** extern int32_t main_one_minute_pool_timer;
  31:../include/main.h **** extern int32_t main_one_second_pool_timer;
  32:../include/main.h **** extern int32_t main_two_second_pool_timer;
  33:../include/main.h **** extern int32_t main_ten_second_pool_timer;
  34:../include/main.h **** 
  35:../include/main.h **** extern AX25Ctx main_ax25;
  36:../include/main.h **** extern Afsk main_afsk;
  37:../include/main.h **** 
  38:../include/main.h **** extern AX25Call main_own_path[3];
  39:../include/main.h **** extern uint8_t main_own_path_ln;
  40:../include/main.h **** extern uint8_t main_own_aprs_msg_len;
  41:../include/main.h **** extern char main_own_aprs_msg[OWN_APRS_MSG_LN];
  42:../include/main.h **** 
  43:../include/main.h **** extern char main_string_latitude[9];
  44:../include/main.h **** extern char main_string_longitude[9];
  45:../include/main.h **** 
  46:../include/main.h **** extern char main_symbol_f;
  47:../include/main.h **** extern char main_symbol_s;
  48:../include/main.h **** 
  49:../include/main.h **** extern srl_context_t* main_kiss_srl_ctx_ptr;
  50:../include/main.h **** extern srl_context_t* main_wx_srl_ctx_ptr;
  51:../include/main.h **** 
  52:../include/main.h **** extern  uint8_t main_kiss_enabled;
  53:../include/main.h **** 
  54:../include/main.h **** extern char after_tx_lock;
  55:../include/main.h **** 
  56:../include/main.h **** extern unsigned short rx10m, tx10m, digi10m, digidrop10m, kiss10m;
  57:../include/main.h **** 
  58:../include/main.h **** uint16_t main_get_adc_sample(void);
  59:../include/main.h **** 
  60:../include/main.h **** void main_service_cpu_load_ticks(void);
  61:../include/main.h **** 
  62:../include/main.h **** inline uint32_t main_get_master_time(void) {
  63:../include/main.h **** 	return master_time;
 157              		.loc 2 63 0 is_stmt 1
 158 002c 044B     		ldr	r3, .L14
 159 002e 1B68     		ldr	r3, [r3]
 160              	.LBE7:
 161              	.LBE6:
  62:../system/src/umb_master/umb_0x26_status.c **** 		}
  63:../system/src/umb_master/umb_0x26_status.c **** 
  64:../system/src/umb_master/umb_0x26_status.c **** 		// storing the time when last error code will be stored
  65:../system/src/umb_master/umb_0x26_status.c **** 		ctx->time_of_last_nok = main_get_master_time();
 162              		.loc 1 65 0
 163 0030 CB60     		str	r3, [r1, #12]
  66:../system/src/umb_master/umb_0x26_status.c **** 
  67:../system/src/umb_master/umb_0x26_status.c **** 		// trigger the status message with a content of fault store
  68:../system/src/umb_master/umb_0x26_status.c **** 		ctx->trigger_status_msg = 1;
 164              		.loc 1 68 0
 165 0032 0123     		movs	r3, #1
 166 0034 81F82A30 		strb	r3, [r1, #42]
 167              	.LVL16:
 168              	.L9:
  69:../system/src/umb_master/umb_0x26_status.c **** 	}
  70:../system/src/umb_master/umb_0x26_status.c **** 
  71:../system/src/umb_master/umb_0x26_status.c **** 	ctx->state = UMB_STATUS_IDLE;
 169              		.loc 1 71 0
 170 0038 0020     		movs	r0, #0
 171              	.LVL17:
 172 003a 0876     		strb	r0, [r1, #24]
  72:../system/src/umb_master/umb_0x26_status.c **** 
  73:../system/src/umb_master/umb_0x26_status.c **** 	return output;
  74:../system/src/umb_master/umb_0x26_status.c **** }
 173              		.loc 1 74 0
 174 003c 70BC     		pop	{r4, r5, r6}
 175              		.cfi_restore 6
 176              		.cfi_restore 5
 177              		.cfi_restore 4
 178              		.cfi_def_cfa_offset 0
 179 003e 7047     		bx	lr
 180              	.L15:
 181              		.align	2
 182              	.L14:
 183 0040 00000000 		.word	master_time
 184              		.cfi_endproc
 185              	.LFE71:
 187              		.text
 188              	.Letext0:
 189              		.file 3 "/usr/local/bin/gcc-arm-none-eabi-7-2018-q2-update/lib/gcc/arm-none-eabi/7.3.1/include/std
 190              		.file 4 "../system/include/umb_master/umb_frame_t.h"
 191              		.file 5 "../system/include/umb_master/umb_retval_t.h"
 192              		.file 6 "../system/include/umb_master/umb_state_t.h"
 193              		.file 7 "../system/include/cmsis/core_cm3.h"
 194              		.file 8 "../system/include/cmsis/system_stm32f10x.h"
 195              		.file 9 "../system/include/cmsis/stm32f10x.h"
 196              		.file 10 "../system/include/drivers/serial.h"
 197              		.file 11 "../system/include/umb_master/umb_context_t.h"
 198              		.file 12 "../include/config_data.h"
 199              		.file 13 "../system/include/aprs/cfifo.h"
 200              		.file 14 "../system/include/aprs/afsk.h"
 201              		.file 15 "../system/include/aprs/ax25.h"
 202              		.file 16 "/usr/local/bin/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/lock.h"
 203              		.file 17 "/usr/local/bin/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/_types.h"
 204              		.file 18 "/usr/local/bin/gcc-arm-none-eabi-7-2018-q2-update/lib/gcc/arm-none-eabi/7.3.1/include/st
 205              		.file 19 "/usr/local/bin/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/reent.h"
 206              		.file 20 "/usr/local/bin/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/string.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 umb_0x26_status.c
     /tmp/ccxdggFL.s:16     .text.umb_0x26_status_request:0000000000000000 $t
     /tmp/ccxdggFL.s:23     .text.umb_0x26_status_request:0000000000000000 umb_0x26_status_request
     /tmp/ccxdggFL.s:92     .text.umb_0x26_status_callback:0000000000000000 $t
     /tmp/ccxdggFL.s:99     .text.umb_0x26_status_callback:0000000000000000 umb_0x26_status_callback
     /tmp/ccxdggFL.s:183    .text.umb_0x26_status_callback:0000000000000040 $d
                           .group:0000000000000000 wm4.0.879aed89c359f5856fe69c61b3590d34
                           .group:0000000000000000 wm4.umb_frame_t.h.9.05796095a57acd1575f07118cb6ab058
                           .group:0000000000000000 wm4.stdintgcc.h.29.6d480f4ba0f60596e88234283d42444f
                           .group:0000000000000000 wm4.umb_defines.h.9.77e79b84cd2dd9a74204aaeb1ca9d6be
                           .group:0000000000000000 wm4.stm32f10x.h.51.c58ea26c5150470d52680f0bbaa7049c
                           .group:0000000000000000 wm4.core_cm3.h.42.c33bb1302bf53de0580fb6140a46f2eb
                           .group:0000000000000000 wm4.cmsis_gcc.h.36.67d2dcde6a14ff518eedc1d545d89a76
                           .group:0000000000000000 wm4.core_cm3.h.183.ecfd9c316d6f10b73648f6e579b02c8b
                           .group:0000000000000000 wm4.stm32f10x.h.522.a925aafc848b1f088438cf0e9b167b78
                           .group:0000000000000000 wm4.stm32f10x_adc.h.89.9f2b285fa0070185d48a05b61a05798c
                           .group:0000000000000000 wm4.stm32f10x_bkp.h.25.4622919f1e30efdad5eb44e12edd5513
                           .group:0000000000000000 wm4.stm32f10x_can.h.25.e5e43f6bbc8fc7c8aa30ef2bc5610ced
                           .group:0000000000000000 wm4.stm32f10x_cec.h.25.8f03450e7bbb704d96e7bc73ec0f66a7
                           .group:0000000000000000 wm4.stm32f10x_dac.h.25.d946244edf026333094657d55ea894b8
                           .group:0000000000000000 wm4.stm32f10x_dbgmcu.h.25.d3351200fc7f9c8615d1ae81d40db08a
                           .group:0000000000000000 wm4.stm32f10x_dma.h.25.94e36204daa98cae5dcc70a10a9694d5
                           .group:0000000000000000 wm4.stm32f10x_exti.h.25.f52c69aad7d1994be5b2c4e2b8f4c595
                           .group:0000000000000000 wm4.stm32f10x_flash.h.25.4be61fcb02863962a1e006449d310650
                           .group:0000000000000000 wm4.stm32f10x_fsmc.h.25.bca154da2699cdb6024c0c6c4fc5aa89
                           .group:0000000000000000 wm4.stm32f10x_gpio.h.25.80c981af0e637567395034c576cfb3ce
                           .group:0000000000000000 wm4.stm32f10x_i2c.h.25.b124ac2c620f8ebddd92b6d95ca62176
                           .group:0000000000000000 wm4.stm32f10x_iwdg.h.25.da9374ab9856795610487f312ccf3122
                           .group:0000000000000000 wm4.stm32f10x_pwr.h.25.37ef75009f751ef5fe27910e0bf00a62
                           .group:0000000000000000 wm4.stm32f10x_rcc.h.25.fe8897e7491f2eb0cff54551d08eb765
                           .group:0000000000000000 wm4.stm32f10x_rtc.h.25.361142606ba98ddcd10369f321f6e636
                           .group:0000000000000000 wm4.stm32f10x_sdio.h.25.fb0db079f5c1412c40f359319f7c40b0
                           .group:0000000000000000 wm4.stm32f10x_spi.h.25.3f6dfa4abe177efb3c6f5a717c06b323
                           .group:0000000000000000 wm4.stm32f10x_tim.h.25.f709106ba77b314e6b070693f89f3c56
                           .group:0000000000000000 wm4.stm32f10x_usart.h.25.2e65e396239d0cc41fd0bf6faa2a32cb
                           .group:0000000000000000 wm4.stm32f10x_wwdg.h.25.dde12201d86b5aa9ecaafb5eccdc6549
                           .group:0000000000000000 wm4.misc.h.25.068e106f368fa5369a681ef57c106f4b
                           .group:0000000000000000 wm4.stm32f10x.h.8317.9a8e476d96d33bb2df9a9ad0775bd4a7
                           .group:0000000000000000 wm4.serial.h.14.12640f911db3fed3671ed7e729a57e3f
                           .group:0000000000000000 wm4.config_data.h.9.cbb5077079a900a357fa92ca07074f04
                           .group:0000000000000000 wm4.stdbool.h.29.07dce69c3b78884144b7f7bd19483461
                           .group:0000000000000000 wm4.macros.h.2.7a7a5ac48d4160b7481c806e80b68442
                           .group:0000000000000000 wm4.config.h.2.f5e96167cb26b0ce97c5e7513a95bc8b
                           .group:0000000000000000 wm4.afsk.h.17.cf8f922069680e152e1eddb76cd4cc82
                           .group:0000000000000000 wm4.ax25.h.18.077e42a4af9016476e34900472a8fe18
                           .group:0000000000000000 wm4.main.h.8.55d65ee492038dbe94ebf355bcb87510
                           .group:0000000000000000 wm4._newlib_version.h.4.875b979a44719054cd750d0952ad3fd6
                           .group:0000000000000000 wm4.newlib.h.18.5e5ca3429233af402d406a202f1fc1ac
                           .group:0000000000000000 wm4.ieeefp.h.77.220d9cccac42cd58761758bee2df4ce6
                           .group:0000000000000000 wm4.features.h.22.fad1cec3bc7ff06488171438dbdcfd02
                           .group:0000000000000000 wm4.config.h.220.6cac6a9685cfce5e83c17784171638d9
                           .group:0000000000000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:0000000000000000 wm4.stddef.h.39.a38874c8f8a57e66301090908ec2a69f
                           .group:0000000000000000 wm4._default_types.h.6.959254cf5f09734ea7516c89e8bb21bd
                           .group:0000000000000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:0000000000000000 wm4._types.h.125.5cf8a495f1f7ef36777ad868a1e32068
                           .group:0000000000000000 wm4.stddef.h.161.5349cb105733e8777bfb0cf53c4e3f34
                           .group:0000000000000000 wm4._types.h.184.03611d4f6b5bec9997bcf4279eceba07
                           .group:0000000000000000 wm4.reent.h.17.90c2574d4acdcfce933db5cb09ff35fe
                           .group:0000000000000000 wm4.cdefs.h.47.0bcdf94cb40e176393dd1404056825b4
                           .group:0000000000000000 wm4.string.h.15.dab3980bf35408a4c507182805e2de3a
                           .group:0000000000000000 wm4.stddef.h.161.19e15733342b50ead2919490b095303e

UNDEFINED SYMBOLS
memset
master_time
