$comment
	File created using the following command:
		vcd file nsubburaj_lab7_verilog.msim.vcd -direction
$end
$date
	Wed Nov 17 17:53:18 2021
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module nsubburaj_lab7_verilog_vlg_vec_tst $end
$var reg 4 ! x [3:0] $end
$var wire 1 " hex [6] $end
$var wire 1 # hex [5] $end
$var wire 1 $ hex [4] $end
$var wire 1 % hex [3] $end
$var wire 1 & hex [2] $end
$var wire 1 ' hex [1] $end
$var wire 1 ( hex [0] $end

$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 0 x[1]~input_o $end
$var wire 1 1 x[0]~input_o $end
$var wire 1 2 x[3]~input_o $end
$var wire 1 3 x[2]~input_o $end
$var wire 1 4 WideOr6~0_combout $end
$var wire 1 5 WideOr5~0_combout $end
$var wire 1 6 WideOr4~0_combout $end
$var wire 1 7 WideOr3~0_combout $end
$var wire 1 8 WideOr2~0_combout $end
$var wire 1 9 WideOr1~0_combout $end
$var wire 1 : WideOr0~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111 !
0(
0'
0&
1%
1$
1#
0"
0)
1*
x+
1,
1-
1.
0/
10
11
12
13
14
05
06
17
18
19
0:
$end
#1000000
