{"vcs1":{"timestamp_begin":1683155372.107576087, "rt":0.51, "ut":0.21, "st":0.12}}
{"vcselab":{"timestamp_begin":1683155372.689294230, "rt":0.46, "ut":0.23, "st":0.10}}
{"link":{"timestamp_begin":1683155373.206354130, "rt":0.26, "ut":0.08, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1683155371.766827227}
{"VCS_COMP_START_TIME": 1683155371.766827227}
{"VCS_COMP_END_TIME": 1683155373.540028291}
{"VCS_USER_OPTIONS": "-sverilog -debug TuringMachine_test.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 339276}}
{"stitch_vcselab": {"peak_mem": 238988}}
