# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do single_cycle_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Usuario/Desktop/Git\ Arqui/earce_computer_architecture_1_2023_grupal {C:/Users/Usuario/Desktop/Git Arqui/earce_computer_architecture_1_2023_grupal/unidad_control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:00 on May 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Desktop/Git Arqui/earce_computer_architecture_1_2023_grupal" C:/Users/Usuario/Desktop/Git Arqui/earce_computer_architecture_1_2023_grupal/unidad_control.sv 
# -- Compiling module unidad_control
# 
# Top level modules:
# 	unidad_control
# End time: 19:13:00 on May 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Usuario/Desktop/Git\ Arqui/earce_computer_architecture_1_2023_grupal {C:/Users/Usuario/Desktop/Git Arqui/earce_computer_architecture_1_2023_grupal/senal_reg_write.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:00 on May 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Desktop/Git Arqui/earce_computer_architecture_1_2023_grupal" C:/Users/Usuario/Desktop/Git Arqui/earce_computer_architecture_1_2023_grupal/senal_reg_write.sv 
# -- Compiling module senal_reg_write
# 
# Top level modules:
# 	senal_reg_write
# End time: 19:13:00 on May 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Usuario/Desktop/Git\ Arqui/earce_computer_architecture_1_2023_grupal {C:/Users/Usuario/Desktop/Git Arqui/earce_computer_architecture_1_2023_grupal/senal_reg_src.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:00 on May 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Desktop/Git Arqui/earce_computer_architecture_1_2023_grupal" C:/Users/Usuario/Desktop/Git Arqui/earce_computer_architecture_1_2023_grupal/senal_reg_src.sv 
# -- Compiling module senal_reg_src
# 
# Top level modules:
# 	senal_reg_src
# End time: 19:13:00 on May 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Usuario/Desktop/Git\ Arqui/earce_computer_architecture_1_2023_grupal {C:/Users/Usuario/Desktop/Git Arqui/earce_computer_architecture_1_2023_grupal/senal_mem_write.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:01 on May 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Desktop/Git Arqui/earce_computer_architecture_1_2023_grupal" C:/Users/Usuario/Desktop/Git Arqui/earce_computer_architecture_1_2023_grupal/senal_mem_write.sv 
# -- Compiling module senal_mem_write
# 
# Top level modules:
# 	senal_mem_write
# End time: 19:13:01 on May 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Usuario/Desktop/Git\ Arqui/earce_computer_architecture_1_2023_grupal {C:/Users/Usuario/Desktop/Git Arqui/earce_computer_architecture_1_2023_grupal/senal_mem_to_reg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:01 on May 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Desktop/Git Arqui/earce_computer_architecture_1_2023_grupal" C:/Users/Usuario/Desktop/Git Arqui/earce_computer_architecture_1_2023_grupal/senal_mem_to_reg.sv 
# -- Compiling module senal_mem_to_reg
# 
# Top level modules:
# 	senal_mem_to_reg
# End time: 19:13:01 on May 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Usuario/Desktop/Git\ Arqui/earce_computer_architecture_1_2023_grupal {C:/Users/Usuario/Desktop/Git Arqui/earce_computer_architecture_1_2023_grupal/senal_imm_src.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:01 on May 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Desktop/Git Arqui/earce_computer_architecture_1_2023_grupal" C:/Users/Usuario/Desktop/Git Arqui/earce_computer_architecture_1_2023_grupal/senal_imm_src.sv 
# -- Compiling module senal_imm_src
# 
# Top level modules:
# 	senal_imm_src
# End time: 19:13:01 on May 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Usuario/Desktop/Git\ Arqui/earce_computer_architecture_1_2023_grupal {C:/Users/Usuario/Desktop/Git Arqui/earce_computer_architecture_1_2023_grupal/senal_ALU_src.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:01 on May 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Desktop/Git Arqui/earce_computer_architecture_1_2023_grupal" C:/Users/Usuario/Desktop/Git Arqui/earce_computer_architecture_1_2023_grupal/senal_ALU_src.sv 
# -- Compiling module senal_ALU_src
# 
# Top level modules:
# 	senal_ALU_src
# End time: 19:13:01 on May 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Usuario/Desktop/Git\ Arqui/earce_computer_architecture_1_2023_grupal {C:/Users/Usuario/Desktop/Git Arqui/earce_computer_architecture_1_2023_grupal/senal_ALU_control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:01 on May 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Desktop/Git Arqui/earce_computer_architecture_1_2023_grupal" C:/Users/Usuario/Desktop/Git Arqui/earce_computer_architecture_1_2023_grupal/senal_ALU_control.sv 
# -- Compiling module senal_ALU_control
# 
# Top level modules:
# 	senal_ALU_control
# End time: 19:13:01 on May 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Usuario/Desktop/Git\ Arqui/earce_computer_architecture_1_2023_grupal {C:/Users/Usuario/Desktop/Git Arqui/earce_computer_architecture_1_2023_grupal/main_deco.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:01 on May 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Desktop/Git Arqui/earce_computer_architecture_1_2023_grupal" C:/Users/Usuario/Desktop/Git Arqui/earce_computer_architecture_1_2023_grupal/main_deco.sv 
# -- Compiling module main_deco
# 
# Top level modules:
# 	main_deco
# End time: 19:13:01 on May 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Usuario/Desktop/Git\ Arqui/earce_computer_architecture_1_2023_grupal {C:/Users/Usuario/Desktop/Git Arqui/earce_computer_architecture_1_2023_grupal/logica_cond.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:01 on May 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Desktop/Git Arqui/earce_computer_architecture_1_2023_grupal" C:/Users/Usuario/Desktop/Git Arqui/earce_computer_architecture_1_2023_grupal/logica_cond.sv 
# -- Compiling module logica_cond
# 
# Top level modules:
# 	logica_cond
# End time: 19:13:01 on May 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Usuario/Desktop/Git\ Arqui/earce_computer_architecture_1_2023_grupal {C:/Users/Usuario/Desktop/Git Arqui/earce_computer_architecture_1_2023_grupal/cond_check.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:02 on May 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Desktop/Git Arqui/earce_computer_architecture_1_2023_grupal" C:/Users/Usuario/Desktop/Git Arqui/earce_computer_architecture_1_2023_grupal/cond_check.sv 
# -- Compiling module cond_check
# 
# Top level modules:
# 	cond_check
# End time: 19:13:02 on May 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Usuario/Desktop/Git\ Arqui/earce_computer_architecture_1_2023_grupal {C:/Users/Usuario/Desktop/Git Arqui/earce_computer_architecture_1_2023_grupal/ALU_deco.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:02 on May 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Desktop/Git Arqui/earce_computer_architecture_1_2023_grupal" C:/Users/Usuario/Desktop/Git Arqui/earce_computer_architecture_1_2023_grupal/ALU_deco.sv 
# -- Compiling module ALU_deco
# 
# Top level modules:
# 	ALU_deco
# End time: 19:13:02 on May 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Usuario/Desktop/Git\ Arqui/earce_computer_architecture_1_2023_grupal {C:/Users/Usuario/Desktop/Git Arqui/earce_computer_architecture_1_2023_grupal/unidad_control_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:13:02 on May 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Usuario/Desktop/Git Arqui/earce_computer_architecture_1_2023_grupal" C:/Users/Usuario/Desktop/Git Arqui/earce_computer_architecture_1_2023_grupal/unidad_control_tb.sv 
# -- Compiling module unidad_control_tb
# 
# Top level modules:
# 	unidad_control_tb
# End time: 19:13:03 on May 01,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  unidad_control_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" unidad_control_tb 
# Start time: 19:13:03 on May 01,2023
# Loading sv_std.std
# Loading work.unidad_control_tb
# Loading work.unidad_control
# Loading work.ALU_deco
# Loading work.main_deco
# Loading work.senal_reg_write
# Loading work.senal_mem_write
# Loading work.senal_mem_to_reg
# Loading work.senal_ALU_src
# Loading work.senal_imm_src
# Loading work.senal_reg_src
# Loading work.senal_ALU_control
# Loading work.logica_cond
# Loading work.cond_check
# ** Warning: (vsim-3017) C:/Users/Usuario/Desktop/Git Arqui/earce_computer_architecture_1_2023_grupal/ALU_deco.sv(34): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /unidad_control_tb/uut/ad/sac File: C:/Users/Usuario/Desktop/Git Arqui/earce_computer_architecture_1_2023_grupal/senal_ALU_control.sv
# ** Warning: (vsim-3722) C:/Users/Usuario/Desktop/Git Arqui/earce_computer_architecture_1_2023_grupal/ALU_deco.sv(34): [TFMPC] - Missing connection for port 'flag_w'.
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Usuario  Hostname: MELI  ProcessID: 12880
#           Attempting to use alternate WLF file "./wlftjd27dr".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjd27dr
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 19:14:07 on May 01,2023, Elapsed time: 0:01:04
# Errors: 0, Warnings: 4
