Timing Analyzer report for cinnabon
Wed Jan 22 23:56:08 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 14. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 15. Slow 1200mV 85C Model Setup: 'n/a'
 16. Slow 1200mV 85C Model Hold: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 17. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 18. Slow 1200mV 85C Model Hold: 'n/a'
 19. Slow 1200mV 85C Model Recovery: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 20. Slow 1200mV 85C Model Removal: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 21. Slow 1200mV 85C Model Metastability Summary
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 29. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 30. Slow 1200mV 0C Model Setup: 'n/a'
 31. Slow 1200mV 0C Model Hold: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 32. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 33. Slow 1200mV 0C Model Hold: 'n/a'
 34. Slow 1200mV 0C Model Recovery: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 35. Slow 1200mV 0C Model Removal: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 36. Slow 1200mV 0C Model Metastability Summary
 37. Fast 1200mV 0C Model Setup Summary
 38. Fast 1200mV 0C Model Hold Summary
 39. Fast 1200mV 0C Model Recovery Summary
 40. Fast 1200mV 0C Model Removal Summary
 41. Fast 1200mV 0C Model Minimum Pulse Width Summary
 42. Fast 1200mV 0C Model Setup: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 43. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 44. Fast 1200mV 0C Model Setup: 'n/a'
 45. Fast 1200mV 0C Model Hold: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 46. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 47. Fast 1200mV 0C Model Hold: 'n/a'
 48. Fast 1200mV 0C Model Recovery: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 49. Fast 1200mV 0C Model Removal: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'
 50. Fast 1200mV 0C Model Metastability Summary
 51. Multicorner Timing Analysis Summary
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Signal Integrity Metrics (Slow 1200mv 0c Model)
 55. Signal Integrity Metrics (Slow 1200mv 85c Model)
 56. Signal Integrity Metrics (Fast 1200mv 0c Model)
 57. Setup Transfers
 58. Hold Transfers
 59. Recovery Transfers
 60. Removal Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths Summary
 64. Clock Status Summary
 65. Unconstrained Input Ports
 66. Unconstrained Output Ports
 67. Unconstrained Input Ports
 68. Unconstrained Output Ports
 69. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; cinnabon                                            ;
; Device Family         ; Cyclone IV GX                                       ;
; Device Name           ; EP4CGX150DF31C7                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.37        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  21.9%      ;
;     Processor 3            ;   7.8%      ;
;     Processor 4            ;   6.9%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------+
; SDC File List                                                                                      ;
+----------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                  ; Status ; Read at                  ;
+----------------------------------------------------------------+--------+--------------------------+
; cinnabon.sdc                                                   ; OK     ; Wed Jan 22 23:56:02 2020 ;
; cinnabon_qsys/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Wed Jan 22 23:56:02 2020 ;
; cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc      ; OK     ; Wed Jan 22 23:56:03 2020 ;
+----------------------------------------------------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                               ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                                                                                   ; Source                                                                                                                    ; Targets                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
; CLOCK2_50                                                                                                                ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                          ;                                                                                                                           ; { CLOCK2_50 }                                                                                                                ;
; CLOCK3_50                                                                                                                ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                          ;                                                                                                                           ; { CLOCK3_50 }                                                                                                                ;
; CLOCK_50                                                                                                                 ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                          ;                                                                                                                           ; { CLOCK_50 }                                                                                                                 ;
; refclk                                                                                                                   ; Base      ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                                                          ;                                                                                                                           ; { PCIE_REFCLK_P }                                                                                                            ;
; u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1|clk[0]  ; Generated ; 0.800  ; 1250.0 MHz ; 0.000 ; 0.400  ; 50.00      ; 2         ; 25          ;       ;        ;           ;            ; false    ; refclk                                                                                                                   ; u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1|inclk[0] ; { u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1|clk[0] }  ;
; u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1|clk[1]  ; Generated ; 4.000  ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 2         ; 5           ;       ;        ;           ;            ; false    ; refclk                                                                                                                   ; u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1|inclk[0] ; { u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1|clk[1] }  ;
; u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1|clk[2]  ; Generated ; 4.000  ; 250.0 MHz  ; 0.000 ; 0.800  ; 20.00      ; 2         ; 5           ;       ;        ;           ;            ; false    ; refclk                                                                                                                   ; u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1|inclk[0] ; { u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1|clk[2] }  ;
; u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1|icdrclk ; Generated ; 0.800  ; 1250.0 MHz ; 0.000 ; 0.400  ; 50.00      ; 2         ; 25          ;       ;        ;           ;            ; false    ; refclk                                                                                                                   ; u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1|inclk[0] ; { u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1|icdrclk } ;
; u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|receive_pma0|clockout            ; Generated ; 4.000  ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1|icdrclk ; u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1|icdrclk  ; { u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|receive_pma0|clockout }            ;
; u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|transmit_pcs0|hiptxclkout        ; Generated ; 4.000  ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|transmit_pma0|clockout           ; u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|transmit_pcs0|localrefclk         ; { u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|transmit_pcs0|hiptxclkout }        ;
; u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|transmit_pma0|clockout           ; Generated ; 4.000  ; 250.0 MHz  ; 0.000 ; 2.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1|clk[1]  ; u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1|clk[1]   ; { u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|transmit_pma0|clockout }           ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                              ; Generated ; 8.000  ; 125.0 MHz  ; 0.000 ; 4.000  ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                                  ; { u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout }                                              ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                                 ; Generated ; 8.000  ; 125.0 MHz  ; 0.000 ; 4.000  ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|transmit_pcs0|hiptxclkout        ; u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|transmit_pcs0|hiptxclkout         ; { u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 }                                                 ;
+--------------------------------------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                ;
+------------+-----------------+-----------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                  ; Note ;
+------------+-----------------+-----------------------------------------------------------------------------+------+
; 120.19 MHz ; 120.19 MHz      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;      ;
; 123.64 MHz ; 123.64 MHz      ; CLOCK_50                                                                    ;      ;
+------------+-----------------+-----------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                  ;
+-----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------+--------+---------------+
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; -0.320 ; -10.240       ;
; CLOCK_50                                                                    ; 11.912 ; 0.000         ;
; n/a                                                                         ; 14.392 ; 0.000         ;
+-----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                  ;
+-----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                       ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------+-------+---------------+
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.315 ; 0.000         ;
; CLOCK_50                                                                    ; 0.392 ; 0.000         ;
; n/a                                                                         ; 5.128 ; 0.000         ;
+-----------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                              ;
+-----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                       ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------+-------+---------------+
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 3.452 ; 0.000         ;
+-----------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                               ;
+-----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                       ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------+-------+---------------+
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 1.031 ; 0.000         ;
+-----------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|transmit_pcs0|hiptxclkout ; 2.000  ; 0.000         ;
; u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|transmit_pma0|clockout    ; 2.000  ; 0.000         ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                       ; 3.575  ; 0.000         ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                          ; 3.977  ; 0.000         ;
; refclk                                                                                                            ; 4.813  ; 0.000         ;
; CLOCK_50                                                                                                          ; 9.662  ; 0.000         ;
; CLOCK2_50                                                                                                         ; 16.000 ; 0.000         ;
; CLOCK3_50                                                                                                         ; 16.000 ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                                                                                                                                                                                                                           ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; -0.320 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[32] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.439      ;
; -0.320 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[33] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.439      ;
; -0.320 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[34] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.439      ;
; -0.320 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[35] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.439      ;
; -0.320 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[36] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.439      ;
; -0.320 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[37] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.439      ;
; -0.320 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[38] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.439      ;
; -0.320 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[39] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.439      ;
; -0.320 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[40] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.439      ;
; -0.320 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[41] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.439      ;
; -0.320 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[42] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.439      ;
; -0.320 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[43] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.439      ;
; -0.320 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[44] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.439      ;
; -0.320 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[45] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.439      ;
; -0.320 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[46] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.439      ;
; -0.320 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[47] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.439      ;
; -0.320 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[48] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.439      ;
; -0.320 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[49] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.439      ;
; -0.320 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[50] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.439      ;
; -0.320 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[51] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.439      ;
; -0.320 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[52] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.439      ;
; -0.320 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[53] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.439      ;
; -0.320 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[54] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.439      ;
; -0.320 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[55] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.439      ;
; -0.320 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[56] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.439      ;
; -0.320 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[57] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.439      ;
; -0.320 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[58] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.439      ;
; -0.320 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[59] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.439      ;
; -0.320 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[60] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.439      ;
; -0.320 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[61] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.439      ;
; -0.320 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[62] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.439      ;
; -0.320 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[63] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.439      ;
; -0.312 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[32] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.431      ;
; -0.312 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[33] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.431      ;
; -0.312 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[34] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.431      ;
; -0.312 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[35] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.431      ;
; -0.312 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[36] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.431      ;
; -0.312 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[37] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.431      ;
; -0.312 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[38] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.431      ;
; -0.312 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[39] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.431      ;
; -0.312 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[40] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.431      ;
; -0.312 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[41] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.431      ;
; -0.312 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[42] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.431      ;
; -0.312 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[43] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.431      ;
; -0.312 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[44] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.431      ;
; -0.312 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[45] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.431      ;
; -0.312 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[46] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.431      ;
; -0.312 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[47] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.431      ;
; -0.312 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[48] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.431      ;
; -0.312 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[49] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.431      ;
; -0.312 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[50] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.431      ;
; -0.312 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[51] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.431      ;
; -0.312 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[52] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.431      ;
; -0.312 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[53] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.431      ;
; -0.312 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[54] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.431      ;
; -0.312 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[55] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.431      ;
; -0.312 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[56] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.431      ;
; -0.312 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[57] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.431      ;
; -0.312 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[58] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.431      ;
; -0.312 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[59] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.431      ;
; -0.312 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[60] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.431      ;
; -0.312 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[61] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.431      ;
; -0.312 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[62] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.431      ;
; -0.312 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[63] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.431      ;
; -0.295 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[32] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.414      ;
; -0.295 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[33] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.414      ;
; -0.295 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[34] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.414      ;
; -0.295 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[35] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.414      ;
; -0.295 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[36] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.414      ;
; -0.295 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[37] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.414      ;
; -0.295 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[38] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.414      ;
; -0.295 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[39] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.414      ;
; -0.295 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[40] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.414      ;
; -0.295 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[41] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.414      ;
; -0.295 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[42] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.414      ;
; -0.295 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[43] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.414      ;
; -0.295 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[44] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.414      ;
; -0.295 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[45] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.414      ;
; -0.295 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[46] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.414      ;
; -0.295 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[47] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.414      ;
; -0.295 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[48] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.414      ;
; -0.295 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[49] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.414      ;
; -0.295 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[50] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.414      ;
; -0.295 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[51] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.414      ;
; -0.295 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[52] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.414      ;
; -0.295 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[53] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.414      ;
; -0.295 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[54] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.414      ;
; -0.295 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[55] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.414      ;
; -0.295 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[56] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.414      ;
; -0.295 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[57] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.414      ;
; -0.295 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[58] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.414      ;
; -0.295 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[59] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.414      ;
; -0.295 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[60] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.414      ;
; -0.295 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[61] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.414      ;
; -0.295 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[62] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.414      ;
; -0.295 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[63] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.414      ;
; -0.287 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[25] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[32] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.406      ;
; -0.287 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[25] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[33] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.406      ;
; -0.287 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[25] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[34] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.406      ;
; -0.287 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[25] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[35] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.197      ; 8.406      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.912 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a102~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.187      ; 8.313      ;
; 11.913 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a102~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.193      ; 8.318      ;
; 11.938 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a105~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.194      ; 8.294      ;
; 11.954 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a34~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.190      ; 8.274      ;
; 11.986 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a98~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.197      ; 8.249      ;
; 12.283 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a71~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.197      ; 7.952      ;
; 12.293 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a103~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.201      ; 7.946      ;
; 12.310 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a74~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.199      ; 7.927      ;
; 12.342 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a7~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.204      ; 7.900      ;
; 12.388 ; ramwriter:rw0|r_address[2]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a102~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.187      ; 7.837      ;
; 12.652 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a90~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.206      ; 7.592      ;
; 12.654 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a10~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 7.591      ;
; 12.660 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a38~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 7.585      ;
; 12.660 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a104~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 7.585      ;
; 12.661 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a38~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.213      ; 7.590      ;
; 12.706 ; ramwriter:rw0|r_address[2]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a71~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.197      ; 7.529      ;
; 12.750 ; ramwriter:rw0|r_address[2]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a105~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.194      ; 7.482      ;
; 12.773 ; ramwriter:rw0|r_address[2]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a34~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.190      ; 7.455      ;
; 12.787 ; ramwriter:rw0|r_address[2]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a98~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.197      ; 7.448      ;
; 12.920 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a89~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.189      ; 7.307      ;
; 12.920 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a89~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.189      ; 7.307      ;
; 12.922 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a89~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.195      ; 7.311      ;
; 12.939 ; ramwriter:rw0|r_address[12]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a104~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 7.306      ;
; 12.977 ; ramwriter:rw0|r_address[12]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a38~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 7.268      ;
; 13.011 ; ramwriter:rw0|r_address[5]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a56~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.174      ; 7.201      ;
; 13.018 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a26~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.193      ; 7.213      ;
; 13.031 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a3~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.205      ; 7.212      ;
; 13.037 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a67~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.205      ; 7.206      ;
; 13.042 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a36~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 7.188      ;
; 13.109 ; ramwriter:rw0|r_address[2]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a74~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.199      ; 7.128      ;
; 13.112 ; ramwriter:rw0|r_address[2]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a103~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.201      ; 7.127      ;
; 13.122 ; ramwriter:rw0|r_address[13]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a7~portb_we_reg         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.204      ; 7.120      ;
; 13.124 ; ramwriter:rw0|r_address[2]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a7~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.204      ; 7.118      ;
; 13.175 ; ramwriter:rw0|r_address[13]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a10~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 7.070      ;
; 13.243 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a95~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.218      ; 7.013      ;
; 13.243 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a95~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.218      ; 7.013      ;
; 13.245 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a95~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.224      ; 7.017      ;
; 13.250 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a97~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.225      ; 7.013      ;
; 13.250 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a97~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.225      ; 7.013      ;
; 13.255 ; ramwriter:rw0|r_address[12]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a67~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.205      ; 6.988      ;
; 13.264 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a33~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.232      ; 7.006      ;
; 13.264 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a33~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.232      ; 7.006      ;
; 13.270 ; ramwriter:rw0|r_address[12]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a26~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.193      ; 6.961      ;
; 13.281 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a25~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.209      ; 6.966      ;
; 13.281 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a25~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.209      ; 6.966      ;
; 13.283 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a25~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.215      ; 6.970      ;
; 13.288 ; ramwriter:rw0|r_address[12]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a36~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 6.942      ;
; 13.295 ; ramwriter:rw0|r_address[5]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a120~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.173      ; 6.916      ;
; 13.301 ; ramwriter:rw0|r_address[5]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a64~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.170      ; 6.907      ;
; 13.326 ; ramwriter:rw0|r_address[5]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a66~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.171      ; 6.883      ;
; 13.336 ; ramwriter:rw0|r_address[12]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a41~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.231      ; 6.933      ;
; 13.339 ; ramwriter:rw0|r_address[12]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a30~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.197      ; 6.896      ;
; 13.346 ; ramwriter:rw0|r_address[12]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a62~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.232      ; 6.924      ;
; 13.373 ; ramwriter:rw0|r_address[12]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a40~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.232      ; 6.897      ;
; 13.376 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a100~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.191      ; 6.853      ;
; 13.379 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a99~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.188      ; 6.847      ;
; 13.396 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a8~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.186      ; 6.828      ;
; 13.399 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a101~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.189      ; 6.828      ;
; 13.469 ; ramwriter:rw0|r_address[13]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a26~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.193      ; 6.762      ;
; 13.470 ; ramwriter:rw0|r_address[5]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a85~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.229      ; 6.797      ;
; 13.474 ; ramwriter:rw0|r_address[5]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a116~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.217      ; 6.781      ;
; 13.478 ; ramwriter:rw0|r_address[5]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a52~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.221      ; 6.781      ;
; 13.491 ; ramwriter:rw0|r_address[2]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a38~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 6.754      ;
; 13.496 ; ramwriter:rw0|r_address[2]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a90~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.206      ; 6.748      ;
; 13.497 ; ramwriter:rw0|r_address[2]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a10~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 6.748      ;
; 13.498 ; ramwriter:rw0|r_address[13]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a8~portb_we_reg         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.186      ; 6.726      ;
; 13.513 ; ramwriter:rw0|r_address[12]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a72~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.173      ; 6.698      ;
; 13.517 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a37~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.181      ; 6.702      ;
; 13.519 ; ramwriter:rw0|r_address[13]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a38~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 6.726      ;
; 13.530 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a72~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.173      ; 6.681      ;
; 13.533 ; ramwriter:rw0|r_address[12]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a99~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.188      ; 6.693      ;
; 13.557 ; ramwriter:rw0|r_address[1]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a78~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.204      ; 6.685      ;
; 13.560 ; ramwriter:rw0|r_address[12]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a37~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.181      ; 6.659      ;
; 13.560 ; ramwriter:rw0|r_address[1]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a39~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.200      ; 6.678      ;
; 13.560 ; ramwriter:rw0|r_address[1]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a60~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.208      ; 6.686      ;
; 13.561 ; ramwriter:rw0|r_address[12]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a100~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.191      ; 6.668      ;
; 13.567 ; ramwriter:rw0|r_address[12]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a101~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.189      ; 6.660      ;
; 13.567 ; ramwriter:rw0|r_address[1]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a9~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.156      ; 6.627      ;
; 13.568 ; ramwriter:rw0|r_wbit                                                    ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a7~portb_we_reg         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.205      ; 6.675      ;
; 13.572 ; ramwriter:rw0|r_address[12]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a8~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.186      ; 6.652      ;
; 13.589 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a14~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.248      ; 6.697      ;
; 13.589 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a14~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.248      ; 6.697      ;
; 13.591 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a14~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.254      ; 6.701      ;
; 13.593 ; ramwriter:rw0|r_address[6]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a34~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.190      ; 6.635      ;
; 13.596 ; ramwriter:rw0|r_address[12]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a6~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 6.618      ;
; 13.614 ; ramwriter:rw0|r_address[12]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a30~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 6.627      ;
; 13.615 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a13~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.238      ; 6.661      ;
; 13.615 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a13~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.238      ; 6.661      ;
; 13.617 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a13~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.244      ; 6.665      ;
; 13.620 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a58~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.240      ; 6.658      ;
; 13.620 ; ramwriter:rw0|r_address[6]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a102~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.187      ; 6.605      ;
; 13.620 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a58~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.240      ; 6.658      ;
; 13.621 ; ramwriter:rw0|r_wbit                                                    ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a10~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.208      ; 6.625      ;
; 13.622 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a58~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.246      ; 6.662      ;
; 13.637 ; ramwriter:rw0|r_address[5]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a69~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.190      ; 6.591      ;
; 13.638 ; ramwriter:rw0|r_address[6]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a105~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.194      ; 6.594      ;
; 13.644 ; ramwriter:rw0|r_address[13]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a99~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.188      ; 6.582      ;
; 13.646 ; ramwriter:rw0|r_address[12]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a3~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.205      ; 6.597      ;
; 13.651 ; ramwriter:rw0|r_address[6]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a98~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.197      ; 6.584      ;
; 13.657 ; ramwriter:rw0|r_address[12]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a121~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.213      ; 6.594      ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                     ; Launch Clock                                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 14.392 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.716     ; 0.892      ;
; 14.602 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.716     ; 0.682      ;
; 14.602 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.716     ; 0.682      ;
; 14.602 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.716     ; 0.682      ;
; 14.602 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.716     ; 0.682      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 0.315 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[1]                              ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_meh1:FIFOram|ram_block1a34~porta_address_reg0                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.483      ; 1.020      ;
; 0.316 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|desc_reg[81]                                                                                                               ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.460      ; 0.998      ;
; 0.316 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[77]                                                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.450      ; 0.988      ;
; 0.317 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[84]                                                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.450      ; 0.989      ;
; 0.318 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|desc_reg[197]                                                                                                              ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.460      ; 1.000      ;
; 0.318 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[71]                                                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.450      ; 0.990      ;
; 0.321 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[82]                                                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.450      ; 0.993      ;
; 0.324 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[70]                                                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.450      ; 0.996      ;
; 0.325 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[0]                              ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_meh1:FIFOram|ram_block1a34~porta_address_reg0                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.483      ; 1.030      ;
; 0.330 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|desc_reg[249]                                                                                                              ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.460      ; 1.012      ;
; 0.332 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[3]                              ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_meh1:FIFOram|ram_block1a34~porta_address_reg0                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.483      ; 1.037      ;
; 0.332 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[76]                                                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.447      ; 1.001      ;
; 0.333 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[50]                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram|ram_block1a16~porta_datain_reg0                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.447      ; 1.002      ;
; 0.337 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|desc_reg[25]                                                                                                               ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.460      ; 1.019      ;
; 0.337 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[83]                                                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.450      ; 1.009      ;
; 0.338 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|desc_reg[201]                                                                                                              ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.460      ; 1.020      ;
; 0.338 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[18]                                                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.454      ; 1.014      ;
; 0.339 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[49]                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram|ram_block1a16~porta_datain_reg0                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.447      ; 1.008      ;
; 0.341 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[22]                                                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.454      ; 1.017      ;
; 0.341 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[47]                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.448      ; 1.011      ;
; 0.341 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[1]                          ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|ram_block1a56~porta_address_reg0                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.444      ; 1.007      ;
; 0.343 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|desc_reg[198]                                                                                                              ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.460      ; 1.025      ;
; 0.345 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[75]                                                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.447      ; 1.014      ;
; 0.346 ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]                                                                                                                       ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a23~porta_datain_reg0                                                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.451      ; 1.019      ;
; 0.347 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|desc_reg[17]                                                                                                               ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.460      ; 1.029      ;
; 0.347 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[79]                                                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.450      ; 1.019      ;
; 0.347 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo|cinnabon_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo_m_readfifo|scfifo:cinnabon_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|cntr_qrb:wr_ptr|counter_reg_bit[0] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo|cinnabon_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo_m_readfifo|scfifo:cinnabon_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_address_reg0 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.450      ; 1.019      ;
; 0.348 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[2]                              ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_meh1:FIFOram|ram_block1a34~porta_address_reg0                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.483      ; 1.053      ;
; 0.348 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|cntr_nrb:wr_ptr|counter_reg_bit[1]                                                                                                ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.443      ; 1.013      ;
; 0.349 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[1]                                                                     ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|altsyncram_reh1:FIFOram|ram_block1a36~porta_address_reg0                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.448      ; 1.019      ;
; 0.349 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|desc_reg[199]                                                                                                              ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.457      ; 1.028      ;
; 0.349 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[0]                                                                     ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_address_reg0                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.450      ; 1.021      ;
; 0.350 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[2]                                                                 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a18~porta_address_reg0                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.442      ; 1.014      ;
; 0.351 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[31]                                                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.443      ; 1.016      ;
; 0.351 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[78]                                                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.450      ; 1.023      ;
; 0.352 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[3]                          ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|ram_block1a56~porta_address_reg0                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.444      ; 1.018      ;
; 0.353 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[5]                                                                     ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|altsyncram_reh1:FIFOram|ram_block1a36~porta_address_reg0                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.448      ; 1.023      ;
; 0.353 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[20]                                                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.454      ; 1.029      ;
; 0.353 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[74]                                                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.447      ; 1.022      ;
; 0.355 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[3]                                                                     ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_address_reg0                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.450      ; 1.027      ;
; 0.357 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[3]                                                                     ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a0~porta_address_reg0                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.439      ; 1.018      ;
; 0.358 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[3]                              ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_meh1:FIFOram|ram_block1a0~porta_address_reg0                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.454      ; 1.034      ;
; 0.360 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[0]                                                                     ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|altsyncram_reh1:FIFOram|ram_block1a36~porta_address_reg0                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.448      ; 1.030      ;
; 0.360 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[3]                                                                     ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|altsyncram_reh1:FIFOram|ram_block1a36~porta_address_reg0                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.448      ; 1.030      ;
; 0.360 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[53]                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram|ram_block1a16~porta_datain_reg0                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.447      ; 1.029      ;
; 0.365 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|desc_reg[8]                                                                                                                ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.464      ; 1.051      ;
; 0.368 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[68]                                                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.448      ; 1.038      ;
; 0.368 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[80]                                                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.450      ; 1.040      ;
; 0.368 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|cntr_mrb:wr_ptr|counter_reg_bit[0]                                                                                            ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a35~porta_address_reg0                                                                                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.438      ; 1.028      ;
; 0.370 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[4]                                                                     ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|altsyncram_reh1:FIFOram|ram_block1a0~porta_address_reg0                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.444      ; 1.036      ;
; 0.372 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[2]                                                                     ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|altsyncram_reh1:FIFOram|ram_block1a36~porta_address_reg0                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.448      ; 1.042      ;
; 0.372 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[3]                                                                 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a18~porta_address_reg0                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.442      ; 1.036      ;
; 0.372 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[24]                                                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.442      ; 1.036      ;
; 0.373 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo|m_readfifo_rdreq_delay                                                                                                                                                                                                                 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.456      ; 1.051      ;
; 0.374 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[3]                                                                                                                                                                                                                              ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[3]                                                                                                                                                                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.109      ; 0.669      ;
; 0.374 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[27]                                                                                                                                                                                                                    ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[27]                                                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.109      ; 0.669      ;
; 0.374 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[22]                                                                                                                                                                                                                    ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[22]                                                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.109      ; 0.669      ;
; 0.374 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[16]                                                                                                                                                                                                                    ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[16]                                                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.109      ; 0.669      ;
; 0.374 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[15]                                                                                                                                                                                                                    ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[15]                                                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.109      ; 0.669      ;
; 0.374 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[14]                                                                                                                                                                                                                    ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[14]                                                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.109      ; 0.669      ;
; 0.374 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[13]                                                                                                                                                                                                                    ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[13]                                                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.109      ; 0.669      ;
; 0.374 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[11]                                                                                                                                                                                                                    ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[11]                                                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.109      ; 0.669      ;
; 0.374 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[4]                                                                                                                                                                                                                     ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[4]                                                                                                                                                                                                                                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.109      ; 0.669      ;
; 0.374 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[3]                                                                                                                                                                                                                     ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[3]                                                                                                                                                                                                                                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.109      ; 0.669      ;
; 0.374 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[57]                                                                                                                                                                                                                    ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[57]                                                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.109      ; 0.669      ;
; 0.374 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[48]                                                                                                                                                                                                                    ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[48]                                                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.109      ; 0.669      ;
; 0.374 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[47]                                                                                                                                                                                                                    ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[47]                                                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.109      ; 0.669      ;
; 0.374 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[41]                                                                                                                                                                                                                    ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[41]                                                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.109      ; 0.669      ;
; 0.374 ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.109      ; 0.669      ;
; 0.375 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_grabber:the_cinnabon_qsys_sgdma_command_grabber|command_fifo_rdreq_reg                                                                                                                                                                                                       ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_grabber:the_cinnabon_qsys_sgdma_command_grabber|command_fifo_rdreq_reg                                                                                                                                                                                                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:sgdma_m_read_limiter|pending_response_count[1]                                                                                                                                                                                                     ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:sgdma_m_read_limiter|pending_response_count[1]                                                                                                                                                                                                                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[29]                                                                                                                                                                                                                    ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[29]                                                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[28]                                                                                                                                                                                                                    ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[28]                                                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[26]                                                                                                                                                                                                                    ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[26]                                                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[25]                                                                                                                                                                                                                    ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[25]                                                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[24]                                                                                                                                                                                                                    ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[24]                                                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[23]                                                                                                                                                                                                                    ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[23]                                                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[21]                                                                                                                                                                                                                    ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[21]                                                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[10]                                                                                                                                                                                                                    ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[10]                                                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[8]                                                                                                                                                                                                                     ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[8]                                                                                                                                                                                                                                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[5]                                                                                                                                                                                                                     ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[5]                                                                                                                                                                                                                                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[2]                                                                                                                                                                                                                     ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[2]                                                                                                                                                                                                                                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[0]                                                                                                                                                                                                                     ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[0]                                                                                                                                                                                                                                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[60]                                                                                                                                                                                                                    ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[60]                                                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[53]                                                                                                                                                                                                                    ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[53]                                                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[51]                                                                                                                                                                                                                    ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[51]                                                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[50]                                                                                                                                                                                                                    ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[50]                                                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[38]                                                                                                                                                                                                                    ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[38]                                                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[37]                                                                                                                                                                                                                    ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[37]                                                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[36]                                                                                                                                                                                                                    ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[36]                                                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[0]                                                                                                                                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[0]                                                                                                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[1]                                                                                                                                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[1]                                                                                                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[2]                                                                                                                                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[2]                                                                                                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[3]                                                                                                                                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[3]                                                                                                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[4]                                                                                                                                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[4]                                                                                                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[5]                                                                                                                                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[5]                                                                                                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[6]                                                                                                                                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[6]                                                                                                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[7]                                                                                                                                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[7]                                                                                                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[8]                                                                                                                                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[8]                                                                                                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[9]                                                                                                                                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[9]                                                                                                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 0.669      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.392 ; ramwriter:rw0|r_wbit                                                                                                                               ; ramwriter:rw0|r_wbit                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; ramwriter:rw0|current_state.STOP_ALL                                                                                                               ; ramwriter:rw0|current_state.STOP_ALL                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; ramwriter:rw0|clk_ctr[1]                                                                                                                           ; ramwriter:rw0|clk_ctr[1]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; ramwriter:rw0|clk_ctr[0]                                                                                                                           ; ramwriter:rw0|clk_ctr[0]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; ramwriter:rw0|clk_ctr[2]                                                                                                                           ; ramwriter:rw0|clk_ctr[2]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.393 ; ramwriter:rw0|r_address[0]                                                                                                                         ; ramwriter:rw0|r_address[0]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.396 ; heart_beat:heart_beat_clk50|cnt[0]                                                                                                                 ; heart_beat:heart_beat_clk50|cnt[0]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.674      ;
; 0.409 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                    ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.683      ;
; 0.418 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.692      ;
; 0.418 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.692      ;
; 0.419 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]      ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.693      ;
; 0.419 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]      ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.693      ;
; 0.420 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.694      ;
; 0.425 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.699      ;
; 0.427 ; heart_beat:heart_beat_clk50|cnt[25]                                                                                                                ; heart_beat:heart_beat_clk50|cnt[25]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.705      ;
; 0.427 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.701      ;
; 0.429 ; ramwriter:rw0|r_address[13]                                                                                                                        ; ramwriter:rw0|r_address[13]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.705      ;
; 0.430 ; ramwriter:rw0|r_address[0]                                                                                                                         ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a51~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.373      ; 1.025      ;
; 0.430 ; ramwriter:rw0|clk_ctr[2]                                                                                                                           ; ramwriter:rw0|current_state.START_WRITE                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.707      ;
; 0.451 ; ramwriter:rw0|r_address[10]                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a51~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.373      ; 1.046      ;
; 0.466 ; ramwriter:rw0|current_state.START_WRITE                                                                                                            ; ramwriter:rw0|clk_ctr[0]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.743      ;
; 0.467 ; ramwriter:rw0|current_state.START_WRITE                                                                                                            ; ramwriter:rw0|current_state.END_WRITE                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.744      ;
; 0.468 ; ramwriter:rw0|current_state.START_WRITE                                                                                                            ; ramwriter:rw0|r_wbit                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.745      ;
; 0.549 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.823      ;
; 0.551 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                    ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.825      ;
; 0.574 ; ramwriter:rw0|current_state.END_WRITE                                                                                                              ; ramwriter:rw0|current_state.START_WRITE                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.851      ;
; 0.594 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.868      ;
; 0.626 ; heart_beat:heart_beat_clk50|cnt[12]                                                                                                                ; heart_beat:heart_beat_clk50|cnt[12]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.904      ;
; 0.627 ; heart_beat:heart_beat_clk50|cnt[16]                                                                                                                ; heart_beat:heart_beat_clk50|cnt[16]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.905      ;
; 0.627 ; heart_beat:heart_beat_clk50|cnt[14]                                                                                                                ; heart_beat:heart_beat_clk50|cnt[14]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.905      ;
; 0.627 ; heart_beat:heart_beat_clk50|cnt[10]                                                                                                                ; heart_beat:heart_beat_clk50|cnt[10]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.905      ;
; 0.627 ; heart_beat:heart_beat_clk50|cnt[8]                                                                                                                 ; heart_beat:heart_beat_clk50|cnt[8]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.905      ;
; 0.627 ; heart_beat:heart_beat_clk50|cnt[6]                                                                                                                 ; heart_beat:heart_beat_clk50|cnt[6]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.905      ;
; 0.627 ; heart_beat:heart_beat_clk50|cnt[4]                                                                                                                 ; heart_beat:heart_beat_clk50|cnt[4]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.905      ;
; 0.627 ; heart_beat:heart_beat_clk50|cnt[2]                                                                                                                 ; heart_beat:heart_beat_clk50|cnt[2]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.905      ;
; 0.628 ; heart_beat:heart_beat_clk50|cnt[24]                                                                                                                ; heart_beat:heart_beat_clk50|cnt[24]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.906      ;
; 0.628 ; heart_beat:heart_beat_clk50|cnt[22]                                                                                                                ; heart_beat:heart_beat_clk50|cnt[22]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.906      ;
; 0.628 ; heart_beat:heart_beat_clk50|cnt[20]                                                                                                                ; heart_beat:heart_beat_clk50|cnt[20]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.906      ;
; 0.628 ; heart_beat:heart_beat_clk50|cnt[18]                                                                                                                ; heart_beat:heart_beat_clk50|cnt[18]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.906      ;
; 0.629 ; heart_beat:heart_beat_clk50|cnt[13]                                                                                                                ; heart_beat:heart_beat_clk50|cnt[13]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.907      ;
; 0.629 ; heart_beat:heart_beat_clk50|cnt[11]                                                                                                                ; heart_beat:heart_beat_clk50|cnt[11]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.907      ;
; 0.629 ; heart_beat:heart_beat_clk50|cnt[3]                                                                                                                 ; heart_beat:heart_beat_clk50|cnt[3]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.907      ;
; 0.630 ; heart_beat:heart_beat_clk50|cnt[19]                                                                                                                ; heart_beat:heart_beat_clk50|cnt[19]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.908      ;
; 0.630 ; heart_beat:heart_beat_clk50|cnt[15]                                                                                                                ; heart_beat:heart_beat_clk50|cnt[15]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.908      ;
; 0.630 ; heart_beat:heart_beat_clk50|cnt[9]                                                                                                                 ; heart_beat:heart_beat_clk50|cnt[9]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.908      ;
; 0.630 ; heart_beat:heart_beat_clk50|cnt[7]                                                                                                                 ; heart_beat:heart_beat_clk50|cnt[7]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.908      ;
; 0.630 ; heart_beat:heart_beat_clk50|cnt[5]                                                                                                                 ; heart_beat:heart_beat_clk50|cnt[5]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.908      ;
; 0.631 ; heart_beat:heart_beat_clk50|cnt[23]                                                                                                                ; heart_beat:heart_beat_clk50|cnt[23]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.909      ;
; 0.631 ; heart_beat:heart_beat_clk50|cnt[17]                                                                                                                ; heart_beat:heart_beat_clk50|cnt[17]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.909      ;
; 0.632 ; heart_beat:heart_beat_clk50|cnt[21]                                                                                                                ; heart_beat:heart_beat_clk50|cnt[21]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.910      ;
; 0.644 ; heart_beat:heart_beat_clk50|cnt[1]                                                                                                                 ; heart_beat:heart_beat_clk50|cnt[1]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.922      ;
; 0.650 ; ramwriter:rw0|r_address[2]                                                                                                                         ; ramwriter:rw0|r_address[2]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.926      ;
; 0.651 ; ramwriter:rw0|r_address[6]                                                                                                                         ; ramwriter:rw0|r_address[6]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.927      ;
; 0.651 ; ramwriter:rw0|r_address[4]                                                                                                                         ; ramwriter:rw0|r_address[4]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.927      ;
; 0.652 ; ramwriter:rw0|r_address[12]                                                                                                                        ; ramwriter:rw0|r_address[12]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.928      ;
; 0.652 ; ramwriter:rw0|r_address[10]                                                                                                                        ; ramwriter:rw0|r_address[10]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.928      ;
; 0.652 ; ramwriter:rw0|r_address[8]                                                                                                                         ; ramwriter:rw0|r_address[8]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.928      ;
; 0.653 ; ramwriter:rw0|r_address[3]                                                                                                                         ; ramwriter:rw0|r_address[3]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.929      ;
; 0.654 ; ramwriter:rw0|r_address[7]                                                                                                                         ; ramwriter:rw0|r_address[7]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.930      ;
; 0.654 ; ramwriter:rw0|r_address[5]                                                                                                                         ; ramwriter:rw0|r_address[5]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.930      ;
; 0.655 ; ramwriter:rw0|r_address[11]                                                                                                                        ; ramwriter:rw0|r_address[11]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.931      ;
; 0.655 ; ramwriter:rw0|r_address[9]                                                                                                                         ; ramwriter:rw0|r_address[9]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.931      ;
; 0.656 ; ramwriter:rw0|clk_ctr[0]                                                                                                                           ; ramwriter:rw0|clk_ctr[2]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.933      ;
; 0.663 ; ramwriter:rw0|current_state.END_WRITE                                                                                                              ; ramwriter:rw0|current_state.STOP_ALL                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.940      ;
; 0.667 ; ramwriter:rw0|r_address[1]                                                                                                                         ; ramwriter:rw0|r_address[1]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.943      ;
; 0.668 ; ramwriter:rw0|r_address[6]                                                                                                                         ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a51~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.373      ; 1.263      ;
; 0.674 ; ramwriter:rw0|r_address[0]                                                                                                                         ; ramwriter:rw0|r_address[1]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.950      ;
; 0.676 ; ramwriter:rw0|current_state.STOP_ALL                                                                                                               ; ramwriter:rw0|r_wbit                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.953      ;
; 0.688 ; ramwriter:rw0|current_state.INIT_STATE                                                                                                             ; ramwriter:rw0|current_state.START_WRITE                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.965      ;
; 0.698 ; ramwriter:rw0|current_state.INIT_STATE                                                                                                             ; ramwriter:rw0|clk_ctr[2]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.975      ;
; 0.698 ; ramwriter:rw0|clk_ctr[0]                                                                                                                           ; ramwriter:rw0|clk_ctr[1]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.975      ;
; 0.708 ; ramwriter:rw0|current_state.END_WRITE                                                                                                              ; ramwriter:rw0|clk_ctr[0]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.985      ;
; 0.712 ; ramwriter:rw0|r_address[12]                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a47~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.374      ; 1.308      ;
; 0.712 ; ramwriter:rw0|r_address[11]                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a113~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 1.312      ;
; 0.713 ; ramwriter:rw0|r_address[13]                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a47~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 1.316      ;
; 0.717 ; ramwriter:rw0|r_address[9]                                                                                                                         ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a113~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 1.317      ;
; 0.719 ; ramwriter:rw0|current_state.INIT_STATE                                                                                                             ; ramwriter:rw0|r_wbit                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.996      ;
; 0.722 ; ramwriter:rw0|r_address[9]                                                                                                                         ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a49~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 1.325      ;
; 0.723 ; ramwriter:rw0|r_address[9]                                                                                                                         ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a47~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.374      ; 1.319      ;
; 0.723 ; ramwriter:rw0|r_address[11]                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a49~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 1.326      ;
; 0.725 ; ramwriter:rw0|r_address[6]                                                                                                                         ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a47~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.374      ; 1.321      ;
; 0.727 ; ramwriter:rw0|r_address[6]                                                                                                                         ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a49~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 1.330      ;
; 0.731 ; ramwriter:rw0|r_address[3]                                                                                                                         ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a47~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.374      ; 1.327      ;
; 0.734 ; ramwriter:rw0|r_address[6]                                                                                                                         ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a115~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 1.340      ;
; 0.738 ; ramwriter:rw0|r_address[11]                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a47~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.374      ; 1.334      ;
; 0.740 ; ramwriter:rw0|r_address[6]                                                                                                                         ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a122~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.366      ; 1.328      ;
; 0.740 ; ramwriter:rw0|r_address[2]                                                                                                                         ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a18~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.369      ; 1.331      ;
; 0.744 ; ramwriter:rw0|r_address[7]                                                                                                                         ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a113~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 1.344      ;
; 0.753 ; ramwriter:rw0|r_address[2]                                                                                                                         ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a122~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.366      ; 1.341      ;
; 0.754 ; ramwriter:rw0|r_address[6]                                                                                                                         ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a79~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.362      ; 1.338      ;
; 0.761 ; ramwriter:rw0|r_address[13]                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a79~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.369      ; 1.352      ;
; 0.762 ; ramwriter:rw0|r_address[10]                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a49~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 1.365      ;
; 0.762 ; ramwriter:rw0|r_address[2]                                                                                                                         ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a113~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 1.362      ;
; 0.771 ; ramwriter:rw0|r_address[3]                                                                                                                         ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a115~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 1.377      ;
; 0.774 ; ramwriter:rw0|r_address[2]                                                                                                                         ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a47~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.374      ; 1.370      ;
; 0.774 ; ramwriter:rw0|r_address[10]                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a79~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.362      ; 1.358      ;
; 0.777 ; ramwriter:rw0|r_address[3]                                                                                                                         ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a113~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 1.377      ;
; 0.777 ; ramwriter:rw0|r_address[0]                                                                                                                         ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a115~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 1.383      ;
; 0.779 ; ramwriter:rw0|clk_ctr[2]                                                                                                                           ; ramwriter:rw0|clk_ctr[1]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.056      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                     ; Launch Clock                                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 5.128 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.496     ; 0.632      ;
; 5.128 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.496     ; 0.632      ;
; 5.130 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.496     ; 0.634      ;
; 5.130 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.496     ; 0.634      ;
; 5.348 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.496     ; 0.852      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                   ; To Node                                                                                                                                                                                                                                  ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 3.452 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|data_reg[30]                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.147     ; 4.399      ;
; 3.452 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|data_reg[29]                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.147     ; 4.399      ;
; 3.452 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|data_reg[28]                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.147     ; 4.399      ;
; 3.452 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|data_reg[25]                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.147     ; 4.399      ;
; 3.510 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 4.363      ;
; 3.510 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 4.363      ;
; 3.510 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 4.363      ;
; 3.510 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 4.363      ;
; 3.510 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[40]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 4.363      ;
; 3.862 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[30]                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.263      ; 4.399      ;
; 3.862 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[29]                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.263      ; 4.399      ;
; 3.862 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[28]                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.263      ; 4.399      ;
; 3.862 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[25]                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.263      ; 4.399      ;
; 3.864 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:sgdma_m_read_limiter|last_channel[0]                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.307      ; 4.441      ;
; 3.890 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|sw_reset_d1                                                                                                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.088     ; 4.020      ;
; 3.890 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|sw_reset_request                                                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.088     ; 4.020      ;
; 3.890 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|reset_n                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 4.021      ;
; 3.890 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|CplDesc_o[4]          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.146     ; 3.962      ;
; 3.890 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|CplDesc_o[1]          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.146     ; 3.962      ;
; 3.890 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|CplDesc_o[2]          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.146     ; 3.962      ;
; 3.890 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|cpl_req_reg               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.146     ; 3.962      ;
; 3.890 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|CplDesc_o[0]          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.146     ; 3.962      ;
; 3.891 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.122     ; 3.985      ;
; 3.891 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.122     ; 3.985      ;
; 3.891 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.986      ;
; 3.891 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.986      ;
; 3.891 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[8] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.986      ;
; 3.891 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[9] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.986      ;
; 3.891 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.127     ; 3.980      ;
; 3.891 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.127     ; 3.980      ;
; 3.891 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.127     ; 3.980      ;
; 3.891 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.127     ; 3.980      ;
; 3.891 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.127     ; 3.980      ;
; 3.891 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.127     ; 3.980      ;
; 3.891 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.127     ; 3.980      ;
; 3.891 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.134     ; 3.973      ;
; 3.891 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.134     ; 3.973      ;
; 3.891 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.986      ;
; 3.891 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.134     ; 3.973      ;
; 3.891 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][119]                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 3.982      ;
; 3.891 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][119]                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 3.982      ;
; 3.891 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][117]                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 3.982      ;
; 3.891 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][117]                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 3.982      ;
; 3.891 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][118]                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 3.982      ;
; 3.891 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][118]                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 3.982      ;
; 3.891 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][113]                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 3.982      ;
; 3.891 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][113]                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 3.982      ;
; 3.891 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][116]                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 3.982      ;
; 3.891 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][116]                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 3.982      ;
; 3.891 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][115]                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 3.982      ;
; 3.891 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][114]                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 3.982      ;
; 3.891 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][114]                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.125     ; 3.982      ;
; 3.891 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.131     ; 3.976      ;
; 3.891 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.131     ; 3.976      ;
; 3.891 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.131     ; 3.976      ;
; 3.891 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.131     ; 3.976      ;
; 3.891 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[63]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.986      ;
; 3.891 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[44]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.134     ; 3.973      ;
; 3.891 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[33]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.986      ;
; 3.891 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[26]                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.986      ;
; 3.891 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|data_reg[26]                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.986      ;
; 3.891 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[24]                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.986      ;
; 3.891 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|data_reg[24]                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.986      ;
; 3.891 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[20]                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.986      ;
; 3.891 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|data_reg[20]                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.986      ;
; 3.891 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[9]                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.986      ;
; 3.891 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|data_reg[9]                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.986      ;
; 3.891 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[8]                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.986      ;
; 3.891 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|data_reg[8]                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.986      ;
; 3.891 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[7]                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.986      ;
; 3.891 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|data_reg[7]                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.986      ;
; 3.891 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[6]                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.986      ;
; 3.891 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|data_reg[6]                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.986      ;
; 3.891 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[4]                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.986      ;
; 3.891 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|data_reg[4]                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.986      ;
; 3.892 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|count[0]                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.127     ; 3.979      ;
; 3.892 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|use_reg                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.127     ; 3.979      ;
; 3.892 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][76]                                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.133     ; 3.973      ;
; 3.892 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][76]                                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.133     ; 3.973      ;
; 3.892 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sgdma_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.145     ; 3.961      ;
; 3.892 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sgdma_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.145     ; 3.961      ;
; 3.892 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][77]                                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.133     ; 3.973      ;
; 3.892 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sgdma_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.142     ; 3.964      ;
; 3.892 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][78]                                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.133     ; 3.973      ;
; 3.892 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sgdma_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.142     ; 3.964      ;
; 3.892 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][79]                                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.131     ; 3.975      ;
; 3.892 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sgdma_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.142     ; 3.964      ;
; 3.892 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][80]                                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.131     ; 3.975      ;
; 3.892 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sgdma_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.142     ; 3.964      ;
; 3.892 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][81]                                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.133     ; 3.973      ;
; 3.892 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][82]                                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.131     ; 3.975      ;
; 3.892 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sgdma_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.145     ; 3.961      ;
; 3.892 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][83]                                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.133     ; 3.973      ;
; 3.892 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sgdma_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9]                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.145     ; 3.961      ;
; 3.892 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sgdma_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[10]                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.145     ; 3.961      ;
; 3.892 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sgdma_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.145     ; 3.961      ;
; 3.892 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][68]                                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.133     ; 3.973      ;
; 3.892 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][109]                                                                                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.133     ; 3.973      ;
; 3.892 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem_used[0]                                                                                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.142     ; 3.964      ;
; 3.892 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][110]                                                                                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.133     ; 3.973      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                            ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 1.031 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[2]                                                                                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.305      ;
; 1.031 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[1]                                                                                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.305      ;
; 1.031 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[6]                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.305      ;
; 1.031 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_stable                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.305      ;
; 1.031 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[5]                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.305      ;
; 1.031 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[0]                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.305      ;
; 1.031 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[1]                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.305      ;
; 1.031 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[2]                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.305      ;
; 1.031 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[3]                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.305      ;
; 1.031 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[4]                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.305      ;
; 1.237 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.511      ;
; 1.237 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.511      ;
; 1.237 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|serdes_rst_state~5                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.511      ;
; 1.237 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ws_tmr_eq_0                                                                                                                                                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.511      ;
; 1.237 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ld_ws_tmr                                                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.511      ;
; 1.237 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ld_ws_tmr_short                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.511      ;
; 1.237 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|serdes_rst_state~4                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.511      ;
; 1.237 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rx_pll_locked_r[1]                                                                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.511      ;
; 1.237 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[0]                                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.511      ;
; 1.237 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[2]                                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.511      ;
; 1.237 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[1]                                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.511      ;
; 1.237 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_sync_r                                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.511      ;
; 1.237 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[2]                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.511      ;
; 1.237 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[1]                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.511      ;
; 1.237 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|busy_altgxb_reconfig_r[0]                                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.511      ;
; 1.237 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[0]                                                                                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.088      ; 1.511      ;
; 1.476 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[19]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.110      ; 1.772      ;
; 1.476 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[13]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.110      ; 1.772      ;
; 1.476 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[16]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.110      ; 1.772      ;
; 1.476 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[17]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.110      ; 1.772      ;
; 1.476 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[18]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.110      ; 1.772      ;
; 1.489 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[5]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.103      ; 1.778      ;
; 1.489 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[6]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.103      ; 1.778      ;
; 1.489 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[8]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.103      ; 1.778      ;
; 1.512 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[1]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.103      ; 1.801      ;
; 1.512 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[2]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.103      ; 1.801      ;
; 1.512 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[3]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.103      ; 1.801      ;
; 1.512 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[4]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.103      ; 1.801      ;
; 1.512 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[7]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.103      ; 1.801      ;
; 1.512 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[9]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.103      ; 1.801      ;
; 1.529 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[14]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.110      ; 1.825      ;
; 1.529 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[0]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.110      ; 1.825      ;
; 1.529 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[10]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.110      ; 1.825      ;
; 1.529 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[11]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.110      ; 1.825      ;
; 1.529 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[12]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.110      ; 1.825      ;
; 1.529 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[15]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.110      ; 1.825      ;
; 1.529 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[0]                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.110      ; 1.825      ;
; 1.572 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a0 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.402      ; 2.160      ;
; 1.572 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a1 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.402      ; 2.160      ;
; 1.572 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a2 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.402      ; 2.160      ;
; 1.572 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a3 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.402      ; 2.160      ;
; 1.572 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a4 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.402      ; 2.160      ;
; 1.572 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a5 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.402      ; 2.160      ;
; 1.572 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a6 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.402      ; 2.160      ;
; 1.572 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a7 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.402      ; 2.160      ;
; 2.035 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_alloc_1cred                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 2.305      ;
; 2.035 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_unitialized                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 2.305      ;
; 2.035 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_sent_pipe[0]                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 2.305      ;
; 2.035 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|non_posted_hold                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.084      ; 2.305      ;
; 2.152 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[16]                                                                                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.057      ; 2.395      ;
; 2.152 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[15]                                                                                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.057      ; 2.395      ;
; 2.181 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[4]                                                                                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 2.415      ;
; 2.181 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[7]                                                                                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 2.415      ;
; 2.181 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[8]                                                                                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 2.415      ;
; 2.181 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_data[0]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 2.415      ;
; 2.181 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[9]                                                                                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 2.415      ;
; 2.181 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[3]                                                                                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 2.415      ;
; 2.181 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_ena[0]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.048      ; 2.415      ;
; 2.186 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[5]                                                                                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 2.417      ;
; 2.186 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[6]                                                                                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 2.417      ;
; 2.186 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[2]                                                                                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 2.417      ;
; 2.186 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[11]                                                                                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 2.417      ;
; 2.186 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_data[2]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 2.417      ;
; 2.186 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_data[9]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 2.417      ;
; 2.186 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_data[11]                                                                                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 2.417      ;
; 2.186 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[10]                                                                                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 2.417      ;
; 2.187 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[14]                                                                                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.051      ; 2.424      ;
; 2.187 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[5]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.051      ; 2.424      ;
; 2.187 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[25]                                                                                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.051      ; 2.424      ;
; 2.210 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[12]                                                                                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.053      ; 2.449      ;
; 2.210 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[12]                                                                                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.053      ; 2.449      ;
; 2.210 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[1]                                                                                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.053      ; 2.449      ;
; 2.210 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[18]                                                                                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.053      ; 2.449      ;
; 2.210 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_data[3]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.053      ; 2.449      ;
; 2.210 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[19]                                                                                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.053      ; 2.449      ;
; 2.210 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[17]                                                                                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.053      ; 2.449      ;
; 2.210 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_data[1]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.053      ; 2.449      ;
; 2.210 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[0]                                                                                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.053      ; 2.449      ;
; 2.241 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[10]                                                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.140      ; 2.567      ;
; 2.241 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[9]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.140      ; 2.567      ;
; 2.241 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[8]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.140      ; 2.567      ;
; 2.241 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[7]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.140      ; 2.567      ;
; 2.241 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[6]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.140      ; 2.567      ;
; 2.241 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[5]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.140      ; 2.567      ;
; 2.241 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[4]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.140      ; 2.567      ;
; 2.241 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[3]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.140      ; 2.567      ;
; 2.241 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[2]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.140      ; 2.567      ;
; 2.241 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[1]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.140      ; 2.567      ;
; 2.241 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[0]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.140      ; 2.567      ;
; 2.252 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_app[1]                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.120      ; 2.558      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 14.227 ns




+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                 ;
+------------+-----------------+-----------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                  ; Note ;
+------------+-----------------+-----------------------------------------------------------------------------+------+
; 131.06 MHz ; 131.06 MHz      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ;      ;
; 134.83 MHz ; 134.83 MHz      ; CLOCK_50                                                                    ;      ;
+------------+-----------------+-----------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                   ;
+-----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------+--------+---------------+
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.370  ; 0.000         ;
; CLOCK_50                                                                    ; 12.583 ; 0.000         ;
; n/a                                                                         ; 14.865 ; 0.000         ;
+-----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                   ;
+-----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                       ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------+-------+---------------+
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.315 ; 0.000         ;
; CLOCK_50                                                                    ; 0.344 ; 0.000         ;
; n/a                                                                         ; 4.697 ; 0.000         ;
+-----------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                               ;
+-----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                       ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------+-------+---------------+
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 3.883 ; 0.000         ;
+-----------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                                ;
+-----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                       ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------+-------+---------------+
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.939 ; 0.000         ;
+-----------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|transmit_pcs0|hiptxclkout ; 2.000  ; 0.000         ;
; u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|transmit_pma0|clockout    ; 2.000  ; 0.000         ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                       ; 3.525  ; 0.000         ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                          ; 3.971  ; 0.000         ;
; refclk                                                                                                            ; 4.811  ; 0.000         ;
; CLOCK_50                                                                                                          ; 9.648  ; 0.000         ;
; CLOCK2_50                                                                                                         ; 16.000 ; 0.000         ;
; CLOCK3_50                                                                                                         ; 16.000 ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node                                                                                                                                                                                                                                           ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 0.370 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[32] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.735      ;
; 0.370 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[33] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.735      ;
; 0.370 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[34] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.735      ;
; 0.370 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[35] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.735      ;
; 0.370 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[36] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.735      ;
; 0.370 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[37] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.735      ;
; 0.370 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[38] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.735      ;
; 0.370 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[39] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.735      ;
; 0.370 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[40] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.735      ;
; 0.370 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[41] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.735      ;
; 0.370 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[42] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.735      ;
; 0.370 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[43] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.735      ;
; 0.370 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[44] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.735      ;
; 0.370 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[45] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.735      ;
; 0.370 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[46] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.735      ;
; 0.370 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[47] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.735      ;
; 0.370 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[48] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.735      ;
; 0.370 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[49] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.735      ;
; 0.370 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[50] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.735      ;
; 0.370 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[51] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.735      ;
; 0.370 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[52] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.735      ;
; 0.370 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[53] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.735      ;
; 0.370 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[54] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.735      ;
; 0.370 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[55] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.735      ;
; 0.370 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[56] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.735      ;
; 0.370 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[57] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.735      ;
; 0.370 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[58] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.735      ;
; 0.370 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[59] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.735      ;
; 0.370 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[60] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.735      ;
; 0.370 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[61] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.735      ;
; 0.370 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[62] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.735      ;
; 0.370 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[63] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.735      ;
; 0.377 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[32] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.728      ;
; 0.377 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[33] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.728      ;
; 0.377 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[34] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.728      ;
; 0.377 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[35] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.728      ;
; 0.377 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[36] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.728      ;
; 0.377 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[37] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.728      ;
; 0.377 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[38] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.728      ;
; 0.377 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[39] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.728      ;
; 0.377 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[40] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.728      ;
; 0.377 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[41] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.728      ;
; 0.377 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[42] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.728      ;
; 0.377 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[43] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.728      ;
; 0.377 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[44] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.728      ;
; 0.377 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[45] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.728      ;
; 0.377 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[46] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.728      ;
; 0.377 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[47] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.728      ;
; 0.377 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[48] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.728      ;
; 0.377 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[49] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.728      ;
; 0.377 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[50] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.728      ;
; 0.377 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[51] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.728      ;
; 0.377 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[52] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.728      ;
; 0.377 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[53] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.728      ;
; 0.377 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[54] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.728      ;
; 0.377 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[55] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.728      ;
; 0.377 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[56] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.728      ;
; 0.377 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[57] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.728      ;
; 0.377 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[58] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.728      ;
; 0.377 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[59] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.728      ;
; 0.377 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[60] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.728      ;
; 0.377 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[61] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.728      ;
; 0.377 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[62] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.728      ;
; 0.377 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[63] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.728      ;
; 0.391 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[32] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.714      ;
; 0.391 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[33] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.714      ;
; 0.391 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[34] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.714      ;
; 0.391 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[35] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.714      ;
; 0.391 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[36] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.714      ;
; 0.391 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[37] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.714      ;
; 0.391 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[38] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.714      ;
; 0.391 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[39] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.714      ;
; 0.391 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[40] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.714      ;
; 0.391 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[41] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.714      ;
; 0.391 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[42] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.714      ;
; 0.391 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[43] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.714      ;
; 0.391 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[44] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.714      ;
; 0.391 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[45] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.714      ;
; 0.391 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[46] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.714      ;
; 0.391 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[47] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.714      ;
; 0.391 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[48] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.714      ;
; 0.391 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[49] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.714      ;
; 0.391 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[50] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.714      ;
; 0.391 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[51] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.714      ;
; 0.391 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[52] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.714      ;
; 0.391 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[53] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.714      ;
; 0.391 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[54] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.714      ;
; 0.391 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[55] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.714      ;
; 0.391 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[56] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.714      ;
; 0.391 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[57] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.714      ;
; 0.391 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[58] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.714      ;
; 0.391 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[59] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.714      ;
; 0.391 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[60] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.714      ;
; 0.391 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[61] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.714      ;
; 0.391 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[62] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.714      ;
; 0.391 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[63] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.714      ;
; 0.398 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[25] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[32] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.707      ;
; 0.398 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[25] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[33] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.707      ;
; 0.398 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[25] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[34] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.707      ;
; 0.398 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[25] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[35] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.174      ; 7.707      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.583 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a102~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.173      ; 7.620      ;
; 12.585 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a102~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.167      ; 7.612      ;
; 12.622 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a105~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.175      ; 7.583      ;
; 12.636 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a34~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.171      ; 7.565      ;
; 12.652 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a98~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.177      ; 7.555      ;
; 12.934 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a71~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.179      ; 7.275      ;
; 12.958 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a103~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.183      ; 7.255      ;
; 12.973 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a74~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.181      ; 7.238      ;
; 12.988 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a7~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.184      ; 7.226      ;
; 13.002 ; ramwriter:rw0|r_address[2]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a102~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.167      ; 7.195      ;
; 13.275 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a90~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.185      ; 6.940      ;
; 13.277 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a10~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.186      ; 6.939      ;
; 13.297 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a38~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 6.925      ;
; 13.297 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a104~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.186      ; 6.919      ;
; 13.299 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a38~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.186      ; 6.917      ;
; 13.314 ; ramwriter:rw0|r_address[2]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a71~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.179      ; 6.895      ;
; 13.348 ; ramwriter:rw0|r_address[2]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a105~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.175      ; 6.857      ;
; 13.365 ; ramwriter:rw0|r_address[2]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a34~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.171      ; 6.836      ;
; 13.377 ; ramwriter:rw0|r_address[2]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a98~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.177      ; 6.830      ;
; 13.542 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a89~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 6.657      ;
; 13.542 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a89~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 6.657      ;
; 13.544 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a89~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.175      ; 6.661      ;
; 13.586 ; ramwriter:rw0|r_address[5]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a56~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.155      ; 6.599      ;
; 13.615 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a26~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.174      ; 6.589      ;
; 13.621 ; ramwriter:rw0|r_address[12]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a104~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.186      ; 6.595      ;
; 13.626 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a3~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.184      ; 6.588      ;
; 13.645 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a67~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.184      ; 6.569      ;
; 13.649 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a36~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.173      ; 6.554      ;
; 13.655 ; ramwriter:rw0|r_address[12]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a38~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.186      ; 6.561      ;
; 13.680 ; ramwriter:rw0|r_address[13]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a7~portb_we_reg         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.184      ; 6.534      ;
; 13.686 ; ramwriter:rw0|r_address[2]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a74~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.181      ; 6.525      ;
; 13.689 ; ramwriter:rw0|r_address[2]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a103~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.183      ; 6.524      ;
; 13.701 ; ramwriter:rw0|r_address[2]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a7~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.184      ; 6.513      ;
; 13.763 ; ramwriter:rw0|r_address[13]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a10~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.186      ; 6.453      ;
; 13.850 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a95~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.193      ; 6.373      ;
; 13.850 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a95~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.193      ; 6.373      ;
; 13.852 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a95~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.199      ; 6.377      ;
; 13.854 ; ramwriter:rw0|r_address[5]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a120~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.153      ; 6.329      ;
; 13.858 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a97~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.200      ; 6.372      ;
; 13.858 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a97~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.200      ; 6.372      ;
; 13.862 ; ramwriter:rw0|r_address[5]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a64~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.150      ; 6.318      ;
; 13.874 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a33~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 6.363      ;
; 13.874 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a33~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 6.363      ;
; 13.879 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a25~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.186      ; 6.337      ;
; 13.879 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a25~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.186      ; 6.337      ;
; 13.881 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a25~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 6.341      ;
; 13.887 ; ramwriter:rw0|r_address[5]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a66~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.152      ; 6.295      ;
; 13.916 ; ramwriter:rw0|r_address[12]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a67~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.184      ; 6.298      ;
; 13.933 ; ramwriter:rw0|r_address[12]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a26~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.174      ; 6.271      ;
; 13.938 ; ramwriter:rw0|r_address[12]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a41~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 6.295      ;
; 13.949 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a100~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.172      ; 6.253      ;
; 13.950 ; ramwriter:rw0|r_address[12]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a36~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.173      ; 6.253      ;
; 13.966 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a99~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 6.233      ;
; 13.978 ; ramwriter:rw0|r_address[12]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a30~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.175      ; 6.227      ;
; 13.979 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a8~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.167      ; 6.218      ;
; 13.983 ; ramwriter:rw0|r_address[12]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a62~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.206      ; 6.253      ;
; 13.984 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a101~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.171      ; 6.217      ;
; 14.003 ; ramwriter:rw0|r_address[5]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a85~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.205      ; 6.232      ;
; 14.006 ; ramwriter:rw0|r_address[12]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a40~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.205      ; 6.229      ;
; 14.006 ; ramwriter:rw0|r_address[5]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a116~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 6.216      ;
; 14.010 ; ramwriter:rw0|r_address[5]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a52~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.196      ; 6.216      ;
; 14.032 ; ramwriter:rw0|r_address[6]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a34~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.171      ; 6.169      ;
; 14.040 ; ramwriter:rw0|r_address[2]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a38~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.186      ; 6.176      ;
; 14.041 ; ramwriter:rw0|r_address[2]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a90~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.185      ; 6.174      ;
; 14.043 ; ramwriter:rw0|r_address[2]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a10~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.186      ; 6.173      ;
; 14.044 ; ramwriter:rw0|r_address[13]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a8~portb_we_reg         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.167      ; 6.153      ;
; 14.046 ; ramwriter:rw0|r_address[13]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a26~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.174      ; 6.158      ;
; 14.048 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a37~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.158      ; 6.140      ;
; 14.060 ; ramwriter:rw0|r_address[6]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a102~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.167      ; 6.137      ;
; 14.060 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a72~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.152      ; 6.122      ;
; 14.076 ; ramwriter:rw0|r_address[6]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a105~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.175      ; 6.129      ;
; 14.078 ; ramwriter:rw0|r_address[1]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a9~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.129      ; 6.081      ;
; 14.087 ; ramwriter:rw0|r_address[13]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a38~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.186      ; 6.129      ;
; 14.090 ; ramwriter:rw0|r_address[6]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a98~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.177      ; 6.117      ;
; 14.096 ; ramwriter:rw0|r_wbit                                                    ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a7~portb_we_reg         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.185      ; 6.119      ;
; 14.097 ; ramwriter:rw0|r_address[1]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a78~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.178      ; 6.111      ;
; 14.100 ; ramwriter:rw0|r_address[1]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a60~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.182      ; 6.112      ;
; 14.103 ; ramwriter:rw0|r_address[1]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a39~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.174      ; 6.101      ;
; 14.110 ; ramwriter:rw0|r_address[13]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a99~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 6.089      ;
; 14.145 ; ramwriter:rw0|r_address[9]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a116~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 6.077      ;
; 14.148 ; ramwriter:rw0|r_address[5]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a69~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.164      ; 6.046      ;
; 14.151 ; ramwriter:rw0|r_address[9]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a52~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.196      ; 6.075      ;
; 14.156 ; ramwriter:rw0|r_address[12]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a72~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.152      ; 6.026      ;
; 14.162 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a45~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.198      ; 6.066      ;
; 14.165 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a41~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 6.068      ;
; 14.171 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a14~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.224      ; 6.083      ;
; 14.171 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a14~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.224      ; 6.083      ;
; 14.173 ; ramwriter:rw0|r_address[5]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a118~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 6.025      ;
; 14.173 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a14~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.230      ; 6.087      ;
; 14.177 ; ramwriter:rw0|r_address[12]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a99~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.169      ; 6.022      ;
; 14.179 ; ramwriter:rw0|r_wbit                                                    ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a10~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.187      ; 6.038      ;
; 14.197 ; ramwriter:rw0|r_address[8]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a102~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.167      ; 6.000      ;
; 14.198 ; ramwriter:rw0|r_address[12]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a37~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.158      ; 5.990      ;
; 14.200 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a13~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.213      ; 6.043      ;
; 14.200 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a13~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.213      ; 6.043      ;
; 14.201 ; ramwriter:rw0|r_address[12]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a100~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.172      ; 6.001      ;
; 14.202 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a13~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.219      ; 6.047      ;
; 14.203 ; ramwriter:rw0|r_address[5]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a0~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.148      ; 5.975      ;
; 14.206 ; ramwriter:rw0|r_address[12]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a101~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.171      ; 5.995      ;
; 14.209 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a58~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.219      ; 6.040      ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                     ; Launch Clock                                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 14.865 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.315     ; 0.820      ;
; 15.069 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.315     ; 0.616      ;
; 15.069 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.315     ; 0.616      ;
; 15.070 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.315     ; 0.615      ;
; 15.070 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -4.315     ; 0.615      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 0.315 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|desc_reg[197]                                                                                                                                                                                                                                                                                                 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                                                                                                                                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.412      ; 0.928      ;
; 0.317 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|desc_reg[81]                                                                                                                                                                                                                                                                                                  ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                                                                                                                                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.412      ; 0.930      ;
; 0.319 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_meh1:FIFOram|ram_block1a34~porta_address_reg0                                                                                                                                                                                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.432      ; 0.952      ;
; 0.321 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[77]                                                                                                                                                                                                                                                                                                                                      ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.402      ; 0.924      ;
; 0.323 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[84]                                                                                                                                                                                                                                                                                                                                      ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.402      ; 0.926      ;
; 0.326 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_meh1:FIFOram|ram_block1a34~porta_address_reg0                                                                                                                                                                                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.432      ; 0.959      ;
; 0.326 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[3]                                                                                                                                                                                                                                                                                                                                                                                                                 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[3]                                                                                                                                                                                                                                                                                                                                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.100      ; 0.597      ;
; 0.326 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[71]                                                                                                                                                                                                                                                                                                                                      ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.402      ; 0.929      ;
; 0.326 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[82]                                                                                                                                                                                                                                                                                                                                      ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.402      ; 0.929      ;
; 0.327 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[27]                                                                                                                                                                                                                                                                                                                                                                                                       ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[27]                                                                                                                                                                                                                                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.099      ; 0.597      ;
; 0.327 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[22]                                                                                                                                                                                                                                                                                                                                                                                                       ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[22]                                                                                                                                                                                                                                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.099      ; 0.597      ;
; 0.327 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[15]                                                                                                                                                                                                                                                                                                                                                                                                       ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[15]                                                                                                                                                                                                                                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.099      ; 0.597      ;
; 0.327 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[14]                                                                                                                                                                                                                                                                                                                                                                                                       ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[14]                                                                                                                                                                                                                                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.099      ; 0.597      ;
; 0.327 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[13]                                                                                                                                                                                                                                                                                                                                                                                                       ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[13]                                                                                                                                                                                                                                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.099      ; 0.597      ;
; 0.327 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[11]                                                                                                                                                                                                                                                                                                                                                                                                       ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[11]                                                                                                                                                                                                                                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.099      ; 0.597      ;
; 0.327 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[57]                                                                                                                                                                                                                                                                                                                                                                                                       ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[57]                                                                                                                                                                                                                                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.099      ; 0.597      ;
; 0.327 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[47]                                                                                                                                                                                                                                                                                                                                                                                                       ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[47]                                                                                                                                                                                                                                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.099      ; 0.597      ;
; 0.327 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[41]                                                                                                                                                                                                                                                                                                                                                                                                       ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[41]                                                                                                                                                                                                                                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.099      ; 0.597      ;
; 0.327 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[70]                                                                                                                                                                                                                                                                                                                                      ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.402      ; 0.930      ;
; 0.328 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_grabber:the_cinnabon_qsys_sgdma_command_grabber|command_fifo_rdreq_reg                                                                                                                                                                                                                                                                                                                                                                                          ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_grabber:the_cinnabon_qsys_sgdma_command_grabber|command_fifo_rdreq_reg                                                                                                                                                                                                                                                                                                                                                                                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[29]                                                                                                                                                                                                                                                                                                                                                                                                       ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[29]                                                                                                                                                                                                                                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[28]                                                                                                                                                                                                                                                                                                                                                                                                       ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[28]                                                                                                                                                                                                                                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[26]                                                                                                                                                                                                                                                                                                                                                                                                       ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[26]                                                                                                                                                                                                                                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[25]                                                                                                                                                                                                                                                                                                                                                                                                       ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[25]                                                                                                                                                                                                                                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[24]                                                                                                                                                                                                                                                                                                                                                                                                       ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[24]                                                                                                                                                                                                                                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[23]                                                                                                                                                                                                                                                                                                                                                                                                       ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[23]                                                                                                                                                                                                                                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[21]                                                                                                                                                                                                                                                                                                                                                                                                       ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[21]                                                                                                                                                                                                                                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[16]                                                                                                                                                                                                                                                                                                                                                                                                       ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[16]                                                                                                                                                                                                                                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[10]                                                                                                                                                                                                                                                                                                                                                                                                       ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[10]                                                                                                                                                                                                                                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[8]                                                                                                                                                                                                                                                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[8]                                                                                                                                                                                                                                                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[5]                                                                                                                                                                                                                                                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[5]                                                                                                                                                                                                                                                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[4]                                                                                                                                                                                                                                                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[4]                                                                                                                                                                                                                                                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[3]                                                                                                                                                                                                                                                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[3]                                                                                                                                                                                                                                                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[2]                                                                                                                                                                                                                                                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[2]                                                                                                                                                                                                                                                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[60]                                                                                                                                                                                                                                                                                                                                                                                                       ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[60]                                                                                                                                                                                                                                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[53]                                                                                                                                                                                                                                                                                                                                                                                                       ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[53]                                                                                                                                                                                                                                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[51]                                                                                                                                                                                                                                                                                                                                                                                                       ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[51]                                                                                                                                                                                                                                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[48]                                                                                                                                                                                                                                                                                                                                                                                                       ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[48]                                                                                                                                                                                                                                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                                                                                                                                                                                                      ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sgdma_csr_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.098      ; 0.597      ;
; 0.329 ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:sgdma_m_read_limiter|pending_response_count[1]                                                                                                                                                                                                                                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:sgdma_m_read_limiter|pending_response_count[1]                                                                                                                                                                                                                                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[50]                                                                                                                                                                                                                                                                                                                                                                                                       ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[50]                                                                                                                                                                                                                                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[38]                                                                                                                                                                                                                                                                                                                                                                                                       ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[38]                                                                                                                                                                                                                                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[37]                                                                                                                                                                                                                                                                                                                                                                                                       ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[37]                                                                                                                                                                                                                                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[36]                                                                                                                                                                                                                                                                                                                                                                                                       ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[36]                                                                                                                                                                                                                                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[0]                                                                                                                                                                                                                                                                                                                                                                                                                      ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[0]                                                                                                                                                                                                                                                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[1]                                                                                                                                                                                                                                                                                                                                                                                                                      ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[1]                                                                                                                                                                                                                                                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[2]                                                                                                                                                                                                                                                                                                                                                                                                                      ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[2]                                                                                                                                                                                                                                                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[3]                                                                                                                                                                                                                                                                                                                                                                                                                      ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[3]                                                                                                                                                                                                                                                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[4]                                                                                                                                                                                                                                                                                                                                                                                                                      ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[4]                                                                                                                                                                                                                                                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[5]                                                                                                                                                                                                                                                                                                                                                                                                                      ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[5]                                                                                                                                                                                                                                                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[6]                                                                                                                                                                                                                                                                                                                                                                                                                      ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[6]                                                                                                                                                                                                                                                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[7]                                                                                                                                                                                                                                                                                                                                                                                                                      ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[7]                                                                                                                                                                                                                                                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[8]                                                                                                                                                                                                                                                                                                                                                                                                                      ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[8]                                                                                                                                                                                                                                                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[9]                                                                                                                                                                                                                                                                                                                                                                                                                      ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[9]                                                                                                                                                                                                                                                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[10]                                                                                                                                                                                                                                                                                                                                                                                                                     ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[10]                                                                                                                                                                                                                                                                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[11]                                                                                                                                                                                                                                                                                                                                                                                                                     ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[11]                                                                                                                                                                                                                                                                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[12]                                                                                                                                                                                                                                                                                                                                                                                                                     ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[12]                                                                                                                                                                                                                                                                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[13]                                                                                                                                                                                                                                                                                                                                                                                                                     ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[13]                                                                                                                                                                                                                                                                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[14]                                                                                                                                                                                                                                                                                                                                                                                                                     ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[14]                                                                                                                                                                                                                                                                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[15]                                                                                                                                                                                                                                                                                                                                                                                                                     ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[15]                                                                                                                                                                                                                                                                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|usedw_is_0_dff                                                                                                                                                                                                                                     ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|usedw_is_0_dff                                                                                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|full_dff                                                                                                                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|scfifo:pendingrd_fifo|scfifo_s031:auto_generated|a_dpfifo_3731:dpfifo|full_dff                                                                                                                                                                                                                                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|reads_cntr[1]                                                                                                                                                                                                                                                                                                            ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|reads_cntr[1]                                                                                                                                                                                                                                                                                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|source_stream_startofpacket                                                                                                                                                                                                                                                                                                                                                                                                       ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|source_stream_startofpacket                                                                                                                                                                                                                                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|desc_reg[249]                                                                                                                                                                                                                                                                                                 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                                                                                                                                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.412      ; 0.942      ;
; 0.329 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[3]                                                                                                                                                                                                                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[3]                                                                                                                                                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[2]                                                                                                                                                                                                                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[2]                                                                                                                                                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[1]                                                                                                                                                                                                                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[1]                                                                                                                                                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[0]                                                                                                                                                                                                                                ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|low_addressa[0]                                                                                                                                                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.597      ;
; 0.330 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_dwsent_reg[0]                                                                                                                                                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_dwsent_reg[0]                                                                                                                                                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_limit_cntr[0]                                                                                                                                                                                                                                                                                                  ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_limit_cntr[0]                                                                                                                                                                                                                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                                                                         ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_ip_bar1_0_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 0.597      ;
; 0.333 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_meh1:FIFOram|ram_block1a34~porta_address_reg0                                                                                                                                                                                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.432      ; 0.966      ;
; 0.337 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|desc_reg[17]                                                                                                                                                                                                                                                                                                  ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                                                                                                                                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.412      ; 0.950      ;
; 0.337 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[50]                                                                                                                                                                                                                                                                                                      ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.399      ; 0.937      ;
; 0.338 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[76]                                                                                                                                                                                                                                                                                                                                      ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.397      ; 0.936      ;
; 0.338 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                             ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|ram_block1a56~porta_address_reg0                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.398      ; 0.937      ;
; 0.340 ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:sgdma_m_read_limiter|pending_response_count[0]                                                                                                                                                                                                                                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:sgdma_m_read_limiter|pending_response_count[0]                                                                                                                                                                                                                                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.608      ;
; 0.340 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|reads_cntr[0]                                                                                                                                                                                                                                                                                                            ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|reads_cntr[0]                                                                                                                                                                                                                                                                                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.097      ; 0.608      ;
; 0.340 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[18]                                                                                                                                                                                                                                                                                                                                      ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.407      ; 0.948      ;
; 0.341 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|desc_reg[201]                                                                                                                                                                                                                                                                                                 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                                                                                                                                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.412      ; 0.954      ;
; 0.341 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|rd_ptr_lsb                                                                                                                                                                                                                                     ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|rd_ptr_lsb                                                                                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.096      ; 0.608      ;
; 0.341 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[49]                                                                                                                                                                                                                                                                                                      ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.399      ; 0.941      ;
; 0.342 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|desc_reg[25]                                                                                                                                                                                                                                                                                                  ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                                                                                                                                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.412      ; 0.955      ;
; 0.342 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[22]                                                                                                                                                                                                                                                                                                                                      ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                                                                                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.407      ; 0.950      ;
; 0.343 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_read                                                                                                                                                                                                                                                                                                                                                                                                                       ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_read                                                                                                                                                                                                                                                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_state[5]                                                                                                                                                                                                                                                                                                                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_state[5]                                                                                                                                                                                                                                                                                                                                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_state[1]                                                                                                                                                                                                                                                                                                                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_state[1]                                                                                                                                                                                                                                                                                                                                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo|m_readfifo_rdreq_delay                                                                                                                                                                                                                                                                                                                                                                                                    ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.408      ; 0.952      ;
; 0.343 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo|cinnabon_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo_m_readfifo|scfifo:cinnabon_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|cntr_qrb:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                    ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo|cinnabon_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo_m_readfifo|scfifo:cinnabon_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.403      ; 0.947      ;
; 0.343 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|sw_reset_d1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|sw_reset_d1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                                                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                                                                                                                                                                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][82]                                                                                                                                                                                                                                                                                                                                                                                                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                                                                                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][81]                                                                                                                                                                                                                                                                                                                                                                                                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                                                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                                                                                                                                                                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.083      ; 0.597      ;
; 0.344 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_middle ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty  ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_empty  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_full   ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo|scfifo:descriptor_read_which_resides_within_cinnabon_qsys_sgdma_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_full   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.082      ; 0.597      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.344 ; ramwriter:rw0|r_wbit                                                                                                                               ; ramwriter:rw0|r_wbit                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ramwriter:rw0|current_state.STOP_ALL                                                                                                               ; ramwriter:rw0|current_state.STOP_ALL                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ramwriter:rw0|clk_ctr[1]                                                                                                                           ; ramwriter:rw0|clk_ctr[1]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ramwriter:rw0|clk_ctr[0]                                                                                                                           ; ramwriter:rw0|clk_ctr[0]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; ramwriter:rw0|clk_ctr[2]                                                                                                                           ; ramwriter:rw0|clk_ctr[2]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.597      ;
; 0.345 ; ramwriter:rw0|r_address[0]                                                                                                                         ; ramwriter:rw0|r_address[0]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.597      ;
; 0.354 ; heart_beat:heart_beat_clk50|cnt[0]                                                                                                                 ; heart_beat:heart_beat_clk50|cnt[0]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.608      ;
; 0.368 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                    ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.618      ;
; 0.384 ; heart_beat:heart_beat_clk50|cnt[25]                                                                                                                ; heart_beat:heart_beat_clk50|cnt[25]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.637      ;
; 0.384 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.634      ;
; 0.385 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]      ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]      ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.635      ;
; 0.385 ; ramwriter:rw0|r_address[13]                                                                                                                        ; ramwriter:rw0|r_address[13]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.637      ;
; 0.386 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.636      ;
; 0.390 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.640      ;
; 0.392 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.642      ;
; 0.396 ; ramwriter:rw0|clk_ctr[2]                                                                                                                           ; ramwriter:rw0|current_state.START_WRITE                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.649      ;
; 0.428 ; ramwriter:rw0|r_address[0]                                                                                                                         ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a51~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 0.958      ;
; 0.429 ; ramwriter:rw0|current_state.START_WRITE                                                                                                            ; ramwriter:rw0|clk_ctr[0]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.682      ;
; 0.430 ; ramwriter:rw0|current_state.START_WRITE                                                                                                            ; ramwriter:rw0|current_state.END_WRITE                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.683      ;
; 0.431 ; ramwriter:rw0|current_state.START_WRITE                                                                                                            ; ramwriter:rw0|r_wbit                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.684      ;
; 0.444 ; ramwriter:rw0|r_address[10]                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a51~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 0.974      ;
; 0.503 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.753      ;
; 0.505 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                    ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.755      ;
; 0.520 ; ramwriter:rw0|current_state.END_WRITE                                                                                                              ; ramwriter:rw0|current_state.START_WRITE                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.773      ;
; 0.542 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.792      ;
; 0.571 ; heart_beat:heart_beat_clk50|cnt[12]                                                                                                                ; heart_beat:heart_beat_clk50|cnt[12]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.825      ;
; 0.572 ; heart_beat:heart_beat_clk50|cnt[10]                                                                                                                ; heart_beat:heart_beat_clk50|cnt[10]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.826      ;
; 0.572 ; heart_beat:heart_beat_clk50|cnt[8]                                                                                                                 ; heart_beat:heart_beat_clk50|cnt[8]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.826      ;
; 0.572 ; heart_beat:heart_beat_clk50|cnt[2]                                                                                                                 ; heart_beat:heart_beat_clk50|cnt[2]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.826      ;
; 0.573 ; heart_beat:heart_beat_clk50|cnt[16]                                                                                                                ; heart_beat:heart_beat_clk50|cnt[16]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.826      ;
; 0.573 ; heart_beat:heart_beat_clk50|cnt[3]                                                                                                                 ; heart_beat:heart_beat_clk50|cnt[3]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.827      ;
; 0.574 ; heart_beat:heart_beat_clk50|cnt[24]                                                                                                                ; heart_beat:heart_beat_clk50|cnt[24]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.827      ;
; 0.574 ; heart_beat:heart_beat_clk50|cnt[18]                                                                                                                ; heart_beat:heart_beat_clk50|cnt[18]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.827      ;
; 0.575 ; heart_beat:heart_beat_clk50|cnt[19]                                                                                                                ; heart_beat:heart_beat_clk50|cnt[19]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.828      ;
; 0.575 ; heart_beat:heart_beat_clk50|cnt[14]                                                                                                                ; heart_beat:heart_beat_clk50|cnt[14]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.828      ;
; 0.575 ; heart_beat:heart_beat_clk50|cnt[6]                                                                                                                 ; heart_beat:heart_beat_clk50|cnt[6]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.829      ;
; 0.575 ; heart_beat:heart_beat_clk50|cnt[4]                                                                                                                 ; heart_beat:heart_beat_clk50|cnt[4]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.829      ;
; 0.576 ; heart_beat:heart_beat_clk50|cnt[11]                                                                                                                ; heart_beat:heart_beat_clk50|cnt[11]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.830      ;
; 0.576 ; heart_beat:heart_beat_clk50|cnt[9]                                                                                                                 ; heart_beat:heart_beat_clk50|cnt[9]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.830      ;
; 0.577 ; heart_beat:heart_beat_clk50|cnt[22]                                                                                                                ; heart_beat:heart_beat_clk50|cnt[22]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.830      ;
; 0.577 ; heart_beat:heart_beat_clk50|cnt[20]                                                                                                                ; heart_beat:heart_beat_clk50|cnt[20]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.830      ;
; 0.577 ; heart_beat:heart_beat_clk50|cnt[13]                                                                                                                ; heart_beat:heart_beat_clk50|cnt[13]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.830      ;
; 0.577 ; heart_beat:heart_beat_clk50|cnt[7]                                                                                                                 ; heart_beat:heart_beat_clk50|cnt[7]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.831      ;
; 0.577 ; heart_beat:heart_beat_clk50|cnt[5]                                                                                                                 ; heart_beat:heart_beat_clk50|cnt[5]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.831      ;
; 0.578 ; heart_beat:heart_beat_clk50|cnt[17]                                                                                                                ; heart_beat:heart_beat_clk50|cnt[17]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.831      ;
; 0.578 ; heart_beat:heart_beat_clk50|cnt[15]                                                                                                                ; heart_beat:heart_beat_clk50|cnt[15]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.831      ;
; 0.579 ; heart_beat:heart_beat_clk50|cnt[23]                                                                                                                ; heart_beat:heart_beat_clk50|cnt[23]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.832      ;
; 0.579 ; heart_beat:heart_beat_clk50|cnt[21]                                                                                                                ; heart_beat:heart_beat_clk50|cnt[21]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.832      ;
; 0.591 ; heart_beat:heart_beat_clk50|cnt[1]                                                                                                                 ; heart_beat:heart_beat_clk50|cnt[1]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.845      ;
; 0.594 ; ramwriter:rw0|r_address[6]                                                                                                                         ; ramwriter:rw0|r_address[6]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.846      ;
; 0.594 ; ramwriter:rw0|r_address[4]                                                                                                                         ; ramwriter:rw0|r_address[4]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.846      ;
; 0.595 ; ramwriter:rw0|r_address[12]                                                                                                                        ; ramwriter:rw0|r_address[12]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.847      ;
; 0.595 ; ramwriter:rw0|r_address[2]                                                                                                                         ; ramwriter:rw0|r_address[2]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.847      ;
; 0.596 ; ramwriter:rw0|r_address[7]                                                                                                                         ; ramwriter:rw0|r_address[7]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.848      ;
; 0.597 ; ramwriter:rw0|r_address[10]                                                                                                                        ; ramwriter:rw0|r_address[10]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.849      ;
; 0.597 ; ramwriter:rw0|r_address[8]                                                                                                                         ; ramwriter:rw0|r_address[8]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.849      ;
; 0.598 ; ramwriter:rw0|r_address[3]                                                                                                                         ; ramwriter:rw0|r_address[3]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.850      ;
; 0.599 ; ramwriter:rw0|r_address[11]                                                                                                                        ; ramwriter:rw0|r_address[11]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.851      ;
; 0.599 ; ramwriter:rw0|r_address[9]                                                                                                                         ; ramwriter:rw0|r_address[9]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.851      ;
; 0.599 ; ramwriter:rw0|r_address[5]                                                                                                                         ; ramwriter:rw0|r_address[5]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.851      ;
; 0.603 ; ramwriter:rw0|clk_ctr[0]                                                                                                                           ; ramwriter:rw0|clk_ctr[2]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.856      ;
; 0.605 ; ramwriter:rw0|current_state.END_WRITE                                                                                                              ; ramwriter:rw0|current_state.STOP_ALL                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.858      ;
; 0.612 ; ramwriter:rw0|r_address[1]                                                                                                                         ; ramwriter:rw0|r_address[1]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.864      ;
; 0.617 ; ramwriter:rw0|current_state.STOP_ALL                                                                                                               ; ramwriter:rw0|r_wbit                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.870      ;
; 0.619 ; ramwriter:rw0|r_address[0]                                                                                                                         ; ramwriter:rw0|r_address[1]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.871      ;
; 0.628 ; ramwriter:rw0|current_state.INIT_STATE                                                                                                             ; ramwriter:rw0|current_state.START_WRITE                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.881      ;
; 0.631 ; ramwriter:rw0|current_state.INIT_STATE                                                                                                             ; ramwriter:rw0|clk_ctr[2]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.884      ;
; 0.638 ; ramwriter:rw0|clk_ctr[0]                                                                                                                           ; ramwriter:rw0|clk_ctr[1]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.891      ;
; 0.641 ; ramwriter:rw0|r_address[6]                                                                                                                         ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a51~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.171      ;
; 0.647 ; ramwriter:rw0|current_state.END_WRITE                                                                                                              ; ramwriter:rw0|clk_ctr[0]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.900      ;
; 0.659 ; ramwriter:rw0|current_state.INIT_STATE                                                                                                             ; ramwriter:rw0|r_wbit                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.912      ;
; 0.688 ; ramwriter:rw0|r_address[12]                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a47~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.331      ; 1.220      ;
; 0.689 ; ramwriter:rw0|r_address[13]                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a47~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 1.227      ;
; 0.691 ; ramwriter:rw0|r_address[11]                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a113~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.332      ; 1.224      ;
; 0.694 ; ramwriter:rw0|r_address[9]                                                                                                                         ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a113~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.332      ; 1.227      ;
; 0.695 ; ramwriter:rw0|r_address[6]                                                                                                                         ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a47~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.331      ; 1.227      ;
; 0.696 ; ramwriter:rw0|r_address[9]                                                                                                                         ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a47~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.331      ; 1.228      ;
; 0.697 ; ramwriter:rw0|r_address[9]                                                                                                                         ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a49~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.335      ; 1.233      ;
; 0.701 ; ramwriter:rw0|r_address[11]                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a49~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.335      ; 1.237      ;
; 0.704 ; ramwriter:rw0|r_address[6]                                                                                                                         ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a49~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.335      ; 1.240      ;
; 0.708 ; ramwriter:rw0|r_address[3]                                                                                                                         ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a47~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.331      ; 1.240      ;
; 0.708 ; ramwriter:rw0|r_address[6]                                                                                                                         ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a115~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.336      ; 1.245      ;
; 0.710 ; ramwriter:rw0|clk_ctr[2]                                                                                                                           ; ramwriter:rw0|clk_ctr[1]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.963      ;
; 0.713 ; ramwriter:rw0|r_address[11]                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a47~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.331      ; 1.245      ;
; 0.715 ; ramwriter:rw0|r_address[6]                                                                                                                         ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a122~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.320      ; 1.236      ;
; 0.715 ; ramwriter:rw0|r_address[2]                                                                                                                         ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a18~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.326      ; 1.242      ;
; 0.723 ; heart_beat:heart_beat_clk50|cnt[0]                                                                                                                 ; heart_beat:heart_beat_clk50|cnt[1]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.977      ;
; 0.725 ; ramwriter:rw0|clk_ctr[2]                                                                                                                           ; ramwriter:rw0|current_state.INIT_STATE                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.978      ;
; 0.726 ; ramwriter:rw0|r_address[7]                                                                                                                         ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a113~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.332      ; 1.259      ;
; 0.726 ; ramwriter:rw0|r_address[6]                                                                                                                         ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a79~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.316      ; 1.243      ;
; 0.733 ; ramwriter:rw0|r_address[2]                                                                                                                         ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a122~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.320      ; 1.254      ;
; 0.738 ; ramwriter:rw0|r_address[10]                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a49~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.335      ; 1.274      ;
; 0.738 ; ramwriter:rw0|r_address[13]                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a79~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.322      ; 1.261      ;
; 0.742 ; ramwriter:rw0|r_address[2]                                                                                                                         ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a113~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.332      ; 1.275      ;
; 0.742 ; ramwriter:rw0|current_state.START_WRITE                                                                                                            ; ramwriter:rw0|clk_ctr[2]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.995      ;
; 0.747 ; ramwriter:rw0|r_address[3]                                                                                                                         ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a115~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.336      ; 1.284      ;
; 0.748 ; ramwriter:rw0|r_address[10]                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a79~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.316      ; 1.265      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                     ; Launch Clock                                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 4.697 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.111     ; 0.586      ;
; 4.697 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.111     ; 0.586      ;
; 4.699 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.111     ; 0.588      ;
; 4.699 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.111     ; 0.588      ;
; 4.889 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -4.111     ; 0.778      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                                                                                                                                                                                                  ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 3.883 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|data_reg[30]                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.135     ; 3.981      ;
; 3.883 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|data_reg[29]                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.135     ; 3.981      ;
; 3.883 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|data_reg[28]                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.135     ; 3.981      ;
; 3.883 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|data_reg[25]                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.135     ; 3.981      ;
; 3.936 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.114     ; 3.949      ;
; 3.936 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.114     ; 3.949      ;
; 3.936 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.114     ; 3.949      ;
; 3.936 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.114     ; 3.949      ;
; 3.936 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[40]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.114     ; 3.949      ;
; 4.256 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[30]                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.238      ; 3.981      ;
; 4.256 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[29]                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.238      ; 3.981      ;
; 4.256 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[28]                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.238      ; 3.981      ;
; 4.256 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[25]                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.238      ; 3.981      ;
; 4.260 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:sgdma_m_read_limiter|last_channel[0]                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.287      ; 4.026      ;
; 4.284 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|sw_reset_d1                                                                                                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.076     ; 3.639      ;
; 4.284 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|sw_reset_request                                                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.076     ; 3.639      ;
; 4.284 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|reset_n                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.076     ; 3.639      ;
; 4.285 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3]        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 3.601      ;
; 4.285 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 3.601      ;
; 4.285 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.110     ; 3.604      ;
; 4.285 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.110     ; 3.604      ;
; 4.285 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[8] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.110     ; 3.604      ;
; 4.285 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[9] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.110     ; 3.604      ;
; 4.285 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 3.601      ;
; 4.285 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 3.601      ;
; 4.285 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 3.601      ;
; 4.285 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 3.601      ;
; 4.285 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 3.601      ;
; 4.285 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 3.601      ;
; 4.285 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 3.601      ;
; 4.285 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9]        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.109     ; 3.605      ;
; 4.285 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.109     ; 3.605      ;
; 4.285 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.109     ; 3.605      ;
; 4.285 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.109     ; 3.605      ;
; 4.285 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.109     ; 3.605      ;
; 4.285 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.109     ; 3.605      ;
; 4.285 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.110     ; 3.604      ;
; 4.285 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][115]                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.113     ; 3.601      ;
; 4.285 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[63]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.110     ; 3.604      ;
; 4.285 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[41]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.116     ; 3.598      ;
; 4.285 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[39]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.116     ; 3.598      ;
; 4.285 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[38]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.116     ; 3.598      ;
; 4.285 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[37]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.116     ; 3.598      ;
; 4.285 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[35]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.116     ; 3.598      ;
; 4.285 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[34]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.116     ; 3.598      ;
; 4.285 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[33]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.110     ; 3.604      ;
; 4.285 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[18]                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.110     ; 3.604      ;
; 4.285 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|data_reg[18]                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.110     ; 3.604      ;
; 4.285 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[17]                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.110     ; 3.604      ;
; 4.285 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|data_reg[17]                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.110     ; 3.604      ;
; 4.285 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[16]                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.110     ; 3.604      ;
; 4.285 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|data_reg[16]                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.110     ; 3.604      ;
; 4.285 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[15]                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.110     ; 3.604      ;
; 4.285 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|data_reg[15]                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.110     ; 3.604      ;
; 4.285 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[14]                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.110     ; 3.604      ;
; 4.285 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|data_reg[14]                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.110     ; 3.604      ;
; 4.285 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[13]                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.110     ; 3.604      ;
; 4.285 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|data_reg[13]                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.110     ; 3.604      ;
; 4.285 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[12]                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.110     ; 3.604      ;
; 4.285 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|data_reg[12]                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.110     ; 3.604      ;
; 4.285 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[11]                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.110     ; 3.604      ;
; 4.285 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|data_reg[11]                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.110     ; 3.604      ;
; 4.286 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|count[0]                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.116     ; 3.597      ;
; 4.286 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|use_reg                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.116     ; 3.597      ;
; 4.286 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][76]                                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.124     ; 3.589      ;
; 4.286 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][76]                                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.124     ; 3.589      ;
; 4.286 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sgdma_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 3.577      ;
; 4.286 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sgdma_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 3.577      ;
; 4.286 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][77]                                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.124     ; 3.589      ;
; 4.286 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][78]                                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.124     ; 3.589      ;
; 4.286 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][79]                                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.592      ;
; 4.286 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][80]                                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.592      ;
; 4.286 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][81]                                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.124     ; 3.589      ;
; 4.286 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][82]                                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.592      ;
; 4.286 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sgdma_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 3.577      ;
; 4.286 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][83]                                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.124     ; 3.589      ;
; 4.286 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sgdma_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9]                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 3.577      ;
; 4.286 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sgdma_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[10]                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 3.577      ;
; 4.286 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sgdma_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.136     ; 3.577      ;
; 4.286 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][68]                                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.124     ; 3.589      ;
; 4.286 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][109]                                                                                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.124     ; 3.589      ;
; 4.286 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[1][110]                                                                                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.124     ; 3.589      ;
; 4.286 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][110]                                                                                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.124     ; 3.589      ;
; 4.286 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][106]                                                                                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.592      ;
; 4.286 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][38]                                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.124     ; 3.589      ;
; 4.286 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][84]                                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.592      ;
; 4.286 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sgdma_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[2]                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.124     ; 3.589      ;
; 4.286 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sgdma_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.592      ;
; 4.286 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][36]                                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.124     ; 3.589      ;
; 4.286 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sgdma_csr_agent_rsp_fifo|mem[0][37]                                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.124     ; 3.589      ;
; 4.286 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sgdma_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.592      ;
; 4.286 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sgdma_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.592      ;
; 4.286 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.111     ; 3.602      ;
; 4.286 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.111     ; 3.602      ;
; 4.286 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.592      ;
; 4.286 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.592      ;
; 4.286 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.117     ; 3.596      ;
; 4.286 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.121     ; 3.592      ;
; 4.286 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.117     ; 3.596      ;
; 4.286 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][119]                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.115     ; 3.598      ;
+-------+--------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                            ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 0.939 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[2]                                                                                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 1.189      ;
; 0.939 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[1]                                                                                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 1.189      ;
; 0.939 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[6]                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 1.189      ;
; 0.939 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_stable                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 1.189      ;
; 0.939 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[5]                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 1.189      ;
; 0.939 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[0]                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 1.189      ;
; 0.939 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[1]                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 1.189      ;
; 0.939 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[2]                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 1.189      ;
; 0.939 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[3]                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 1.189      ;
; 0.939 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[4]                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 1.189      ;
; 1.139 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 1.389      ;
; 1.139 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 1.389      ;
; 1.139 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|serdes_rst_state~5                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 1.389      ;
; 1.139 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ws_tmr_eq_0                                                                                                                                                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 1.389      ;
; 1.139 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ld_ws_tmr                                                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 1.389      ;
; 1.139 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ld_ws_tmr_short                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 1.389      ;
; 1.139 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|serdes_rst_state~4                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 1.389      ;
; 1.139 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rx_pll_locked_r[1]                                                                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 1.389      ;
; 1.139 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[0]                                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 1.389      ;
; 1.139 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[2]                                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 1.389      ;
; 1.139 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[1]                                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 1.389      ;
; 1.139 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_sync_r                                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 1.389      ;
; 1.139 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[2]                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 1.389      ;
; 1.139 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[1]                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 1.389      ;
; 1.139 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|busy_altgxb_reconfig_r[0]                                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 1.389      ;
; 1.139 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[0]                                                                                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.079      ; 1.389      ;
; 1.340 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[19]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.100      ; 1.611      ;
; 1.340 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[13]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.100      ; 1.611      ;
; 1.340 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[16]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.100      ; 1.611      ;
; 1.340 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[17]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.100      ; 1.611      ;
; 1.340 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[18]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.100      ; 1.611      ;
; 1.363 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[5]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.092      ; 1.626      ;
; 1.363 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[6]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.092      ; 1.626      ;
; 1.363 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[8]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.092      ; 1.626      ;
; 1.380 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[1]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.092      ; 1.643      ;
; 1.380 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[2]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.092      ; 1.643      ;
; 1.380 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[3]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.092      ; 1.643      ;
; 1.380 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[4]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.092      ; 1.643      ;
; 1.380 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[7]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.092      ; 1.643      ;
; 1.380 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[9]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.092      ; 1.643      ;
; 1.407 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[14]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.100      ; 1.678      ;
; 1.407 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[0]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.100      ; 1.678      ;
; 1.407 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[10]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.100      ; 1.678      ;
; 1.407 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[11]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.100      ; 1.678      ;
; 1.407 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[12]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.100      ; 1.678      ;
; 1.407 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[15]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.100      ; 1.678      ;
; 1.407 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[0]                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.100      ; 1.678      ;
; 1.419 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a0 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.358      ; 1.945      ;
; 1.419 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a1 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.358      ; 1.945      ;
; 1.419 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a2 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.358      ; 1.945      ;
; 1.419 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a3 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.358      ; 1.945      ;
; 1.419 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a4 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.358      ; 1.945      ;
; 1.419 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a5 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.358      ; 1.945      ;
; 1.419 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a6 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.358      ; 1.945      ;
; 1.419 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a7 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.358      ; 1.945      ;
; 1.824 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_alloc_1cred                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 2.071      ;
; 1.824 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_unitialized                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 2.071      ;
; 1.824 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_sent_pipe[0]                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 2.071      ;
; 1.824 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|non_posted_hold                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.076      ; 2.071      ;
; 1.994 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[16]                                                                                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 2.211      ;
; 1.994 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[15]                                                                                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.046      ; 2.211      ;
; 2.010 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[10]                                                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.129      ; 2.310      ;
; 2.010 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[9]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.129      ; 2.310      ;
; 2.010 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[8]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.129      ; 2.310      ;
; 2.010 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[7]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.129      ; 2.310      ;
; 2.010 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[6]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.129      ; 2.310      ;
; 2.010 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[5]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.129      ; 2.310      ;
; 2.010 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[4]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.129      ; 2.310      ;
; 2.010 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[3]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.129      ; 2.310      ;
; 2.010 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[2]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.129      ; 2.310      ;
; 2.010 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[1]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.129      ; 2.310      ;
; 2.010 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[0]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.129      ; 2.310      ;
; 2.022 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_app[1]                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 2.301      ;
; 2.022 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_app[2]                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 2.301      ;
; 2.022 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_app[0]                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.108      ; 2.301      ;
; 2.024 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[4]                                                                                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.037      ; 2.232      ;
; 2.024 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[7]                                                                                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.037      ; 2.232      ;
; 2.024 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[8]                                                                                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.037      ; 2.232      ;
; 2.024 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_data[0]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.037      ; 2.232      ;
; 2.024 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[9]                                                                                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.037      ; 2.232      ;
; 2.024 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[3]                                                                                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.037      ; 2.232      ;
; 2.024 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_ena[0]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.037      ; 2.232      ;
; 2.026 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[7]                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.107      ; 2.304      ;
; 2.026 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[6]                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.107      ; 2.304      ;
; 2.026 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[5]                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.107      ; 2.304      ;
; 2.026 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[4]                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.107      ; 2.304      ;
; 2.026 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[3]                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.107      ; 2.304      ;
; 2.026 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[2]                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.107      ; 2.304      ;
; 2.026 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[1]                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.107      ; 2.304      ;
; 2.026 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[0]                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.107      ; 2.304      ;
; 2.030 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[5]                                                                                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.034      ; 2.235      ;
; 2.030 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[6]                                                                                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.034      ; 2.235      ;
; 2.030 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[14]                                                                                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.037      ; 2.238      ;
; 2.030 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[2]                                                                                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.034      ; 2.235      ;
; 2.030 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[11]                                                                                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.034      ; 2.235      ;
; 2.030 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_data[2]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.034      ; 2.235      ;
; 2.030 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[5]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.037      ; 2.238      ;
; 2.030 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_data[9]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.034      ; 2.235      ;
; 2.030 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[25]                                                                                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.037      ; 2.238      ;
; 2.030 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_data[11]                                                                                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.034      ; 2.235      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 14.412 ns




+------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                   ;
+-----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------+--------+---------------+
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 3.964  ; 0.000         ;
; CLOCK_50                                                                    ; 15.364 ; 0.000         ;
; n/a                                                                         ; 17.133 ; 0.000         ;
+-----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                   ;
+-----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                       ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------+-------+---------------+
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.118 ; 0.000         ;
; CLOCK_50                                                                    ; 0.175 ; 0.000         ;
; n/a                                                                         ; 2.595 ; 0.000         ;
+-----------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                               ;
+-----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                       ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------+-------+---------------+
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 5.579 ; 0.000         ;
+-----------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                                ;
+-----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                       ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------+-------+---------------+
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.491 ; 0.000         ;
+-----------------------------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                             ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+
; u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|transmit_pcs0|hiptxclkout ; 2.000  ; 0.000         ;
; u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|transmit_pma0|clockout    ; 2.000  ; 0.000         ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                       ; 3.681  ; 0.000         ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                          ; 3.994  ; 0.000         ;
; refclk                                                                                                            ; 4.570  ; 0.000         ;
; CLOCK_50                                                                                                          ; 9.249  ; 0.000         ;
; CLOCK2_50                                                                                                         ; 16.000 ; 0.000         ;
; CLOCK3_50                                                                                                         ; 16.000 ; 0.000         ;
+-------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                               ; To Node                                                                                                                                                                                                                                           ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 3.964 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[32] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.088      ;
; 3.964 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[33] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.088      ;
; 3.964 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[34] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.088      ;
; 3.964 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[35] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.088      ;
; 3.964 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[36] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.088      ;
; 3.964 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[37] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.088      ;
; 3.964 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[38] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.088      ;
; 3.964 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[39] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.088      ;
; 3.964 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[40] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.088      ;
; 3.964 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[41] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.088      ;
; 3.964 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[42] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.088      ;
; 3.964 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[43] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.088      ;
; 3.964 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[44] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.088      ;
; 3.964 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[45] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.088      ;
; 3.964 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[46] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.088      ;
; 3.964 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[47] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.088      ;
; 3.964 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[48] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.088      ;
; 3.964 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[49] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.088      ;
; 3.964 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[50] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.088      ;
; 3.964 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[51] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.088      ;
; 3.964 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[52] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.088      ;
; 3.964 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[53] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.088      ;
; 3.964 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[54] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.088      ;
; 3.964 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[55] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.088      ;
; 3.964 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[56] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.088      ;
; 3.964 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[57] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.088      ;
; 3.964 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[58] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.088      ;
; 3.964 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[59] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.088      ;
; 3.964 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[60] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.088      ;
; 3.964 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[61] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.088      ;
; 3.964 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[62] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.088      ;
; 3.964 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[22] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[63] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.088      ;
; 3.965 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[32] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.087      ;
; 3.965 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[33] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.087      ;
; 3.965 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[34] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.087      ;
; 3.965 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[35] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.087      ;
; 3.965 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[36] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.087      ;
; 3.965 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[37] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.087      ;
; 3.965 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[38] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.087      ;
; 3.965 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[39] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.087      ;
; 3.965 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[40] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.087      ;
; 3.965 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[41] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.087      ;
; 3.965 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[42] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.087      ;
; 3.965 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[43] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.087      ;
; 3.965 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[44] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.087      ;
; 3.965 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[45] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.087      ;
; 3.965 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[46] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.087      ;
; 3.965 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[47] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.087      ;
; 3.965 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[48] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.087      ;
; 3.965 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[49] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.087      ;
; 3.965 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[50] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.087      ;
; 3.965 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[51] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.087      ;
; 3.965 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[52] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.087      ;
; 3.965 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[53] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.087      ;
; 3.965 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[54] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.087      ;
; 3.965 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[55] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.087      ;
; 3.965 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[56] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.087      ;
; 3.965 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[57] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.087      ;
; 3.965 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[58] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.087      ;
; 3.965 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[59] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.087      ;
; 3.965 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[60] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.087      ;
; 3.965 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[61] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.087      ;
; 3.965 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[62] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.087      ;
; 3.965 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[26] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[63] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.087      ;
; 3.983 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[25] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[32] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.069      ;
; 3.983 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[25] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[33] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.069      ;
; 3.983 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[25] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[34] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.069      ;
; 3.983 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[25] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[35] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.069      ;
; 3.983 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[25] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[36] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.069      ;
; 3.983 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[25] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[37] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.069      ;
; 3.983 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[25] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[38] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.069      ;
; 3.983 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[25] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[39] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.069      ;
; 3.983 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[25] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[40] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.069      ;
; 3.983 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[25] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[41] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.069      ;
; 3.983 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[25] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[42] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.069      ;
; 3.983 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[25] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[43] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.069      ;
; 3.983 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[25] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[44] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.069      ;
; 3.983 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[25] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[45] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.069      ;
; 3.983 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[25] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[46] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.069      ;
; 3.983 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[25] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[47] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.069      ;
; 3.983 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[25] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[48] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.069      ;
; 3.983 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[25] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[49] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.069      ;
; 3.983 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[25] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[50] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.069      ;
; 3.983 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[25] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[51] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.069      ;
; 3.983 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[25] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[52] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.069      ;
; 3.983 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[25] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[53] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.069      ;
; 3.983 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[25] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[54] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.069      ;
; 3.983 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[25] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[55] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.069      ;
; 3.983 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[25] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[56] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.069      ;
; 3.983 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[25] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[57] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.069      ;
; 3.983 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[25] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[58] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.069      ;
; 3.983 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[25] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[59] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.069      ;
; 3.983 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[25] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[60] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.069      ;
; 3.983 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[25] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[61] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.069      ;
; 3.983 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[25] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[62] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.069      ;
; 3.983 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[25] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[63] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.069      ;
; 3.984 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[32] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.068      ;
; 3.984 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[33] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.068      ;
; 3.984 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[34] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.068      ;
; 3.984 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[23] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|q_b[35] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.097      ; 4.068      ;
+-------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.364 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a102~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.093      ; 4.738      ;
; 15.367 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a102~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.096      ; 4.738      ;
; 15.384 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a105~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 4.725      ;
; 15.388 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a34~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.097      ; 4.718      ;
; 15.419 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a98~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.102      ; 4.692      ;
; 15.590 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a71~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.104      ; 4.523      ;
; 15.600 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a103~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.108      ; 4.517      ;
; 15.604 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a74~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 4.511      ;
; 15.606 ; ramwriter:rw0|r_address[2]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a102~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.093      ; 4.496      ;
; 15.636 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a7~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.110      ; 4.483      ;
; 15.801 ; ramwriter:rw0|r_address[2]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a71~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.104      ; 4.312      ;
; 15.813 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a90~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.111      ; 4.307      ;
; 15.815 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a10~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.112      ; 4.306      ;
; 15.817 ; ramwriter:rw0|r_address[2]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a105~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 4.292      ;
; 15.820 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a104~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.112      ; 4.301      ;
; 15.826 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a38~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.112      ; 4.295      ;
; 15.828 ; ramwriter:rw0|r_address[2]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a34~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.097      ; 4.278      ;
; 15.829 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a38~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.115      ; 4.295      ;
; 15.839 ; ramwriter:rw0|r_address[2]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a98~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.102      ; 4.272      ;
; 15.921 ; ramwriter:rw0|r_address[12]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a104~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.112      ; 4.200      ;
; 15.944 ; ramwriter:rw0|r_address[12]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a38~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.112      ; 4.177      ;
; 15.976 ; ramwriter:rw0|r_address[5]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a56~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.078      ; 4.111      ;
; 16.005 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a89~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 4.094      ;
; 16.005 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a89~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 4.094      ;
; 16.007 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a89~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.093      ; 4.095      ;
; 16.031 ; ramwriter:rw0|r_address[2]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a74~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 4.084      ;
; 16.033 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a26~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.099      ; 4.075      ;
; 16.034 ; ramwriter:rw0|r_address[2]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a103~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.108      ; 4.083      ;
; 16.041 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a3~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 4.074      ;
; 16.045 ; ramwriter:rw0|r_address[2]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a7~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.110      ; 4.074      ;
; 16.046 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a67~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.105      ; 4.068      ;
; 16.053 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a36~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.098      ; 4.054      ;
; 16.104 ; ramwriter:rw0|r_address[12]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a67~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.105      ; 4.010      ;
; 16.108 ; ramwriter:rw0|r_address[12]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a26~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.099      ; 4.000      ;
; 16.127 ; ramwriter:rw0|r_address[12]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a36~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.098      ; 3.980      ;
; 16.135 ; ramwriter:rw0|r_address[5]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a120~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 3.949      ;
; 16.137 ; ramwriter:rw0|r_address[12]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a41~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.124      ; 3.996      ;
; 16.141 ; ramwriter:rw0|r_address[5]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a64~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.073      ; 3.941      ;
; 16.153 ; ramwriter:rw0|r_address[5]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a66~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.074      ; 3.930      ;
; 16.161 ; ramwriter:rw0|r_address[12]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a62~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.126      ; 3.974      ;
; 16.170 ; ramwriter:rw0|r_address[12]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a30~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 3.939      ;
; 16.198 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a95~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.112      ; 3.923      ;
; 16.198 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a95~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.112      ; 3.923      ;
; 16.200 ; ramwriter:rw0|r_address[12]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a40~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.126      ; 3.935      ;
; 16.200 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a95~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.115      ; 3.924      ;
; 16.205 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a97~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.118      ; 3.922      ;
; 16.205 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a97~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.118      ; 3.922      ;
; 16.216 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a25~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.103      ; 3.896      ;
; 16.216 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a25~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.103      ; 3.896      ;
; 16.218 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a33~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.124      ; 3.915      ;
; 16.218 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a33~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.124      ; 3.915      ;
; 16.218 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a25~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 3.897      ;
; 16.219 ; ramwriter:rw0|r_address[13]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a7~portb_we_reg         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.110      ; 3.900      ;
; 16.244 ; ramwriter:rw0|r_address[5]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a116~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.107      ; 3.872      ;
; 16.246 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a100~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.096      ; 3.859      ;
; 16.248 ; ramwriter:rw0|r_address[13]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a10~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.112      ; 3.873      ;
; 16.249 ; ramwriter:rw0|r_address[5]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a52~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.111      ; 3.871      ;
; 16.250 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a99~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.093      ; 3.852      ;
; 16.256 ; ramwriter:rw0|r_address[12]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a72~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.080      ; 3.833      ;
; 16.257 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a101~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.095      ; 3.847      ;
; 16.258 ; ramwriter:rw0|r_address[5]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a85~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.119      ; 3.870      ;
; 16.261 ; ramwriter:rw0|r_address[2]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a90~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.111      ; 3.859      ;
; 16.262 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a8~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.091      ; 3.838      ;
; 16.263 ; ramwriter:rw0|r_address[12]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a99~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.093      ; 3.839      ;
; 16.263 ; ramwriter:rw0|r_address[2]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a10~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.112      ; 3.858      ;
; 16.271 ; ramwriter:rw0|r_address[2]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a38~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.112      ; 3.850      ;
; 16.281 ; ramwriter:rw0|r_address[12]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a101~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.095      ; 3.823      ;
; 16.283 ; ramwriter:rw0|r_address[12]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a100~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.096      ; 3.822      ;
; 16.284 ; ramwriter:rw0|r_address[12]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a37~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.084      ; 3.809      ;
; 16.285 ; ramwriter:rw0|r_address[12]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a8~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.091      ; 3.815      ;
; 16.294 ; ramwriter:rw0|r_address[1]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a78~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.099      ; 3.814      ;
; 16.296 ; ramwriter:rw0|r_address[1]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a60~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.102      ; 3.815      ;
; 16.297 ; ramwriter:rw0|r_address[1]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a39~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.094      ; 3.806      ;
; 16.305 ; ramwriter:rw0|r_address[1]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a9~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.048      ; 3.752      ;
; 16.307 ; ramwriter:rw0|r_address[12]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a6~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.080      ; 3.782      ;
; 16.308 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a37~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.084      ; 3.785      ;
; 16.312 ; ramwriter:rw0|r_address[12]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a30~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.103      ; 3.800      ;
; 16.317 ; ramwriter:rw0|r_address[12]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a3~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.106      ; 3.798      ;
; 16.322 ; ramwriter:rw0|r_address[4]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a72~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.080      ; 3.767      ;
; 16.325 ; ramwriter:rw0|r_address[5]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a69~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.079      ; 3.763      ;
; 16.326 ; ramwriter:rw0|r_address[12]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a121~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.107      ; 3.790      ;
; 16.338 ; ramwriter:rw0|r_address[5]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a118~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.083      ; 3.754      ;
; 16.341 ; ramwriter:rw0|r_address[12]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a62~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.129      ; 3.797      ;
; 16.341 ; ramwriter:rw0|r_address[12]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a78~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.102      ; 3.770      ;
; 16.343 ; ramwriter:rw0|r_address[12]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a127~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.113      ; 3.779      ;
; 16.348 ; ramwriter:rw0|r_address[6]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a34~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.097      ; 3.758      ;
; 16.349 ; ramwriter:rw0|r_address[12]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a63~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.116      ; 3.776      ;
; 16.351 ; ramwriter:rw0|r_address[12]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a124~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.110      ; 3.768      ;
; 16.359 ; ramwriter:rw0|r_address[5]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a0~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.719      ;
; 16.362 ; ramwriter:rw0|r_address[6]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a102~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.093      ; 3.740      ;
; 16.376 ; ramwriter:rw0|r_address[5]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a5~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 3.702      ;
; 16.377 ; ramwriter:rw0|r_address[6]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a105~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.100      ; 3.732      ;
; 16.377 ; ramwriter:rw0|r_address[10]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a116~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.107      ; 3.739      ;
; 16.383 ; ramwriter:rw0|r_address[9]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a116~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.107      ; 3.733      ;
; 16.392 ; ramwriter:rw0|r_address[6]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a98~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.102      ; 3.719      ;
; 16.395 ; ramwriter:rw0|r_address[9]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a52~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.111      ; 3.725      ;
; 16.396 ; ramwriter:rw0|r_address[12]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a73~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.125      ; 3.738      ;
; 16.401 ; ramwriter:rw0|r_wbit                                                    ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a7~portb_we_reg         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.112      ; 3.720      ;
; 16.402 ; ramwriter:rw0|r_address[13]                                             ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a26~portb_we_reg        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.099      ; 3.706      ;
; 16.404 ; ramwriter:rw0|r_address[0]                                              ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a127~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.113      ; 3.718      ;
+--------+-------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                     ; Launch Clock                                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 17.133 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.428     ; 0.439      ;
; 17.245 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.428     ; 0.327      ;
; 17.245 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.428     ; 0.327      ;
; 17.246 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.428     ; 0.326      ;
; 17.246 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 20.000       ; -2.428     ; 0.326      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 0.118 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[1]                              ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_meh1:FIFOram|ram_block1a34~porta_address_reg0                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.260      ; 0.482      ;
; 0.124 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[0]                              ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_meh1:FIFOram|ram_block1a34~porta_address_reg0                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.260      ; 0.488      ;
; 0.125 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[18]                                                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.237      ; 0.466      ;
; 0.126 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[3]                              ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_meh1:FIFOram|ram_block1a34~porta_address_reg0                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.260      ; 0.490      ;
; 0.126 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[22]                                                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.237      ; 0.467      ;
; 0.127 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|desc_reg[81]                                                                                                               ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.239      ; 0.470      ;
; 0.128 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|desc_reg[197]                                                                                                              ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.239      ; 0.471      ;
; 0.128 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[71]                                                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.462      ;
; 0.128 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[77]                                                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.462      ;
; 0.128 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[84]                                                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.462      ;
; 0.130 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[82]                                                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.464      ;
; 0.131 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[70]                                                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.465      ;
; 0.132 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[2]                              ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_meh1:FIFOram|ram_block1a34~porta_address_reg0                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.260      ; 0.496      ;
; 0.135 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|desc_reg[249]                                                                                                              ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.239      ; 0.478      ;
; 0.136 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|desc_reg[25]                                                                                                               ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.239      ; 0.479      ;
; 0.136 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|desc_reg[201]                                                                                                              ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.239      ; 0.479      ;
; 0.136 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[83]                                                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.470      ;
; 0.137 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|desc_reg[198]                                                                                                              ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.239      ; 0.480      ;
; 0.139 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|desc_reg[17]                                                                                                               ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.239      ; 0.482      ;
; 0.139 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[76]                                                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.227      ; 0.470      ;
; 0.139 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[50]                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram|ram_block1a16~porta_datain_reg0                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.226      ; 0.469      ;
; 0.140 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[1]                                                                     ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|altsyncram_reh1:FIFOram|ram_block1a36~porta_address_reg0                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.476      ;
; 0.140 ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]                                                                                                                       ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a23~porta_datain_reg0                                                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.474      ;
; 0.141 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[79]                                                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.475      ;
; 0.141 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[0]                                                                     ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_address_reg0                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.478      ;
; 0.142 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[5]                                                                     ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|altsyncram_reh1:FIFOram|ram_block1a36~porta_address_reg0                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.478      ;
; 0.142 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[20]                                                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.237      ; 0.483      ;
; 0.142 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[49]                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram|ram_block1a16~porta_datain_reg0                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.226      ; 0.472      ;
; 0.142 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[47]                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.228      ; 0.474      ;
; 0.142 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|cntr_nrb:wr_ptr|counter_reg_bit[1]                                                                                                ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.228      ; 0.474      ;
; 0.142 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo|m_readfifo_rdreq_delay                                                                                                                                                                                                                 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_stream_fifo:the_cinnabon_qsys_sgdma_stream_fifo|scfifo:cinnabon_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.236      ; 0.482      ;
; 0.143 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|desc_reg[199]                                                                                                              ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.237      ; 0.484      ;
; 0.143 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo|cinnabon_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo_m_readfifo|scfifo:cinnabon_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|cntr_qrb:wr_ptr|counter_reg_bit[0] ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo|cinnabon_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_qsys_sgdma_m_readfifo_m_readfifo|scfifo:cinnabon_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a0~porta_address_reg0 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.234      ; 0.481      ;
; 0.143 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[1]                          ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|ram_block1a56~porta_address_reg0                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.228      ; 0.475      ;
; 0.144 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[75]                                                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.227      ; 0.475      ;
; 0.144 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[78]                                                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.478      ;
; 0.145 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[3]                                                                     ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_address_reg0                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.233      ; 0.482      ;
; 0.146 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[3]                                                                     ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|altsyncram_reh1:FIFOram|ram_block1a36~porta_address_reg0                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.482      ;
; 0.147 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[0]                                                                     ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|altsyncram_reh1:FIFOram|ram_block1a36~porta_address_reg0                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.483      ;
; 0.148 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[3]                              ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_gj31:auto_generated|a_dpfifo_np31:dpfifo|altsyncram_meh1:FIFOram|ram_block1a0~porta_address_reg0                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.238      ; 0.490      ;
; 0.148 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[31]                                                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.225      ; 0.477      ;
; 0.148 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[74]                                                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.227      ; 0.479      ;
; 0.149 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[2]                                                                 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a18~porta_address_reg0                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.226      ; 0.479      ;
; 0.149 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|desc_reg[8]                                                                                                                ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.242      ; 0.495      ;
; 0.149 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[3]                          ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|ram_block1a56~porta_address_reg0                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.228      ; 0.481      ;
; 0.150 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[2]                                                                     ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|altsyncram_reh1:FIFOram|ram_block1a36~porta_address_reg0                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.486      ;
; 0.150 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[80]                                                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.230      ; 0.484      ;
; 0.150 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[53]                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram|ram_block1a16~porta_datain_reg0                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.226      ; 0.480      ;
; 0.152 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[68]                                                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a0~porta_datain_reg0                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.229      ; 0.485      ;
; 0.152 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[3]                                                                     ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a0~porta_address_reg0                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.221      ; 0.477      ;
; 0.154 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[24]                                                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a17~porta_datain_reg0                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.225      ; 0.483      ;
; 0.155 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|cntr_mrb:wr_ptr|counter_reg_bit[0]                                                                                            ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_fifo:the_cinnabon_qsys_sgdma_command_fifo|scfifo:cinnabon_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a35~porta_address_reg0                                                                                           ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.223      ; 0.482      ;
; 0.159 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[4]                                                                     ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|altsyncram_reh1:FIFOram|ram_block1a0~porta_address_reg0                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.228      ; 0.491      ;
; 0.159 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[3]                                                                 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a18~porta_address_reg0                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.226      ; 0.489      ;
; 0.160 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|cntr_prb:wr_ptr|counter_reg_bit[0]                                                                     ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a0~porta_address_reg0                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.221      ; 0.485      ;
; 0.163 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[4]                                                                     ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_3131:auto_generated|a_dpfifo_a731:dpfifo|altsyncram_reh1:FIFOram|ram_block1a36~porta_address_reg0                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.232      ; 0.499      ;
; 0.163 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[5]                                                                 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a0~porta_address_reg0                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.219      ; 0.486      ;
; 0.166 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[3]                                                                                                                                                                                                                              ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_read:the_cinnabon_qsys_sgdma_m_read|m_read_address[3]                                                                                                                                                                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.057      ; 0.307      ;
; 0.167 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_grabber:the_cinnabon_qsys_sgdma_command_grabber|command_fifo_rdreq_reg                                                                                                                                                                                                       ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_command_grabber:the_cinnabon_qsys_sgdma_command_grabber|command_fifo_rdreq_reg                                                                                                                                                                                                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:sgdma_m_read_limiter|pending_response_count[1]                                                                                                                                                                                                     ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:sgdma_m_read_limiter|pending_response_count[1]                                                                                                                                                                                                                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[27]                                                                                                                                                                                                                    ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[27]                                                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[26]                                                                                                                                                                                                                    ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[26]                                                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[22]                                                                                                                                                                                                                    ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[22]                                                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[16]                                                                                                                                                                                                                    ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[16]                                                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[15]                                                                                                                                                                                                                    ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[15]                                                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[14]                                                                                                                                                                                                                    ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[14]                                                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[13]                                                                                                                                                                                                                    ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[13]                                                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[11]                                                                                                                                                                                                                    ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[11]                                                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[10]                                                                                                                                                                                                                    ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[10]                                                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[8]                                                                                                                                                                                                                     ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[8]                                                                                                                                                                                                                                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[4]                                                                                                                                                                                                                     ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[4]                                                                                                                                                                                                                                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[3]                                                                                                                                                                                                                     ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[3]                                                                                                                                                                                                                                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[0]                                                                                                                                                                                                                     ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[0]                                                                                                                                                                                                                                          ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[60]                                                                                                                                                                                                                    ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[60]                                                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[57]                                                                                                                                                                                                                    ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[57]                                                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[53]                                                                                                                                                                                                                    ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[53]                                                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[51]                                                                                                                                                                                                                    ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[51]                                                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[50]                                                                                                                                                                                                                    ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[50]                                                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[48]                                                                                                                                                                                                                    ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[48]                                                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[47]                                                                                                                                                                                                                    ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[47]                                                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[41]                                                                                                                                                                                                                    ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[41]                                                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[38]                                                                                                                                                                                                                    ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[38]                                                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[37]                                                                                                                                                                                                                    ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[37]                                                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[36]                                                                                                                                                                                                                    ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|m_write_writedata_reg[36]                                                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[0]                                                                                                                                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[0]                                                                                                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[1]                                                                                                                                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[1]                                                                                                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[2]                                                                                                                                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[2]                                                                                                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[3]                                                                                                                                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[3]                                                                                                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[4]                                                                                                                                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[4]                                                                                                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[5]                                                                                                                                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[5]                                                                                                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[6]                                                                                                                                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[6]                                                                                                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[7]                                                                                                                                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[7]                                                                                                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[8]                                                                                                                                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[8]                                                                                                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[9]                                                                                                                                                                                                                                   ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[9]                                                                                                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[10]                                                                                                                                                                                                                                  ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[10]                                                                                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[11]                                                                                                                                                                                                                                  ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[11]                                                                                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[12]                                                                                                                                                                                                                                  ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[12]                                                                                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[13]                                                                                                                                                                                                                                  ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[13]                                                                                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[14]                                                                                                                                                                                                                                  ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[14]                                                                                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[15]                                                                                                                                                                                                                                  ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_m_write:the_cinnabon_qsys_sgdma_m_write|counter[15]                                                                                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.056      ; 0.307      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.175 ; ramwriter:rw0|r_wbit                                                                                                                               ; ramwriter:rw0|r_wbit                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ramwriter:rw0|current_state.STOP_ALL                                                                                                               ; ramwriter:rw0|current_state.STOP_ALL                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ramwriter:rw0|r_address[0]                                                                                                                         ; ramwriter:rw0|r_address[0]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ramwriter:rw0|clk_ctr[1]                                                                                                                           ; ramwriter:rw0|clk_ctr[1]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ramwriter:rw0|clk_ctr[0]                                                                                                                           ; ramwriter:rw0|clk_ctr[0]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; ramwriter:rw0|clk_ctr[2]                                                                                                                           ; ramwriter:rw0|clk_ctr[2]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.181 ; heart_beat:heart_beat_clk50|cnt[0]                                                                                                                 ; heart_beat:heart_beat_clk50|cnt[0]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.314      ;
; 0.183 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]      ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.313      ;
; 0.184 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]      ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.314      ;
; 0.185 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.315      ;
; 0.187 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                    ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.317      ;
; 0.187 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.317      ;
; 0.189 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.319      ;
; 0.190 ; ramwriter:rw0|clk_ctr[2]                                                                                                                           ; ramwriter:rw0|current_state.START_WRITE                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.322      ;
; 0.192 ; heart_beat:heart_beat_clk50|cnt[25]                                                                                                                ; heart_beat:heart_beat_clk50|cnt[25]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.325      ;
; 0.193 ; ramwriter:rw0|r_address[13]                                                                                                                        ; ramwriter:rw0|r_address[13]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.325      ;
; 0.199 ; ramwriter:rw0|r_address[0]                                                                                                                         ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a51~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.185      ; 0.488      ;
; 0.210 ; ramwriter:rw0|r_address[10]                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a51~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.185      ; 0.499      ;
; 0.210 ; ramwriter:rw0|current_state.START_WRITE                                                                                                            ; ramwriter:rw0|clk_ctr[0]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.342      ;
; 0.211 ; ramwriter:rw0|current_state.START_WRITE                                                                                                            ; ramwriter:rw0|current_state.END_WRITE                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.343      ;
; 0.212 ; ramwriter:rw0|current_state.START_WRITE                                                                                                            ; ramwriter:rw0|r_wbit                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.344      ;
; 0.247 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_early_rst                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.377      ;
; 0.249 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                    ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.379      ;
; 0.259 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; cinnabon_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.389      ;
; 0.267 ; ramwriter:rw0|current_state.END_WRITE                                                                                                              ; ramwriter:rw0|current_state.START_WRITE                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.399      ;
; 0.283 ; heart_beat:heart_beat_clk50|cnt[12]                                                                                                                ; heart_beat:heart_beat_clk50|cnt[12]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.416      ;
; 0.284 ; heart_beat:heart_beat_clk50|cnt[14]                                                                                                                ; heart_beat:heart_beat_clk50|cnt[14]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.417      ;
; 0.284 ; heart_beat:heart_beat_clk50|cnt[10]                                                                                                                ; heart_beat:heart_beat_clk50|cnt[10]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.417      ;
; 0.284 ; heart_beat:heart_beat_clk50|cnt[8]                                                                                                                 ; heart_beat:heart_beat_clk50|cnt[8]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.417      ;
; 0.284 ; heart_beat:heart_beat_clk50|cnt[4]                                                                                                                 ; heart_beat:heart_beat_clk50|cnt[4]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.417      ;
; 0.284 ; heart_beat:heart_beat_clk50|cnt[2]                                                                                                                 ; heart_beat:heart_beat_clk50|cnt[2]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.417      ;
; 0.285 ; heart_beat:heart_beat_clk50|cnt[24]                                                                                                                ; heart_beat:heart_beat_clk50|cnt[24]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.418      ;
; 0.285 ; heart_beat:heart_beat_clk50|cnt[22]                                                                                                                ; heart_beat:heart_beat_clk50|cnt[22]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.418      ;
; 0.285 ; heart_beat:heart_beat_clk50|cnt[20]                                                                                                                ; heart_beat:heart_beat_clk50|cnt[20]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.418      ;
; 0.285 ; heart_beat:heart_beat_clk50|cnt[18]                                                                                                                ; heart_beat:heart_beat_clk50|cnt[18]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.418      ;
; 0.285 ; heart_beat:heart_beat_clk50|cnt[16]                                                                                                                ; heart_beat:heart_beat_clk50|cnt[16]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.418      ;
; 0.285 ; heart_beat:heart_beat_clk50|cnt[13]                                                                                                                ; heart_beat:heart_beat_clk50|cnt[13]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.418      ;
; 0.285 ; heart_beat:heart_beat_clk50|cnt[11]                                                                                                                ; heart_beat:heart_beat_clk50|cnt[11]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.418      ;
; 0.285 ; heart_beat:heart_beat_clk50|cnt[6]                                                                                                                 ; heart_beat:heart_beat_clk50|cnt[6]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.418      ;
; 0.285 ; heart_beat:heart_beat_clk50|cnt[5]                                                                                                                 ; heart_beat:heart_beat_clk50|cnt[5]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.418      ;
; 0.285 ; heart_beat:heart_beat_clk50|cnt[3]                                                                                                                 ; heart_beat:heart_beat_clk50|cnt[3]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.418      ;
; 0.286 ; heart_beat:heart_beat_clk50|cnt[23]                                                                                                                ; heart_beat:heart_beat_clk50|cnt[23]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.419      ;
; 0.286 ; heart_beat:heart_beat_clk50|cnt[21]                                                                                                                ; heart_beat:heart_beat_clk50|cnt[21]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.419      ;
; 0.286 ; heart_beat:heart_beat_clk50|cnt[19]                                                                                                                ; heart_beat:heart_beat_clk50|cnt[19]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.419      ;
; 0.286 ; heart_beat:heart_beat_clk50|cnt[17]                                                                                                                ; heart_beat:heart_beat_clk50|cnt[17]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.419      ;
; 0.286 ; heart_beat:heart_beat_clk50|cnt[15]                                                                                                                ; heart_beat:heart_beat_clk50|cnt[15]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.419      ;
; 0.286 ; heart_beat:heart_beat_clk50|cnt[9]                                                                                                                 ; heart_beat:heart_beat_clk50|cnt[9]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.419      ;
; 0.286 ; heart_beat:heart_beat_clk50|cnt[7]                                                                                                                 ; heart_beat:heart_beat_clk50|cnt[7]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.419      ;
; 0.290 ; heart_beat:heart_beat_clk50|cnt[1]                                                                                                                 ; heart_beat:heart_beat_clk50|cnt[1]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.423      ;
; 0.296 ; ramwriter:rw0|r_address[2]                                                                                                                         ; ramwriter:rw0|r_address[2]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.428      ;
; 0.296 ; ramwriter:rw0|clk_ctr[0]                                                                                                                           ; ramwriter:rw0|clk_ctr[2]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.428      ;
; 0.297 ; ramwriter:rw0|r_address[12]                                                                                                                        ; ramwriter:rw0|r_address[12]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.429      ;
; 0.297 ; ramwriter:rw0|r_address[8]                                                                                                                         ; ramwriter:rw0|r_address[8]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.429      ;
; 0.297 ; ramwriter:rw0|r_address[6]                                                                                                                         ; ramwriter:rw0|r_address[6]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.429      ;
; 0.297 ; ramwriter:rw0|r_address[4]                                                                                                                         ; ramwriter:rw0|r_address[4]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.429      ;
; 0.298 ; ramwriter:rw0|r_address[10]                                                                                                                        ; ramwriter:rw0|r_address[10]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.430      ;
; 0.298 ; ramwriter:rw0|r_address[9]                                                                                                                         ; ramwriter:rw0|r_address[9]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.430      ;
; 0.298 ; ramwriter:rw0|r_address[7]                                                                                                                         ; ramwriter:rw0|r_address[7]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.430      ;
; 0.298 ; ramwriter:rw0|r_address[5]                                                                                                                         ; ramwriter:rw0|r_address[5]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.430      ;
; 0.298 ; ramwriter:rw0|r_address[3]                                                                                                                         ; ramwriter:rw0|r_address[3]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.430      ;
; 0.299 ; ramwriter:rw0|r_address[11]                                                                                                                        ; ramwriter:rw0|r_address[11]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.431      ;
; 0.302 ; ramwriter:rw0|r_address[1]                                                                                                                         ; ramwriter:rw0|r_address[1]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.434      ;
; 0.305 ; ramwriter:rw0|current_state.END_WRITE                                                                                                              ; ramwriter:rw0|current_state.STOP_ALL                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.437      ;
; 0.307 ; ramwriter:rw0|current_state.STOP_ALL                                                                                                               ; ramwriter:rw0|r_wbit                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.439      ;
; 0.308 ; ramwriter:rw0|r_address[6]                                                                                                                         ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a51~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.185      ; 0.597      ;
; 0.308 ; ramwriter:rw0|r_address[0]                                                                                                                         ; ramwriter:rw0|r_address[1]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.440      ;
; 0.316 ; ramwriter:rw0|current_state.INIT_STATE                                                                                                             ; ramwriter:rw0|current_state.START_WRITE                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.448      ;
; 0.321 ; ramwriter:rw0|clk_ctr[0]                                                                                                                           ; ramwriter:rw0|clk_ctr[1]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.453      ;
; 0.324 ; ramwriter:rw0|current_state.INIT_STATE                                                                                                             ; ramwriter:rw0|clk_ctr[2]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.456      ;
; 0.329 ; ramwriter:rw0|current_state.END_WRITE                                                                                                              ; ramwriter:rw0|clk_ctr[0]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.461      ;
; 0.331 ; ramwriter:rw0|r_address[6]                                                                                                                         ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a47~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.188      ; 0.623      ;
; 0.331 ; ramwriter:rw0|r_address[11]                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a113~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.191      ; 0.626      ;
; 0.331 ; ramwriter:rw0|current_state.INIT_STATE                                                                                                             ; ramwriter:rw0|r_wbit                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.463      ;
; 0.333 ; ramwriter:rw0|r_address[13]                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a47~portb_datain_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.191      ; 0.628      ;
; 0.333 ; ramwriter:rw0|r_address[9]                                                                                                                         ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a113~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.191      ; 0.628      ;
; 0.334 ; ramwriter:rw0|r_address[12]                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a47~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.188      ; 0.626      ;
; 0.336 ; ramwriter:rw0|r_address[11]                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a47~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.188      ; 0.628      ;
; 0.337 ; ramwriter:rw0|r_address[9]                                                                                                                         ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a49~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.193      ; 0.634      ;
; 0.340 ; ramwriter:rw0|r_address[9]                                                                                                                         ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a47~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.188      ; 0.632      ;
; 0.341 ; ramwriter:rw0|r_address[6]                                                                                                                         ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a115~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.195      ; 0.640      ;
; 0.344 ; ramwriter:rw0|r_address[3]                                                                                                                         ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a47~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.188      ; 0.636      ;
; 0.345 ; ramwriter:rw0|r_address[11]                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a49~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.193      ; 0.642      ;
; 0.348 ; ramwriter:rw0|r_address[6]                                                                                                                         ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a49~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.193      ; 0.645      ;
; 0.348 ; ramwriter:rw0|clk_ctr[2]                                                                                                                           ; ramwriter:rw0|current_state.INIT_STATE                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.480      ;
; 0.350 ; ramwriter:rw0|r_address[6]                                                                                                                         ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a122~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.179      ; 0.633      ;
; 0.351 ; ramwriter:rw0|r_address[2]                                                                                                                         ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a18~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.182      ; 0.637      ;
; 0.352 ; heart_beat:heart_beat_clk50|cnt[0]                                                                                                                 ; heart_beat:heart_beat_clk50|cnt[1]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.485      ;
; 0.352 ; ramwriter:rw0|r_address[7]                                                                                                                         ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a113~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.191      ; 0.647      ;
; 0.354 ; ramwriter:rw0|clk_ctr[2]                                                                                                                           ; ramwriter:rw0|clk_ctr[1]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.486      ;
; 0.355 ; ramwriter:rw0|r_address[10]                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a49~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.193      ; 0.652      ;
; 0.360 ; ramwriter:rw0|current_state.START_WRITE                                                                                                            ; ramwriter:rw0|clk_ctr[2]                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.492      ;
; 0.362 ; ramwriter:rw0|r_address[6]                                                                                                                         ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a79~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.174      ; 0.640      ;
; 0.363 ; ramwriter:rw0|r_address[2]                                                                                                                         ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a47~portb_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.188      ; 0.655      ;
; 0.363 ; ramwriter:rw0|r_address[2]                                                                                                                         ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a113~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.191      ; 0.658      ;
; 0.365 ; ramwriter:rw0|current_state.START_WRITE                                                                                                            ; ramwriter:rw0|r_address[0]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.499      ;
; 0.366 ; ramwriter:rw0|r_address[2]                                                                                                                         ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a122~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.179      ; 0.649      ;
; 0.367 ; ramwriter:rw0|r_address[3]                                                                                                                         ; cinnabon_qsys:u0|cinnabon_qsys_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_8742:auto_generated|ram_block1a115~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.195      ; 0.666      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'n/a'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                     ; Launch Clock                                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 2.595 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.314     ; 0.281      ;
; 2.595 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|cent_unit0~OBSERVABLERXDIGITALRESET    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.314     ; 0.281      ;
; 2.596 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|cent_unit0~OBSERVABLETXDIGITALRESET    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.314     ; 0.282      ;
; 2.596 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.314     ; 0.282      ;
; 2.696 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|cent_unit0~OBSERVABLERXANALOGRESET     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; n/a         ; 0.000        ; -2.314     ; 0.382      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                                                                                                                                                                                                  ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 5.579 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|data_reg[30]                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 2.321      ;
; 5.579 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|data_reg[29]                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 2.321      ;
; 5.579 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|data_reg[28]                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 2.321      ;
; 5.579 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|data_reg[25]                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.087     ; 2.321      ;
; 5.625 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 2.292      ;
; 5.625 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 2.292      ;
; 5.625 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 2.292      ;
; 5.625 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 2.292      ;
; 5.625 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[40]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 2.292      ;
; 5.769 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[30]                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.103      ; 2.321      ;
; 5.769 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[29]                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.103      ; 2.321      ;
; 5.769 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[28]                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.103      ; 2.321      ;
; 5.769 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[25]                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.103      ; 2.321      ;
; 5.782 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:sgdma_m_read_limiter|last_channel[0]                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; 0.143      ; 2.348      ;
; 5.812 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[3]        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 2.105      ;
; 5.812 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 2.105      ;
; 5.812 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|sw_reset_d1                                                                                                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.037     ; 2.138      ;
; 5.812 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|sw_reset_request                                                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.037     ; 2.138      ;
; 5.812 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][115]                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 2.105      ;
; 5.813 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.068     ; 2.106      ;
; 5.813 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.068     ; 2.106      ;
; 5.813 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.067     ; 2.107      ;
; 5.813 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[7] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.067     ; 2.107      ;
; 5.813 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[8] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.067     ; 2.107      ;
; 5.813 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[9] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.067     ; 2.107      ;
; 5.813 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|reset_n                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.036     ; 2.138      ;
; 5.813 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 2.104      ;
; 5.813 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 2.104      ;
; 5.813 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 2.104      ;
; 5.813 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 2.104      ;
; 5.813 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 2.104      ;
; 5.813 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 2.104      ;
; 5.813 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.070     ; 2.104      ;
; 5.813 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9]        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.065     ; 2.109      ;
; 5.813 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.065     ; 2.109      ;
; 5.813 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.065     ; 2.109      ;
; 5.813 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.065     ; 2.109      ;
; 5.813 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13]       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.065     ; 2.109      ;
; 5.813 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.065     ; 2.109      ;
; 5.813 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 2.101      ;
; 5.813 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.067     ; 2.107      ;
; 5.813 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 2.101      ;
; 5.813 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][119]                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.071     ; 2.103      ;
; 5.813 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][119]                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.071     ; 2.103      ;
; 5.813 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][117]                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.071     ; 2.103      ;
; 5.813 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][117]                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.071     ; 2.103      ;
; 5.813 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][118]                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.071     ; 2.103      ;
; 5.813 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][118]                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.071     ; 2.103      ;
; 5.813 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][113]                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.071     ; 2.103      ;
; 5.813 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][113]                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.071     ; 2.103      ;
; 5.813 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][116]                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.071     ; 2.103      ;
; 5.813 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][116]                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.071     ; 2.103      ;
; 5.813 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][115]                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.071     ; 2.103      ;
; 5.813 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[1][114]                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.071     ; 2.103      ;
; 5.813 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem[0][114]                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.071     ; 2.103      ;
; 5.813 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[63]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.067     ; 2.107      ;
; 5.813 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 2.101      ;
; 5.813 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[55]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 2.101      ;
; 5.813 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[54]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 2.101      ;
; 5.813 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[52]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 2.101      ;
; 5.813 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[51]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 2.101      ;
; 5.813 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[50]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 2.101      ;
; 5.813 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[49]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 2.101      ;
; 5.813 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[41]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 2.101      ;
; 5.813 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[39]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 2.101      ;
; 5.813 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[38]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 2.101      ;
; 5.813 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[37]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 2.101      ;
; 5.813 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[35]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 2.101      ;
; 5.813 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[34]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 2.101      ;
; 5.813 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[33]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.067     ; 2.107      ;
; 5.813 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[32]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.073     ; 2.101      ;
; 5.814 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|count[0]                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 2.095      ;
; 5.814 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_cmd_width_adapter|use_reg                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.078     ; 2.095      ;
; 5.814 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.077     ; 2.096      ;
; 5.814 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.077     ; 2.096      ;
; 5.814 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]             ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.077     ; 2.096      ;
; 5.814 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 2.099      ;
; 5.814 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 2.099      ;
; 5.814 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 2.099      ;
; 5.814 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.076     ; 2.097      ;
; 5.814 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9]                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.076     ; 2.097      ;
; 5.814 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[10]                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.076     ; 2.097      ;
; 5.814 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.076     ; 2.097      ;
; 5.814 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.074     ; 2.099      ;
; 5.814 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[44]            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.077     ; 2.096      ;
; 5.814 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[26]                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.067     ; 2.106      ;
; 5.814 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|data_reg[26]                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.067     ; 2.106      ;
; 5.814 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[24]                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.067     ; 2.106      ;
; 5.814 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|data_reg[24]                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.067     ; 2.106      ;
; 5.814 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[20]                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.067     ; 2.106      ;
; 5.814 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|data_reg[20]                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.067     ; 2.106      ;
; 5.814 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[18]                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.066     ; 2.107      ;
; 5.814 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|data_reg[18]                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.066     ; 2.107      ;
; 5.814 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[17]                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.066     ; 2.107      ;
; 5.814 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|data_reg[17]                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.066     ; 2.107      ;
; 5.814 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[16]                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.066     ; 2.107      ;
; 5.814 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|data_reg[16]                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.066     ; 2.107      ;
; 5.814 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[15]                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.066     ; 2.107      ;
; 5.814 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sgdma_csr_rsp_width_adapter|data_reg[15]                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.066     ; 2.107      ;
; 5.814 ; cinnabon_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; cinnabon_qsys:u0|cinnabon_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sgdma_csr_translator|av_readdata_pre[14]                                                                                               ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 8.000        ; -0.066     ; 2.107      ;
+-------+--------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                            ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 0.491 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[2]                                                                                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.620      ;
; 0.491 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[1]                                                                                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.620      ;
; 0.491 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[6]                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.620      ;
; 0.491 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_stable                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.620      ;
; 0.491 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[5]                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.620      ;
; 0.491 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[0]                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.620      ;
; 0.491 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[1]                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.620      ;
; 0.491 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[2]                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.620      ;
; 0.491 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[3]                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.620      ;
; 0.491 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_cnt[4]                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.620      ;
; 0.578 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rxdigitalreset_r                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.707      ;
; 0.578 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|txdigitalreset_r                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.707      ;
; 0.578 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|serdes_rst_state~5                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.707      ;
; 0.578 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ws_tmr_eq_0                                                                                                                                                                            ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.707      ;
; 0.578 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ld_ws_tmr                                                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.707      ;
; 0.578 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|ld_ws_tmr_short                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.707      ;
; 0.578 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|serdes_rst_state~4                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.707      ;
; 0.578 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0|rx_pll_locked_r[1]                                                                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.707      ;
; 0.578 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[0]                                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.707      ;
; 0.578 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[2]                                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.707      ;
; 0.578 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_cnt[1]                                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.707      ;
; 0.578 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_sync_r                                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.707      ;
; 0.578 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[2]                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.707      ;
; 0.578 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[1]                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.707      ;
; 0.578 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|busy_altgxb_reconfig_r[0]                                                                                                                                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.707      ;
; 0.578 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|rx_pll_freq_locked_r[0]                                                                                                                                                                ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.045      ; 0.707      ;
; 0.699 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[19]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.065      ; 0.848      ;
; 0.699 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[13]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.065      ; 0.848      ;
; 0.699 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[16]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.065      ; 0.848      ;
; 0.699 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[17]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.065      ; 0.848      ;
; 0.699 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[18]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.065      ; 0.848      ;
; 0.704 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[5]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.059      ; 0.847      ;
; 0.704 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[6]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.059      ; 0.847      ;
; 0.704 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[8]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.059      ; 0.847      ;
; 0.711 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[1]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.059      ; 0.854      ;
; 0.711 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[2]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.059      ; 0.854      ;
; 0.711 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[3]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.059      ; 0.854      ;
; 0.711 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[4]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.059      ; 0.854      ;
; 0.711 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[7]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.059      ; 0.854      ;
; 0.711 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[9]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.059      ; 0.854      ;
; 0.720 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[14]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.066      ; 0.870      ;
; 0.720 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[0]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.066      ; 0.870      ;
; 0.720 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[10]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.066      ; 0.870      ;
; 0.720 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[11]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.066      ; 0.870      ;
; 0.720 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[12]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.066      ; 0.870      ;
; 0.720 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|waitstate_timer[15]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.066      ; 0.870      ;
; 0.720 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|arst_r[2]                                                                                                                                           ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|altpcie_rs_serdes:altgx_reset|pll_locked_r[0]                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.066      ; 0.870      ;
; 0.774 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a0 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.208      ; 1.072      ;
; 0.774 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a1 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.208      ; 1.072      ;
; 0.774 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a2 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.208      ; 1.072      ;
; 0.774 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a3 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.208      ; 1.072      ;
; 0.774 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a4 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.208      ; 1.072      ;
; 0.774 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a5 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.208      ; 1.072      ;
; 0.774 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a6 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.208      ; 1.072      ;
; 0.774 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|dffe4 ; cinnabon_qsys:u0|cinnabon_qsys_sgdma:sgdma|cinnabon_qsys_sgdma_chain:the_cinnabon_qsys_sgdma_chain|descriptor_read_which_resides_within_cinnabon_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_qsys_sgdma|altshift_taps:desc_assembler_rtl_0|shift_taps_78n:auto_generated|altsyncram_o2b1:altsyncram2|ram_block5a7 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.208      ; 1.072      ;
; 0.972 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_alloc_1cred                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.043      ; 1.099      ;
; 0.972 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_unitialized                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.043      ; 1.099      ;
; 0.972 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_sent_pipe[0]                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.043      ; 1.099      ;
; 0.972 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|non_posted_hold                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.043      ; 1.099      ;
; 1.069 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[10]                                                                                                                                                                                                        ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.093      ; 1.246      ;
; 1.069 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[9]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.093      ; 1.246      ;
; 1.069 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[8]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.093      ; 1.246      ;
; 1.069 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[7]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.093      ; 1.246      ;
; 1.069 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[6]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.093      ; 1.246      ;
; 1.069 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[5]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.093      ; 1.246      ;
; 1.069 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[4]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.093      ; 1.246      ;
; 1.069 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[3]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.093      ; 1.246      ;
; 1.069 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[2]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.093      ; 1.246      ;
; 1.069 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[1]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.093      ; 1.246      ;
; 1.069 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|rsnt_cntn[0]                                                                                                                                                                                                         ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.093      ; 1.246      ;
; 1.092 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_app[1]                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.070      ; 1.246      ;
; 1.092 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_app[2]                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.070      ; 1.246      ;
; 1.092 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_app[0]                                                                                                                                                                                       ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.070      ; 1.246      ;
; 1.092 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[16]                                                                                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.010      ; 1.186      ;
; 1.092 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[15]                                                                                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.010      ; 1.186      ;
; 1.094 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[7]                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.070      ; 1.248      ;
; 1.094 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[6]                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.070      ; 1.248      ;
; 1.094 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[5]                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.070      ; 1.248      ;
; 1.094 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[4]                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.070      ; 1.248      ;
; 1.094 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[3]                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.070      ; 1.248      ;
; 1.094 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[2]                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.070      ; 1.248      ;
; 1.094 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[1]                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.070      ; 1.248      ;
; 1.094 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal|reset_n_rr                                                                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_txcred_patch:txcred_patch0|nph_cred_cons[0]                                                                                                                                                                                      ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.070      ; 1.248      ;
; 1.114 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[4]                                                                                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.003      ; 1.201      ;
; 1.114 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[7]                                                                                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.003      ; 1.201      ;
; 1.114 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[8]                                                                                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.003      ; 1.201      ;
; 1.114 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_data[0]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.003      ; 1.201      ;
; 1.114 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[9]                                                                                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.003      ; 1.201      ;
; 1.114 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[14]                                                                                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.003      ; 1.201      ;
; 1.114 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[3]                                                                                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.003      ; 1.201      ;
; 1.114 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[5]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.003      ; 1.201      ;
; 1.114 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_addr[25]                                                                                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.003      ; 1.201      ;
; 1.114 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_ena[0]                                                                                                                                                                     ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.003      ; 1.201      ;
; 1.120 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[5]                                                                                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.000      ; 1.204      ;
; 1.120 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[6]                                                                                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.000      ; 1.204      ;
; 1.120 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[2]                                                                                                                                                                  ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.000      ; 1.204      ;
; 1.120 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|cfg_busdev[11]                                                                                                                                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.000      ; 1.204      ;
; 1.120 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_data[2]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.000      ; 1.204      ;
; 1.120 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_data[9]                                                                                                                                                                    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.000      ; 1.204      ;
; 1.120 ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|msi_data[11]                                                                                                                                                                   ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 0.000        ; 0.000      ; 1.204      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 15.124 ns




+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                                                                              ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                                                                                   ; -0.320  ; 0.118 ; 3.452    ; 0.491   ; 2.000               ;
;  CLOCK2_50                                                                                                         ; N/A     ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK3_50                                                                                                         ; N/A     ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50                                                                                                          ; 11.912  ; 0.175 ; N/A      ; N/A     ; 9.249               ;
;  n/a                                                                                                               ; 14.392  ; 2.595 ; N/A      ; N/A     ; N/A                 ;
;  refclk                                                                                                            ; N/A     ; N/A   ; N/A      ; N/A     ; 4.570               ;
;  u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|transmit_pcs0|hiptxclkout ; N/A     ; N/A   ; N/A      ; N/A     ; 2.000               ;
;  u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|transmit_pma0|clockout    ; N/A     ; N/A   ; N/A      ; N/A     ; 2.000               ;
;  u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                       ; -0.320  ; 0.118 ; 3.452    ; 0.491   ; 3.525               ;
;  u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                          ; N/A     ; N/A   ; N/A      ; N/A     ; 3.971               ;
; Design-wide TNS                                                                                                    ; -10.24  ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK2_50                                                                                                         ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK3_50                                                                                                         ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                                                                                          ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  n/a                                                                                                               ; 0.000   ; 0.000 ; N/A      ; N/A     ; N/A                 ;
;  refclk                                                                                                            ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|transmit_pcs0|hiptxclkout ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|transmit_pma0|clockout    ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                       ; -10.240 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                          ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------------------------------------------------------------------+---------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; DRAM_ADDR[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SCLK    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_MDC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_TX_ER      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_CE_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WP_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RESET_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[10]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[11]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[12]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[13]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[14]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[15]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[16]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[17]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[18]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[19]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[20]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[21]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[22]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[23]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[24]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[25]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[26]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G_SENSOR_SCLK   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_CLKOUT0    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_I2C_SCLK   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PCIE_WAKE_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SMA_CLKOUT      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_ADSC_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_ADSP_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_ADV_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_BE[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_BE[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_BE[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_BE[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_CLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_GW_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_OE_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_WE_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM0_CE_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM1_CE_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TD_RESET_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_RTS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SDAT    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_MDIO       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FAN_CTRL        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[13]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[14]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[15]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[16]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[17]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[18]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[19]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[20]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[21]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[22]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[23]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[24]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[25]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[26]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[27]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[28]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[29]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[30]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[31]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[8]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[9]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[10]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[11]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[12]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[13]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[14]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[15]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[16]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[17]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[18]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[19]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[20]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[21]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[22]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[23]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[24]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[25]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[26]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[27]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[28]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[29]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[30]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[31]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[32]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[33]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[34]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[35]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G_SENSOR_SDAT   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_CLKOUT_N1  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_CLKOUT_N2  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_CLKOUT_P1  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_CLKOUT_P2  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_D[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_D[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_D[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_D[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_I2C_SDAT   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_N[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_N[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_N[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_N[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_N[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_N[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_N[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_N[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_N[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_N[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_N[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_N[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_N[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_N[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_N[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_N[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_N[16] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_P[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_P[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_P[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_P[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_P[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_P[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_P[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_P[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_P[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_P[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_P[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_P[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_P[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_P[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_P[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_P[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_RX_D_P[16] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_N[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_N[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_N[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_N[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_N[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_N[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_N[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_N[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_N[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_N[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_N[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_N[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_N[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_N[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_N[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_N[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_N[16] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSMC_TX_D_P[16] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; CLOCK2_50           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET_INT_N          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET_LINK100        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET_RX_CLK         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET_RX_COL         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET_RX_CRS         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET_RX_DATA[0]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET_RX_DATA[1]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET_RX_DATA[2]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET_RX_DATA[3]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET_RX_DV          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET_RX_ER          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET_TX_CLK         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FL_RY               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; G_SENSOR_INT1       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_CLKIN0         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_CLKIN_N1       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_CLKIN_N2       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_CLKIN_P1       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_CLKIN_P2       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IRDA_RXD            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SD_WP_N             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SMA_CLKIN           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TD_CLK27            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_HS               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_VS               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_CTS            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RXD            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EEP_I2C_SDAT        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET_MDIO           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FAN_CTRL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FS_DQ[0]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[1]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[2]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[3]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[4]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[5]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[6]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[7]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[8]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[9]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[10]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[11]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[12]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[13]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[14]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[15]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[16]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[17]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[18]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[19]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[20]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[21]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[22]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[23]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[24]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[25]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[26]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[27]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[28]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[29]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[30]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[31]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[16]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[17]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[18]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[19]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[20]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[21]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[22]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[23]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[24]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[25]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[26]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[27]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[28]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[29]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[30]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[31]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[32]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[33]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[34]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[35]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; G_SENSOR_SDAT       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; HSMC_CLKOUT_N1      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_CLKOUT_N2      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_CLKOUT_P1      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_CLKOUT_P2      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_D[0]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_D[1]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_D[2]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_D[3]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_I2C_SDAT       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_N[0]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_N[1]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_N[2]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_N[3]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_N[4]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_N[5]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_N[6]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_N[7]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_N[8]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_N[9]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_N[10]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_N[11]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_N[12]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_N[13]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_N[14]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_N[15]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_N[16]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[0]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[1]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[2]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[3]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[4]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[5]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[6]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[7]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[8]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[9]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[10]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[11]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[12]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[13]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[14]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[15]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_RX_D_P[16]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_N[0]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_N[1]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_N[2]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_N[3]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_N[4]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_N[5]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_N[6]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_N[7]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_N[8]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_N[9]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_N[10]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_N[11]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_N[12]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_N[13]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_N[14]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_N[15]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_N[16]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_P[0]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_P[1]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_P[2]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_P[3]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_P[4]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_P[5]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_P[6]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_P[7]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_P[8]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_P[9]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_P[10]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_P[11]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_P[12]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_P[13]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_P[14]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_P[15]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HSMC_TX_D_P[16]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_CMD              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PCIE_PERST_N        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_ADDR[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_CE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_OE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WP_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FS_ADDR[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[16]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FS_ADDR[17]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[18]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[19]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[20]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[21]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[22]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[23]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[24]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[25]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[26]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; G_SENSOR_SCLK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX0[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HSMC_CLKOUT0    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HSMC_I2C_SCLK   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SCLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_EN          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_ON          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_RW          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; PCIE_WAKE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SD_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SMA_CLKOUT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_ADSC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_ADSP_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_ADV_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_BE[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_BE[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_BE[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_BE[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_GW_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_OE_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_WE_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM0_CE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM1_CE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TD_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; UART_RTS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; UART_TXD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; DRAM_DQ[18]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FAN_CTRL        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; FS_DQ[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FS_DQ[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[20]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[21]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[22]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FS_DQ[23]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[24]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[25]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[26]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[27]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[28]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[29]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[30]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[31]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; GPIO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; GPIO[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[16]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[17]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[18]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[19]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[20]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[21]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[22]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[23]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[24]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[25]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[26]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[27]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[28]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[29]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[30]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[31]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[32]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[33]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[34]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[35]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; G_SENSOR_SDAT   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HSMC_CLKOUT_N1  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT_N2  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT_P1  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT_P2  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_D[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_D[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_D[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_D[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_I2C_SDAT   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SDAT        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; LCD_DATA[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_CMD          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.59e-09 V                   ; 2.37 V              ; -0.038 V            ; 0.188 V                              ; 0.093 V                              ; 3.06e-10 s                  ; 2.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.59e-09 V                  ; 2.37 V             ; -0.038 V           ; 0.188 V                             ; 0.093 V                             ; 3.06e-10 s                 ; 2.83e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_ADDR[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SCLK    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_CE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_OE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WP_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FS_ADDR[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[16]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FS_ADDR[17]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[18]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[19]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[20]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[21]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[22]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[23]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[24]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[25]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[26]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; G_SENSOR_SCLK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX0[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT0    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_I2C_SCLK   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SCLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_EN          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_ON          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_RW          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; PCIE_WAKE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SD_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SMA_CLKOUT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_ADSC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_ADSP_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_ADV_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_BE[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_BE[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_BE[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_BE[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_GW_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_OE_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_WE_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM0_CE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM1_CE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; TD_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; UART_RTS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; UART_TXD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FAN_CTRL        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; FS_DQ[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FS_DQ[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[20]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[21]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[22]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FS_DQ[23]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[24]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[25]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[26]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[27]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[28]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[29]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[30]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[31]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; GPIO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; GPIO[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[16]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[17]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[18]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[19]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[20]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[21]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[22]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[23]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[24]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[25]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[26]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[27]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[28]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[29]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[30]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[31]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[32]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[33]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[34]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[35]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; G_SENSOR_SDAT   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HSMC_CLKOUT_N1  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT_N2  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT_P1  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT_P2  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_D[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_D[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_D[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_D[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_I2C_SDAT   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_P[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_N[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_TX_D_P[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SDAT        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_CMD          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.55e-07 V                   ; 2.35 V              ; -0.00881 V          ; 0.093 V                              ; 0.011 V                              ; 4.44e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.55e-07 V                  ; 2.35 V             ; -0.00881 V         ; 0.093 V                             ; 0.011 V                             ; 4.44e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_ADDR[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CAS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CKE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_RAS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_WE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EEP_I2C_SCLK    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_CE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_OE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WP_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FS_ADDR[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[16]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FS_ADDR[17]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[18]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[19]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[20]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[21]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[22]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[23]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[24]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[25]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[26]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; G_SENSOR_SCLK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX0[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX1[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX6[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_CLKOUT0    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_I2C_SCLK   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SCLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_EN          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_ON          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_RS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_RW          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LEDR[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; PCIE_WAKE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SD_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SMA_CLKOUT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_ADSC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_ADSP_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_ADV_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_BE[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_BE[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_BE[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_BE[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_GW_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_OE_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_WE_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM0_CE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM1_CE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; TD_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; UART_RTS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; UART_TXD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[16]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[17]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_DQ[18]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[19]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[20]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[21]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[22]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[23]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[24]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[25]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[26]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[27]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[28]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[29]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[30]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[31]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EEP_I2C_SDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FAN_CTRL        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FS_DQ[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FS_DQ[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[20]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[21]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[22]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FS_DQ[23]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[24]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[25]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[26]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[27]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[28]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[29]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[30]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[31]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[16]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[17]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[18]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[19]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[20]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[21]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[22]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[23]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[24]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[25]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[26]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[27]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[28]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[29]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[30]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[31]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[32]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[33]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[34]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[35]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; G_SENSOR_SDAT   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HSMC_CLKOUT_N1  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_CLKOUT_N2  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_CLKOUT_P1  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_CLKOUT_P2  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_D[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_D[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_D[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_D[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_I2C_SDAT   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HSMC_RX_D_N[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_N[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_N[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_N[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_N[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_N[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_N[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_N[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_N[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_N[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_N[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_N[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_N[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_N[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_N[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_N[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_N[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_P[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_P[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_P[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_P[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_P[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_P[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_P[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_P[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_P[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_P[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_P[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_P[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_P[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_P[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_P[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_P[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_RX_D_P[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_N[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_N[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_N[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_N[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_N[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_N[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_N[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_N[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_N[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_N[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_N[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_N[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_N[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_N[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_N[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_N[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_N[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HSMC_TX_D_P[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; I2C_SDAT        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LCD_DATA[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_CMD          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.26e-08 V                   ; 2.73 V              ; -0.0622 V           ; 0.148 V                              ; 0.088 V                              ; 2.68e-10 s                  ; 2.25e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.26e-08 V                  ; 2.73 V             ; -0.0622 V          ; 0.148 V                             ; 0.088 V                             ; 2.68e-10 s                 ; 2.25e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                  ; To Clock                                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                    ; CLOCK_50                                                                    ; 2922     ; 0        ; 0        ; 0        ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 334650   ; 0        ; 0        ; 0        ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 33       ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                  ; To Clock                                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                    ; CLOCK_50                                                                    ; 2922     ; 0        ; 0        ; 0        ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 334650   ; 0        ; 0        ; 0        ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0    ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 33       ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                  ; To Clock                                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------+----------+----------+----------+
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 4241     ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                  ; To Clock                                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------+----------+----------+----------+
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout ; 4241     ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 3     ; 3    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-----------+-------------+
; Target                                                                                                                   ; Clock                                                                                                                    ; Type      ; Status      ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-----------+-------------+
; CLOCK2_50                                                                                                                ; CLOCK2_50                                                                                                                ; Base      ; Constrained ;
; CLOCK3_50                                                                                                                ; CLOCK3_50                                                                                                                ; Base      ; Constrained ;
; CLOCK_50                                                                                                                 ; CLOCK_50                                                                                                                 ; Base      ; Constrained ;
; PCIE_REFCLK_P                                                                                                            ; refclk                                                                                                                   ; Base      ; Constrained ;
; u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1|clk[0]  ; u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1|clk[0]  ; Generated ; Constrained ;
; u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1|clk[1]  ; u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1|clk[1]  ; Generated ; Constrained ;
; u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1|clk[2]  ; u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1|clk[2]  ; Generated ; Constrained ;
; u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1|icdrclk ; u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1|icdrclk ; Generated ; Constrained ;
; u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|receive_pma0|clockout            ; u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|receive_pma0|clockout            ; Generated ; Constrained ;
; u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|transmit_pcs0|hiptxclkout        ; u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|transmit_pcs0|hiptxclkout        ; Generated ; Constrained ;
; u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|transmit_pma0|clockout           ; u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|transmit_pma0|clockout           ; Generated ; Constrained ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                              ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout                                              ; Generated ; Constrained ;
; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                                 ; u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0                                                 ; Generated ; Constrained ;
+--------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; PCIE_PERST_N ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; PCIE_PERST_N ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Jan 22 23:56:00 2020
Info: Command: quartus_sta cinnabon -c cinnabon
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332104): Reading SDC File: 'cinnabon.sdc'
Warning (332174): Ignored filter at cinnabon.sdc(15): *central_clk_div0* could not be matched with a clock File: D:/cinnabon/cinnabon.sdc Line: 15
Warning (332174): Ignored filter at cinnabon.sdc(15): *_hssi_pcie_hip* could not be matched with a clock File: D:/cinnabon/cinnabon.sdc Line: 15
Warning (332049): Ignored set_clock_groups at cinnabon.sdc(15): Argument -group with value [get_clocks { *central_clk_div0* }] contains zero elements File: D:/cinnabon/cinnabon.sdc Line: 15
    Info (332050): set_clock_groups -exclusive -group [get_clocks { *central_clk_div0* }] -group [get_clocks { *_hssi_pcie_hip* }] File: D:/cinnabon/cinnabon.sdc Line: 15
Warning (332049): Ignored set_clock_groups at cinnabon.sdc(15): Argument -group with value [get_clocks { *_hssi_pcie_hip* }] contains zero elements File: D:/cinnabon/cinnabon.sdc Line: 15
Warning (332174): Ignored filter at cinnabon.sdc(16): refclk*clkout could not be matched with a clock File: D:/cinnabon/cinnabon.sdc Line: 16
Warning (332174): Ignored filter at cinnabon.sdc(16): *div0*coreclkout could not be matched with a clock File: D:/cinnabon/cinnabon.sdc Line: 16
Warning (332049): Ignored set_clock_groups at cinnabon.sdc(16): Argument -group with value [get_clocks { refclk*clkout }] contains zero elements File: D:/cinnabon/cinnabon.sdc Line: 16
    Info (332050): set_clock_groups -exclusive -group [get_clocks { refclk*clkout }] -group [get_clocks { *div0*coreclkout}] File: D:/cinnabon/cinnabon.sdc Line: 16
Warning (332049): Ignored set_clock_groups at cinnabon.sdc(16): Argument -group with value [get_clocks { *div0*coreclkout}] contains zero elements File: D:/cinnabon/cinnabon.sdc Line: 16
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|transmit_pcs0|localrefclk} -duty_cycle 50.00 -name {u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|transmit_pcs0|hiptxclkout} {u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|transmit_pcs0|hiptxclkout}
    Info (332110): create_generated_clock -source {u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|transmit_pcs0|hiptxclkout} -divide_by 2 -duty_cycle 50.00 -name {u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0} {u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0}
    Info (332110): create_generated_clock -source {u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0} -duty_cycle 50.00 -name {u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout} {u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout}
    Info (332110): create_generated_clock -source {u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1|clk[1]} -duty_cycle 50.00 -name {u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|transmit_pma0|clockout} {u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|transmit_pma0|clockout}
    Info (332110): create_generated_clock -source {u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name {u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1|icdrclk} {u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1|icdrclk}
    Info (332110): create_generated_clock -source {u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name {u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1|clk[0]} {u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1|clk[1]} {u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name {u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1|clk[2]} {u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1|icdrclk} -divide_by 5 -duty_cycle 50.00 -name {u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|receive_pma0|clockout} {u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|receive_pma0|clockout}
    Info (332110): set_max_delay -to [get_ports { cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|receive_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|receive_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|receive_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|cent_unit0~OBSERVABLERXDIGITALRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|cent_unit0~OBSERVABLETXDIGITALRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|cent_unit0~OBSERVABLERXANALOGRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|cent_unit0~OBSERVABLERXANALOGRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|transmit_pcs0~OBSERVABLEQUADRESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|transmit_pcs0~OBSERVABLEQUADRESET }] 0.000
    Info (332110): set_max_delay -to [get_ports { cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 20.000
    Info (332110): set_min_delay -to [get_ports { cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|cinnabon_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8:cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|transmit_pcs0~OBSERVABLE_DIGITAL_RESET }] 0.000
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'cinnabon_qsys/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc'
Warning (332174): Ignored filter at altera_pci_express.sdc(14): *refclk_export could not be matched with a port or pin or register or keeper or net or combinational node or node File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc Line: 14
Warning (332049): Ignored create_clock at altera_pci_express.sdc(14): Argument <targets> is not an object ID File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc Line: 14
    Info (332050): create_clock -period "100 MHz" -name {refclk_pci_express} {*refclk_export} File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc Line: 14
Warning (332174): Ignored filter at altera_pci_express.sdc(16): *tx_digitalreset_reg0c[0] could not be matched with a clock or keeper or register or port or pin or cell or partition File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc Line: 16
Warning (332049): Ignored set_false_path at altera_pci_express.sdc(16): Argument <to> is not an object ID File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc Line: 16
    Info (332050): set_false_path -to {*tx_digitalreset_reg0c[0]} File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc Line: 16
Warning (332174): Ignored filter at altera_pci_express.sdc(17): *rx_digitalreset_reg0c[0] could not be matched with a clock or keeper or register or port or pin or cell or partition File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc Line: 17
Warning (332049): Ignored set_false_path at altera_pci_express.sdc(17): Argument <to> is not an object ID File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc Line: 17
    Info (332050): set_false_path -to {*rx_digitalreset_reg0c[0]} File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc Line: 17
Warning (332174): Ignored filter at altera_pci_express.sdc(18): *central_clk_div0* could not be matched with a clock File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc Line: 18
Warning (332054): Assignment set_clock_groups is accepted but has some problems at altera_pci_express.sdc(18): Argument -group with value [get_clocks { *central_clk_div0* }] contains zero elements File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc Line: 18
    Info (332050): set_clock_groups -exclusive -group [get_clocks { *central_clk_div0* }] -group [get_clocks { *_hssi_pcie_hip* }] File: D:/cinnabon/cinnabon_qsys/synthesis/submodules/altera_pci_express.sdc Line: 18
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1  from: inclk[0]  to: fref
    Info (332098): From: u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0  to: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip
    Info (332098): From: u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pldclk  to: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|l2_exit
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.320
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.320             -10.240 u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):    11.912               0.000 CLOCK_50 
    Info (332119):    14.392               0.000 n/a 
Info (332146): Worst-case hold slack is 0.315
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.315               0.000 u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.392               0.000 CLOCK_50 
    Info (332119):     5.128               0.000 n/a 
Info (332146): Worst-case recovery slack is 3.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.452               0.000 u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
Info (332146): Worst-case removal slack is 1.031
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.031               0.000 u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
Info (332146): Worst-case minimum pulse width slack is 2.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.000               0.000 u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|transmit_pcs0|hiptxclkout 
    Info (332119):     2.000               0.000 u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|transmit_pma0|clockout 
    Info (332119):     3.575               0.000 u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     3.977               0.000 u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 
    Info (332119):     4.813               0.000 refclk 
    Info (332119):     9.662               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 14.227 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1  from: inclk[0]  to: fref
    Info (332098): From: u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0  to: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip
    Info (332098): From: u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pldclk  to: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|l2_exit
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.370
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.370               0.000 u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):    12.583               0.000 CLOCK_50 
    Info (332119):    14.865               0.000 n/a 
Info (332146): Worst-case hold slack is 0.315
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.315               0.000 u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.344               0.000 CLOCK_50 
    Info (332119):     4.697               0.000 n/a 
Info (332146): Worst-case recovery slack is 3.883
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.883               0.000 u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
Info (332146): Worst-case removal slack is 0.939
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.939               0.000 u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
Info (332146): Worst-case minimum pulse width slack is 2.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.000               0.000 u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|transmit_pcs0|hiptxclkout 
    Info (332119):     2.000               0.000 u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|transmit_pma0|clockout 
    Info (332119):     3.525               0.000 u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     3.971               0.000 u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 
    Info (332119):     4.811               0.000 refclk 
    Info (332119):     9.648               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 14.412 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|pll0|auto_generated|pll1  from: inclk[0]  to: fref
    Info (332098): From: u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0  to: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|tl_cfg_ctl_wr_hip
    Info (332098): From: u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pldclk  to: cinnabon_qsys:u0|cinnabon_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|l2_exit
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.964
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.964               0.000 u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):    15.364               0.000 CLOCK_50 
    Info (332119):    17.133               0.000 n/a 
Info (332146): Worst-case hold slack is 0.118
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.118               0.000 u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     0.175               0.000 CLOCK_50 
    Info (332119):     2.595               0.000 n/a 
Info (332146): Worst-case recovery slack is 5.579
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.579               0.000 u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
Info (332146): Worst-case removal slack is 0.491
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.491               0.000 u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
Info (332146): Worst-case minimum pulse width slack is 2.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.000               0.000 u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|transmit_pcs0|hiptxclkout 
    Info (332119):     2.000               0.000 u0|pcie_ip|altgx_internal|cinnabon_qsys_pcie_ip_altgx_internal_alt_c3gxb_dfh8_component|transmit_pma0|clockout 
    Info (332119):     3.681               0.000 u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|coreclkout 
    Info (332119):     3.994               0.000 u0|pcie_ip|pcie_internal_hip|cyclone_iii.cycloneiv_hssi_pcie_hip|pclkch0 
    Info (332119):     4.570               0.000 refclk 
    Info (332119):     9.249               0.000 CLOCK_50 
    Info (332119):    16.000               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 15.124 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 931 megabytes
    Info: Processing ended: Wed Jan 22 23:56:08 2020
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08


