Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: wbuart.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "wbuart.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "wbuart"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : wbuart
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface\ufifo.v" into library work
Parsing module <ufifo>.
Analyzing Verilog file "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface\txuart.v" into library work
Parsing module <txuart>.
Analyzing Verilog file "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface\rxuart.v" into library work
Parsing module <rxuart>.
Analyzing Verilog file "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface\wbuart.v" into library work
Parsing module <wbuart>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <wbuart>.

Elaborating module <rxuart(INITIAL_SETUP=31'b011001)>.
WARNING:HDLCompiler:413 - "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface\rxuart.v" Line 186: Result of 29-bit expression is truncated to fit in 28-bit target.
WARNING:HDLCompiler:413 - "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface\rxuart.v" Line 298: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <ufifo(LGFLEN=4'b0100,RXFIFO=1)>.

Elaborating module <ufifo(LGFLEN=4'b0100,RXFIFO=0)>.

Elaborating module <txuart(INITIAL_SETUP=31'b011001)>.
WARNING:HDLCompiler:1127 - "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface\txuart.v" Line 144: Assignment to data_bits ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface\txuart.v" Line 148: Assignment to i_parity_odd ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface\txuart.v" Line 220: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface\wbuart.v" Line 431: Assignment to unused ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <wbuart>.
    Related source file is "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface\wbuart.v".
        INITIAL_SETUP = 31'b0000000000000000000000000011001
        LGFLEN = 4'b0100
        HARDWARE_FLOW_CONTROL_PRESENT = 1'b1
WARNING:Xst:647 - Input <i_wb_data<31:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_wb_cyc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <o_rts_n>.
    Found 1-bit register for signal <rxf_wb_read>.
    Found 1-bit register for signal <r_rx_perr>.
    Found 1-bit register for signal <rx_uart_reset>.
    Found 1-bit register for signal <txf_wb_write>.
    Found 8-bit register for signal <txf_wb_data>.
    Found 1-bit register for signal <r_tx_break>.
    Found 1-bit register for signal <tx_uart_reset>.
    Found 2-bit register for signal <r_wb_addr>.
    Found 1-bit register for signal <r_wb_ack>.
    Found 1-bit register for signal <o_wb_ack>.
    Found 32-bit register for signal <o_wb_data>.
    Found 31-bit register for signal <uart_setup>.
    Found 32-bit 4-to-1 multiplexer for signal <r_wb_addr[1]_wb_tx_data[31]_wide_mux_29_OUT> created at line 415.
    Found 4-bit comparator greater for signal <check_cutoff[3]_rxf_status[5]_LessThan_7_o> created at line 194
    Summary:
	inferred  82 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <wbuart> synthesized.

Synthesizing Unit <rxuart>.
    Related source file is "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface\rxuart.v".
        INITIAL_SETUP = 31'b0000000000000000000000000011001
WARNING:Xst:647 - Input <i_setup<30:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <qq_uart>.
    Found 1-bit register for signal <ck_uart>.
    Found 28-bit register for signal <chg_counter>.
    Found 1-bit register for signal <o_break>.
    Found 1-bit register for signal <line_synch>.
    Found 1-bit register for signal <half_baud_time>.
    Found 30-bit register for signal <r_setup>.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <data_reg>.
    Found 1-bit register for signal <calc_parity>.
    Found 1-bit register for signal <o_parity_err>.
    Found 1-bit register for signal <o_frame_err>.
    Found 1-bit register for signal <pre_wr>.
    Found 8-bit register for signal <o_data>.
    Found 1-bit register for signal <o_wr>.
    Found 28-bit register for signal <baud_counter>.
    Found 1-bit register for signal <zero_baud_counter>.
    Found 1-bit register for signal <q_uart>.
    Found 24-bit subtractor for signal <n0121[23:0]> created at line 150.
    Found 28-bit subtractor for signal <clocks_per_baud[27]_GND_2_o_sub_79_OUT> created at line 445.
    Found 28-bit subtractor for signal <baud_counter[27]_GND_2_o_sub_82_OUT> created at line 448.
    Found 28-bit adder for signal <chg_counter[27]_GND_2_o_add_8_OUT> created at line 186.
    Found 4-bit adder for signal <state[3]_GND_2_o_add_32_OUT> created at line 298.
    Found 4x4-bit Read Only RAM for signal <data_bits[1]_GND_2_o_wide_mux_29_OUT>
    Found 8-bit 4-to-1 multiplexer for signal <data_bits[1]_GND_2_o_wide_mux_68_OUT> created at line 413.
    Found 1-bit comparator equal for signal <n0012> created at line 183
    Found 28-bit comparator greater for signal <chg_counter[27]_break_condition[27]_LessThan_8_o> created at line 185
    Found 28-bit comparator lessequal for signal <n0027> created at line 221
    Found 4-bit comparator greater for signal <n0031> created at line 228
    Found 4-bit comparator greater for signal <state[3]_GND_2_o_LessThan_32_o> created at line 294
    Found 1-bit comparator equal for signal <n0072> created at line 368
    Found 4-bit comparator lessequal for signal <n0077> created at line 373
    Summary:
	inferred   1 RAM(s).
	inferred   5 Adder/Subtractor(s).
	inferred 118 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred  15 Multiplexer(s).
Unit <rxuart> synthesized.

Synthesizing Unit <ufifo_1>.
    Related source file is "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface\ufifo.v".
        BW = 8
        LGFLEN = 4'b0100
        RXFIFO = 1
    Found 1-bit register for signal <r_ovfl>.
    Found 4-bit register for signal <r_first>.
    Found 1-bit register for signal <will_underflow>.
    Found 4-bit register for signal <r_last>.
    Found 4-bit register for signal <r_next>.
    Found 8-bit register for signal <fifo_here>.
    Found 8-bit register for signal <fifo_next>.
    Found 8-bit register for signal <r_data>.
    Found 2-bit register for signal <osrc>.
    Found 1-bit register for signal <r_empty_n>.
    Found 4-bit register for signal <r_fill>.
    Found 1-bit register for signal <will_overflow>.
    Found 4-bit subtractor for signal <r_first[3]_r_next[3]_sub_49_OUT> created at line 222.
    Found 4-bit subtractor for signal <n0129> created at line 223.
    Found 4-bit adder for signal <w_first_plus_two> created at line 67.
    Found 4-bit adder for signal <w_first_plus_one> created at line 68.
    Found 4-bit adder for signal <r_last[3]_GND_3_o_add_17_OUT> created at line 147.
    Found 4-bit adder for signal <r_first[3]_GND_3_o_add_50_OUT> created at line 223.
    Found 16x8-bit dual-port RAM <Mram_fifo> for signal <fifo>.
    Found 4-bit comparator equal for signal <w_first_plus_two[3]_r_last[3]_equal_5_o> created at line 79
    Found 4-bit comparator equal for signal <w_first_plus_one[3]_r_last[3]_equal_6_o> created at line 80
    Found 4-bit comparator equal for signal <w_last_plus_one[3]_r_first[3]_equal_15_o> created at line 123
    Found 4-bit comparator equal for signal <r_last[3]_r_first[3]_equal_16_o> created at line 125
    Summary:
	inferred   2 RAM(s).
	inferred   6 Adder/Subtractor(s).
	inferred  46 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <ufifo_1> synthesized.

Synthesizing Unit <ufifo_2>.
    Related source file is "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface\ufifo.v".
        BW = 8
        LGFLEN = 4'b0100
        RXFIFO = 0
    Found 1-bit register for signal <r_ovfl>.
    Found 4-bit register for signal <r_first>.
    Found 1-bit register for signal <will_underflow>.
    Found 4-bit register for signal <r_last>.
    Found 4-bit register for signal <r_next>.
    Found 8-bit register for signal <fifo_here>.
    Found 8-bit register for signal <fifo_next>.
    Found 8-bit register for signal <r_data>.
    Found 2-bit register for signal <osrc>.
    Found 1-bit register for signal <r_empty_n>.
    Found 4-bit register for signal <r_fill>.
    Found 1-bit register for signal <will_overflow>.
    Found 4-bit subtractor for signal <r_fill[3]_GND_4_o_sub_50_OUT> created at line 235.
    Found 4-bit adder for signal <w_first_plus_two> created at line 67.
    Found 4-bit adder for signal <w_first_plus_one> created at line 68.
    Found 4-bit adder for signal <r_last[3]_GND_4_o_add_17_OUT> created at line 147.
    Found 4-bit adder for signal <r_fill[3]_GND_4_o_add_48_OUT> created at line 234.
    Found 16x8-bit dual-port RAM <Mram_fifo> for signal <fifo>.
    Found 4-bit comparator equal for signal <w_first_plus_two[3]_r_last[3]_equal_5_o> created at line 79
    Found 4-bit comparator equal for signal <w_first_plus_one[3]_r_last[3]_equal_6_o> created at line 80
    Found 4-bit comparator equal for signal <w_last_plus_one[3]_r_first[3]_equal_15_o> created at line 123
    Found 4-bit comparator equal for signal <r_last[3]_r_first[3]_equal_16_o> created at line 125
    Summary:
	inferred   2 RAM(s).
	inferred   5 Adder/Subtractor(s).
	inferred  46 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   9 Multiplexer(s).
Unit <ufifo_2> synthesized.

Synthesizing Unit <txuart>.
    Related source file is "D:\Gul Bahar Data\FPGAs\XILINX ISE\Wishbone Bus\Wishboneinterface\txuart.v".
        INITIAL_SETUP = 31'b0000000000000000000000000011001
    Found 1-bit register for signal <qq_cts_n>.
    Found 1-bit register for signal <ck_cts>.
    Found 1-bit register for signal <r_busy>.
    Found 4-bit register for signal <state>.
    Found 31-bit register for signal <r_setup>.
    Found 8-bit register for signal <lcl_data>.
    Found 1-bit register for signal <o_uart_tx>.
    Found 1-bit register for signal <calc_parity>.
    Found 1-bit register for signal <zero_baud_counter>.
    Found 28-bit register for signal <baud_counter>.
    Found 1-bit register for signal <last_state>.
    Found 1-bit register for signal <q_cts_n>.
    Found 28-bit subtractor for signal <baud_counter[27]_GND_5_o_sub_46_OUT> created at line 377.
    Found 25-bit subtractor for signal <GND_5_o_GND_5_o_sub_49_OUT> created at line 388.
    Found 28-bit subtractor for signal <clocks_per_baud[27]_GND_5_o_sub_51_OUT> created at line 392.
    Found 28-bit subtractor for signal <clocks_per_baud[27]_GND_5_o_sub_52_OUT> created at line 394.
    Found 4-bit adder for signal <state[3]_GND_5_o_add_14_OUT> created at line 220.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  79 D-type flip-flop(s).
	inferred  25 Multiplexer(s).
Unit <txuart> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x8-bit dual-port RAM                                : 4
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 19
 24-bit subtractor                                     : 1
 25-bit subtractor                                     : 1
 28-bit adder                                          : 1
 28-bit subtractor                                     : 3
 4-bit adder                                           : 10
 4-bit subtractor                                      : 3
# Registers                                            : 67
 1-bit register                                        : 37
 2-bit register                                        : 3
 28-bit register                                       : 3
 30-bit register                                       : 1
 31-bit register                                       : 2
 32-bit register                                       : 1
 4-bit register                                        : 10
 8-bit register                                        : 10
# Comparators                                          : 16
 1-bit comparator equal                                : 2
 28-bit comparator greater                             : 1
 28-bit comparator lessequal                           : 1
 4-bit comparator equal                                : 8
 4-bit comparator greater                              : 3
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 60
 1-bit 2-to-1 multiplexer                              : 26
 28-bit 2-to-1 multiplexer                             : 10
 32-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 16
 8-bit 2-to-1 multiplexer                              : 6
 8-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <r_setup_28> of sequential type is unconnected in block <tx>.
WARNING:Xst:2677 - Node <r_setup_29> of sequential type is unconnected in block <tx>.

Synthesizing (advanced) Unit <rxuart>.
The following registers are absorbed into counter <chg_counter>: 1 register on signal <chg_counter>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_data_bits[1]_GND_2_o_wide_mux_29_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <r_setup<29:28>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <rxuart> synthesized (advanced).

Synthesizing (advanced) Unit <ufifo_1>.
The following registers are absorbed into counter <r_first>: 1 register on signal <r_first>.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <r_last> prevents it from being combined with the RAM <Mram_fifo> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <i_clk>         | rise     |
    |     weA            | connected to signal <i_wr>          | high     |
    |     addrA          | connected to signal <r_first>       |          |
    |     diA            | connected to signal <i_data>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <r_last>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_fifo> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
INFO:Xst:3231 - The small RAM <Mram_fifo1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <i_clk>         | rise     |
    |     weA            | connected to signal <i_wr>          | high     |
    |     addrA          | connected to signal <r_first>       |          |
    |     diA            | connected to signal <i_data>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <r_next>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ufifo_1> synthesized (advanced).

Synthesizing (advanced) Unit <ufifo_2>.
The following registers are absorbed into counter <r_first>: 1 register on signal <r_first>.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <r_last> prevents it from being combined with the RAM <Mram_fifo> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <i_clk>         | rise     |
    |     weA            | connected to signal <i_wr>          | high     |
    |     addrA          | connected to signal <r_first>       |          |
    |     diA            | connected to signal <i_data>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <r_last>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_fifo> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
INFO:Xst:3231 - The small RAM <Mram_fifo1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <i_clk>         | rise     |
    |     weA            | connected to signal <i_wr>          | high     |
    |     addrA          | connected to signal <r_first>       |          |
    |     diA            | connected to signal <i_data>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <r_next>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ufifo_2> synthesized (advanced).
WARNING:Xst:2677 - Node <r_setup_28> of sequential type is unconnected in block <txuart>.
WARNING:Xst:2677 - Node <r_setup_29> of sequential type is unconnected in block <txuart>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x8-bit dual-port distributed RAM                    : 4
 4x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 18
 24-bit subtractor                                     : 1
 25-bit subtractor                                     : 1
 28-bit subtractor                                     : 3
 4-bit adder                                           : 10
 4-bit subtractor                                      : 3
# Counters                                             : 3
 28-bit up counter                                     : 1
 4-bit up counter                                      : 2
# Registers                                            : 333
 Flip-Flops                                            : 333
# Comparators                                          : 16
 1-bit comparator equal                                : 2
 28-bit comparator greater                             : 1
 28-bit comparator lessequal                           : 1
 4-bit comparator equal                                : 8
 4-bit comparator greater                              : 3
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 86
 1-bit 2-to-1 multiplexer                              : 53
 28-bit 2-to-1 multiplexer                             : 9
 32-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 16
 8-bit 2-to-1 multiplexer                              : 6
 8-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <wbuart> ...

Optimizing unit <rxuart> ...

Optimizing unit <ufifo_1> ...

Optimizing unit <ufifo_2> ...

Optimizing unit <txuart> ...
WARNING:Xst:1710 - FF/Latch <o_wb_data_31> (without init value) has a constant value of 0 in block <wbuart>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:3203 - The FF/Latch <txfifo/r_last_0> in Unit <wbuart> is the opposite to the following FF/Latch, which will be removed : <txfifo/r_next_0> 
INFO:Xst:3203 - The FF/Latch <rxfifo/r_last_0> in Unit <wbuart> is the opposite to the following FF/Latch, which will be removed : <rxfifo/r_next_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block wbuart, actual ratio is 13.
FlipFlop tx/zero_baud_counter has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <wbuart> :
	Found 2-bit shift register for signal <o_wb_ack_OBUF>.
	Found 2-bit shift register for signal <rx/qq_uart>.
	Found 2-bit shift register for signal <tx/qq_cts_n>.
Unit <wbuart> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 361
 Flip-Flops                                            : 361
# Shift Registers                                      : 3
 2-bit shift register                                  : 3

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : wbuart.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 849
#      GND                         : 1
#      INV                         : 105
#      LUT1                        : 31
#      LUT2                        : 30
#      LUT3                        : 57
#      LUT4                        : 95
#      LUT5                        : 54
#      LUT6                        : 134
#      MUXCY                       : 180
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 159
# FlipFlops/Latches                : 364
#      FD                          : 139
#      FDE                         : 112
#      FDR                         : 44
#      FDRE                        : 55
#      FDS                         : 7
#      FDSE                        : 7
# RAMS                             : 12
#      RAM16X1D                    : 8
#      RAM32M                      : 4
# Shift Registers                  : 3
#      SRLC16E                     : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 78
#      IBUF                        : 38
#      OBUF                        : 40

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             364  out of  11440     3%  
 Number of Slice LUTs:                  541  out of   5720     9%  
    Number used as Logic:               506  out of   5720     8%  
    Number used as Memory:               35  out of   1440     2%  
       Number used as RAM:               32
       Number used as SRL:                3

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    687
   Number with an unused Flip Flop:     323  out of    687    47%  
   Number with an unused LUT:           146  out of    687    21%  
   Number of fully used LUT-FF pairs:   218  out of    687    31%  
   Number of unique control sets:        23

IO Utilization: 
 Number of IOs:                          81
 Number of bonded IOBs:                  79  out of    102    77%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
i_clk                              | BUFGP                  | 379   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 6.542ns (Maximum Frequency: 152.858MHz)
   Minimum input arrival time before clock: 6.444ns
   Maximum output required time after clock: 5.607ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_clk'
  Clock period: 6.542ns (frequency: 152.858MHz)
  Total number of paths / destination ports: 17848 / 696
-------------------------------------------------------------------------
Delay:               6.542ns (Levels of Logic = 22)
  Source:            tx/state_2 (FF)
  Destination:       tx/baud_counter_27 (FF)
  Source Clock:      i_clk rising
  Destination Clock: i_clk rising

  Data Path: tx/state_2 to tx/baud_counter_27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q            13   0.525   1.326  tx/state_2 (tx/state_2)
     LUT4:I1->O            7   0.235   0.910  tx/Mmux_baud_counter[27]_baud_counter[27]_MUX_210_o131 (tx/Mmux_baud_counter[27]_baud_counter[27]_MUX_210_o13)
     LUT4:I3->O           18   0.254   1.235  tx/mux101191 (tx/mux10119)
     LUT6:I5->O            1   0.254   0.000  tx/Mmux_clocks_per_baud[27]_baud_counter[27]_mux_55_OUT_rs_lut<10> (tx/Mmux_clocks_per_baud[27]_baud_counter[27]_mux_55_OUT_rs_lut<10>)
     MUXCY:S->O            1   0.215   0.000  tx/Mmux_clocks_per_baud[27]_baud_counter[27]_mux_55_OUT_rs_cy<10> (tx/Mmux_clocks_per_baud[27]_baud_counter[27]_mux_55_OUT_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  tx/Mmux_clocks_per_baud[27]_baud_counter[27]_mux_55_OUT_rs_cy<11> (tx/Mmux_clocks_per_baud[27]_baud_counter[27]_mux_55_OUT_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  tx/Mmux_clocks_per_baud[27]_baud_counter[27]_mux_55_OUT_rs_cy<12> (tx/Mmux_clocks_per_baud[27]_baud_counter[27]_mux_55_OUT_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  tx/Mmux_clocks_per_baud[27]_baud_counter[27]_mux_55_OUT_rs_cy<13> (tx/Mmux_clocks_per_baud[27]_baud_counter[27]_mux_55_OUT_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  tx/Mmux_clocks_per_baud[27]_baud_counter[27]_mux_55_OUT_rs_cy<14> (tx/Mmux_clocks_per_baud[27]_baud_counter[27]_mux_55_OUT_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  tx/Mmux_clocks_per_baud[27]_baud_counter[27]_mux_55_OUT_rs_cy<15> (tx/Mmux_clocks_per_baud[27]_baud_counter[27]_mux_55_OUT_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  tx/Mmux_clocks_per_baud[27]_baud_counter[27]_mux_55_OUT_rs_cy<16> (tx/Mmux_clocks_per_baud[27]_baud_counter[27]_mux_55_OUT_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  tx/Mmux_clocks_per_baud[27]_baud_counter[27]_mux_55_OUT_rs_cy<17> (tx/Mmux_clocks_per_baud[27]_baud_counter[27]_mux_55_OUT_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  tx/Mmux_clocks_per_baud[27]_baud_counter[27]_mux_55_OUT_rs_cy<18> (tx/Mmux_clocks_per_baud[27]_baud_counter[27]_mux_55_OUT_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  tx/Mmux_clocks_per_baud[27]_baud_counter[27]_mux_55_OUT_rs_cy<19> (tx/Mmux_clocks_per_baud[27]_baud_counter[27]_mux_55_OUT_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  tx/Mmux_clocks_per_baud[27]_baud_counter[27]_mux_55_OUT_rs_cy<20> (tx/Mmux_clocks_per_baud[27]_baud_counter[27]_mux_55_OUT_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  tx/Mmux_clocks_per_baud[27]_baud_counter[27]_mux_55_OUT_rs_cy<21> (tx/Mmux_clocks_per_baud[27]_baud_counter[27]_mux_55_OUT_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  tx/Mmux_clocks_per_baud[27]_baud_counter[27]_mux_55_OUT_rs_cy<22> (tx/Mmux_clocks_per_baud[27]_baud_counter[27]_mux_55_OUT_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  tx/Mmux_clocks_per_baud[27]_baud_counter[27]_mux_55_OUT_rs_cy<23> (tx/Mmux_clocks_per_baud[27]_baud_counter[27]_mux_55_OUT_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  tx/Mmux_clocks_per_baud[27]_baud_counter[27]_mux_55_OUT_rs_cy<24> (tx/Mmux_clocks_per_baud[27]_baud_counter[27]_mux_55_OUT_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  tx/Mmux_clocks_per_baud[27]_baud_counter[27]_mux_55_OUT_rs_cy<25> (tx/Mmux_clocks_per_baud[27]_baud_counter[27]_mux_55_OUT_rs_cy<25>)
     MUXCY:CI->O           0   0.023   0.000  tx/Mmux_clocks_per_baud[27]_baud_counter[27]_mux_55_OUT_rs_cy<26> (tx/Mmux_clocks_per_baud[27]_baud_counter[27]_mux_55_OUT_rs_cy<26>)
     XORCY:CI->O           1   0.206   0.682  tx/Mmux_clocks_per_baud[27]_baud_counter[27]_mux_55_OUT_rs_xor<27> (tx/clocks_per_baud[27]_baud_counter[27]_mux_55_OUT<27>)
     LUT3:I2->O            1   0.254   0.000  tx/Mmux_clocks_per_baud[27]_break_condition[27]_mux_56_OUT201 (tx/clocks_per_baud[27]_break_condition[27]_mux_56_OUT<27>)
     FDR:D                     0.074          tx/baud_counter_27
    ----------------------------------------
    Total                      6.542ns (2.389ns logic, 4.153ns route)
                                       (36.5% logic, 63.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_clk'
  Total number of paths / destination ports: 330 / 178
-------------------------------------------------------------------------
Offset:              6.444ns (Levels of Logic = 4)
  Source:            i_rst (PAD)
  Destination:       rx/baud_counter_27 (FF)
  Destination Clock: i_clk rising

  Data Path: i_rst to rx/baud_counter_27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.328   1.177  i_rst_IBUF (i_rst_IBUF)
     LUT2:I0->O           40   0.250   1.654  i_rst_rx_uart_reset_OR_45_o1 (i_rst_rx_uart_reset_OR_45_o)
     LUT6:I5->O           28   0.254   1.453  rx/Mmux_state[3]_clocks_per_baud[27]_mux_88_OUT1121 (rx/Mmux_state[3]_clocks_per_baud[27]_mux_88_OUT112)
     LUT6:I5->O            1   0.254   0.000  rx/Mmux_state[3]_clocks_per_baud[27]_mux_88_OUT201 (rx/state[3]_clocks_per_baud[27]_mux_88_OUT<27>)
     FD:D                      0.074          rx/baud_counter_27
    ----------------------------------------
    Total                      6.444ns (2.160ns logic, 4.284ns route)
                                       (33.5% logic, 66.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_clk'
  Total number of paths / destination ports: 38 / 38
-------------------------------------------------------------------------
Offset:              5.607ns (Levels of Logic = 2)
  Source:            txfifo/will_overflow (FF)
  Destination:       o_uart_tx_int (PAD)
  Source Clock:      i_clk rising

  Data Path: txfifo/will_overflow to o_uart_tx_int
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             18   0.525   1.234  txfifo/will_overflow (txfifo/will_overflow)
     INV:I->O              1   0.255   0.681  txfifo/o_status<0>1_INV_0 (o_uart_tx_int_OBUF)
     OBUF:I->O                 2.912          o_uart_tx_int_OBUF (o_uart_tx_int)
    ----------------------------------------
    Total                      5.607ns (3.692ns logic, 1.915ns route)
                                       (65.8% logic, 34.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock i_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clk          |    6.542|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.17 secs
 
--> 

Total memory usage is 4502952 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   14 (   0 filtered)
Number of infos    :   10 (   0 filtered)

