library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity maincontrol is
	port(
			opcode		: in  std_logic_vector(6 downto 0);
			funct3		: in std_logic_vector(2 downto 0);
			funct7		: in std_logic_vector(6 downto 0);
			origALU		: out std_logic;
			dmemread	: out std_logic;
			dmemwrite	: out std_logic;
			bregwrite	: out std_logic;
			branch		: out std_logic;
			data2reg	: out std_logic_vector(2 downto 0);
			jal			: out std_logic;
			
			-- sinal para instrução jalr
			jalr : out std_logic;
			
			-- sinal para instruções addrpos e addine
			rdControl: out std_logic_vector(1 downto 0);
			
			operation	: out std_logic_vector(3 downto 0)
      
	);
end maincontrol;

architecture maincontrol_arch of maincontrol is
	
begin

	process(all)
	begin
		case opcode is
			-- tipo-R
			when "0110011" =>
				origALU	<= '0';
			  dmemread <= '0';	
			  dmemwrite <= '0';
			  data2reg <= "000";
        bregwrite <= '1';	
        branch <= '0';
				jal <= '0';	  
				jalr <= '0';
				rdControl <= "00"; -- se for um tipo R genérico
				
        case funct3 is
          
					--add ou sub
					when "000" =>
						if funct7 = "0000000" then --add
							operation <= "0000";
						elsif funct7 = "0100000" then --sub
							operation <= "0001";
						elsif funct7 = "0000001" then -- instrução addrpos
						    operation <= "0000";
						    rdControl <= "01";
						else 
							operation <= (others=>'0');
						end if;
					
					 --sll
					 when "001" =>
					   operation <= "0010";
					 --slt
					 when "010" =>
					   operation <= "0011";
					 --sltu
					 when "011" =>
					   operation <= "0100";
					 --xor
					 when "100" =>
					   operation <= "0101";
					--srl ou sra
					when "101" =>
						if funct7 = "0000000" then --srl
							operation <= "0110";
						elsif funct7 = "0100000" then --sra
							operation <= "0111";
						else 
							operation <= (others=>'0');
						end if;
					
					--or
					when "110" =>
						operation <= "1000";
					
					--and
					when "111" =>
						operation <= "1001";
					
					when others =>
						operation <= "----";
						
				end case;	
			
			-- lw
			when "0000011"=>
			   origALU	<= '1';
			   dmemread <= '1';	
			   dmemwrite <= '0';
			   data2reg <= "001";
         bregwrite <= '1';	
         branch <= '0';
				 jal <= '0';	
				 jalr <= '0';
				 rdControl <= "00";
				 operation <= "0000";	
                
      -- sw
			when "0100011"=>
				origALU	<= '1';
			  dmemread <= '0';	
			  dmemwrite <= '1';
			  data2reg <= "---";
        bregwrite <= '0';	
        branch <= '0';
				jal <= '0';
				jalr <= '0';
				rdControl <= "00";
				operation <= "0000";
				
             -- branch
			when "1100011"=>
				origALU	<= '0';
			  dmemread <= '0';	
			  dmemwrite <= '0';
			  data2reg <= "---";
        bregwrite <= '0';	
        branch <= '1';
        jal <= '0';
        jalr <= '0';
        rdControl <= "00";
        
          case funct3 is
					
					 --beq
					 when "000" =>
					   operation <= "1010";
						
					 --bne
					 when "001" =>
					   operation <= "1011";
					
					 --blt
					 when "100" =>
					   operation <= "0011";
					
					 --bge
					 when "101" =>
					   operation <= "1100";
											
					 --bltu
					 when "110" =>
					   operation <= "0100";
					
					 --bgeu
					 when "111" =>
					   operation <= "1101";
					
					 when others =>
					   operation <= "----";
						
				  end case;
              
      -- jal
			when "1101111"=>
				origALU	<= '-';
			    dmemread <= '0';	
			    dmemwrite <= '0';
			    data2reg <= "010";
          bregwrite <= '0';	
          branch <= '0';
          jal <= '1';
          jalr <= '0';
          rdControl <= "00";
          operation <= "----";
            
      -- tipo-I exceto loads e jalr
			when "0010011"=>
				origALU	<= '1';
			  dmemread <= '0';	
			  dmemwrite <= '0';
			  data2reg <= "000";
        bregwrite <= '1';	
        branch <= '0';
				jal <= '0';	
				jalr <= '0';
				rdControl <= "00";
				
				case funct3 is
					
					--addi
					when "000" =>
						operation <= "0000";
						
					--slli
					when "001" =>
						operation <= "0010";
					
					--slti
					when "010" =>
						operation <= "0011";
					
					--sltiu
					when "011" =>
						operation <= "0100";
					
					--xori
					when "100" =>
						operation <= "0101";
					
					--srli ou srai
					when "101" =>
						if funct7 = "0000000" then --srli
							operation <= "0110";
						elsif funct7 = "0100000" then --srai
							operation <= "0111";
						else 
							operation <= (others=>'0');
						end if;
					
					--ori
					when "110" =>
						operation <= "1000";
					
					--andi
					when "111" =>
						operation <= "1001";
					
					when others =>
						operation <= "----";
						
				end case;	
			
			--lui
			when "0110111"=>
				origALU	<= '-';
			  dmemread <= '0';	
			  dmemwrite <= '0';
			  data2reg <= "011";
        bregwrite <= '1';	
        branch <= '0';
        jal <= '0';
        jalr <= '0';
        rdControl <= "00";
        operation <= "----";
                
      --auipc
			when "0010111"=>
				origALU	<= '-';
			  dmemread <= '0';	
			  dmemwrite <= '0';
			  data2reg <= "100";
        bregwrite <= '1';	
        branch <= '0';
        jal <= '0';
        jalr <= '0';
        rdControl <= "00";
        operation <= "----";
        
      -- instruções novas: jalr, addine e getbfw
      
      --jalr
      when "1100111" =>
        origALU <= '1';
        dmemread <= '0';
        dmemwrite <= '0';
        data2reg <= "010";
        bregwrite <= '1';
        branch <= '0';
        jal <= '0';
        jalr <= '1';
        rdControl <= "01";
        operation <= "0000";
        
      -- addine
      when "0001111" =>
        origALU <= '1';
        dmemread <= '0';
        dmemwrite <= '0';
        data2reg <= "000";
        bregwrite <= '1';
        branch <= '0';
        jal <= '0';
        jalr <= '0';
        rdControl <= "10";
        operation <= "1011";
        
      -- betbfw
    	 when "1111111" =>
        origALU <= '0';
        dmemread <= '0';
        dmemwrite <= '0';
        data2reg <=  "000";
        bregwrite <= '1';
        branch <= '0';
        jal <= '0';
        jalr <= '0';
        rdControl <= "00";
        operation <= "1110";	  

      -- others
			when others =>
				origALU	<= '-';
			  dmemread <= '0';	
			  dmemwrite <= '0';
			  data2reg <= "---";
        bregwrite <= '0';	
        branch <= '0';
        jal <= '0';
        jalr <= '0';
        rdControl <= "00";
        operation <= "----";
	  
		end case;
	end process;
end maincontrol_arch;
