\hypertarget{stm32f4xx__hal__adc_8h}{}\section{Dynamixel-\/\+M\+X106/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+N\+U\+C\+L\+E\+O\+\_\+\+F446\+R\+E/stm32f4xx\+\_\+hal\+\_\+adc.h File Reference}
\label{stm32f4xx__hal__adc_8h}\index{Dynamixel-\/\+M\+X106/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+N\+U\+C\+L\+E\+O\+\_\+\+F446\+R\+E/stm32f4xx\+\_\+hal\+\_\+adc.\+h@{Dynamixel-\/\+M\+X106/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+N\+U\+C\+L\+E\+O\+\_\+\+F446\+R\+E/stm32f4xx\+\_\+hal\+\_\+adc.\+h}}


Header file containing functions prototypes of A\+DC H\+AL library.  


{\ttfamily \#include \char`\"{}stm32f4xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\\*
{\ttfamily \#include \char`\"{}stm32f4xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h\char`\"{}}\\*
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_a_d_c___init_type_def}{A\+D\+C\+\_\+\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em A\+DC Init structure definition. \end{DoxyCompactList}\item 
struct \hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def}
\begin{DoxyCompactList}\small\item\em A\+DC handle Structure definition. \end{DoxyCompactList}\item 
struct \hyperlink{struct_a_d_c___channel_conf_type_def}{A\+D\+C\+\_\+\+Channel\+Conf\+Type\+Def}
\begin{DoxyCompactList}\small\item\em A\+DC Configuration regular Channel structure definition. \end{DoxyCompactList}\item 
struct \hyperlink{struct_a_d_c___analog_w_d_g_conf_type_def}{A\+D\+C\+\_\+\+Analog\+W\+D\+G\+Conf\+Type\+Def}
\begin{DoxyCompactList}\small\item\em A\+DC Configuration multi-\/mode structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___a_d_c___error___code_ga93b4576d46ee0f8c53b7d69f39778e38}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+E\+R\+R\+O\+R\+\_\+\+N\+O\+NE}~((uint32\+\_\+t)0x00)
\item 
\#define \hyperlink{group___a_d_c___error___code_ga30ce24556ebd3c0341558c700a3b9add}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+E\+R\+R\+O\+R\+\_\+\+O\+VR}~((uint32\+\_\+t)0x01)
\item 
\#define \hyperlink{group___a_d_c___error___code_gaea82628f53a8e30db3f3426922acf60f}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+E\+R\+R\+O\+R\+\_\+\+D\+MA}~((uint32\+\_\+t)0x02)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+Y\+N\+C\+\_\+\+P\+C\+L\+K\+\_\+\+D\+I\+V2}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+Y\+N\+C\+\_\+\+P\+C\+L\+K\+\_\+\+D\+I\+V4}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_gaf3108cc8fb81f6efd1e93fa5f82ac313}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+A\+D\+C\+P\+R\+E\+\_\+0})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+Y\+N\+C\+\_\+\+P\+C\+L\+K\+\_\+\+D\+I\+V6}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_gafa090830d2d359db04f365d46c6644d5}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+A\+D\+C\+P\+R\+E\+\_\+1})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+L\+O\+C\+K\+\_\+\+S\+Y\+N\+C\+\_\+\+P\+C\+L\+K\+\_\+\+D\+I\+V8}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga3a2ee019aef4c64fffc72141f7aaab2c}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+A\+D\+C\+P\+RE})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+T\+W\+O\+S\+A\+M\+P\+L\+I\+N\+G\+D\+E\+L\+A\+Y\+\_\+5\+C\+Y\+C\+L\+ES}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+T\+W\+O\+S\+A\+M\+P\+L\+I\+N\+G\+D\+E\+L\+A\+Y\+\_\+6\+C\+Y\+C\+L\+ES}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga22b71e9df8b1fca93802ad602341eb0b}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+0})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+T\+W\+O\+S\+A\+M\+P\+L\+I\+N\+G\+D\+E\+L\+A\+Y\+\_\+7\+C\+Y\+C\+L\+ES}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga6d0d5785cb6c75e700517e88af188573}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+1})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+T\+W\+O\+S\+A\+M\+P\+L\+I\+N\+G\+D\+E\+L\+A\+Y\+\_\+8\+C\+Y\+C\+L\+ES}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_ga6d0d5785cb6c75e700517e88af188573}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+1} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga22b71e9df8b1fca93802ad602341eb0b}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+0}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+T\+W\+O\+S\+A\+M\+P\+L\+I\+N\+G\+D\+E\+L\+A\+Y\+\_\+9\+C\+Y\+C\+L\+ES}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga17f85cbda5dcf9a392a29befb73c6ceb}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+2})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+T\+W\+O\+S\+A\+M\+P\+L\+I\+N\+G\+D\+E\+L\+A\+Y\+\_\+10\+C\+Y\+C\+L\+ES}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_ga17f85cbda5dcf9a392a29befb73c6ceb}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+2} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga22b71e9df8b1fca93802ad602341eb0b}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+0}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+T\+W\+O\+S\+A\+M\+P\+L\+I\+N\+G\+D\+E\+L\+A\+Y\+\_\+11\+C\+Y\+C\+L\+ES}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_ga17f85cbda5dcf9a392a29befb73c6ceb}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+2} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga6d0d5785cb6c75e700517e88af188573}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+1}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+T\+W\+O\+S\+A\+M\+P\+L\+I\+N\+G\+D\+E\+L\+A\+Y\+\_\+12\+C\+Y\+C\+L\+ES}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_ga17f85cbda5dcf9a392a29befb73c6ceb}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+2} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga6d0d5785cb6c75e700517e88af188573}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+1} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga22b71e9df8b1fca93802ad602341eb0b}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+0}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+T\+W\+O\+S\+A\+M\+P\+L\+I\+N\+G\+D\+E\+L\+A\+Y\+\_\+13\+C\+Y\+C\+L\+ES}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_gae0216de7d6fcfa507c9aa1400972d862}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+3})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+T\+W\+O\+S\+A\+M\+P\+L\+I\+N\+G\+D\+E\+L\+A\+Y\+\_\+14\+C\+Y\+C\+L\+ES}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_gae0216de7d6fcfa507c9aa1400972d862}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+3} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga22b71e9df8b1fca93802ad602341eb0b}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+0}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+T\+W\+O\+S\+A\+M\+P\+L\+I\+N\+G\+D\+E\+L\+A\+Y\+\_\+15\+C\+Y\+C\+L\+ES}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_gae0216de7d6fcfa507c9aa1400972d862}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+3} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga6d0d5785cb6c75e700517e88af188573}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+1}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+T\+W\+O\+S\+A\+M\+P\+L\+I\+N\+G\+D\+E\+L\+A\+Y\+\_\+16\+C\+Y\+C\+L\+ES}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_gae0216de7d6fcfa507c9aa1400972d862}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+3} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga6d0d5785cb6c75e700517e88af188573}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+1} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga22b71e9df8b1fca93802ad602341eb0b}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+0}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+T\+W\+O\+S\+A\+M\+P\+L\+I\+N\+G\+D\+E\+L\+A\+Y\+\_\+17\+C\+Y\+C\+L\+ES}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_gae0216de7d6fcfa507c9aa1400972d862}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+3} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga17f85cbda5dcf9a392a29befb73c6ceb}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+2}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+T\+W\+O\+S\+A\+M\+P\+L\+I\+N\+G\+D\+E\+L\+A\+Y\+\_\+18\+C\+Y\+C\+L\+ES}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_gae0216de7d6fcfa507c9aa1400972d862}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+3} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga17f85cbda5dcf9a392a29befb73c6ceb}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+2} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga22b71e9df8b1fca93802ad602341eb0b}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+0}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+T\+W\+O\+S\+A\+M\+P\+L\+I\+N\+G\+D\+E\+L\+A\+Y\+\_\+19\+C\+Y\+C\+L\+ES}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_gae0216de7d6fcfa507c9aa1400972d862}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+3} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga17f85cbda5dcf9a392a29befb73c6ceb}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+2} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga6d0d5785cb6c75e700517e88af188573}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+1}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+T\+W\+O\+S\+A\+M\+P\+L\+I\+N\+G\+D\+E\+L\+A\+Y\+\_\+20\+C\+Y\+C\+L\+ES}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga9c13aa04949ed520cf92613d3a619198}{A\+D\+C\+\_\+\+C\+C\+R\+\_\+\+D\+E\+L\+AY})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+O\+N\+\_\+12B}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+O\+N\+\_\+10B}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_gacfc432ddbd2140a92d877f6d9dc52417}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+R\+E\+S\+\_\+0})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+O\+N\+\_\+8B}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga674904864f540043692a5b5ead9fae10}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+R\+E\+S\+\_\+1})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+O\+N\+\_\+6B}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga71e4a4c233895a2e7b6dd3ca6ca849e5}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+R\+ES})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+E\+D\+G\+E\+\_\+\+N\+O\+NE}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+E\+D\+G\+E\+\_\+\+R\+I\+S\+I\+NG}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga3519da0cc6fbd31444a16244c70232e6}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+E\+N\+\_\+0})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+E\+D\+G\+E\+\_\+\+F\+A\+L\+L\+I\+NG}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga17e37edddbb6ad791bffb350cca23d4d}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+E\+N\+\_\+1})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+E\+D\+G\+E\+\_\+\+R\+I\+S\+I\+N\+G\+F\+A\+L\+L\+I\+NG}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga574b4d8e90655d0432882d620e629234}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+EN})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T1\+\_\+\+C\+C1}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T1\+\_\+\+C\+C2}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+0})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T1\+\_\+\+C\+C3}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+1})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T2\+\_\+\+C\+C2}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+1} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+0}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T2\+\_\+\+C\+C3}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+2})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T2\+\_\+\+C\+C4}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+2} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+0}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T2\+\_\+\+T\+R\+GO}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+2} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+1}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T3\+\_\+\+C\+C1}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+2} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+1} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+0}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T3\+\_\+\+T\+R\+GO}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+3})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T4\+\_\+\+C\+C4}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+3} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+0}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T5\+\_\+\+C\+C1}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+3} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+1}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T5\+\_\+\+C\+C2}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+3} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+1} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+0}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T5\+\_\+\+C\+C3}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+3} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+2}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T8\+\_\+\+C\+C1}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+3} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+2} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+0}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+T8\+\_\+\+T\+R\+GO}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+3} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+2} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+E\+L\+\_\+1}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+T\+R\+I\+G\+C\+O\+N\+V\+\_\+\+Ext\+\_\+\+I\+T11}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga6d1054d6cd017e305cf6e8a864ce96c8}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+EL})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+S\+O\+F\+T\+W\+A\+R\+E\+\_\+\+S\+T\+A\+RT}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga6d1054d6cd017e305cf6e8a864ce96c8}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+X\+T\+S\+EL} + 1)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+D\+A\+T\+A\+A\+L\+I\+G\+N\+\_\+\+R\+I\+G\+HT}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+D\+A\+T\+A\+A\+L\+I\+G\+N\+\_\+\+L\+E\+FT}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_gaf5950b5a7438a447584f6dd86c343362}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+A\+L\+I\+GN})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+0}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+1}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+0})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+2}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+1})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+3}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+1} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+0}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+4}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+2})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+5}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+2} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+0}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+6}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+2} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+1}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+7}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+2} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+1} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+0}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+8}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+3})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+9}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+3} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+0}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+10}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+3} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+1}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+11}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+3} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+1} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+0}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+12}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+3} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+2}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+13}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+3} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+2} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+0}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+14}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+3} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+2} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+1}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+15}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+3} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+2} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+1} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+0}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+16}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_gaf37f3c0d7c72192803d0772e076cf8ee}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+4})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+17}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_gaf37f3c0d7c72192803d0772e076cf8ee}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+4} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+0}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+18}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_gaf37f3c0d7c72192803d0772e076cf8ee}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+4} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+C\+H\+\_\+1}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+V\+R\+E\+F\+I\+NT}~((uint32\+\_\+t)A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+17)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+\+V\+B\+AT}~((uint32\+\_\+t)A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+\_\+18)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+3\+C\+Y\+C\+L\+ES}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+15\+C\+Y\+C\+L\+ES}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga8a8996c53042759f01e966fb00351ebf}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P10\+\_\+0})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+28\+C\+Y\+C\+L\+ES}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga42b96f058436c8bdcfabe1e08c7edd61}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P10\+\_\+1})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+56\+C\+Y\+C\+L\+ES}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_ga42b96f058436c8bdcfabe1e08c7edd61}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P10\+\_\+1} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga8a8996c53042759f01e966fb00351ebf}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P10\+\_\+0}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+84\+C\+Y\+C\+L\+ES}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga289d89b4d92d7f685a8e44aeb9ddcded}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P10\+\_\+2})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+112\+C\+Y\+C\+L\+ES}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_ga289d89b4d92d7f685a8e44aeb9ddcded}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P10\+\_\+2} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga8a8996c53042759f01e966fb00351ebf}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P10\+\_\+0}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+144\+C\+Y\+C\+L\+ES}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_ga289d89b4d92d7f685a8e44aeb9ddcded}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P10\+\_\+2} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga42b96f058436c8bdcfabe1e08c7edd61}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P10\+\_\+1}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+480\+C\+Y\+C\+L\+ES}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga32242a2c2156a012a7343bcb43d490d0}{A\+D\+C\+\_\+\+S\+M\+P\+R1\+\_\+\+S\+M\+P10})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+E\+O\+C\+\_\+\+S\+E\+Q\+\_\+\+C\+O\+NV}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+E\+O\+C\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+C\+O\+NV}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___a_d_c___e_o_c_selection_ga0cbb4e6ee76ee1bef233212bf947d320}{A\+D\+C\+\_\+\+E\+O\+C\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+S\+E\+Q\+\_\+\+C\+O\+NV}~((uint32\+\_\+t)0x00000002)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+A\+W\+D\+\_\+\+E\+V\+E\+NT}~((uint32\+\_\+t)A\+D\+C\+\_\+\+F\+L\+A\+G\+\_\+\+A\+WD)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+O\+V\+R\+\_\+\+E\+V\+E\+NT}~((uint32\+\_\+t)A\+D\+C\+\_\+\+F\+L\+A\+G\+\_\+\+O\+VR)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+A\+N\+A\+L\+O\+G\+W\+A\+T\+C\+H\+D\+O\+G\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+R\+EG}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_ga5c9fc31f19c04033dfa98e982519c451}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+S\+GL} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga6e006d43fcb9fe1306745c95a1bdd651}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+EN}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+A\+N\+A\+L\+O\+G\+W\+A\+T\+C\+H\+D\+O\+G\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+I\+N\+J\+EC}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_ga5c9fc31f19c04033dfa98e982519c451}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+S\+GL} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga4886de74bcd3a1e545094089f76fd0b3}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+J\+A\+W\+D\+EN}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+A\+N\+A\+L\+O\+G\+W\+A\+T\+C\+H\+D\+O\+G\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+R\+E\+G\+I\+N\+J\+EC}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_ga5c9fc31f19c04033dfa98e982519c451}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+S\+GL} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga6e006d43fcb9fe1306745c95a1bdd651}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+EN} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga4886de74bcd3a1e545094089f76fd0b3}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+J\+A\+W\+D\+EN}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+A\+N\+A\+L\+O\+G\+W\+A\+T\+C\+H\+D\+O\+G\+\_\+\+A\+L\+L\+\_\+\+R\+EG}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga6e006d43fcb9fe1306745c95a1bdd651}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+EN})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+A\+N\+A\+L\+O\+G\+W\+A\+T\+C\+H\+D\+O\+G\+\_\+\+A\+L\+L\+\_\+\+I\+N\+J\+EC}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga4886de74bcd3a1e545094089f76fd0b3}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+J\+A\+W\+D\+EN})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+A\+N\+A\+L\+O\+G\+W\+A\+T\+C\+H\+D\+O\+G\+\_\+\+A\+L\+L\+\_\+\+R\+E\+G\+I\+N\+J\+EC}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_ga6e006d43fcb9fe1306745c95a1bdd651}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+EN} $\vert$ \hyperlink{group___peripheral___registers___bits___definition_ga4886de74bcd3a1e545094089f76fd0b3}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+J\+A\+W\+D\+EN}))
\item 
\#define {\bfseries A\+D\+C\+\_\+\+A\+N\+A\+L\+O\+G\+W\+A\+T\+C\+H\+D\+O\+G\+\_\+\+N\+O\+NE}~((uint32\+\_\+t)0x00000000)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+I\+T\+\_\+\+E\+OC}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_gaa39fee2e812a7ca45998cccf32e90aea}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+E\+O\+C\+IE})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+I\+T\+\_\+\+A\+WD}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_gacd44f86b189696d5a3780342516de722}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+A\+W\+D\+IE})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+I\+T\+\_\+\+J\+E\+OC}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga5c46fc1dc6c63acf88821f46a8f6d5e7}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+J\+E\+O\+C\+IE})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+I\+T\+\_\+\+O\+VR}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_gaa892fda7c204bf18a33a059f28be0fba}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+O\+V\+R\+IE})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+F\+L\+A\+G\+\_\+\+A\+WD}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga8b7f27694281e4cad956da567e5583b2}{A\+D\+C\+\_\+\+S\+R\+\_\+\+A\+WD})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+F\+L\+A\+G\+\_\+\+E\+OC}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga3dc295c5253743aeb2cda582953b7b53}{A\+D\+C\+\_\+\+S\+R\+\_\+\+E\+OC})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+F\+L\+A\+G\+\_\+\+J\+E\+OC}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_gabc9f07589bb1a4e398781df372389b56}{A\+D\+C\+\_\+\+S\+R\+\_\+\+J\+E\+OC})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+F\+L\+A\+G\+\_\+\+J\+S\+T\+RT}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga7340a01ffec051c06e80a037eee58a14}{A\+D\+C\+\_\+\+S\+R\+\_\+\+J\+S\+T\+RT})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+F\+L\+A\+G\+\_\+\+S\+T\+RT}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga45eb11ad986d8220cde9fa47a91ed222}{A\+D\+C\+\_\+\+S\+R\+\_\+\+S\+T\+RT})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+F\+L\+A\+G\+\_\+\+O\+VR}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga1e5211d5e3e53cdedf4d9d6fe4ce2a45}{A\+D\+C\+\_\+\+S\+R\+\_\+\+O\+VR})
\item 
\#define {\bfseries A\+D\+C\+\_\+\+A\+L\+L\+\_\+\+C\+H\+A\+N\+N\+E\+LS}~((uint32\+\_\+t)0x00000001)
\item 
\#define \hyperlink{group___a_d_c__channels__type_gad47a927eded315f3dcb21df51ff778fd}{A\+D\+C\+\_\+\+R\+E\+G\+U\+L\+A\+R\+\_\+\+C\+H\+A\+N\+N\+E\+LS}~((uint32\+\_\+t)0x00000002)
\item 
\#define \hyperlink{group___a_d_c__channels__type_ga6444b1539e8503ef3a2496ccf7eeb9fd}{A\+D\+C\+\_\+\+I\+N\+J\+E\+C\+T\+E\+D\+\_\+\+C\+H\+A\+N\+N\+E\+LS}~((uint32\+\_\+t)0x00000003)
\item 
\#define \hyperlink{group___a_d_c___exported___macros_gacb290bae25b972942021331122a3600f}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+R\+E\+S\+E\+T\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+S\+T\+A\+TE}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$State = \hyperlink{group___a_d_c___exported___types_ggafd66db22d830742b403c1f7f32d4630ea0a8dc247045fffb859639f78670970bd}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+R\+E\+S\+ET})
\begin{DoxyCompactList}\small\item\em Reset A\+DC handle state. \end{DoxyCompactList}\item 
\#define \hyperlink{group___a_d_c___exported___macros_gaadf16862da7593def189559423c287f4}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+E\+N\+A\+B\+LE}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R2 $\vert$=  \hyperlink{group___peripheral___registers___bits___definition_ga89b646f092b052d8488d2016f6290f0e}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+A\+D\+ON})
\begin{DoxyCompactList}\small\item\em Enable the A\+DC peripheral. \end{DoxyCompactList}\item 
\#define \hyperlink{group___a_d_c___exported___macros_ga8afd5963c41c0a30c5cf1fec5c5710b3}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+D\+I\+S\+A\+B\+LE}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R2 \&=  $\sim$\hyperlink{group___peripheral___registers___bits___definition_ga89b646f092b052d8488d2016f6290f0e}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+A\+D\+ON})
\begin{DoxyCompactList}\small\item\em Disable the A\+DC peripheral. \end{DoxyCompactList}\item 
\#define \hyperlink{group___a_d_c___exported___macros_ga650073de508d335d0a1c7bf9b4d07afe}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+IT}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R1) $\vert$= (\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Enable the A\+DC end of conversion interrupt. \end{DoxyCompactList}\item 
\#define \hyperlink{group___a_d_c___exported___macros_gadcec48b44a2133effd20f41ab227edb9}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+IT}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R1) \&= $\sim$(\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Disable the A\+DC end of conversion interrupt. \end{DoxyCompactList}\item 
\#define \hyperlink{group___a_d_c___exported___macros_gaf29cd943cb451e4ed1f07bd7d4854fb0}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+G\+E\+T\+\_\+\+I\+T\+\_\+\+S\+O\+U\+R\+CE}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R1 \& (\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Check if the specified A\+DC interrupt source is enabled or disabled. \end{DoxyCompactList}\item 
\#define \hyperlink{group___a_d_c___exported___macros_gafe44e1e66141bca3665bb82981a81a17}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+L\+AG}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$SR) = $\sim$(\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clear the A\+DC\textquotesingle{}s pending flags. \end{DoxyCompactList}\item 
\#define \hyperlink{group___a_d_c___exported___macros_gaff951862689bb92173f803577cf2d447}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+G\+E\+T\+\_\+\+F\+L\+AG}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+)~((((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$SR) \& (\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Get the selected A\+DC\textquotesingle{}s flag status. \end{DoxyCompactList}\item 
\#define {\bfseries A\+D\+C\+\_\+\+S\+T\+A\+B\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+US}~((uint32\+\_\+t) 3)
\item 
\#define {\bfseries A\+D\+C\+\_\+\+T\+E\+M\+P\+S\+E\+N\+S\+O\+R\+\_\+\+D\+E\+L\+A\+Y\+\_\+\+US}~((uint32\+\_\+t) 10)
\item 
\#define {\bfseries I\+S\+\_\+\+A\+D\+C\+\_\+\+C\+L\+O\+C\+K\+P\+R\+E\+S\+C\+A\+L\+ER}(A\+D\+C\+\_\+\+C\+L\+O\+CK)
\item 
\#define {\bfseries I\+S\+\_\+\+A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+I\+N\+G\+\_\+\+D\+E\+L\+AY}(D\+E\+L\+AY)
\item 
\#define {\bfseries I\+S\+\_\+\+A\+D\+C\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+ON}(R\+E\+S\+O\+L\+U\+T\+I\+ON)
\item 
\#define {\bfseries I\+S\+\_\+\+A\+D\+C\+\_\+\+E\+X\+T\+\_\+\+T\+R\+I\+G\+\_\+\+E\+D\+GE}(E\+D\+GE)
\item 
\#define {\bfseries I\+S\+\_\+\+A\+D\+C\+\_\+\+E\+X\+T\+\_\+\+T\+R\+IG}(R\+E\+G\+T\+R\+IG)
\item 
\#define {\bfseries I\+S\+\_\+\+A\+D\+C\+\_\+\+D\+A\+T\+A\+\_\+\+A\+L\+I\+GN}(A\+L\+I\+GN)
\item 
\#define {\bfseries I\+S\+\_\+\+A\+D\+C\+\_\+\+S\+A\+M\+P\+L\+E\+\_\+\+T\+I\+ME}(T\+I\+ME)
\item 
\#define {\bfseries I\+S\+\_\+\+A\+D\+C\+\_\+\+E\+O\+C\+Selection}(E\+O\+C\+Selection)
\item 
\#define {\bfseries I\+S\+\_\+\+A\+D\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+T\+Y\+PE}(E\+V\+E\+NT)
\item 
\#define {\bfseries I\+S\+\_\+\+A\+D\+C\+\_\+\+A\+N\+A\+L\+O\+G\+\_\+\+W\+A\+T\+C\+H\+D\+OG}(W\+A\+T\+C\+H\+D\+OG)
\item 
\#define {\bfseries I\+S\+\_\+\+A\+D\+C\+\_\+\+C\+H\+A\+N\+N\+E\+L\+S\+\_\+\+T\+Y\+PE}(C\+H\+A\+N\+N\+E\+L\+\_\+\+T\+Y\+PE)
\item 
\#define {\bfseries I\+S\+\_\+\+A\+D\+C\+\_\+\+T\+H\+R\+E\+S\+H\+O\+LD}(T\+H\+R\+E\+S\+H\+O\+LD)~((T\+H\+R\+E\+S\+H\+O\+LD) $<$= ((uint32\+\_\+t)0x\+F\+F\+F))
\item 
\#define {\bfseries I\+S\+\_\+\+A\+D\+C\+\_\+\+R\+E\+G\+U\+L\+A\+R\+\_\+\+L\+E\+N\+G\+TH}(L\+E\+N\+G\+TH)~(((L\+E\+N\+G\+TH) $>$= ((uint32\+\_\+t)1)) \&\& ((L\+E\+N\+G\+TH) $<$= ((uint32\+\_\+t)16)))
\item 
\#define {\bfseries I\+S\+\_\+\+A\+D\+C\+\_\+\+R\+E\+G\+U\+L\+A\+R\+\_\+\+R\+A\+NK}(R\+A\+NK)~(((R\+A\+NK) $>$= ((uint32\+\_\+t)1)) \&\& ((R\+A\+NK) $<$= ((uint32\+\_\+t)16)))
\item 
\#define {\bfseries I\+S\+\_\+\+A\+D\+C\+\_\+\+R\+E\+G\+U\+L\+A\+R\+\_\+\+D\+I\+S\+C\+\_\+\+N\+U\+M\+B\+ER}(N\+U\+M\+B\+ER)~(((N\+U\+M\+B\+ER) $>$= ((uint32\+\_\+t)1)) \&\& ((N\+U\+M\+B\+ER) $<$= ((uint32\+\_\+t)8)))
\item 
\#define {\bfseries I\+S\+\_\+\+A\+D\+C\+\_\+\+R\+A\+N\+GE}(R\+E\+S\+O\+L\+U\+T\+I\+ON,  A\+D\+C\+\_\+\+V\+A\+L\+UE)
\item 
\#define \hyperlink{group___a_d_c___private___macros_ga1958741688a480069df9ab5e15be93ca}{A\+D\+C\+\_\+\+S\+Q\+R1}(\+\_\+\+Nbr\+Of\+Conversion\+\_\+)~(((\+\_\+\+Nbr\+Of\+Conversion\+\_\+) -\/ (uint8\+\_\+t)1) $<$$<$ 20)
\begin{DoxyCompactList}\small\item\em Set A\+DC Regular channel sequence length. \end{DoxyCompactList}\item 
\#define \hyperlink{group___a_d_c___private___macros_ga29f7414128fbbdb81db6ea6ede449f4b}{A\+D\+C\+\_\+\+S\+M\+P\+R1}(\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+,  \+\_\+\+C\+H\+A\+N\+N\+E\+L\+N\+B\+\_\+)~((\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+) $<$$<$ (3 $\ast$ (((uint32\+\_\+t)((uint16\+\_\+t)(\+\_\+\+C\+H\+A\+N\+N\+E\+L\+N\+B\+\_\+))) -\/ 10)))
\begin{DoxyCompactList}\small\item\em Set the A\+DC\textquotesingle{}s sample time for channel numbers between 10 and 18. \end{DoxyCompactList}\item 
\#define \hyperlink{group___a_d_c___private___macros_gaeb66714538d978d4d336a4a6ef0d58bc}{A\+D\+C\+\_\+\+S\+M\+P\+R2}(\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+,  \+\_\+\+C\+H\+A\+N\+N\+E\+L\+N\+B\+\_\+)~((\+\_\+\+S\+A\+M\+P\+L\+E\+T\+I\+M\+E\+\_\+) $<$$<$ (3 $\ast$ ((uint32\+\_\+t)((uint16\+\_\+t)(\+\_\+\+C\+H\+A\+N\+N\+E\+L\+N\+B\+\_\+)))))
\begin{DoxyCompactList}\small\item\em Set the A\+DC\textquotesingle{}s sample time for channel numbers between 0 and 9. \end{DoxyCompactList}\item 
\#define \hyperlink{group___a_d_c___private___macros_ga173aa2d3480ddaac12fe6a853bead899}{A\+D\+C\+\_\+\+S\+Q\+R3\+\_\+\+RK}(\+\_\+\+C\+H\+A\+N\+N\+E\+L\+N\+B\+\_\+,  \+\_\+\+R\+A\+N\+K\+N\+B\+\_\+)~(((uint32\+\_\+t)((uint16\+\_\+t)(\+\_\+\+C\+H\+A\+N\+N\+E\+L\+N\+B\+\_\+))) $<$$<$ (5 $\ast$ ((\+\_\+\+R\+A\+N\+K\+N\+B\+\_\+) -\/ 1)))
\begin{DoxyCompactList}\small\item\em Set the selected regular channel rank for rank between 1 and 6. \end{DoxyCompactList}\item 
\#define \hyperlink{group___a_d_c___private___macros_gad07a38a5b6d28f23ecbe027222f59bd0}{A\+D\+C\+\_\+\+S\+Q\+R2\+\_\+\+RK}(\+\_\+\+C\+H\+A\+N\+N\+E\+L\+N\+B\+\_\+,  \+\_\+\+R\+A\+N\+K\+N\+B\+\_\+)~(((uint32\+\_\+t)((uint16\+\_\+t)(\+\_\+\+C\+H\+A\+N\+N\+E\+L\+N\+B\+\_\+))) $<$$<$ (5 $\ast$ ((\+\_\+\+R\+A\+N\+K\+N\+B\+\_\+) -\/ 7)))
\begin{DoxyCompactList}\small\item\em Set the selected regular channel rank for rank between 7 and 12. \end{DoxyCompactList}\item 
\#define \hyperlink{group___a_d_c___private___macros_ga89869cd79b14d222a9b235bd150fc512}{A\+D\+C\+\_\+\+S\+Q\+R1\+\_\+\+RK}(\+\_\+\+C\+H\+A\+N\+N\+E\+L\+N\+B\+\_\+,  \+\_\+\+R\+A\+N\+K\+N\+B\+\_\+)~(((uint32\+\_\+t)((uint16\+\_\+t)(\+\_\+\+C\+H\+A\+N\+N\+E\+L\+N\+B\+\_\+))) $<$$<$ (5 $\ast$ ((\+\_\+\+R\+A\+N\+K\+N\+B\+\_\+) -\/ 13)))
\begin{DoxyCompactList}\small\item\em Set the selected regular channel rank for rank between 13 and 16. \end{DoxyCompactList}\item 
\#define \hyperlink{group___a_d_c___private___macros_gae92924f248b2fd7693ce648275a8087c}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+C\+O\+N\+T\+I\+N\+U\+O\+US}(\+\_\+\+C\+O\+N\+T\+I\+N\+U\+O\+U\+S\+\_\+\+M\+O\+D\+E\+\_\+)~((\+\_\+\+C\+O\+N\+T\+I\+N\+U\+O\+U\+S\+\_\+\+M\+O\+D\+E\+\_\+) $<$$<$ 1)
\begin{DoxyCompactList}\small\item\em Enable A\+DC continuous conversion mode. \end{DoxyCompactList}\item 
\#define \hyperlink{group___a_d_c___private___macros_ga5b8b6fe1d24684616ccf43b8e5e0ef23}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+D\+I\+S\+C\+O\+N\+T\+I\+N\+U\+O\+US}(\+\_\+\+N\+B\+R\+\_\+\+D\+I\+S\+C\+O\+N\+T\+I\+N\+U\+O\+U\+S\+C\+O\+N\+V\+\_\+)~(((\+\_\+\+N\+B\+R\+\_\+\+D\+I\+S\+C\+O\+N\+T\+I\+N\+U\+O\+U\+S\+C\+O\+N\+V\+\_\+) -\/ 1) $<$$<$ P\+O\+S\+I\+T\+I\+O\+N\+\_\+\+V\+AL(\hyperlink{group___peripheral___registers___bits___definition_gaeaa416a291023449ae82e7ef39844075}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+D\+I\+S\+C\+N\+UM}))
\begin{DoxyCompactList}\small\item\em Configures the number of discontinuous conversions for the regular group channels. \end{DoxyCompactList}\item 
\#define \hyperlink{group___a_d_c___private___macros_gad46aba92287da828c570fab3599e38c2}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+S\+C\+A\+N\+C\+O\+NV}(\+\_\+\+S\+C\+A\+N\+C\+O\+N\+V\+\_\+\+M\+O\+D\+E\+\_\+)~((\+\_\+\+S\+C\+A\+N\+C\+O\+N\+V\+\_\+\+M\+O\+D\+E\+\_\+) $<$$<$ 8)
\begin{DoxyCompactList}\small\item\em Enable A\+DC scan mode. \end{DoxyCompactList}\item 
\#define \hyperlink{group___a_d_c___private___macros_gaa6514c197b4d16b3d08938cdad573ef5}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+E\+O\+C\+Selection}(\+\_\+\+E\+O\+C\+Selection\+\_\+\+M\+O\+D\+E\+\_\+)~((\+\_\+\+E\+O\+C\+Selection\+\_\+\+M\+O\+D\+E\+\_\+) $<$$<$ 10)
\begin{DoxyCompactList}\small\item\em Enable the A\+DC end of conversion selection. \end{DoxyCompactList}\item 
\#define \hyperlink{group___a_d_c___private___macros_ga93bf2d0e4b9f98b83ee48be918e9c940}{A\+D\+C\+\_\+\+C\+R2\+\_\+\+D\+M\+A\+Cont\+Req}(\+\_\+\+D\+M\+A\+Cont\+Req\+\_\+\+M\+O\+D\+E\+\_\+)~((\+\_\+\+D\+M\+A\+Cont\+Req\+\_\+\+M\+O\+D\+E\+\_\+) $<$$<$ 9)
\begin{DoxyCompactList}\small\item\em Enable the A\+DC D\+MA continuous request. \end{DoxyCompactList}\item 
\#define \hyperlink{group___a_d_c___private___macros_gae2da95074db4dd0418c1dd1f13ad7970}{A\+D\+C\+\_\+\+G\+E\+T\+\_\+\+R\+E\+S\+O\+L\+U\+T\+I\+ON}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+R1) \& \hyperlink{group___peripheral___registers___bits___definition_ga71e4a4c233895a2e7b6dd3ca6ca849e5}{A\+D\+C\+\_\+\+C\+R1\+\_\+\+R\+ES})
\begin{DoxyCompactList}\small\item\em Return resolution bits in C\+R1 register. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \hyperlink{group___a_d_c___exported___types_gafd66db22d830742b403c1f7f32d4630e}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+State\+Type\+Def} \{ \\*
\hyperlink{group___a_d_c___exported___types_ggafd66db22d830742b403c1f7f32d4630ea0a8dc247045fffb859639f78670970bd}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+R\+E\+S\+ET} = 0x00, 
\hyperlink{group___a_d_c___exported___types_ggafd66db22d830742b403c1f7f32d4630ea80ed6f45e533fb9b25313197743df45f}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+R\+E\+A\+DY} = 0x01, 
\hyperlink{group___a_d_c___exported___types_ggafd66db22d830742b403c1f7f32d4630ead1b790ee536ba17dc1dc8e1810a61369}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+B\+U\+SY} = 0x02, 
\hyperlink{group___a_d_c___exported___types_ggafd66db22d830742b403c1f7f32d4630eae41abc22307997e2c99410e749bba59c}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+B\+U\+S\+Y\+\_\+\+R\+EG} = 0x12, 
\\*
\hyperlink{group___a_d_c___exported___types_ggafd66db22d830742b403c1f7f32d4630eac3a54423cfd0d83901bd17c6696d81eb}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+B\+U\+S\+Y\+\_\+\+I\+NJ} = 0x22, 
\hyperlink{group___a_d_c___exported___types_ggafd66db22d830742b403c1f7f32d4630eab7aba96942579addd8506609317094e7}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+B\+U\+S\+Y\+\_\+\+I\+N\+J\+\_\+\+R\+EG} = 0x32, 
\hyperlink{group___a_d_c___exported___types_ggafd66db22d830742b403c1f7f32d4630ea3baf09bb91e728be72bfe236208d20c3}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+T\+I\+M\+E\+O\+UT} = 0x03, 
\hyperlink{group___a_d_c___exported___types_ggafd66db22d830742b403c1f7f32d4630ea8cb47a47374f50216663d39c58683d3a}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+E\+R\+R\+OR} = 0x04, 
\\*
\hyperlink{group___a_d_c___exported___types_ggafd66db22d830742b403c1f7f32d4630eadf8131952ee3a76a31f833fc70c9acc2}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+E\+OC} = 0x05, 
\hyperlink{group___a_d_c___exported___types_ggafd66db22d830742b403c1f7f32d4630ea2ef0a3c19e949a247549ac4274361e87}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+E\+O\+C\+\_\+\+R\+EG} = 0x15, 
\hyperlink{group___a_d_c___exported___types_ggafd66db22d830742b403c1f7f32d4630ea6ef78197eb20289a8b664bdf83256fca}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+E\+O\+C\+\_\+\+I\+NJ} = 0x25, 
\hyperlink{group___a_d_c___exported___types_ggafd66db22d830742b403c1f7f32d4630ea39ef50d09363cf94db58782b8eb0b801}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+E\+O\+C\+\_\+\+I\+N\+J\+\_\+\+R\+EG} = 0x35, 
\\*
\hyperlink{group___a_d_c___exported___types_ggafd66db22d830742b403c1f7f32d4630eaedb3b42980def95403baae66c3b5a0c9}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+A\+WD} = 0x06
 \}\begin{DoxyCompactList}\small\item\em H\+AL State structures definition. \end{DoxyCompactList}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Init} (\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\item 
\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+De\+Init} (\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\item 
void {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Msp\+Init} (\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\item 
void {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Msp\+De\+Init} (\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\item 
\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Start} (\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\item 
\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Stop} (\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\item 
\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Poll\+For\+Conversion} (\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def} $\ast$hadc, uint32\+\_\+t Timeout)
\item 
\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Poll\+For\+Event} (\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def} $\ast$hadc, uint32\+\_\+t Event\+Type, uint32\+\_\+t Timeout)
\item 
\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Start\+\_\+\+IT} (\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\item 
\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Stop\+\_\+\+IT} (\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\item 
void {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+I\+R\+Q\+Handler} (\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\item 
\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Start\+\_\+\+D\+MA} (\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def} $\ast$hadc, uint32\+\_\+t $\ast$p\+Data, uint32\+\_\+t Length)
\item 
\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Stop\+\_\+\+D\+MA} (\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\item 
uint32\+\_\+t {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Get\+Value} (\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\item 
void {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Conv\+Cplt\+Callback} (\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\item 
void {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Conv\+Half\+Cplt\+Callback} (\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\item 
void {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Level\+Out\+Of\+Window\+Callback} (\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\item 
void {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Error\+Callback} (\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\item 
\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Config\+Channel} (\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def} $\ast$hadc, \hyperlink{struct_a_d_c___channel_conf_type_def}{A\+D\+C\+\_\+\+Channel\+Conf\+Type\+Def} $\ast$s\+Config)
\item 
\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Analog\+W\+D\+G\+Config} (\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def} $\ast$hadc, \hyperlink{struct_a_d_c___analog_w_d_g_conf_type_def}{A\+D\+C\+\_\+\+Analog\+W\+D\+G\+Conf\+Type\+Def} $\ast$Analog\+W\+D\+G\+Config)
\item 
\hyperlink{group___a_d_c___exported___types_gafd66db22d830742b403c1f7f32d4630e}{H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+State\+Type\+Def} {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Get\+State} (\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\item 
uint32\+\_\+t {\bfseries H\+A\+L\+\_\+\+A\+D\+C\+\_\+\+Get\+Error} (\hyperlink{struct_a_d_c___handle_type_def}{A\+D\+C\+\_\+\+Handle\+Type\+Def} $\ast$hadc)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Header file containing functions prototypes of A\+DC H\+AL library. 

\begin{DoxyAuthor}{Author}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+4.\+1 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
09-\/\+October-\/2015 
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\subsubsection*{\begin{center}\copyright{} C\+O\+P\+Y\+R\+I\+G\+H\+T(c) 2015 S\+T\+Microelectronics\end{center} }

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met\+:
\begin{DoxyEnumerate}
\item Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
\item Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
\item Neither the name of S\+T\+Microelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.
\end{DoxyEnumerate}

T\+H\+IS S\+O\+F\+T\+W\+A\+RE IS P\+R\+O\+V\+I\+D\+ED BY T\+HE C\+O\+P\+Y\+R\+I\+G\+HT H\+O\+L\+D\+E\+RS A\+ND C\+O\+N\+T\+R\+I\+B\+U\+T\+O\+RS \char`\"{}\+A\+S I\+S\char`\"{} A\+ND A\+NY E\+X\+P\+R\+E\+SS OR I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES, I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, T\+HE I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES OF M\+E\+R\+C\+H\+A\+N\+T\+A\+B\+I\+L\+I\+TY A\+ND F\+I\+T\+N\+E\+SS F\+OR A P\+A\+R\+T\+I\+C\+U\+L\+AR P\+U\+R\+P\+O\+SE A\+RE D\+I\+S\+C\+L\+A\+I\+M\+ED. IN NO E\+V\+E\+NT S\+H\+A\+LL T\+HE C\+O\+P\+Y\+R\+I\+G\+HT H\+O\+L\+D\+ER OR C\+O\+N\+T\+R\+I\+B\+U\+T\+O\+RS BE L\+I\+A\+B\+LE F\+OR A\+NY D\+I\+R\+E\+CT, I\+N\+D\+I\+R\+E\+CT, I\+N\+C\+I\+D\+E\+N\+T\+AL, S\+P\+E\+C\+I\+AL, E\+X\+E\+M\+P\+L\+A\+RY, OR C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+AL D\+A\+M\+A\+G\+ES (I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, P\+R\+O\+C\+U\+R\+E\+M\+E\+NT OF S\+U\+B\+S\+T\+I\+T\+U\+TE G\+O\+O\+DS OR S\+E\+R\+V\+I\+C\+ES; L\+O\+SS OF U\+SE, D\+A\+TA, OR P\+R\+O\+F\+I\+TS; OR B\+U\+S\+I\+N\+E\+SS I\+N\+T\+E\+R\+R\+U\+P\+T\+I\+ON) H\+O\+W\+E\+V\+ER C\+A\+U\+S\+ED A\+ND ON A\+NY T\+H\+E\+O\+RY OF L\+I\+A\+B\+I\+L\+I\+TY, W\+H\+E\+T\+H\+ER IN C\+O\+N\+T\+R\+A\+CT, S\+T\+R\+I\+CT L\+I\+A\+B\+I\+L\+I\+TY, OR T\+O\+RT (I\+N\+C\+L\+U\+D\+I\+NG N\+E\+G\+L\+I\+G\+E\+N\+CE OR O\+T\+H\+E\+R\+W\+I\+SE) A\+R\+I\+S\+I\+NG IN A\+NY W\+AY O\+UT OF T\+HE U\+SE OF T\+H\+IS S\+O\+F\+T\+W\+A\+RE, E\+V\+EN IF A\+D\+V\+I\+S\+ED OF T\+HE P\+O\+S\+S\+I\+B\+I\+L\+I\+TY OF S\+U\+CH D\+A\+M\+A\+GE. 