Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Nov 28 18:16:26 2023
| Host         : luigi-desk running 64-bit Ubuntu 23.04
| Command      : report_methodology -file CW305_designstart_top_methodology_drc_routed.rpt -pb CW305_designstart_top_methodology_drc_routed.pb -rpx CW305_designstart_top_methodology_drc_routed.rpx
| Design       : CW305_designstart_top
| Device       : xc7a100tftg256-2
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 81
+-----------+------------------+----------------------------------------------------+------------+
| Rule      | Severity         | Description                                        | Violations |
+-----------+------------------+----------------------------------------------------+------------+
| TIMING-4  | Critical Warning | Invalid primary clock redefinition on a clock tree | 2          |
| TIMING-6  | Critical Warning | No common primary clock between related clocks     | 4          |
| TIMING-7  | Critical Warning | No common node between related clocks              | 4          |
| TIMING-27 | Critical Warning | Invalid primary clock on hierarchical pin          | 1          |
| LUTAR-1   | Warning          | LUT drives async reset alert                       | 7          |
| TIMING-16 | Warning          | Large setup violation                              | 1          |
| TIMING-18 | Warning          | Missing input or output delay                      | 6          |
| XDCH-2    | Warning          | Same min and max delay values on IO port           | 56         |
+-----------+------------------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock U_clk_select/clk_wiz_0/inst/clk_in1 is defined downstream of clock pll_clk1 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-4#2 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock U_clk_select/clk_wiz_0/inst/clk_in1 is defined downstream of clock tio_clkin and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks cpu_clk and swclk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks cpu_clk] -to [get_clocks swclk]
Related violations: <none>

TIMING-6#2 Critical Warning
No common primary clock between related clocks  
The clocks cpu_clk and usb_clk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks cpu_clk] -to [get_clocks usb_clk]
Related violations: <none>

TIMING-6#3 Critical Warning
No common primary clock between related clocks  
The clocks swclk and cpu_clk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks swclk] -to [get_clocks cpu_clk]
Related violations: <none>

TIMING-6#4 Critical Warning
No common primary clock between related clocks  
The clocks usb_clk and cpu_clk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks usb_clk] -to [get_clocks cpu_clk]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks cpu_clk and swclk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks cpu_clk] -to [get_clocks swclk]
Related violations: <none>

TIMING-7#2 Critical Warning
No common node between related clocks  
The clocks cpu_clk and usb_clk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks cpu_clk] -to [get_clocks usb_clk]
Related violations: <none>

TIMING-7#3 Critical Warning
No common node between related clocks  
The clocks swclk and cpu_clk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks swclk] -to [get_clocks cpu_clk]
Related violations: <none>

TIMING-7#4 Critical Warning
No common node between related clocks  
The clocks usb_clk and cpu_clk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks usb_clk] -to [get_clocks cpu_clk]
Related violations: <none>

TIMING-27#1 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock U_clk_select/clk_wiz_0/inst/clk_in1 is created on an inappropriate internal pin U_clk_select/clk_wiz_0/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell U_reg_main/isoutreg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) count_reg[0]/CLR, count_reg[10]/CLR, count_reg[11]/CLR, count_reg[12]/CLR, count_reg[13]/CLR, count_reg[14]/CLR, count_reg[15]/CLR, count_reg[16]/CLR, count_reg[17]/CLR, count_reg[18]/CLR, count_reg[19]/CLR, count_reg[1]/CLR, count_reg[20]/CLR, count_reg[21]/CLR, count_reg[22]/CLR (the first 15 of 23 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_itm/u_itm_if/overflow_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/refreset_n_q_reg/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/refreset_n_qq_reg/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_rom_table/addr_reg_reg[0]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_rom_table/addr_reg_reg[1]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_rom_table/addr_reg_reg[2]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_rom_table/addr_reg_reg[3]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_rom_table/addr_reg_reg[4]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_rom_table/addr_reg_reg[5]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_sync_dappwrup/d_sync1_reg/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_sync_dappwrup/q_reg/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_apb_if/baud_div_reset_reg__0/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_apb_if/claim_tag_reg[0]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_apb_if/claim_tag_reg[1]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_apb_if/claim_tag_reg[2]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_apb_if/claim_tag_reg[3]/CLR (the first 15 of 664 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr[7]_i_2__6, with 2 or more inputs, drives asynchronous preset/clear pin(s) m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/bm_icore_to_sys_valid_reg_reg/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/bm_master_sel_reg[0]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/bm_master_sel_reg[1]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/bm_master_sel_reg[2]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/bm_slave_sel_reg[0]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/bm_slave_sel_reg[1]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/bm_state_reg[0]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/bm_state_reg[1]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/bm_state_reg[2]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/bm_state_reg[3]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/bm_unalign_reg[0]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/bm_unalign_reg[1]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/bm_unalign_reg[2]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/dcore_fpb_pend_reg/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/icore_fpb_pend_reg/CLR (the first 15 of 507 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_restarted_reg_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/FSM_onehot_state_reg[0]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/FSM_onehot_state_reg[10]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/FSM_onehot_state_reg[11]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/FSM_onehot_state_reg[13]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/FSM_onehot_state_reg[1]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/FSM_onehot_state_reg[2]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/FSM_onehot_state_reg[3]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/FSM_onehot_state_reg[4]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/FSM_onehot_state_reg[5]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/FSM_onehot_state_reg[6]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/FSM_onehot_state_reg[7]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/FSM_onehot_state_reg[8]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/FSM_onehot_state_reg[9]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/allow_pc_write_reg/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/FSM_onehot_state_reg[12]/PRE (the first 15 of 854 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr[1]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[0]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[10]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[11]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[12]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[13]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[14]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[15]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[1]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[2]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[4]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[5]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[6]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[7]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[8]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/FSM_onehot_JTAGcurr_reg[9]/CLR (the first 15 of 24 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCnt_cdc_check[0]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APabort_reg/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APbanksel_reg[4]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APbanksel_reg[5]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APbanksel_reg[6]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APbanksel_reg[7]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APdir_cdc_check_reg/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[0]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[1]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[2]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[3]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[4]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[5]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[6]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/APsel_reg[7]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/Busreqi_reg/CLR (the first 15 of 330 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_tpiu_formatter/trace_data[0]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_sync/u_baud_div_reset/data_sync1_reg/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_sync/u_baud_div_reset/data_sync2_reg/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_sync/u_sync_valid_async/data_sync1_reg/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_sync/u_sync_valid_async/data_sync2_reg/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_sync/u_write_pointer1_gray0/data_sync1_reg/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_sync/u_write_pointer1_gray0/data_sync2_reg/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_sync/u_write_pointer1_gray1/data_sync1_reg/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_sync/u_write_pointer1_gray1/data_sync2_reg/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_sync/u_write_pointer1_gray2/data_sync1_reg/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_sync/u_write_pointer1_gray2/data_sync2_reg/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_fifo1/read_pointer_gray_async_reg[0]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_fifo1/read_pointer_gray_async_reg[1]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_fifo1/read_pointer_gray_async_reg[2]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_out/FSM_onehot_serial_state_reg[0]/CLR, m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/u_cm3_tpiu/u_cm3_tpiu_trace_out/FSM_onehot_serial_state_reg[1]/CLR (the first 15 of 82 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.051 ns between m3_for_arty_a7_i/Cortex_M3_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPJtagDpProtocol/TDOi_reg/C (clocked by swclk) and SWOTDO (clocked by slow_out_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on SWOTDO relative to clock(s) swclk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on TDI relative to clock(s) swclk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on nTRST relative to clock(s) swclk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on reset_pin_n relative to clock(s) usb_clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on swdio relative to clock(s) swclk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on swv relative to clock(s) slow_out_clk
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'TDI' relative to clock slow_out_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks slow_out_clk] -add_delay 0.500 [get_ports TDI]
/home/sca.user/Desktop/src/vivado/CW305_DesignStart/CW305_DesignStart.srcs/constrs_1/imports/constraints/CW305_designstart.xdc (Line: 147)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'j16_sel' relative to clock slow_out_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks slow_out_clk] -add_delay 0.500 [get_ports j16_sel]
/home/sca.user/Desktop/src/vivado/CW305_DesignStart/CW305_DesignStart.srcs/constrs_1/imports/constraints/CW305_designstart.xdc (Line: 148)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'k15_sel' relative to clock slow_out_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks slow_out_clk] -add_delay 0.500 [get_ports k15_sel]
/home/sca.user/Desktop/src/vivado/CW305_DesignStart/CW305_DesignStart.srcs/constrs_1/imports/constraints/CW305_designstart.xdc (Line: 151)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'k16_sel' relative to clock slow_out_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks slow_out_clk] -add_delay 0.500 [get_ports k16_sel]
/home/sca.user/Desktop/src/vivado/CW305_DesignStart/CW305_DesignStart.srcs/constrs_1/imports/constraints/CW305_designstart.xdc (Line: 149)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'l14_sel' relative to clock slow_out_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks slow_out_clk] -add_delay 0.500 [get_ports l14_sel]
/home/sca.user/Desktop/src/vivado/CW305_DesignStart/CW305_DesignStart.srcs/constrs_1/imports/constraints/CW305_designstart.xdc (Line: 150)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'nTRST' relative to clock slow_out_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks slow_out_clk] -add_delay 0.500 [get_ports nTRST]
/home/sca.user/Desktop/src/vivado/CW305_DesignStart/CW305_DesignStart.srcs/constrs_1/imports/constraints/CW305_designstart.xdc (Line: 153)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'reset_pin_n' relative to clock cpu_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks cpu_clk] -add_delay 0.500 [get_ports reset*]
/home/sca.user/Desktop/src/vivado/CW305_DesignStart/CW305_DesignStart.srcs/constrs_1/imports/constraints/CW305_designstart.xdc (Line: 91)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'swdio' relative to clock slow_out_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks slow_out_clk] -add_delay 0.500 [get_ports swdio]
/home/sca.user/Desktop/src/vivado/CW305_DesignStart/CW305_DesignStart.srcs/constrs_1/imports/constraints/CW305_designstart.xdc (Line: 152)
Related violations: <none>

XDCH-2#9 Warning
Same min and max delay values on IO port  
The same input delay of 0.500 ns has been defined on port 'uart_rxd' relative to clock slow_out_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks slow_out_clk] -add_delay 0.500 [get_ports uart_rxd]
/home/sca.user/Desktop/src/vivado/CW305_DesignStart/CW305_DesignStart.srcs/constrs_1/imports/constraints/CW305_designstart.xdc (Line: 87)
Related violations: <none>

XDCH-2#10 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'USB_Addr[0]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk 2.000 [get_ports USB_Addr]
/home/sca.user/Desktop/src/vivado/CW305_DesignStart/CW305_DesignStart.srcs/constrs_1/imports/constraints/CW305_designstart.xdc (Line: 70)
Related violations: <none>

XDCH-2#11 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'USB_Addr[10]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk 2.000 [get_ports USB_Addr]
/home/sca.user/Desktop/src/vivado/CW305_DesignStart/CW305_DesignStart.srcs/constrs_1/imports/constraints/CW305_designstart.xdc (Line: 70)
Related violations: <none>

XDCH-2#12 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'USB_Addr[11]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk 2.000 [get_ports USB_Addr]
/home/sca.user/Desktop/src/vivado/CW305_DesignStart/CW305_DesignStart.srcs/constrs_1/imports/constraints/CW305_designstart.xdc (Line: 70)
Related violations: <none>

XDCH-2#13 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'USB_Addr[12]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk 2.000 [get_ports USB_Addr]
/home/sca.user/Desktop/src/vivado/CW305_DesignStart/CW305_DesignStart.srcs/constrs_1/imports/constraints/CW305_designstart.xdc (Line: 70)
Related violations: <none>

XDCH-2#14 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'USB_Addr[13]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk 2.000 [get_ports USB_Addr]
/home/sca.user/Desktop/src/vivado/CW305_DesignStart/CW305_DesignStart.srcs/constrs_1/imports/constraints/CW305_designstart.xdc (Line: 70)
Related violations: <none>

XDCH-2#15 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'USB_Addr[14]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk 2.000 [get_ports USB_Addr]
/home/sca.user/Desktop/src/vivado/CW305_DesignStart/CW305_DesignStart.srcs/constrs_1/imports/constraints/CW305_designstart.xdc (Line: 70)
Related violations: <none>

XDCH-2#16 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'USB_Addr[15]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk 2.000 [get_ports USB_Addr]
/home/sca.user/Desktop/src/vivado/CW305_DesignStart/CW305_DesignStart.srcs/constrs_1/imports/constraints/CW305_designstart.xdc (Line: 70)
Related violations: <none>

XDCH-2#17 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'USB_Addr[16]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk 2.000 [get_ports USB_Addr]
/home/sca.user/Desktop/src/vivado/CW305_DesignStart/CW305_DesignStart.srcs/constrs_1/imports/constraints/CW305_designstart.xdc (Line: 70)
Related violations: <none>

XDCH-2#18 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'USB_Addr[17]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk 2.000 [get_ports USB_Addr]
/home/sca.user/Desktop/src/vivado/CW305_DesignStart/CW305_DesignStart.srcs/constrs_1/imports/constraints/CW305_designstart.xdc (Line: 70)
Related violations: <none>

XDCH-2#19 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'USB_Addr[18]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk 2.000 [get_ports USB_Addr]
/home/sca.user/Desktop/src/vivado/CW305_DesignStart/CW305_DesignStart.srcs/constrs_1/imports/constraints/CW305_designstart.xdc (Line: 70)
Related violations: <none>

XDCH-2#20 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'USB_Addr[19]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk 2.000 [get_ports USB_Addr]
/home/sca.user/Desktop/src/vivado/CW305_DesignStart/CW305_DesignStart.srcs/constrs_1/imports/constraints/CW305_designstart.xdc (Line: 70)
Related violations: <none>

XDCH-2#21 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'USB_Addr[1]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk 2.000 [get_ports USB_Addr]
/home/sca.user/Desktop/src/vivado/CW305_DesignStart/CW305_DesignStart.srcs/constrs_1/imports/constraints/CW305_designstart.xdc (Line: 70)
Related violations: <none>

XDCH-2#22 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'USB_Addr[20]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk 2.000 [get_ports USB_Addr]
/home/sca.user/Desktop/src/vivado/CW305_DesignStart/CW305_DesignStart.srcs/constrs_1/imports/constraints/CW305_designstart.xdc (Line: 70)
Related violations: <none>

XDCH-2#23 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'USB_Addr[2]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk 2.000 [get_ports USB_Addr]
/home/sca.user/Desktop/src/vivado/CW305_DesignStart/CW305_DesignStart.srcs/constrs_1/imports/constraints/CW305_designstart.xdc (Line: 70)
Related violations: <none>

XDCH-2#24 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'USB_Addr[3]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk 2.000 [get_ports USB_Addr]
/home/sca.user/Desktop/src/vivado/CW305_DesignStart/CW305_DesignStart.srcs/constrs_1/imports/constraints/CW305_designstart.xdc (Line: 70)
Related violations: <none>

XDCH-2#25 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'USB_Addr[4]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk 2.000 [get_ports USB_Addr]
/home/sca.user/Desktop/src/vivado/CW305_DesignStart/CW305_DesignStart.srcs/constrs_1/imports/constraints/CW305_designstart.xdc (Line: 70)
Related violations: <none>

XDCH-2#26 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'USB_Addr[5]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk 2.000 [get_ports USB_Addr]
/home/sca.user/Desktop/src/vivado/CW305_DesignStart/CW305_DesignStart.srcs/constrs_1/imports/constraints/CW305_designstart.xdc (Line: 70)
Related violations: <none>

XDCH-2#27 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'USB_Addr[6]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk 2.000 [get_ports USB_Addr]
/home/sca.user/Desktop/src/vivado/CW305_DesignStart/CW305_DesignStart.srcs/constrs_1/imports/constraints/CW305_designstart.xdc (Line: 70)
Related violations: <none>

XDCH-2#28 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'USB_Addr[7]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk 2.000 [get_ports USB_Addr]
/home/sca.user/Desktop/src/vivado/CW305_DesignStart/CW305_DesignStart.srcs/constrs_1/imports/constraints/CW305_designstart.xdc (Line: 70)
Related violations: <none>

XDCH-2#29 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'USB_Addr[8]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk 2.000 [get_ports USB_Addr]
/home/sca.user/Desktop/src/vivado/CW305_DesignStart/CW305_DesignStart.srcs/constrs_1/imports/constraints/CW305_designstart.xdc (Line: 70)
Related violations: <none>

XDCH-2#30 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'USB_Addr[9]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk 2.000 [get_ports USB_Addr]
/home/sca.user/Desktop/src/vivado/CW305_DesignStart/CW305_DesignStart.srcs/constrs_1/imports/constraints/CW305_designstart.xdc (Line: 70)
Related violations: <none>

XDCH-2#31 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'USB_Data[0]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk 2.000 [get_ports USB_Data]
/home/sca.user/Desktop/src/vivado/CW305_DesignStart/CW305_DesignStart.srcs/constrs_1/imports/constraints/CW305_designstart.xdc (Line: 69)
Related violations: <none>

XDCH-2#32 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'USB_Data[1]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk 2.000 [get_ports USB_Data]
/home/sca.user/Desktop/src/vivado/CW305_DesignStart/CW305_DesignStart.srcs/constrs_1/imports/constraints/CW305_designstart.xdc (Line: 69)
Related violations: <none>

XDCH-2#33 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'USB_Data[2]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk 2.000 [get_ports USB_Data]
/home/sca.user/Desktop/src/vivado/CW305_DesignStart/CW305_DesignStart.srcs/constrs_1/imports/constraints/CW305_designstart.xdc (Line: 69)
Related violations: <none>

XDCH-2#34 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'USB_Data[3]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk 2.000 [get_ports USB_Data]
/home/sca.user/Desktop/src/vivado/CW305_DesignStart/CW305_DesignStart.srcs/constrs_1/imports/constraints/CW305_designstart.xdc (Line: 69)
Related violations: <none>

XDCH-2#35 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'USB_Data[4]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk 2.000 [get_ports USB_Data]
/home/sca.user/Desktop/src/vivado/CW305_DesignStart/CW305_DesignStart.srcs/constrs_1/imports/constraints/CW305_designstart.xdc (Line: 69)
Related violations: <none>

XDCH-2#36 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'USB_Data[5]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk 2.000 [get_ports USB_Data]
/home/sca.user/Desktop/src/vivado/CW305_DesignStart/CW305_DesignStart.srcs/constrs_1/imports/constraints/CW305_designstart.xdc (Line: 69)
Related violations: <none>

XDCH-2#37 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'USB_Data[6]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk 2.000 [get_ports USB_Data]
/home/sca.user/Desktop/src/vivado/CW305_DesignStart/CW305_DesignStart.srcs/constrs_1/imports/constraints/CW305_designstart.xdc (Line: 69)
Related violations: <none>

XDCH-2#38 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'USB_Data[7]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk 2.000 [get_ports USB_Data]
/home/sca.user/Desktop/src/vivado/CW305_DesignStart/CW305_DesignStart.srcs/constrs_1/imports/constraints/CW305_designstart.xdc (Line: 69)
Related violations: <none>

XDCH-2#39 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'USB_nCS' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk 2.000 [get_ports USB_nCS]
/home/sca.user/Desktop/src/vivado/CW305_DesignStart/CW305_DesignStart.srcs/constrs_1/imports/constraints/CW305_designstart.xdc (Line: 66)
Related violations: <none>

XDCH-2#40 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'USB_nRD' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk 2.000 [get_ports USB_nRD]
/home/sca.user/Desktop/src/vivado/CW305_DesignStart/CW305_DesignStart.srcs/constrs_1/imports/constraints/CW305_designstart.xdc (Line: 67)
Related violations: <none>

XDCH-2#41 Warning
Same min and max delay values on IO port  
The same input delay of 2.000 ns has been defined on port 'USB_nWE' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock usb_clk 2.000 [get_ports USB_nWE]
/home/sca.user/Desktop/src/vivado/CW305_DesignStart/CW305_DesignStart.srcs/constrs_1/imports/constraints/CW305_designstart.xdc (Line: 68)
Related violations: <none>

XDCH-2#42 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'USB_Data[0]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock usb_clk 0.000 [get_ports USB_Data]
/home/sca.user/Desktop/src/vivado/CW305_DesignStart/CW305_DesignStart.srcs/constrs_1/imports/constraints/CW305_designstart.xdc (Line: 73)
Related violations: <none>

XDCH-2#43 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'USB_Data[1]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock usb_clk 0.000 [get_ports USB_Data]
/home/sca.user/Desktop/src/vivado/CW305_DesignStart/CW305_DesignStart.srcs/constrs_1/imports/constraints/CW305_designstart.xdc (Line: 73)
Related violations: <none>

XDCH-2#44 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'USB_Data[2]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock usb_clk 0.000 [get_ports USB_Data]
/home/sca.user/Desktop/src/vivado/CW305_DesignStart/CW305_DesignStart.srcs/constrs_1/imports/constraints/CW305_designstart.xdc (Line: 73)
Related violations: <none>

XDCH-2#45 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'USB_Data[3]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock usb_clk 0.000 [get_ports USB_Data]
/home/sca.user/Desktop/src/vivado/CW305_DesignStart/CW305_DesignStart.srcs/constrs_1/imports/constraints/CW305_designstart.xdc (Line: 73)
Related violations: <none>

XDCH-2#46 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'USB_Data[4]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock usb_clk 0.000 [get_ports USB_Data]
/home/sca.user/Desktop/src/vivado/CW305_DesignStart/CW305_DesignStart.srcs/constrs_1/imports/constraints/CW305_designstart.xdc (Line: 73)
Related violations: <none>

XDCH-2#47 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'USB_Data[5]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock usb_clk 0.000 [get_ports USB_Data]
/home/sca.user/Desktop/src/vivado/CW305_DesignStart/CW305_DesignStart.srcs/constrs_1/imports/constraints/CW305_designstart.xdc (Line: 73)
Related violations: <none>

XDCH-2#48 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'USB_Data[6]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock usb_clk 0.000 [get_ports USB_Data]
/home/sca.user/Desktop/src/vivado/CW305_DesignStart/CW305_DesignStart.srcs/constrs_1/imports/constraints/CW305_designstart.xdc (Line: 73)
Related violations: <none>

XDCH-2#49 Warning
Same min and max delay values on IO port  
The same output delay of 0.000 ns has been defined on port 'USB_Data[7]' relative to clock usb_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock usb_clk 0.000 [get_ports USB_Data]
/home/sca.user/Desktop/src/vivado/CW305_DesignStart/CW305_DesignStart.srcs/constrs_1/imports/constraints/CW305_designstart.xdc (Line: 73)
Related violations: <none>

XDCH-2#50 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 'SWOTDO' relative to clock slow_out_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks slow_out_clk] -add_delay 0.500 [get_ports SWOTDO]
/home/sca.user/Desktop/src/vivado/CW305_DesignStart/CW305_DesignStart.srcs/constrs_1/imports/constraints/CW305_designstart.xdc (Line: 157)
Related violations: <none>

XDCH-2#51 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 'led1' relative to clock slow_out_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks slow_out_clk] -add_delay 0.500 [get_ports led1]
/home/sca.user/Desktop/src/vivado/CW305_DesignStart/CW305_DesignStart.srcs/constrs_1/imports/constraints/CW305_designstart.xdc (Line: 158)
Related violations: <none>

XDCH-2#52 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 'led2' relative to clock slow_out_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks slow_out_clk] -add_delay 0.500 [get_ports led2]
/home/sca.user/Desktop/src/vivado/CW305_DesignStart/CW305_DesignStart.srcs/constrs_1/imports/constraints/CW305_designstart.xdc (Line: 159)
Related violations: <none>

XDCH-2#53 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 'led3' relative to clock slow_out_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks slow_out_clk] -add_delay 0.500 [get_ports led3]
/home/sca.user/Desktop/src/vivado/CW305_DesignStart/CW305_DesignStart.srcs/constrs_1/imports/constraints/CW305_designstart.xdc (Line: 160)
Related violations: <none>

XDCH-2#54 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 'swdio' relative to clock slow_out_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks slow_out_clk] -add_delay 0.500 [get_ports swdio]
/home/sca.user/Desktop/src/vivado/CW305_DesignStart/CW305_DesignStart.srcs/constrs_1/imports/constraints/CW305_designstart.xdc (Line: 161)
Related violations: <none>

XDCH-2#55 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 'trig_out' relative to clock slow_out_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks slow_out_clk] -add_delay 0.500 [get_ports trig_out]
/home/sca.user/Desktop/src/vivado/CW305_DesignStart/CW305_DesignStart.srcs/constrs_1/imports/constraints/CW305_designstart.xdc (Line: 162)
Related violations: <none>

XDCH-2#56 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 'uart_txd' relative to clock slow_out_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks slow_out_clk] -add_delay 0.500 [get_ports uart_txd]
/home/sca.user/Desktop/src/vivado/CW305_DesignStart/CW305_DesignStart.srcs/constrs_1/imports/constraints/CW305_designstart.xdc (Line: 88)
Related violations: <none>


