Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu May  9 23:07:06 2024
| Host         : CSE-P07-2165-09 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Digital_Clock_timing_summary_routed.rpt -pb Digital_Clock_timing_summary_routed.pb -rpx Digital_Clock_timing_summary_routed.rpx -warn_on_violation
| Design       : Digital_Clock
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   65          
LUTAR-1    Warning           LUT drives async reset alert  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (66)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (143)
5. checking no_input_delay (2)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (66)
-------------------------
 There are 36 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clk_1_generate/clk_out_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clk_200_generate/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line34/R1/FSM_sequential_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line34/R1/FSM_sequential_state_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (143)
--------------------------------------------------
 There are 143 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  155          inf        0.000                      0                  155           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           155 Endpoints
Min Delay           155 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sel_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.460ns  (logic 4.410ns (52.126%)  route 4.050ns (47.874%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE                         0.000     0.000 r  sel_reg[0]/C
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  sel_reg[0]/Q
                         net (fo=12, routed)          1.074     1.592    nolabel_line127/hours_tens/segments_OBUF[4]_inst_i_1[0]
    SLICE_X64Y24         LUT6 (Prop_lut6_I2_O)        0.124     1.716 r  nolabel_line127/hours_tens/segments_OBUF[0]_inst_i_3/O
                         net (fo=8, routed)           0.446     2.162    nolabel_line127/hours_units/segments[2]_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.286 r  nolabel_line127/hours_units/segments_OBUF[1]_inst_i_2/O
                         net (fo=3, routed)           0.816     3.102    nolabel_line127/hours_units/segments_OBUF[1]_inst_i_2_n_0
    SLICE_X64Y22         LUT4 (Prop_lut4_I0_O)        0.124     3.226 r  nolabel_line127/hours_units/segments_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.714     4.940    segments_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.460 r  segments_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.460    segments[4]
    U5                                                                r  segments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.386ns  (logic 4.547ns (54.228%)  route 3.838ns (45.772%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE                         0.000     0.000 r  sel_reg[0]/C
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  sel_reg[0]/Q
                         net (fo=12, routed)          1.074     1.592    nolabel_line127/hours_tens/segments_OBUF[4]_inst_i_1[0]
    SLICE_X64Y24         LUT6 (Prop_lut6_I2_O)        0.124     1.716 r  nolabel_line127/hours_tens/segments_OBUF[0]_inst_i_3/O
                         net (fo=8, routed)           0.838     2.553    nolabel_line127/hours_tens/counter_reg[1]_0
    SLICE_X64Y22         LUT4 (Prop_lut4_I1_O)        0.150     2.703 r  nolabel_line127/hours_tens/segments_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.927     4.630    segments_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.755     8.386 r  segments_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.386    segments[6]
    U7                                                                r  segments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segments[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.340ns  (logic 4.503ns (53.990%)  route 3.837ns (46.010%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE                         0.000     0.000 r  sel_reg[0]/C
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  sel_reg[0]/Q
                         net (fo=12, routed)          0.857     1.375    nolabel_line127/hours_units/segments_OBUF[2]_inst_i_1_0[0]
    SLICE_X64Y24         LUT5 (Prop_lut5_I4_O)        0.124     1.499 r  nolabel_line127/hours_units/segments_OBUF[0]_inst_i_2/O
                         net (fo=8, routed)           1.174     2.672    nolabel_line127/hours_tens/segments[5]
    SLICE_X64Y22         LUT4 (Prop_lut4_I0_O)        0.146     2.818 r  nolabel_line127/hours_tens/segments_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.807     4.625    segments_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715     8.340 r  segments_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.340    segments[0]
    W7                                                                r  segments[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segments[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.317ns  (logic 4.655ns (55.971%)  route 3.662ns (44.029%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE                         0.000     0.000 r  sel_reg[0]/C
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  sel_reg[0]/Q
                         net (fo=12, routed)          1.074     1.592    nolabel_line127/hours_tens/segments_OBUF[4]_inst_i_1[0]
    SLICE_X64Y24         LUT6 (Prop_lut6_I2_O)        0.124     1.716 r  nolabel_line127/hours_tens/segments_OBUF[0]_inst_i_3/O
                         net (fo=8, routed)           0.446     2.162    nolabel_line127/hours_units/segments[2]_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.286 r  nolabel_line127/hours_units/segments_OBUF[1]_inst_i_2/O
                         net (fo=3, routed)           0.464     2.750    nolabel_line127/hours_units/segments_OBUF[1]_inst_i_2_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I0_O)        0.150     2.900 r  nolabel_line127/hours_units/segments_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.678     4.578    segments_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.739     8.317 r  segments_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.317    segments[2]
    U8                                                                r  segments[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segments[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.069ns  (logic 4.419ns (54.767%)  route 3.650ns (45.233%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE                         0.000     0.000 r  sel_reg[0]/C
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  sel_reg[0]/Q
                         net (fo=12, routed)          1.074     1.592    nolabel_line127/hours_tens/segments_OBUF[4]_inst_i_1[0]
    SLICE_X64Y24         LUT6 (Prop_lut6_I2_O)        0.124     1.716 r  nolabel_line127/hours_tens/segments_OBUF[0]_inst_i_3/O
                         net (fo=8, routed)           0.446     2.162    nolabel_line127/hours_units/segments[2]_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.286 r  nolabel_line127/hours_units/segments_OBUF[1]_inst_i_2/O
                         net (fo=3, routed)           0.464     2.750    nolabel_line127/hours_units/segments_OBUF[1]_inst_i_2_n_0
    SLICE_X64Y23         LUT4 (Prop_lut4_I0_O)        0.124     2.874 r  nolabel_line127/hours_units/segments_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.666     4.540    segments_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     8.069 r  segments_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.069    segments[1]
    W6                                                                r  segments[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.009ns  (logic 4.302ns (53.708%)  route 3.708ns (46.292%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE                         0.000     0.000 r  sel_reg[0]/C
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  sel_reg[0]/Q
                         net (fo=12, routed)          0.857     1.375    nolabel_line127/hours_units/segments_OBUF[2]_inst_i_1_0[0]
    SLICE_X64Y24         LUT5 (Prop_lut5_I4_O)        0.124     1.499 r  nolabel_line127/hours_units/segments_OBUF[0]_inst_i_2/O
                         net (fo=8, routed)           1.174     2.672    nolabel_line127/hours_tens/segments[5]
    SLICE_X64Y22         LUT4 (Prop_lut4_I0_O)        0.124     2.796 r  nolabel_line127/hours_tens/segments_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.677     4.474    segments_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     8.009 r  segments_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.009    segments[3]
    V8                                                                r  segments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.895ns  (logic 4.270ns (54.089%)  route 3.625ns (45.911%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE                         0.000     0.000 r  sel_reg[0]/C
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  sel_reg[0]/Q
                         net (fo=12, routed)          1.074     1.592    nolabel_line127/hours_tens/segments_OBUF[4]_inst_i_1[0]
    SLICE_X64Y24         LUT6 (Prop_lut6_I2_O)        0.124     1.716 r  nolabel_line127/hours_tens/segments_OBUF[0]_inst_i_3/O
                         net (fo=8, routed)           0.838     2.553    nolabel_line127/hours_tens/counter_reg[1]_0
    SLICE_X64Y22         LUT4 (Prop_lut4_I1_O)        0.124     2.677 r  nolabel_line127/hours_tens/segments_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.713     4.391    segments_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     7.895 r  segments_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.895    segments[5]
    V5                                                                r  segments[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_1_generate/clk_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            sec
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.469ns  (logic 4.140ns (55.421%)  route 3.330ns (44.579%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE                         0.000     0.000 r  clk_1_generate/clk_out_reg/C
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  clk_1_generate/clk_out_reg/Q
                         net (fo=21, routed)          1.260     1.778    clk_1_generate/CLK
    SLICE_X64Y23         LUT4 (Prop_lut4_I2_O)        0.124     1.902 r  clk_1_generate/sec_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.070     3.972    sec_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.498     7.469 r  sec_OBUF_inst/O
                         net (fo=0)                   0.000     7.469    sec
    V7                                                                r  sec (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.190ns  (logic 4.381ns (60.934%)  route 2.809ns (39.066%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE                         0.000     0.000 r  sel_reg[1]/C
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  sel_reg[1]/Q
                         net (fo=11, routed)          0.944     1.462    sel[1]
    SLICE_X64Y25         LUT2 (Prop_lut2_I1_O)        0.153     1.615 r  anode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.865     3.480    anode_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.710     7.190 r  anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.190    anode[0]
    U2                                                                r  anode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.143ns  (logic 4.393ns (61.498%)  route 2.750ns (38.502%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE                         0.000     0.000 r  sel_reg[1]/C
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  sel_reg[1]/Q
                         net (fo=11, routed)          0.890     1.408    sel[1]
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.152     1.560 r  anode_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.860     3.420    anode_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.723     7.143 r  anode_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.143    anode[1]
    U4                                                                r  anode[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line34/D1/q3_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line34/s1/reg1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDCE                         0.000     0.000 r  nolabel_line34/D1/q3_reg/C
    SLICE_X63Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line34/D1/q3_reg/Q
                         net (fo=1, routed)           0.058     0.199    nolabel_line34/D1/q3
    SLICE_X62Y18         LUT4 (Prop_lut4_I3_O)        0.045     0.244 r  nolabel_line34/D1/reg1_i_1/O
                         net (fo=1, routed)           0.000     0.244    nolabel_line34/s1/w1
    SLICE_X62Y18         FDRE                                         r  nolabel_line34/s1/reg1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line127/seconds/counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line127/seconds/counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDCE                         0.000     0.000 r  nolabel_line127/seconds/counter_reg[0]/C
    SLICE_X65Y23         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  nolabel_line127/seconds/counter_reg[0]/Q
                         net (fo=5, routed)           0.070     0.198    nolabel_line127/seconds/counter_seconds[0]
    SLICE_X65Y23         LUT3 (Prop_lut3_I1_O)        0.099     0.297 r  nolabel_line127/seconds/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.297    nolabel_line127/seconds/counter[1]_i_1__0_n_0
    SLICE_X65Y23         FDCE                                         r  nolabel_line127/seconds/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line34/s1/reg1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line34/s1/reg2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.141ns (44.296%)  route 0.177ns (55.704%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE                         0.000     0.000 r  nolabel_line34/s1/reg1_reg/C
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line34/s1/reg1_reg/Q
                         net (fo=1, routed)           0.177     0.318    nolabel_line34/s1/reg1
    SLICE_X62Y20         FDRE                                         r  nolabel_line34/s1/reg2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line127/seconds/counter_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line127/seconds/counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.186ns (54.652%)  route 0.154ns (45.348%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE                         0.000     0.000 r  nolabel_line127/seconds/counter_reg[3]/C
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line127/seconds/counter_reg[3]/Q
                         net (fo=7, routed)           0.154     0.295    nolabel_line127/seconds/counter_seconds[3]
    SLICE_X63Y23         LUT6 (Prop_lut6_I4_O)        0.045     0.340 r  nolabel_line127/seconds/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.340    nolabel_line127/seconds/counter[4]_i_1_n_0
    SLICE_X63Y23         FDCE                                         r  nolabel_line127/seconds/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line34/R1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line34/R1/FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDCE                         0.000     0.000 r  nolabel_line34/R1/FSM_sequential_state_reg[0]/C
    SLICE_X65Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line34/R1/FSM_sequential_state_reg[0]/Q
                         net (fo=3, routed)           0.167     0.308    nolabel_line34/R1/state[0]
    SLICE_X65Y20         LUT3 (Prop_lut3_I0_O)        0.042     0.350 r  nolabel_line34/R1/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.350    nolabel_line34/R1/nextState[1]
    SLICE_X65Y20         FDCE                                         r  nolabel_line34/R1/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line34/R1/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line34/R1/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDCE                         0.000     0.000 r  nolabel_line34/R1/FSM_sequential_state_reg[0]/C
    SLICE_X65Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  nolabel_line34/R1/FSM_sequential_state_reg[0]/Q
                         net (fo=3, routed)           0.167     0.308    nolabel_line34/R1/state[0]
    SLICE_X65Y20         LUT3 (Prop_lut3_I1_O)        0.045     0.353 r  nolabel_line34/R1/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.353    nolabel_line34/R1/nextState[0]
    SLICE_X65Y20         FDCE                                         r  nolabel_line34/R1/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_200_generate/clk_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clk_200_generate/clk_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE                         0.000     0.000 r  clk_200_generate/clk_out_reg/C
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clk_200_generate/clk_out_reg/Q
                         net (fo=10, routed)          0.168     0.309    clk_200_generate/clk_200
    SLICE_X59Y18         LUT5 (Prop_lut5_I4_O)        0.045     0.354 r  clk_200_generate/clk_out_i_1/O
                         net (fo=1, routed)           0.000     0.354    clk_200_generate/clk_out_i_1_n_0
    SLICE_X59Y18         FDCE                                         r  clk_200_generate/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line127/minutes_tens/counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line127/minutes_tens/counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE                         0.000     0.000 r  nolabel_line127/minutes_tens/counter_reg[0]/C
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line127/minutes_tens/counter_reg[0]/Q
                         net (fo=5, routed)           0.179     0.320    nolabel_line127/minutes_tens/counter_minutes_tens[0]
    SLICE_X63Y24         LUT5 (Prop_lut5_I3_O)        0.042     0.362 r  nolabel_line127/minutes_tens/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.362    nolabel_line127/minutes_tens/counter[2]_i_1_n_0
    SLICE_X63Y24         FDCE                                         r  nolabel_line127/minutes_tens/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line127/minutes_tens/counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line127/minutes_tens/counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE                         0.000     0.000 r  nolabel_line127/minutes_tens/counter_reg[0]/C
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line127/minutes_tens/counter_reg[0]/Q
                         net (fo=5, routed)           0.179     0.320    nolabel_line127/minutes_tens/counter_minutes_tens[0]
    SLICE_X63Y24         LUT5 (Prop_lut5_I3_O)        0.045     0.365 r  nolabel_line127/minutes_tens/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    nolabel_line127/minutes_tens/counter[0]_i_1_n_0
    SLICE_X63Y24         FDCE                                         r  nolabel_line127/minutes_tens/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line127/minutes_tens/counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line127/minutes_tens/counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE                         0.000     0.000 r  nolabel_line127/minutes_tens/counter_reg[0]/C
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nolabel_line127/minutes_tens/counter_reg[0]/Q
                         net (fo=5, routed)           0.181     0.322    nolabel_line127/minutes_tens/counter_minutes_tens[0]
    SLICE_X63Y24         LUT4 (Prop_lut4_I3_O)        0.043     0.365 r  nolabel_line127/minutes_tens/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.365    nolabel_line127/minutes_tens/counter[1]_i_1_n_0
    SLICE_X63Y24         FDCE                                         r  nolabel_line127/minutes_tens/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------





