

================================================================
== Vitis HLS Report for 'conv3_from_precomputed_conv2_Pipeline_VITIS_LOOP_186_5_VITIS_LOOP_187_6'
================================================================
* Date:           Tue Oct 28 14:00:52 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.854 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       52|       52|  0.520 us|  0.520 us|   52|   52|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_186_5_VITIS_LOOP_187_6  |       50|       50|         2|          2|          6|    25|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.85>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%kx = alloca i32 1"   --->   Operation 5 'alloca' 'kx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ky = alloca i32 1"   --->   Operation 6 'alloca' 'ky' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%mux_case_091 = alloca i32 1"   --->   Operation 8 'alloca' 'mux_case_091' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%mux_case_197 = alloca i32 1"   --->   Operation 9 'alloca' 'mux_case_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mux_case_2103 = alloca i32 1"   --->   Operation 10 'alloca' 'mux_case_2103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%mux_case_3109 = alloca i32 1"   --->   Operation 11 'alloca' 'mux_case_3109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%mux_case_4115 = alloca i32 1"   --->   Operation 12 'alloca' 'mux_case_4115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mux_case_046122 = alloca i32 1"   --->   Operation 13 'alloca' 'mux_case_046122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mux_case_148128 = alloca i32 1"   --->   Operation 14 'alloca' 'mux_case_148128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%mux_case_250134 = alloca i32 1"   --->   Operation 15 'alloca' 'mux_case_250134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%mux_case_352140 = alloca i32 1"   --->   Operation 16 'alloca' 'mux_case_352140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%mux_case_454146 = alloca i32 1"   --->   Operation 17 'alloca' 'mux_case_454146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mux_case_057152 = alloca i32 1"   --->   Operation 18 'alloca' 'mux_case_057152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mux_case_159158 = alloca i32 1"   --->   Operation 19 'alloca' 'mux_case_159158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mux_case_261164 = alloca i32 1"   --->   Operation 20 'alloca' 'mux_case_261164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mux_case_363170 = alloca i32 1"   --->   Operation 21 'alloca' 'mux_case_363170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mux_case_465176 = alloca i32 1"   --->   Operation 22 'alloca' 'mux_case_465176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%mux_case_068182 = alloca i32 1"   --->   Operation 23 'alloca' 'mux_case_068182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mux_case_170188 = alloca i32 1"   --->   Operation 24 'alloca' 'mux_case_170188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%mux_case_272194 = alloca i32 1"   --->   Operation 25 'alloca' 'mux_case_272194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mux_case_374200 = alloca i32 1"   --->   Operation 26 'alloca' 'mux_case_374200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mux_case_476206 = alloca i32 1"   --->   Operation 27 'alloca' 'mux_case_476206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mux_case_079212 = alloca i32 1"   --->   Operation 28 'alloca' 'mux_case_079212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mux_case_181218 = alloca i32 1"   --->   Operation 29 'alloca' 'mux_case_181218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%mux_case_283224 = alloca i32 1"   --->   Operation 30 'alloca' 'mux_case_283224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mux_case_385230 = alloca i32 1"   --->   Operation 31 'alloca' 'mux_case_385230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%mux_case_487236 = alloca i32 1"   --->   Operation 32 'alloca' 'mux_case_487236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%add_ln189_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %add_ln189"   --->   Operation 34 'read' 'add_ln189_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %ky"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %kx"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i5 %indvar_flatten" [src/srcnn.cpp:186]   --->   Operation 39 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.78ns)   --->   "%icmp_ln186 = icmp_eq  i5 %indvar_flatten_load, i5 25" [src/srcnn.cpp:186]   --->   Operation 40 'icmp' 'icmp_ln186' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.78ns)   --->   "%add_ln186_1 = add i5 %indvar_flatten_load, i5 1" [src/srcnn.cpp:186]   --->   Operation 41 'add' 'add_ln186_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln186 = br i1 %icmp_ln186, void %for.inc34, void %for.body46.preheader.exitStub" [src/srcnn.cpp:186]   --->   Operation 42 'br' 'br_ln186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%kx_load = load i3 %kx" [src/srcnn.cpp:187]   --->   Operation 43 'load' 'kx_load' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%ky_load = load i3 %ky" [src/srcnn.cpp:186]   --->   Operation 44 'load' 'ky_load' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.67ns)   --->   "%add_ln186 = add i3 %ky_load, i3 1" [src/srcnn.cpp:186]   --->   Operation 45 'add' 'add_ln186' <Predicate = (!icmp_ln186)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.67ns)   --->   "%icmp_ln187 = icmp_eq  i3 %kx_load, i3 5" [src/srcnn.cpp:187]   --->   Operation 46 'icmp' 'icmp_ln187' <Predicate = (!icmp_ln186)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.20ns)   --->   "%select_ln186 = select i1 %icmp_ln187, i3 0, i3 %kx_load" [src/srcnn.cpp:186]   --->   Operation 47 'select' 'select_ln186' <Predicate = (!icmp_ln186)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.20ns)   --->   "%select_ln186_1 = select i1 %icmp_ln187, i3 %add_ln186, i3 %ky_load" [src/srcnn.cpp:186]   --->   Operation 48 'select' 'select_ln186_1' <Predicate = (!icmp_ln186)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln189 = zext i3 %select_ln186_1" [src/srcnn.cpp:189]   --->   Operation 49 'zext' 'zext_ln189' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.77ns)   --->   "%add_ln189_1 = add i9 %add_ln189_read, i9 %zext_ln189" [src/srcnn.cpp:189]   --->   Operation 50 'add' 'add_ln189_1' <Predicate = (!icmp_ln186)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln189_1 = zext i9 %add_ln189_1" [src/srcnn.cpp:189]   --->   Operation 51 'zext' 'zext_ln189_1' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln189 = trunc i9 %add_ln189_1" [src/srcnn.cpp:189]   --->   Operation 52 'trunc' 'trunc_ln189' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln189, i2 0" [src/srcnn.cpp:189]   --->   Operation 53 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln189_2 = add i10 %p_shl4, i10 %zext_ln189_1" [src/srcnn.cpp:189]   --->   Operation 54 'add' 'add_ln189_2' <Predicate = (!icmp_ln186)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln189_2 = zext i3 %select_ln186" [src/srcnn.cpp:189]   --->   Operation 55 'zext' 'zext_ln189_2' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln189_3 = add i10 %add_ln189_2, i10 %zext_ln189_2" [src/srcnn.cpp:189]   --->   Operation 56 'add' 'add_ln189_3' <Predicate = (!icmp_ln186)> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln189_3 = zext i10 %add_ln189_3" [src/srcnn.cpp:189]   --->   Operation 57 'zext' 'zext_ln189_3' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%conv3_weights_addr = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln189_3" [src/srcnn.cpp:189]   --->   Operation 58 'getelementptr' 'conv3_weights_addr' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 59 [2/2] (1.23ns)   --->   "%conv3_weights_load = load i10 %conv3_weights_addr" [src/srcnn.cpp:189]   --->   Operation 59 'load' 'conv3_weights_load' <Predicate = (!icmp_ln186)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%mux_case_091_load = load i32 %mux_case_091"   --->   Operation 127 'load' 'mux_case_091_load' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%mux_case_197_load = load i32 %mux_case_197"   --->   Operation 128 'load' 'mux_case_197_load' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%mux_case_2103_load = load i32 %mux_case_2103"   --->   Operation 129 'load' 'mux_case_2103_load' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%mux_case_3109_load = load i32 %mux_case_3109"   --->   Operation 130 'load' 'mux_case_3109_load' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%mux_case_4115_load = load i32 %mux_case_4115"   --->   Operation 131 'load' 'mux_case_4115_load' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%mux_case_046122_load = load i32 %mux_case_046122"   --->   Operation 132 'load' 'mux_case_046122_load' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%mux_case_148128_load = load i32 %mux_case_148128"   --->   Operation 133 'load' 'mux_case_148128_load' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%mux_case_250134_load = load i32 %mux_case_250134"   --->   Operation 134 'load' 'mux_case_250134_load' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%mux_case_352140_load = load i32 %mux_case_352140"   --->   Operation 135 'load' 'mux_case_352140_load' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%mux_case_454146_load = load i32 %mux_case_454146"   --->   Operation 136 'load' 'mux_case_454146_load' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%mux_case_057152_load = load i32 %mux_case_057152"   --->   Operation 137 'load' 'mux_case_057152_load' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%mux_case_159158_load = load i32 %mux_case_159158"   --->   Operation 138 'load' 'mux_case_159158_load' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%mux_case_261164_load = load i32 %mux_case_261164"   --->   Operation 139 'load' 'mux_case_261164_load' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%mux_case_363170_load = load i32 %mux_case_363170"   --->   Operation 140 'load' 'mux_case_363170_load' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%mux_case_465176_load = load i32 %mux_case_465176"   --->   Operation 141 'load' 'mux_case_465176_load' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%mux_case_068182_load = load i32 %mux_case_068182"   --->   Operation 142 'load' 'mux_case_068182_load' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%mux_case_170188_load = load i32 %mux_case_170188"   --->   Operation 143 'load' 'mux_case_170188_load' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%mux_case_272194_load = load i32 %mux_case_272194"   --->   Operation 144 'load' 'mux_case_272194_load' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%mux_case_374200_load = load i32 %mux_case_374200"   --->   Operation 145 'load' 'mux_case_374200_load' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%mux_case_476206_load = load i32 %mux_case_476206"   --->   Operation 146 'load' 'mux_case_476206_load' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%mux_case_079212_load = load i32 %mux_case_079212"   --->   Operation 147 'load' 'mux_case_079212_load' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%mux_case_181218_load = load i32 %mux_case_181218"   --->   Operation 148 'load' 'mux_case_181218_load' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%mux_case_283224_load = load i32 %mux_case_283224"   --->   Operation 149 'load' 'mux_case_283224_load' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%mux_case_385230_load = load i32 %mux_case_385230"   --->   Operation 150 'load' 'mux_case_385230_load' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%mux_case_487236_load = load i32 %mux_case_487236"   --->   Operation 151 'load' 'mux_case_487236_load' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_487236_out, i32 %mux_case_487236_load"   --->   Operation 152 'write' 'write_ln0' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_385230_out, i32 %mux_case_385230_load"   --->   Operation 153 'write' 'write_ln0' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_283224_out, i32 %mux_case_283224_load"   --->   Operation 154 'write' 'write_ln0' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_181218_out, i32 %mux_case_181218_load"   --->   Operation 155 'write' 'write_ln0' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_079212_out, i32 %mux_case_079212_load"   --->   Operation 156 'write' 'write_ln0' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_476206_out, i32 %mux_case_476206_load"   --->   Operation 157 'write' 'write_ln0' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_374200_out, i32 %mux_case_374200_load"   --->   Operation 158 'write' 'write_ln0' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_272194_out, i32 %mux_case_272194_load"   --->   Operation 159 'write' 'write_ln0' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_170188_out, i32 %mux_case_170188_load"   --->   Operation 160 'write' 'write_ln0' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_068182_out, i32 %mux_case_068182_load"   --->   Operation 161 'write' 'write_ln0' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_465176_out, i32 %mux_case_465176_load"   --->   Operation 162 'write' 'write_ln0' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_363170_out, i32 %mux_case_363170_load"   --->   Operation 163 'write' 'write_ln0' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_261164_out, i32 %mux_case_261164_load"   --->   Operation 164 'write' 'write_ln0' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_159158_out, i32 %mux_case_159158_load"   --->   Operation 165 'write' 'write_ln0' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_057152_out, i32 %mux_case_057152_load"   --->   Operation 166 'write' 'write_ln0' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_454146_out, i32 %mux_case_454146_load"   --->   Operation 167 'write' 'write_ln0' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_352140_out, i32 %mux_case_352140_load"   --->   Operation 168 'write' 'write_ln0' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_250134_out, i32 %mux_case_250134_load"   --->   Operation 169 'write' 'write_ln0' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_148128_out, i32 %mux_case_148128_load"   --->   Operation 170 'write' 'write_ln0' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_046122_out, i32 %mux_case_046122_load"   --->   Operation 171 'write' 'write_ln0' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_4115_out, i32 %mux_case_4115_load"   --->   Operation 172 'write' 'write_ln0' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_3109_out, i32 %mux_case_3109_load"   --->   Operation 173 'write' 'write_ln0' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_2103_out, i32 %mux_case_2103_load"   --->   Operation 174 'write' 'write_ln0' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_197_out, i32 %mux_case_197_load"   --->   Operation 175 'write' 'write_ln0' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %mux_case_091_out, i32 %mux_case_091_load"   --->   Operation 176 'write' 'write_ln0' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 177 'ret' 'ret_ln0' <Predicate = (icmp_ln186)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_186_5_VITIS_LOOP_187_6_str"   --->   Operation 60 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25"   --->   Operation 61 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%specpipeline_ln188 = specpipeline void @_ssdm_op_SpecPipeline, i32 6, i32 0, i32 0, i32 0, void @empty_0" [src/srcnn.cpp:188]   --->   Operation 62 'specpipeline' 'specpipeline_ln188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln187 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/srcnn.cpp:187]   --->   Operation 63 'specloopname' 'specloopname_ln187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/2] (1.23ns)   --->   "%conv3_weights_load = load i10 %conv3_weights_addr" [src/srcnn.cpp:189]   --->   Operation 64 'load' 'conv3_weights_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%bitcast_ln189 = bitcast i32 %conv3_weights_load" [src/srcnn.cpp:189]   --->   Operation 65 'bitcast' 'bitcast_ln189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.73ns)   --->   "%switch_ln189 = switch i3 %select_ln186_1, void %arrayidx339.case.4, i3 0, void %arrayidx339.case.0, i3 1, void %arrayidx339.case.1, i3 2, void %arrayidx339.case.2, i3 3, void %arrayidx339.case.3" [src/srcnn.cpp:189]   --->   Operation 66 'switch' 'switch_ln189' <Predicate = true> <Delay = 0.73>
ST_2 : Operation 67 [1/1] (0.73ns)   --->   "%switch_ln189 = switch i3 %select_ln186, void %arrayidx339.case.431, i3 0, void %arrayidx339.case.3.arrayidx339.exit_crit_edge10, i3 1, void %arrayidx339.case.128, i3 2, void %arrayidx339.case.229, i3 3, void %arrayidx339.case.3.arrayidx339.exit_crit_edge" [src/srcnn.cpp:189]   --->   Operation 67 'switch' 'switch_ln189' <Predicate = (select_ln186_1 == 3)> <Delay = 0.73>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_374200" [src/srcnn.cpp:189]   --->   Operation 68 'store' 'store_ln189' <Predicate = (select_ln186_1 == 3 & select_ln186 == 3)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln189 = br void %arrayidx339.exit" [src/srcnn.cpp:189]   --->   Operation 69 'br' 'br_ln189' <Predicate = (select_ln186_1 == 3 & select_ln186 == 3)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_272194" [src/srcnn.cpp:189]   --->   Operation 70 'store' 'store_ln189' <Predicate = (select_ln186_1 == 3 & select_ln186 == 2)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln189 = br void %arrayidx339.exit" [src/srcnn.cpp:189]   --->   Operation 71 'br' 'br_ln189' <Predicate = (select_ln186_1 == 3 & select_ln186 == 2)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_170188" [src/srcnn.cpp:189]   --->   Operation 72 'store' 'store_ln189' <Predicate = (select_ln186_1 == 3 & select_ln186 == 1)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln189 = br void %arrayidx339.exit" [src/srcnn.cpp:189]   --->   Operation 73 'br' 'br_ln189' <Predicate = (select_ln186_1 == 3 & select_ln186 == 1)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_068182" [src/srcnn.cpp:189]   --->   Operation 74 'store' 'store_ln189' <Predicate = (select_ln186_1 == 3 & select_ln186 == 0)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln189 = br void %arrayidx339.exit" [src/srcnn.cpp:189]   --->   Operation 75 'br' 'br_ln189' <Predicate = (select_ln186_1 == 3 & select_ln186 == 0)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_476206" [src/srcnn.cpp:189]   --->   Operation 76 'store' 'store_ln189' <Predicate = (select_ln186_1 == 3 & select_ln186 != 0 & select_ln186 != 1 & select_ln186 != 2 & select_ln186 != 3)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln189 = br void %arrayidx339.exit" [src/srcnn.cpp:189]   --->   Operation 77 'br' 'br_ln189' <Predicate = (select_ln186_1 == 3 & select_ln186 != 0 & select_ln186 != 1 & select_ln186 != 2 & select_ln186 != 3)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.73ns)   --->   "%switch_ln189 = switch i3 %select_ln186, void %arrayidx339.case.424, i3 0, void %arrayidx339.case.2.arrayidx339.exit_crit_edge11, i3 1, void %arrayidx339.case.121, i3 2, void %arrayidx339.case.222, i3 3, void %arrayidx339.case.2.arrayidx339.exit_crit_edge" [src/srcnn.cpp:189]   --->   Operation 78 'switch' 'switch_ln189' <Predicate = (select_ln186_1 == 2)> <Delay = 0.73>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_363170" [src/srcnn.cpp:189]   --->   Operation 79 'store' 'store_ln189' <Predicate = (select_ln186_1 == 2 & select_ln186 == 3)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln189 = br void %arrayidx339.exit" [src/srcnn.cpp:189]   --->   Operation 80 'br' 'br_ln189' <Predicate = (select_ln186_1 == 2 & select_ln186 == 3)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_261164" [src/srcnn.cpp:189]   --->   Operation 81 'store' 'store_ln189' <Predicate = (select_ln186_1 == 2 & select_ln186 == 2)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln189 = br void %arrayidx339.exit" [src/srcnn.cpp:189]   --->   Operation 82 'br' 'br_ln189' <Predicate = (select_ln186_1 == 2 & select_ln186 == 2)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_159158" [src/srcnn.cpp:189]   --->   Operation 83 'store' 'store_ln189' <Predicate = (select_ln186_1 == 2 & select_ln186 == 1)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln189 = br void %arrayidx339.exit" [src/srcnn.cpp:189]   --->   Operation 84 'br' 'br_ln189' <Predicate = (select_ln186_1 == 2 & select_ln186 == 1)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_057152" [src/srcnn.cpp:189]   --->   Operation 85 'store' 'store_ln189' <Predicate = (select_ln186_1 == 2 & select_ln186 == 0)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln189 = br void %arrayidx339.exit" [src/srcnn.cpp:189]   --->   Operation 86 'br' 'br_ln189' <Predicate = (select_ln186_1 == 2 & select_ln186 == 0)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_465176" [src/srcnn.cpp:189]   --->   Operation 87 'store' 'store_ln189' <Predicate = (select_ln186_1 == 2 & select_ln186 != 0 & select_ln186 != 1 & select_ln186 != 2 & select_ln186 != 3)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln189 = br void %arrayidx339.exit" [src/srcnn.cpp:189]   --->   Operation 88 'br' 'br_ln189' <Predicate = (select_ln186_1 == 2 & select_ln186 != 0 & select_ln186 != 1 & select_ln186 != 2 & select_ln186 != 3)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.73ns)   --->   "%switch_ln189 = switch i3 %select_ln186, void %arrayidx339.case.417, i3 0, void %arrayidx339.case.1.arrayidx339.exit_crit_edge12, i3 1, void %arrayidx339.case.114, i3 2, void %arrayidx339.case.215, i3 3, void %arrayidx339.case.1.arrayidx339.exit_crit_edge" [src/srcnn.cpp:189]   --->   Operation 89 'switch' 'switch_ln189' <Predicate = (select_ln186_1 == 1)> <Delay = 0.73>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_352140" [src/srcnn.cpp:189]   --->   Operation 90 'store' 'store_ln189' <Predicate = (select_ln186_1 == 1 & select_ln186 == 3)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln189 = br void %arrayidx339.exit" [src/srcnn.cpp:189]   --->   Operation 91 'br' 'br_ln189' <Predicate = (select_ln186_1 == 1 & select_ln186 == 3)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_250134" [src/srcnn.cpp:189]   --->   Operation 92 'store' 'store_ln189' <Predicate = (select_ln186_1 == 1 & select_ln186 == 2)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln189 = br void %arrayidx339.exit" [src/srcnn.cpp:189]   --->   Operation 93 'br' 'br_ln189' <Predicate = (select_ln186_1 == 1 & select_ln186 == 2)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_148128" [src/srcnn.cpp:189]   --->   Operation 94 'store' 'store_ln189' <Predicate = (select_ln186_1 == 1 & select_ln186 == 1)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln189 = br void %arrayidx339.exit" [src/srcnn.cpp:189]   --->   Operation 95 'br' 'br_ln189' <Predicate = (select_ln186_1 == 1 & select_ln186 == 1)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_046122" [src/srcnn.cpp:189]   --->   Operation 96 'store' 'store_ln189' <Predicate = (select_ln186_1 == 1 & select_ln186 == 0)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln189 = br void %arrayidx339.exit" [src/srcnn.cpp:189]   --->   Operation 97 'br' 'br_ln189' <Predicate = (select_ln186_1 == 1 & select_ln186 == 0)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_454146" [src/srcnn.cpp:189]   --->   Operation 98 'store' 'store_ln189' <Predicate = (select_ln186_1 == 1 & select_ln186 != 0 & select_ln186 != 1 & select_ln186 != 2 & select_ln186 != 3)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln189 = br void %arrayidx339.exit" [src/srcnn.cpp:189]   --->   Operation 99 'br' 'br_ln189' <Predicate = (select_ln186_1 == 1 & select_ln186 != 0 & select_ln186 != 1 & select_ln186 != 2 & select_ln186 != 3)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.73ns)   --->   "%switch_ln189 = switch i3 %select_ln186, void %arrayidx339.case.410, i3 0, void %arrayidx339.case.0.arrayidx339.exit_crit_edge13, i3 1, void %arrayidx339.case.17, i3 2, void %arrayidx339.case.28, i3 3, void %arrayidx339.case.0.arrayidx339.exit_crit_edge" [src/srcnn.cpp:189]   --->   Operation 100 'switch' 'switch_ln189' <Predicate = (select_ln186_1 == 0)> <Delay = 0.73>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_3109" [src/srcnn.cpp:189]   --->   Operation 101 'store' 'store_ln189' <Predicate = (select_ln186_1 == 0 & select_ln186 == 3)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln189 = br void %arrayidx339.exit" [src/srcnn.cpp:189]   --->   Operation 102 'br' 'br_ln189' <Predicate = (select_ln186_1 == 0 & select_ln186 == 3)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_2103" [src/srcnn.cpp:189]   --->   Operation 103 'store' 'store_ln189' <Predicate = (select_ln186_1 == 0 & select_ln186 == 2)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln189 = br void %arrayidx339.exit" [src/srcnn.cpp:189]   --->   Operation 104 'br' 'br_ln189' <Predicate = (select_ln186_1 == 0 & select_ln186 == 2)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_197" [src/srcnn.cpp:189]   --->   Operation 105 'store' 'store_ln189' <Predicate = (select_ln186_1 == 0 & select_ln186 == 1)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln189 = br void %arrayidx339.exit" [src/srcnn.cpp:189]   --->   Operation 106 'br' 'br_ln189' <Predicate = (select_ln186_1 == 0 & select_ln186 == 1)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_091" [src/srcnn.cpp:189]   --->   Operation 107 'store' 'store_ln189' <Predicate = (select_ln186_1 == 0 & select_ln186 == 0)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln189 = br void %arrayidx339.exit" [src/srcnn.cpp:189]   --->   Operation 108 'br' 'br_ln189' <Predicate = (select_ln186_1 == 0 & select_ln186 == 0)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_4115" [src/srcnn.cpp:189]   --->   Operation 109 'store' 'store_ln189' <Predicate = (select_ln186_1 == 0 & select_ln186 != 0 & select_ln186 != 1 & select_ln186 != 2 & select_ln186 != 3)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln189 = br void %arrayidx339.exit" [src/srcnn.cpp:189]   --->   Operation 110 'br' 'br_ln189' <Predicate = (select_ln186_1 == 0 & select_ln186 != 0 & select_ln186 != 1 & select_ln186 != 2 & select_ln186 != 3)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.73ns)   --->   "%switch_ln189 = switch i3 %select_ln186, void %arrayidx339.case.438, i3 0, void %arrayidx339.case.4.arrayidx339.exit_crit_edge9, i3 1, void %arrayidx339.case.135, i3 2, void %arrayidx339.case.236, i3 3, void %arrayidx339.case.4.arrayidx339.exit_crit_edge" [src/srcnn.cpp:189]   --->   Operation 111 'switch' 'switch_ln189' <Predicate = (select_ln186_1 != 0 & select_ln186_1 != 1 & select_ln186_1 != 2 & select_ln186_1 != 3)> <Delay = 0.73>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_385230" [src/srcnn.cpp:189]   --->   Operation 112 'store' 'store_ln189' <Predicate = (select_ln186_1 != 0 & select_ln186_1 != 1 & select_ln186_1 != 2 & select_ln186_1 != 3 & select_ln186 == 3)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln189 = br void %arrayidx339.exit" [src/srcnn.cpp:189]   --->   Operation 113 'br' 'br_ln189' <Predicate = (select_ln186_1 != 0 & select_ln186_1 != 1 & select_ln186_1 != 2 & select_ln186_1 != 3 & select_ln186 == 3)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_283224" [src/srcnn.cpp:189]   --->   Operation 114 'store' 'store_ln189' <Predicate = (select_ln186_1 != 0 & select_ln186_1 != 1 & select_ln186_1 != 2 & select_ln186_1 != 3 & select_ln186 == 2)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln189 = br void %arrayidx339.exit" [src/srcnn.cpp:189]   --->   Operation 115 'br' 'br_ln189' <Predicate = (select_ln186_1 != 0 & select_ln186_1 != 1 & select_ln186_1 != 2 & select_ln186_1 != 3 & select_ln186 == 2)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_181218" [src/srcnn.cpp:189]   --->   Operation 116 'store' 'store_ln189' <Predicate = (select_ln186_1 != 0 & select_ln186_1 != 1 & select_ln186_1 != 2 & select_ln186_1 != 3 & select_ln186 == 1)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln189 = br void %arrayidx339.exit" [src/srcnn.cpp:189]   --->   Operation 117 'br' 'br_ln189' <Predicate = (select_ln186_1 != 0 & select_ln186_1 != 1 & select_ln186_1 != 2 & select_ln186_1 != 3 & select_ln186 == 1)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_079212" [src/srcnn.cpp:189]   --->   Operation 118 'store' 'store_ln189' <Predicate = (select_ln186_1 != 0 & select_ln186_1 != 1 & select_ln186_1 != 2 & select_ln186_1 != 3 & select_ln186 == 0)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln189 = br void %arrayidx339.exit" [src/srcnn.cpp:189]   --->   Operation 119 'br' 'br_ln189' <Predicate = (select_ln186_1 != 0 & select_ln186_1 != 1 & select_ln186_1 != 2 & select_ln186_1 != 3 & select_ln186 == 0)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%store_ln189 = store i32 %bitcast_ln189, i32 %mux_case_487236" [src/srcnn.cpp:189]   --->   Operation 120 'store' 'store_ln189' <Predicate = (select_ln186_1 != 0 & select_ln186_1 != 1 & select_ln186_1 != 2 & select_ln186_1 != 3 & select_ln186 != 0 & select_ln186 != 1 & select_ln186 != 2 & select_ln186 != 3)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln189 = br void %arrayidx339.exit" [src/srcnn.cpp:189]   --->   Operation 121 'br' 'br_ln189' <Predicate = (select_ln186_1 != 0 & select_ln186_1 != 1 & select_ln186_1 != 2 & select_ln186_1 != 3 & select_ln186 != 0 & select_ln186 != 1 & select_ln186 != 2 & select_ln186 != 3)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.67ns)   --->   "%add_ln187 = add i3 %select_ln186, i3 1" [src/srcnn.cpp:187]   --->   Operation 122 'add' 'add_ln187' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.42ns)   --->   "%store_ln187 = store i5 %add_ln186_1, i5 %indvar_flatten" [src/srcnn.cpp:187]   --->   Operation 123 'store' 'store_ln187' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 124 [1/1] (0.42ns)   --->   "%store_ln187 = store i3 %select_ln186_1, i3 %ky" [src/srcnn.cpp:187]   --->   Operation 124 'store' 'store_ln187' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 125 [1/1] (0.42ns)   --->   "%store_ln187 = store i3 %add_ln187, i3 %kx" [src/srcnn.cpp:187]   --->   Operation 125 'store' 'store_ln187' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln187 = br void %for.inc" [src/srcnn.cpp:187]   --->   Operation 126 'br' 'br_ln187' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.854ns
The critical path consists of the following:
	'alloca' operation ('kx') [28]  (0.000 ns)
	'load' operation ('kx_load', src/srcnn.cpp:187) on local variable 'kx' [68]  (0.000 ns)
	'icmp' operation ('icmp_ln187', src/srcnn.cpp:187) [73]  (0.673 ns)
	'select' operation ('select_ln186_1', src/srcnn.cpp:186) [75]  (0.208 ns)
	'add' operation ('add_ln189_1', src/srcnn.cpp:189) [77]  (0.776 ns)
	'add' operation ('add_ln189_2', src/srcnn.cpp:189) [81]  (0.000 ns)
	'add' operation ('add_ln189_3', src/srcnn.cpp:189) [83]  (0.960 ns)
	'getelementptr' operation ('conv3_weights_addr', src/srcnn.cpp:189) [85]  (0.000 ns)
	'load' operation ('conv3_weights_load', src/srcnn.cpp:189) on array 'conv3_weights' [88]  (1.237 ns)

 <State 2>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv3_weights_load', src/srcnn.cpp:189) on array 'conv3_weights' [88]  (1.237 ns)
	'store' operation ('store_ln189', src/srcnn.cpp:189) of variable 'bitcast_ln189', src/srcnn.cpp:189 on local variable 'mux_case_2103' [148]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
