// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "10/28/2015 13:13:31"

// 
// Device: Altera EP2C20F484C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module decoder (
	clk,
	pa,
	cw,
	sp,
	hex3,
	hex2,
	hex1,
	hex0);
input 	clk;
input 	pa;
input 	cw;
input 	[1:0] sp;
output 	[6:0] hex3;
output 	[6:0] hex2;
output 	[6:0] hex1;
output 	[6:0] hex0;

// Design Ports Information
// hex3[0]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex3[1]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex3[2]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex3[3]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex3[4]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex3[5]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex3[6]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex2[0]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex2[1]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex2[2]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex2[3]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex2[4]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex2[5]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex2[6]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex1[0]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex1[1]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex1[2]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex1[3]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex1[4]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex1[5]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex1[6]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex0[0]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex0[1]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex0[2]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex0[3]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex0[4]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex0[5]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// hex0[6]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// sp[1]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// sp[0]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cw	=>  Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pa	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \counter1_block|Add0~4_combout ;
wire \counter1_block|Add0~12_combout ;
wire \counter1_block|Add0~40_combout ;
wire \counter3_block|dir2[0]~1_combout ;
wire \counter2_block|Equal4~1_combout ;
wire \counter1_block|Equal0~1_combout ;
wire \counter2_block|Add0~0_combout ;
wire \counter3_block|bw_next[0]~5_combout ;
wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \counter1_block|Add0~0_combout ;
wire \counter1_block|t_next[0]~4_combout ;
wire \counter1_block|Add0~1 ;
wire \counter1_block|Add0~2_combout ;
wire \counter1_block|Add0~3 ;
wire \counter1_block|Add0~5 ;
wire \counter1_block|Add0~6_combout ;
wire \counter1_block|Add0~7 ;
wire \counter1_block|Add0~9 ;
wire \counter1_block|Add0~10_combout ;
wire \counter1_block|t_next[5]~2_combout ;
wire \counter1_block|Add0~11 ;
wire \counter1_block|Add0~13 ;
wire \counter1_block|Add0~14_combout ;
wire \counter1_block|Add0~15 ;
wire \counter1_block|Add0~16_combout ;
wire \counter1_block|t_next[8]~1_combout ;
wire \counter1_block|Add0~17 ;
wire \counter1_block|Add0~18_combout ;
wire \counter1_block|Add0~19 ;
wire \counter1_block|Add0~20_combout ;
wire \counter1_block|Add0~21 ;
wire \counter1_block|Add0~22_combout ;
wire \counter1_block|Add0~23 ;
wire \counter1_block|Add0~24_combout ;
wire \counter1_block|Add0~25 ;
wire \counter1_block|Add0~26_combout ;
wire \counter1_block|t_next[13]~0_combout ;
wire \counter1_block|Add0~27 ;
wire \counter1_block|Add0~28_combout ;
wire \counter1_block|Equal0~3_combout ;
wire \counter1_block|Equal0~0_combout ;
wire \counter1_block|Add0~8_combout ;
wire \counter1_block|Equal0~2_combout ;
wire \counter1_block|Equal0~4_combout ;
wire \counter1_block|Add0~29 ;
wire \counter1_block|Add0~30_combout ;
wire \counter1_block|t_next[15]~3_combout ;
wire \counter1_block|Add0~31 ;
wire \counter1_block|Add0~32_combout ;
wire \counter1_block|t_next[16]~5_combout ;
wire \counter1_block|Add0~33 ;
wire \counter1_block|Add0~34_combout ;
wire \counter1_block|t_next[17]~6_combout ;
wire \counter1_block|Add0~35 ;
wire \counter1_block|Add0~36_combout ;
wire \counter1_block|t_next[18]~7_combout ;
wire \counter1_block|Add0~37 ;
wire \counter1_block|Add0~38_combout ;
wire \counter1_block|Add0~39 ;
wire \counter1_block|Add0~41 ;
wire \counter1_block|Add0~42_combout ;
wire \counter1_block|Add0~43 ;
wire \counter1_block|Add0~45 ;
wire \counter1_block|Add0~46_combout ;
wire \counter1_block|Add0~47 ;
wire \counter1_block|Add0~48_combout ;
wire \counter1_block|Equal0~5_combout ;
wire \counter1_block|Add0~44_combout ;
wire \counter1_block|Equal0~6_combout ;
wire \counter1_block|Equal0~7_combout ;
wire \counter2_block|d0_reg[0]~1_combout ;
wire \counter2_block|d0_reg[3]~0_combout ;
wire \counter1_block|Equal0~8_combout ;
wire \counter2_block|d0_reg[1]~3_combout ;
wire \counter2_block|Equal4~0_combout ;
wire \counter2_block|d0_reg[2]~2_combout ;
wire \counter2_block|Mux0~0_combout ;
wire \counter2_block|Mux0~1_combout ;
wire \counter2_block|Mux0~2_combout ;
wire \counter3_block|fw_next[0]~2_combout ;
wire \pa~combout ;
wire \counter3_block|process_0~0_combout ;
wire \counter3_block|fw_next[1]~1_combout ;
wire \cw~combout ;
wire \counter3_block|bw_reg[1]~feeder_combout ;
wire \counter3_block|bw_next~3_combout ;
wire \counter3_block|bw_next[2]~1_combout ;
wire \counter3_block|Add1~0_combout ;
wire \counter3_block|bw_next~4_combout ;
wire \counter3_block|bw_next[1]~2_combout ;
wire \counter3_block|dir2[1]~3_combout ;
wire \counter3_block|fw_next[2]~0_combout ;
wire \counter3_block|dir2[2]~0_combout ;
wire \counter3_block|dir2[0]~2_combout ;
wire \Mux6~0_combout ;
wire \Mux6~1_combout ;
wire \Mux0~0_combout ;
wire \Mux6~2_combout ;
wire \Mux6~3_combout ;
wire \Mux7~0_combout ;
wire \Mux6~4_combout ;
wire \Mux6~5_combout ;
wire \Mux14~0_combout ;
wire \Mux6~6_combout ;
wire \Mux6~7_combout ;
wire \Mux21~0_combout ;
wire [24:0] \counter1_block|t_reg ;
wire [3:0] \counter2_block|d0_reg ;
wire [2:0] \counter3_block|fw_reg ;
wire [2:0] \counter3_block|dir1 ;
wire [2:0] \counter3_block|bw_reg ;
wire [1:0] \sp~combout ;


// Location: LCCOMB_X6_Y12_N12
cycloneii_lcell_comb \counter1_block|Add0~4 (
// Equation(s):
// \counter1_block|Add0~4_combout  = (\counter1_block|t_reg [2] & (\counter1_block|Add0~3  $ (GND))) # (!\counter1_block|t_reg [2] & (!\counter1_block|Add0~3  & VCC))
// \counter1_block|Add0~5  = CARRY((\counter1_block|t_reg [2] & !\counter1_block|Add0~3 ))

	.dataa(\counter1_block|t_reg [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter1_block|Add0~3 ),
	.combout(\counter1_block|Add0~4_combout ),
	.cout(\counter1_block|Add0~5 ));
// synopsys translate_off
defparam \counter1_block|Add0~4 .lut_mask = 16'hA50A;
defparam \counter1_block|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N20
cycloneii_lcell_comb \counter1_block|Add0~12 (
// Equation(s):
// \counter1_block|Add0~12_combout  = (\counter1_block|t_reg [6] & (\counter1_block|Add0~11  $ (GND))) # (!\counter1_block|t_reg [6] & (!\counter1_block|Add0~11  & VCC))
// \counter1_block|Add0~13  = CARRY((\counter1_block|t_reg [6] & !\counter1_block|Add0~11 ))

	.dataa(\counter1_block|t_reg [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter1_block|Add0~11 ),
	.combout(\counter1_block|Add0~12_combout ),
	.cout(\counter1_block|Add0~13 ));
// synopsys translate_off
defparam \counter1_block|Add0~12 .lut_mask = 16'hA50A;
defparam \counter1_block|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N16
cycloneii_lcell_comb \counter1_block|Add0~40 (
// Equation(s):
// \counter1_block|Add0~40_combout  = (\counter1_block|t_reg [20] & (\counter1_block|Add0~39  $ (GND))) # (!\counter1_block|t_reg [20] & (!\counter1_block|Add0~39  & VCC))
// \counter1_block|Add0~41  = CARRY((\counter1_block|t_reg [20] & !\counter1_block|Add0~39 ))

	.dataa(\counter1_block|t_reg [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter1_block|Add0~39 ),
	.combout(\counter1_block|Add0~40_combout ),
	.cout(\counter1_block|Add0~41 ));
// synopsys translate_off
defparam \counter1_block|Add0~40 .lut_mask = 16'hA50A;
defparam \counter1_block|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X4_Y11_N13
cycloneii_lcell_ff \counter3_block|bw_reg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\counter3_block|bw_next[0]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter3_block|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counter3_block|bw_reg [0]));

// Location: LCCOMB_X4_Y11_N10
cycloneii_lcell_comb \counter3_block|dir2[0]~1 (
// Equation(s):
// \counter3_block|dir2[0]~1_combout  = (\cw~combout  & ((!\counter3_block|fw_reg [0]))) # (!\cw~combout  & (!\counter3_block|bw_reg [0]))

	.dataa(\counter3_block|bw_reg [0]),
	.datab(\cw~combout ),
	.datac(vcc),
	.datad(\counter3_block|fw_reg [0]),
	.cin(gnd),
	.combout(\counter3_block|dir2[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \counter3_block|dir2[0]~1 .lut_mask = 16'h11DD;
defparam \counter3_block|dir2[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y11_N6
cycloneii_lcell_comb \counter2_block|Equal4~1 (
// Equation(s):
// \counter2_block|Equal4~1_combout  = (\counter2_block|d0_reg [0] & (\counter2_block|d0_reg [2] & \counter2_block|d0_reg [1]))

	.dataa(vcc),
	.datab(\counter2_block|d0_reg [0]),
	.datac(\counter2_block|d0_reg [2]),
	.datad(\counter2_block|d0_reg [1]),
	.cin(gnd),
	.combout(\counter2_block|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \counter2_block|Equal4~1 .lut_mask = 16'hC000;
defparam \counter2_block|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y12_N21
cycloneii_lcell_ff \counter1_block|t_reg[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\counter1_block|Add0~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counter1_block|t_reg [6]));

// Location: LCCOMB_X6_Y12_N2
cycloneii_lcell_comb \counter1_block|Equal0~1 (
// Equation(s):
// \counter1_block|Equal0~1_combout  = (!\counter1_block|t_reg [6] & (!\counter1_block|t_reg [9] & (\counter1_block|t_reg [8] & !\counter1_block|t_reg [7])))

	.dataa(\counter1_block|t_reg [6]),
	.datab(\counter1_block|t_reg [9]),
	.datac(\counter1_block|t_reg [8]),
	.datad(\counter1_block|t_reg [7]),
	.cin(gnd),
	.combout(\counter1_block|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \counter1_block|Equal0~1 .lut_mask = 16'h0010;
defparam \counter1_block|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y12_N13
cycloneii_lcell_ff \counter1_block|t_reg[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\counter1_block|Add0~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counter1_block|t_reg [2]));

// Location: LCFF_X6_Y11_N17
cycloneii_lcell_ff \counter1_block|t_reg[20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\counter1_block|Add0~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counter1_block|t_reg [20]));

// Location: LCCOMB_X5_Y11_N30
cycloneii_lcell_comb \counter2_block|Add0~0 (
// Equation(s):
// \counter2_block|Add0~0_combout  = \counter2_block|d0_reg [2] $ (((\counter2_block|d0_reg [0] & \counter2_block|d0_reg [1])))

	.dataa(vcc),
	.datab(\counter2_block|d0_reg [0]),
	.datac(\counter2_block|d0_reg [2]),
	.datad(\counter2_block|d0_reg [1]),
	.cin(gnd),
	.combout(\counter2_block|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \counter2_block|Add0~0 .lut_mask = 16'h3CF0;
defparam \counter2_block|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y11_N12
cycloneii_lcell_comb \counter3_block|bw_next[0]~5 (
// Equation(s):
// \counter3_block|bw_next[0]~5_combout  = (\counter3_block|bw_next~4_combout ) # (\counter2_block|Mux0~2_combout  $ (\counter3_block|bw_reg [0]))

	.dataa(vcc),
	.datab(\counter2_block|Mux0~2_combout ),
	.datac(\counter3_block|bw_reg [0]),
	.datad(\counter3_block|bw_next~4_combout ),
	.cin(gnd),
	.combout(\counter3_block|bw_next[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \counter3_block|bw_next[0]~5 .lut_mask = 16'hFF3C;
defparam \counter3_block|bw_next[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \sp[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\sp~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sp[0]));
// synopsys translate_off
defparam \sp[0]~I .input_async_reset = "none";
defparam \sp[0]~I .input_power_up = "low";
defparam \sp[0]~I .input_register_mode = "none";
defparam \sp[0]~I .input_sync_reset = "none";
defparam \sp[0]~I .oe_async_reset = "none";
defparam \sp[0]~I .oe_power_up = "low";
defparam \sp[0]~I .oe_register_mode = "none";
defparam \sp[0]~I .oe_sync_reset = "none";
defparam \sp[0]~I .operation_mode = "input";
defparam \sp[0]~I .output_async_reset = "none";
defparam \sp[0]~I .output_power_up = "low";
defparam \sp[0]~I .output_register_mode = "none";
defparam \sp[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \sp[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\sp~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(sp[1]));
// synopsys translate_off
defparam \sp[1]~I .input_async_reset = "none";
defparam \sp[1]~I .input_power_up = "low";
defparam \sp[1]~I .input_register_mode = "none";
defparam \sp[1]~I .input_sync_reset = "none";
defparam \sp[1]~I .oe_async_reset = "none";
defparam \sp[1]~I .oe_power_up = "low";
defparam \sp[1]~I .oe_register_mode = "none";
defparam \sp[1]~I .oe_sync_reset = "none";
defparam \sp[1]~I .operation_mode = "input";
defparam \sp[1]~I .output_async_reset = "none";
defparam \sp[1]~I .output_power_up = "low";
defparam \sp[1]~I .output_register_mode = "none";
defparam \sp[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N8
cycloneii_lcell_comb \counter1_block|Add0~0 (
// Equation(s):
// \counter1_block|Add0~0_combout  = \counter1_block|t_reg [0] $ (VCC)
// \counter1_block|Add0~1  = CARRY(\counter1_block|t_reg [0])

	.dataa(\counter1_block|t_reg [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\counter1_block|Add0~0_combout ),
	.cout(\counter1_block|Add0~1 ));
// synopsys translate_off
defparam \counter1_block|Add0~0 .lut_mask = 16'h55AA;
defparam \counter1_block|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N30
cycloneii_lcell_comb \counter1_block|t_next[0]~4 (
// Equation(s):
// \counter1_block|t_next[0]~4_combout  = (\counter1_block|Add0~0_combout  & ((!\counter1_block|Equal0~7_combout ) # (!\counter1_block|Equal0~4_combout )))

	.dataa(vcc),
	.datab(\counter1_block|Equal0~4_combout ),
	.datac(\counter1_block|Add0~0_combout ),
	.datad(\counter1_block|Equal0~7_combout ),
	.cin(gnd),
	.combout(\counter1_block|t_next[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \counter1_block|t_next[0]~4 .lut_mask = 16'h30F0;
defparam \counter1_block|t_next[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y12_N31
cycloneii_lcell_ff \counter1_block|t_reg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\counter1_block|t_next[0]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counter1_block|t_reg [0]));

// Location: LCCOMB_X6_Y12_N10
cycloneii_lcell_comb \counter1_block|Add0~2 (
// Equation(s):
// \counter1_block|Add0~2_combout  = (\counter1_block|t_reg [1] & (!\counter1_block|Add0~1 )) # (!\counter1_block|t_reg [1] & ((\counter1_block|Add0~1 ) # (GND)))
// \counter1_block|Add0~3  = CARRY((!\counter1_block|Add0~1 ) # (!\counter1_block|t_reg [1]))

	.dataa(\counter1_block|t_reg [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter1_block|Add0~1 ),
	.combout(\counter1_block|Add0~2_combout ),
	.cout(\counter1_block|Add0~3 ));
// synopsys translate_off
defparam \counter1_block|Add0~2 .lut_mask = 16'h5A5F;
defparam \counter1_block|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X6_Y12_N11
cycloneii_lcell_ff \counter1_block|t_reg[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\counter1_block|Add0~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counter1_block|t_reg [1]));

// Location: LCCOMB_X6_Y12_N14
cycloneii_lcell_comb \counter1_block|Add0~6 (
// Equation(s):
// \counter1_block|Add0~6_combout  = (\counter1_block|t_reg [3] & (!\counter1_block|Add0~5 )) # (!\counter1_block|t_reg [3] & ((\counter1_block|Add0~5 ) # (GND)))
// \counter1_block|Add0~7  = CARRY((!\counter1_block|Add0~5 ) # (!\counter1_block|t_reg [3]))

	.dataa(vcc),
	.datab(\counter1_block|t_reg [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter1_block|Add0~5 ),
	.combout(\counter1_block|Add0~6_combout ),
	.cout(\counter1_block|Add0~7 ));
// synopsys translate_off
defparam \counter1_block|Add0~6 .lut_mask = 16'h3C3F;
defparam \counter1_block|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X6_Y12_N15
cycloneii_lcell_ff \counter1_block|t_reg[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\counter1_block|Add0~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counter1_block|t_reg [3]));

// Location: LCCOMB_X6_Y12_N16
cycloneii_lcell_comb \counter1_block|Add0~8 (
// Equation(s):
// \counter1_block|Add0~8_combout  = (\counter1_block|t_reg [4] & (\counter1_block|Add0~7  $ (GND))) # (!\counter1_block|t_reg [4] & (!\counter1_block|Add0~7  & VCC))
// \counter1_block|Add0~9  = CARRY((\counter1_block|t_reg [4] & !\counter1_block|Add0~7 ))

	.dataa(\counter1_block|t_reg [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter1_block|Add0~7 ),
	.combout(\counter1_block|Add0~8_combout ),
	.cout(\counter1_block|Add0~9 ));
// synopsys translate_off
defparam \counter1_block|Add0~8 .lut_mask = 16'hA50A;
defparam \counter1_block|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N18
cycloneii_lcell_comb \counter1_block|Add0~10 (
// Equation(s):
// \counter1_block|Add0~10_combout  = (\counter1_block|t_reg [5] & (!\counter1_block|Add0~9 )) # (!\counter1_block|t_reg [5] & ((\counter1_block|Add0~9 ) # (GND)))
// \counter1_block|Add0~11  = CARRY((!\counter1_block|Add0~9 ) # (!\counter1_block|t_reg [5]))

	.dataa(vcc),
	.datab(\counter1_block|t_reg [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter1_block|Add0~9 ),
	.combout(\counter1_block|Add0~10_combout ),
	.cout(\counter1_block|Add0~11 ));
// synopsys translate_off
defparam \counter1_block|Add0~10 .lut_mask = 16'h3C3F;
defparam \counter1_block|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N4
cycloneii_lcell_comb \counter1_block|t_next[5]~2 (
// Equation(s):
// \counter1_block|t_next[5]~2_combout  = (\counter1_block|Add0~10_combout  & ((!\counter1_block|Equal0~7_combout ) # (!\counter1_block|Equal0~4_combout )))

	.dataa(vcc),
	.datab(\counter1_block|Equal0~4_combout ),
	.datac(\counter1_block|Equal0~7_combout ),
	.datad(\counter1_block|Add0~10_combout ),
	.cin(gnd),
	.combout(\counter1_block|t_next[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \counter1_block|t_next[5]~2 .lut_mask = 16'h3F00;
defparam \counter1_block|t_next[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y12_N5
cycloneii_lcell_ff \counter1_block|t_reg[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\counter1_block|t_next[5]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counter1_block|t_reg [5]));

// Location: LCCOMB_X6_Y12_N22
cycloneii_lcell_comb \counter1_block|Add0~14 (
// Equation(s):
// \counter1_block|Add0~14_combout  = (\counter1_block|t_reg [7] & (!\counter1_block|Add0~13 )) # (!\counter1_block|t_reg [7] & ((\counter1_block|Add0~13 ) # (GND)))
// \counter1_block|Add0~15  = CARRY((!\counter1_block|Add0~13 ) # (!\counter1_block|t_reg [7]))

	.dataa(vcc),
	.datab(\counter1_block|t_reg [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter1_block|Add0~13 ),
	.combout(\counter1_block|Add0~14_combout ),
	.cout(\counter1_block|Add0~15 ));
// synopsys translate_off
defparam \counter1_block|Add0~14 .lut_mask = 16'h3C3F;
defparam \counter1_block|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X6_Y12_N23
cycloneii_lcell_ff \counter1_block|t_reg[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\counter1_block|Add0~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counter1_block|t_reg [7]));

// Location: LCCOMB_X6_Y12_N24
cycloneii_lcell_comb \counter1_block|Add0~16 (
// Equation(s):
// \counter1_block|Add0~16_combout  = (\counter1_block|t_reg [8] & (\counter1_block|Add0~15  $ (GND))) # (!\counter1_block|t_reg [8] & (!\counter1_block|Add0~15  & VCC))
// \counter1_block|Add0~17  = CARRY((\counter1_block|t_reg [8] & !\counter1_block|Add0~15 ))

	.dataa(vcc),
	.datab(\counter1_block|t_reg [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter1_block|Add0~15 ),
	.combout(\counter1_block|Add0~16_combout ),
	.cout(\counter1_block|Add0~17 ));
// synopsys translate_off
defparam \counter1_block|Add0~16 .lut_mask = 16'hC30C;
defparam \counter1_block|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N0
cycloneii_lcell_comb \counter1_block|t_next[8]~1 (
// Equation(s):
// \counter1_block|t_next[8]~1_combout  = (\counter1_block|Add0~16_combout  & ((!\counter1_block|Equal0~4_combout ) # (!\counter1_block|Equal0~7_combout )))

	.dataa(\counter1_block|Equal0~7_combout ),
	.datab(vcc),
	.datac(\counter1_block|Add0~16_combout ),
	.datad(\counter1_block|Equal0~4_combout ),
	.cin(gnd),
	.combout(\counter1_block|t_next[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \counter1_block|t_next[8]~1 .lut_mask = 16'h50F0;
defparam \counter1_block|t_next[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y12_N1
cycloneii_lcell_ff \counter1_block|t_reg[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\counter1_block|t_next[8]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counter1_block|t_reg [8]));

// Location: LCCOMB_X6_Y12_N26
cycloneii_lcell_comb \counter1_block|Add0~18 (
// Equation(s):
// \counter1_block|Add0~18_combout  = (\counter1_block|t_reg [9] & (!\counter1_block|Add0~17 )) # (!\counter1_block|t_reg [9] & ((\counter1_block|Add0~17 ) # (GND)))
// \counter1_block|Add0~19  = CARRY((!\counter1_block|Add0~17 ) # (!\counter1_block|t_reg [9]))

	.dataa(vcc),
	.datab(\counter1_block|t_reg [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter1_block|Add0~17 ),
	.combout(\counter1_block|Add0~18_combout ),
	.cout(\counter1_block|Add0~19 ));
// synopsys translate_off
defparam \counter1_block|Add0~18 .lut_mask = 16'h3C3F;
defparam \counter1_block|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X6_Y12_N27
cycloneii_lcell_ff \counter1_block|t_reg[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\counter1_block|Add0~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counter1_block|t_reg [9]));

// Location: LCCOMB_X6_Y12_N28
cycloneii_lcell_comb \counter1_block|Add0~20 (
// Equation(s):
// \counter1_block|Add0~20_combout  = (\counter1_block|t_reg [10] & (\counter1_block|Add0~19  $ (GND))) # (!\counter1_block|t_reg [10] & (!\counter1_block|Add0~19  & VCC))
// \counter1_block|Add0~21  = CARRY((\counter1_block|t_reg [10] & !\counter1_block|Add0~19 ))

	.dataa(vcc),
	.datab(\counter1_block|t_reg [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter1_block|Add0~19 ),
	.combout(\counter1_block|Add0~20_combout ),
	.cout(\counter1_block|Add0~21 ));
// synopsys translate_off
defparam \counter1_block|Add0~20 .lut_mask = 16'hC30C;
defparam \counter1_block|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X6_Y12_N29
cycloneii_lcell_ff \counter1_block|t_reg[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\counter1_block|Add0~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counter1_block|t_reg [10]));

// Location: LCCOMB_X6_Y12_N30
cycloneii_lcell_comb \counter1_block|Add0~22 (
// Equation(s):
// \counter1_block|Add0~22_combout  = (\counter1_block|t_reg [11] & (!\counter1_block|Add0~21 )) # (!\counter1_block|t_reg [11] & ((\counter1_block|Add0~21 ) # (GND)))
// \counter1_block|Add0~23  = CARRY((!\counter1_block|Add0~21 ) # (!\counter1_block|t_reg [11]))

	.dataa(vcc),
	.datab(\counter1_block|t_reg [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter1_block|Add0~21 ),
	.combout(\counter1_block|Add0~22_combout ),
	.cout(\counter1_block|Add0~23 ));
// synopsys translate_off
defparam \counter1_block|Add0~22 .lut_mask = 16'h3C3F;
defparam \counter1_block|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X6_Y12_N31
cycloneii_lcell_ff \counter1_block|t_reg[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\counter1_block|Add0~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counter1_block|t_reg [11]));

// Location: LCCOMB_X6_Y11_N0
cycloneii_lcell_comb \counter1_block|Add0~24 (
// Equation(s):
// \counter1_block|Add0~24_combout  = (\counter1_block|t_reg [12] & (\counter1_block|Add0~23  $ (GND))) # (!\counter1_block|t_reg [12] & (!\counter1_block|Add0~23  & VCC))
// \counter1_block|Add0~25  = CARRY((\counter1_block|t_reg [12] & !\counter1_block|Add0~23 ))

	.dataa(vcc),
	.datab(\counter1_block|t_reg [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter1_block|Add0~23 ),
	.combout(\counter1_block|Add0~24_combout ),
	.cout(\counter1_block|Add0~25 ));
// synopsys translate_off
defparam \counter1_block|Add0~24 .lut_mask = 16'hC30C;
defparam \counter1_block|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X6_Y11_N1
cycloneii_lcell_ff \counter1_block|t_reg[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\counter1_block|Add0~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counter1_block|t_reg [12]));

// Location: LCCOMB_X6_Y11_N2
cycloneii_lcell_comb \counter1_block|Add0~26 (
// Equation(s):
// \counter1_block|Add0~26_combout  = (\counter1_block|t_reg [13] & (!\counter1_block|Add0~25 )) # (!\counter1_block|t_reg [13] & ((\counter1_block|Add0~25 ) # (GND)))
// \counter1_block|Add0~27  = CARRY((!\counter1_block|Add0~25 ) # (!\counter1_block|t_reg [13]))

	.dataa(vcc),
	.datab(\counter1_block|t_reg [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter1_block|Add0~25 ),
	.combout(\counter1_block|Add0~26_combout ),
	.cout(\counter1_block|Add0~27 ));
// synopsys translate_off
defparam \counter1_block|Add0~26 .lut_mask = 16'h3C3F;
defparam \counter1_block|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N16
cycloneii_lcell_comb \counter1_block|t_next[13]~0 (
// Equation(s):
// \counter1_block|t_next[13]~0_combout  = (\counter1_block|Add0~26_combout  & ((!\counter1_block|Equal0~4_combout ) # (!\counter1_block|Equal0~7_combout )))

	.dataa(vcc),
	.datab(\counter1_block|Equal0~7_combout ),
	.datac(\counter1_block|Add0~26_combout ),
	.datad(\counter1_block|Equal0~4_combout ),
	.cin(gnd),
	.combout(\counter1_block|t_next[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \counter1_block|t_next[13]~0 .lut_mask = 16'h30F0;
defparam \counter1_block|t_next[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y12_N17
cycloneii_lcell_ff \counter1_block|t_reg[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\counter1_block|t_next[13]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counter1_block|t_reg [13]));

// Location: LCCOMB_X6_Y11_N4
cycloneii_lcell_comb \counter1_block|Add0~28 (
// Equation(s):
// \counter1_block|Add0~28_combout  = (\counter1_block|t_reg [14] & (\counter1_block|Add0~27  $ (GND))) # (!\counter1_block|t_reg [14] & (!\counter1_block|Add0~27  & VCC))
// \counter1_block|Add0~29  = CARRY((\counter1_block|t_reg [14] & !\counter1_block|Add0~27 ))

	.dataa(vcc),
	.datab(\counter1_block|t_reg [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter1_block|Add0~27 ),
	.combout(\counter1_block|Add0~28_combout ),
	.cout(\counter1_block|Add0~29 ));
// synopsys translate_off
defparam \counter1_block|Add0~28 .lut_mask = 16'hC30C;
defparam \counter1_block|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X6_Y11_N5
cycloneii_lcell_ff \counter1_block|t_reg[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\counter1_block|Add0~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counter1_block|t_reg [14]));

// Location: LCCOMB_X5_Y12_N28
cycloneii_lcell_comb \counter1_block|Equal0~3 (
// Equation(s):
// \counter1_block|Equal0~3_combout  = (\counter1_block|t_reg [15] & (!\counter1_block|t_reg [0] & (!\counter1_block|t_reg [1] & !\counter1_block|t_reg [14])))

	.dataa(\counter1_block|t_reg [15]),
	.datab(\counter1_block|t_reg [0]),
	.datac(\counter1_block|t_reg [1]),
	.datad(\counter1_block|t_reg [14]),
	.cin(gnd),
	.combout(\counter1_block|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \counter1_block|Equal0~3 .lut_mask = 16'h0002;
defparam \counter1_block|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N14
cycloneii_lcell_comb \counter1_block|Equal0~0 (
// Equation(s):
// \counter1_block|Equal0~0_combout  = (\counter1_block|t_reg [13] & (!\counter1_block|t_reg [11] & (!\counter1_block|t_reg [12] & !\counter1_block|t_reg [10])))

	.dataa(\counter1_block|t_reg [13]),
	.datab(\counter1_block|t_reg [11]),
	.datac(\counter1_block|t_reg [12]),
	.datad(\counter1_block|t_reg [10]),
	.cin(gnd),
	.combout(\counter1_block|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \counter1_block|Equal0~0 .lut_mask = 16'h0002;
defparam \counter1_block|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y12_N17
cycloneii_lcell_ff \counter1_block|t_reg[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\counter1_block|Add0~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counter1_block|t_reg [4]));

// Location: LCCOMB_X6_Y12_N6
cycloneii_lcell_comb \counter1_block|Equal0~2 (
// Equation(s):
// \counter1_block|Equal0~2_combout  = (!\counter1_block|t_reg [2] & (\counter1_block|t_reg [5] & (!\counter1_block|t_reg [4] & !\counter1_block|t_reg [3])))

	.dataa(\counter1_block|t_reg [2]),
	.datab(\counter1_block|t_reg [5]),
	.datac(\counter1_block|t_reg [4]),
	.datad(\counter1_block|t_reg [3]),
	.cin(gnd),
	.combout(\counter1_block|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \counter1_block|Equal0~2 .lut_mask = 16'h0004;
defparam \counter1_block|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N18
cycloneii_lcell_comb \counter1_block|Equal0~4 (
// Equation(s):
// \counter1_block|Equal0~4_combout  = (\counter1_block|Equal0~1_combout  & (\counter1_block|Equal0~3_combout  & (\counter1_block|Equal0~0_combout  & \counter1_block|Equal0~2_combout )))

	.dataa(\counter1_block|Equal0~1_combout ),
	.datab(\counter1_block|Equal0~3_combout ),
	.datac(\counter1_block|Equal0~0_combout ),
	.datad(\counter1_block|Equal0~2_combout ),
	.cin(gnd),
	.combout(\counter1_block|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \counter1_block|Equal0~4 .lut_mask = 16'h8000;
defparam \counter1_block|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N6
cycloneii_lcell_comb \counter1_block|Add0~30 (
// Equation(s):
// \counter1_block|Add0~30_combout  = (\counter1_block|t_reg [15] & (!\counter1_block|Add0~29 )) # (!\counter1_block|t_reg [15] & ((\counter1_block|Add0~29 ) # (GND)))
// \counter1_block|Add0~31  = CARRY((!\counter1_block|Add0~29 ) # (!\counter1_block|t_reg [15]))

	.dataa(vcc),
	.datab(\counter1_block|t_reg [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter1_block|Add0~29 ),
	.combout(\counter1_block|Add0~30_combout ),
	.cout(\counter1_block|Add0~31 ));
// synopsys translate_off
defparam \counter1_block|Add0~30 .lut_mask = 16'h3C3F;
defparam \counter1_block|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N12
cycloneii_lcell_comb \counter1_block|t_next[15]~3 (
// Equation(s):
// \counter1_block|t_next[15]~3_combout  = (\counter1_block|Add0~30_combout  & ((!\counter1_block|Equal0~7_combout ) # (!\counter1_block|Equal0~4_combout )))

	.dataa(vcc),
	.datab(\counter1_block|Equal0~4_combout ),
	.datac(\counter1_block|Equal0~7_combout ),
	.datad(\counter1_block|Add0~30_combout ),
	.cin(gnd),
	.combout(\counter1_block|t_next[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \counter1_block|t_next[15]~3 .lut_mask = 16'h3F00;
defparam \counter1_block|t_next[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y12_N13
cycloneii_lcell_ff \counter1_block|t_reg[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\counter1_block|t_next[15]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counter1_block|t_reg [15]));

// Location: LCCOMB_X6_Y11_N8
cycloneii_lcell_comb \counter1_block|Add0~32 (
// Equation(s):
// \counter1_block|Add0~32_combout  = (\counter1_block|t_reg [16] & (\counter1_block|Add0~31  $ (GND))) # (!\counter1_block|t_reg [16] & (!\counter1_block|Add0~31  & VCC))
// \counter1_block|Add0~33  = CARRY((\counter1_block|t_reg [16] & !\counter1_block|Add0~31 ))

	.dataa(vcc),
	.datab(\counter1_block|t_reg [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter1_block|Add0~31 ),
	.combout(\counter1_block|Add0~32_combout ),
	.cout(\counter1_block|Add0~33 ));
// synopsys translate_off
defparam \counter1_block|Add0~32 .lut_mask = 16'hC30C;
defparam \counter1_block|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N30
cycloneii_lcell_comb \counter1_block|t_next[16]~5 (
// Equation(s):
// \counter1_block|t_next[16]~5_combout  = (\counter1_block|Add0~32_combout  & ((!\counter1_block|Equal0~4_combout ) # (!\counter1_block|Equal0~7_combout )))

	.dataa(\counter1_block|Equal0~7_combout ),
	.datab(vcc),
	.datac(\counter1_block|Add0~32_combout ),
	.datad(\counter1_block|Equal0~4_combout ),
	.cin(gnd),
	.combout(\counter1_block|t_next[16]~5_combout ),
	.cout());
// synopsys translate_off
defparam \counter1_block|t_next[16]~5 .lut_mask = 16'h50F0;
defparam \counter1_block|t_next[16]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y11_N31
cycloneii_lcell_ff \counter1_block|t_reg[16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\counter1_block|t_next[16]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counter1_block|t_reg [16]));

// Location: LCCOMB_X6_Y11_N10
cycloneii_lcell_comb \counter1_block|Add0~34 (
// Equation(s):
// \counter1_block|Add0~34_combout  = (\counter1_block|t_reg [17] & (!\counter1_block|Add0~33 )) # (!\counter1_block|t_reg [17] & ((\counter1_block|Add0~33 ) # (GND)))
// \counter1_block|Add0~35  = CARRY((!\counter1_block|Add0~33 ) # (!\counter1_block|t_reg [17]))

	.dataa(vcc),
	.datab(\counter1_block|t_reg [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter1_block|Add0~33 ),
	.combout(\counter1_block|Add0~34_combout ),
	.cout(\counter1_block|Add0~35 ));
// synopsys translate_off
defparam \counter1_block|Add0~34 .lut_mask = 16'h3C3F;
defparam \counter1_block|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N28
cycloneii_lcell_comb \counter1_block|t_next[17]~6 (
// Equation(s):
// \counter1_block|t_next[17]~6_combout  = (\counter1_block|Add0~34_combout  & ((!\counter1_block|Equal0~4_combout ) # (!\counter1_block|Equal0~7_combout )))

	.dataa(\counter1_block|Equal0~7_combout ),
	.datab(vcc),
	.datac(\counter1_block|Equal0~4_combout ),
	.datad(\counter1_block|Add0~34_combout ),
	.cin(gnd),
	.combout(\counter1_block|t_next[17]~6_combout ),
	.cout());
// synopsys translate_off
defparam \counter1_block|t_next[17]~6 .lut_mask = 16'h5F00;
defparam \counter1_block|t_next[17]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y11_N29
cycloneii_lcell_ff \counter1_block|t_reg[17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\counter1_block|t_next[17]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counter1_block|t_reg [17]));

// Location: LCCOMB_X6_Y11_N12
cycloneii_lcell_comb \counter1_block|Add0~36 (
// Equation(s):
// \counter1_block|Add0~36_combout  = (\counter1_block|t_reg [18] & (\counter1_block|Add0~35  $ (GND))) # (!\counter1_block|t_reg [18] & (!\counter1_block|Add0~35  & VCC))
// \counter1_block|Add0~37  = CARRY((\counter1_block|t_reg [18] & !\counter1_block|Add0~35 ))

	.dataa(vcc),
	.datab(\counter1_block|t_reg [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter1_block|Add0~35 ),
	.combout(\counter1_block|Add0~36_combout ),
	.cout(\counter1_block|Add0~37 ));
// synopsys translate_off
defparam \counter1_block|Add0~36 .lut_mask = 16'hC30C;
defparam \counter1_block|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N26
cycloneii_lcell_comb \counter1_block|t_next[18]~7 (
// Equation(s):
// \counter1_block|t_next[18]~7_combout  = (\counter1_block|Add0~36_combout  & ((!\counter1_block|Equal0~4_combout ) # (!\counter1_block|Equal0~7_combout )))

	.dataa(\counter1_block|Equal0~7_combout ),
	.datab(vcc),
	.datac(\counter1_block|Equal0~4_combout ),
	.datad(\counter1_block|Add0~36_combout ),
	.cin(gnd),
	.combout(\counter1_block|t_next[18]~7_combout ),
	.cout());
// synopsys translate_off
defparam \counter1_block|t_next[18]~7 .lut_mask = 16'h5F00;
defparam \counter1_block|t_next[18]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y11_N27
cycloneii_lcell_ff \counter1_block|t_reg[18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\counter1_block|t_next[18]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counter1_block|t_reg [18]));

// Location: LCCOMB_X6_Y11_N14
cycloneii_lcell_comb \counter1_block|Add0~38 (
// Equation(s):
// \counter1_block|Add0~38_combout  = (\counter1_block|t_reg [19] & (!\counter1_block|Add0~37 )) # (!\counter1_block|t_reg [19] & ((\counter1_block|Add0~37 ) # (GND)))
// \counter1_block|Add0~39  = CARRY((!\counter1_block|Add0~37 ) # (!\counter1_block|t_reg [19]))

	.dataa(vcc),
	.datab(\counter1_block|t_reg [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter1_block|Add0~37 ),
	.combout(\counter1_block|Add0~38_combout ),
	.cout(\counter1_block|Add0~39 ));
// synopsys translate_off
defparam \counter1_block|Add0~38 .lut_mask = 16'h3C3F;
defparam \counter1_block|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X6_Y11_N15
cycloneii_lcell_ff \counter1_block|t_reg[19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\counter1_block|Add0~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counter1_block|t_reg [19]));

// Location: LCCOMB_X6_Y11_N18
cycloneii_lcell_comb \counter1_block|Add0~42 (
// Equation(s):
// \counter1_block|Add0~42_combout  = (\counter1_block|t_reg [21] & (!\counter1_block|Add0~41 )) # (!\counter1_block|t_reg [21] & ((\counter1_block|Add0~41 ) # (GND)))
// \counter1_block|Add0~43  = CARRY((!\counter1_block|Add0~41 ) # (!\counter1_block|t_reg [21]))

	.dataa(vcc),
	.datab(\counter1_block|t_reg [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter1_block|Add0~41 ),
	.combout(\counter1_block|Add0~42_combout ),
	.cout(\counter1_block|Add0~43 ));
// synopsys translate_off
defparam \counter1_block|Add0~42 .lut_mask = 16'h3C3F;
defparam \counter1_block|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X6_Y11_N19
cycloneii_lcell_ff \counter1_block|t_reg[21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\counter1_block|Add0~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counter1_block|t_reg [21]));

// Location: LCCOMB_X6_Y11_N20
cycloneii_lcell_comb \counter1_block|Add0~44 (
// Equation(s):
// \counter1_block|Add0~44_combout  = (\counter1_block|t_reg [22] & (\counter1_block|Add0~43  $ (GND))) # (!\counter1_block|t_reg [22] & (!\counter1_block|Add0~43  & VCC))
// \counter1_block|Add0~45  = CARRY((\counter1_block|t_reg [22] & !\counter1_block|Add0~43 ))

	.dataa(\counter1_block|t_reg [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter1_block|Add0~43 ),
	.combout(\counter1_block|Add0~44_combout ),
	.cout(\counter1_block|Add0~45 ));
// synopsys translate_off
defparam \counter1_block|Add0~44 .lut_mask = 16'hA50A;
defparam \counter1_block|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N22
cycloneii_lcell_comb \counter1_block|Add0~46 (
// Equation(s):
// \counter1_block|Add0~46_combout  = (\counter1_block|t_reg [23] & (!\counter1_block|Add0~45 )) # (!\counter1_block|t_reg [23] & ((\counter1_block|Add0~45 ) # (GND)))
// \counter1_block|Add0~47  = CARRY((!\counter1_block|Add0~45 ) # (!\counter1_block|t_reg [23]))

	.dataa(vcc),
	.datab(\counter1_block|t_reg [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\counter1_block|Add0~45 ),
	.combout(\counter1_block|Add0~46_combout ),
	.cout(\counter1_block|Add0~47 ));
// synopsys translate_off
defparam \counter1_block|Add0~46 .lut_mask = 16'h3C3F;
defparam \counter1_block|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X6_Y11_N23
cycloneii_lcell_ff \counter1_block|t_reg[23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\counter1_block|Add0~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counter1_block|t_reg [23]));

// Location: LCCOMB_X6_Y11_N24
cycloneii_lcell_comb \counter1_block|Add0~48 (
// Equation(s):
// \counter1_block|Add0~48_combout  = \counter1_block|Add0~47  $ (!\counter1_block|t_reg [24])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\counter1_block|t_reg [24]),
	.cin(\counter1_block|Add0~47 ),
	.combout(\counter1_block|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \counter1_block|Add0~48 .lut_mask = 16'hF00F;
defparam \counter1_block|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X6_Y11_N25
cycloneii_lcell_ff \counter1_block|t_reg[24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\counter1_block|Add0~48_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counter1_block|t_reg [24]));

// Location: LCCOMB_X5_Y11_N20
cycloneii_lcell_comb \counter1_block|Equal0~5 (
// Equation(s):
// \counter1_block|Equal0~5_combout  = (\counter1_block|t_reg [18] & (\counter1_block|t_reg [16] & (!\counter1_block|t_reg [19] & \counter1_block|t_reg [17])))

	.dataa(\counter1_block|t_reg [18]),
	.datab(\counter1_block|t_reg [16]),
	.datac(\counter1_block|t_reg [19]),
	.datad(\counter1_block|t_reg [17]),
	.cin(gnd),
	.combout(\counter1_block|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \counter1_block|Equal0~5 .lut_mask = 16'h0800;
defparam \counter1_block|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y11_N21
cycloneii_lcell_ff \counter1_block|t_reg[22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\counter1_block|Add0~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counter1_block|t_reg [22]));

// Location: LCCOMB_X5_Y11_N18
cycloneii_lcell_comb \counter1_block|Equal0~6 (
// Equation(s):
// \counter1_block|Equal0~6_combout  = (!\counter1_block|t_reg [20] & (!\counter1_block|t_reg [22] & (!\counter1_block|t_reg [23] & !\counter1_block|t_reg [21])))

	.dataa(\counter1_block|t_reg [20]),
	.datab(\counter1_block|t_reg [22]),
	.datac(\counter1_block|t_reg [23]),
	.datad(\counter1_block|t_reg [21]),
	.cin(gnd),
	.combout(\counter1_block|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \counter1_block|Equal0~6 .lut_mask = 16'h0001;
defparam \counter1_block|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y11_N0
cycloneii_lcell_comb \counter1_block|Equal0~7 (
// Equation(s):
// \counter1_block|Equal0~7_combout  = (!\counter1_block|t_reg [24] & (\counter1_block|Equal0~5_combout  & \counter1_block|Equal0~6_combout ))

	.dataa(vcc),
	.datab(\counter1_block|t_reg [24]),
	.datac(\counter1_block|Equal0~5_combout ),
	.datad(\counter1_block|Equal0~6_combout ),
	.cin(gnd),
	.combout(\counter1_block|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \counter1_block|Equal0~7 .lut_mask = 16'h3000;
defparam \counter1_block|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y11_N26
cycloneii_lcell_comb \counter2_block|d0_reg[0]~1 (
// Equation(s):
// \counter2_block|d0_reg[0]~1_combout  = \counter2_block|d0_reg [0] $ (((\counter1_block|Equal0~7_combout  & \counter1_block|Equal0~4_combout )))

	.dataa(vcc),
	.datab(\counter1_block|Equal0~7_combout ),
	.datac(\counter2_block|d0_reg [0]),
	.datad(\counter1_block|Equal0~4_combout ),
	.cin(gnd),
	.combout(\counter2_block|d0_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \counter2_block|d0_reg[0]~1 .lut_mask = 16'h3CF0;
defparam \counter2_block|d0_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y11_N27
cycloneii_lcell_ff \counter2_block|d0_reg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\counter2_block|d0_reg[0]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counter2_block|d0_reg [0]));

// Location: LCCOMB_X5_Y11_N16
cycloneii_lcell_comb \counter2_block|d0_reg[3]~0 (
// Equation(s):
// \counter2_block|d0_reg[3]~0_combout  = \counter2_block|d0_reg [3] $ (((\counter2_block|Equal4~1_combout  & (\counter1_block|Equal0~7_combout  & \counter1_block|Equal0~4_combout ))))

	.dataa(\counter2_block|Equal4~1_combout ),
	.datab(\counter1_block|Equal0~7_combout ),
	.datac(\counter2_block|d0_reg [3]),
	.datad(\counter1_block|Equal0~4_combout ),
	.cin(gnd),
	.combout(\counter2_block|d0_reg[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \counter2_block|d0_reg[3]~0 .lut_mask = 16'h78F0;
defparam \counter2_block|d0_reg[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y11_N17
cycloneii_lcell_ff \counter2_block|d0_reg[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\counter2_block|d0_reg[3]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counter2_block|d0_reg [3]));

// Location: LCCOMB_X5_Y11_N12
cycloneii_lcell_comb \counter1_block|Equal0~8 (
// Equation(s):
// \counter1_block|Equal0~8_combout  = (!\counter1_block|t_reg [24] & (\counter1_block|Equal0~6_combout  & (\counter1_block|Equal0~5_combout  & \counter1_block|Equal0~4_combout )))

	.dataa(\counter1_block|t_reg [24]),
	.datab(\counter1_block|Equal0~6_combout ),
	.datac(\counter1_block|Equal0~5_combout ),
	.datad(\counter1_block|Equal0~4_combout ),
	.cin(gnd),
	.combout(\counter1_block|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \counter1_block|Equal0~8 .lut_mask = 16'h4000;
defparam \counter1_block|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y11_N22
cycloneii_lcell_comb \counter2_block|d0_reg[1]~3 (
// Equation(s):
// \counter2_block|d0_reg[1]~3_combout  = (\counter1_block|Equal0~8_combout  & (!\counter2_block|Equal4~0_combout  & (\counter2_block|d0_reg [0] $ (\counter2_block|d0_reg [1])))) # (!\counter1_block|Equal0~8_combout  & (((\counter2_block|d0_reg [1]))))

	.dataa(\counter2_block|d0_reg [0]),
	.datab(\counter2_block|Equal4~0_combout ),
	.datac(\counter2_block|d0_reg [1]),
	.datad(\counter1_block|Equal0~8_combout ),
	.cin(gnd),
	.combout(\counter2_block|d0_reg[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \counter2_block|d0_reg[1]~3 .lut_mask = 16'h12F0;
defparam \counter2_block|d0_reg[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y11_N23
cycloneii_lcell_ff \counter2_block|d0_reg[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\counter2_block|d0_reg[1]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counter2_block|d0_reg [1]));

// Location: LCCOMB_X5_Y11_N8
cycloneii_lcell_comb \counter2_block|Equal4~0 (
// Equation(s):
// \counter2_block|Equal4~0_combout  = (\counter2_block|d0_reg [2] & (\counter2_block|d0_reg [0] & (\counter2_block|d0_reg [3] & \counter2_block|d0_reg [1])))

	.dataa(\counter2_block|d0_reg [2]),
	.datab(\counter2_block|d0_reg [0]),
	.datac(\counter2_block|d0_reg [3]),
	.datad(\counter2_block|d0_reg [1]),
	.cin(gnd),
	.combout(\counter2_block|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \counter2_block|Equal4~0 .lut_mask = 16'h8000;
defparam \counter2_block|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y11_N24
cycloneii_lcell_comb \counter2_block|d0_reg[2]~2 (
// Equation(s):
// \counter2_block|d0_reg[2]~2_combout  = (\counter1_block|Equal0~8_combout  & (\counter2_block|Add0~0_combout  & (!\counter2_block|Equal4~0_combout ))) # (!\counter1_block|Equal0~8_combout  & (((\counter2_block|d0_reg [2]))))

	.dataa(\counter2_block|Add0~0_combout ),
	.datab(\counter2_block|Equal4~0_combout ),
	.datac(\counter2_block|d0_reg [2]),
	.datad(\counter1_block|Equal0~8_combout ),
	.cin(gnd),
	.combout(\counter2_block|d0_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \counter2_block|d0_reg[2]~2 .lut_mask = 16'h22F0;
defparam \counter2_block|d0_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y11_N25
cycloneii_lcell_ff \counter2_block|d0_reg[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\counter2_block|d0_reg[2]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counter2_block|d0_reg [2]));

// Location: LCCOMB_X5_Y11_N2
cycloneii_lcell_comb \counter2_block|Mux0~0 (
// Equation(s):
// \counter2_block|Mux0~0_combout  = (!\counter2_block|d0_reg [3] & (!\counter2_block|d0_reg [0] & (\sp~combout [0] $ (!\counter2_block|d0_reg [1]))))

	.dataa(\sp~combout [0]),
	.datab(\counter2_block|d0_reg [1]),
	.datac(\counter2_block|d0_reg [3]),
	.datad(\counter2_block|d0_reg [0]),
	.cin(gnd),
	.combout(\counter2_block|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \counter2_block|Mux0~0 .lut_mask = 16'h0009;
defparam \counter2_block|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y11_N4
cycloneii_lcell_comb \counter2_block|Mux0~1 (
// Equation(s):
// \counter2_block|Mux0~1_combout  = (\counter2_block|Mux0~0_combout  & (\sp~combout [1] $ (!\counter2_block|d0_reg [2])))

	.dataa(vcc),
	.datab(\sp~combout [1]),
	.datac(\counter2_block|d0_reg [2]),
	.datad(\counter2_block|Mux0~0_combout ),
	.cin(gnd),
	.combout(\counter2_block|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \counter2_block|Mux0~1 .lut_mask = 16'hC300;
defparam \counter2_block|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y11_N0
cycloneii_lcell_comb \counter2_block|Mux0~2 (
// Equation(s):
// \counter2_block|Mux0~2_combout  = (\sp~combout [0] & ((\sp~combout [1] & (\counter2_block|Equal4~0_combout )) # (!\sp~combout [1] & ((\counter2_block|Mux0~1_combout ))))) # (!\sp~combout [0] & (((\counter2_block|Mux0~1_combout ))))

	.dataa(\sp~combout [0]),
	.datab(\sp~combout [1]),
	.datac(\counter2_block|Equal4~0_combout ),
	.datad(\counter2_block|Mux0~1_combout ),
	.cin(gnd),
	.combout(\counter2_block|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \counter2_block|Mux0~2 .lut_mask = 16'hF780;
defparam \counter2_block|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y11_N24
cycloneii_lcell_comb \counter3_block|fw_next[0]~2 (
// Equation(s):
// \counter3_block|fw_next[0]~2_combout  = \counter3_block|fw_reg [0] $ (\counter2_block|Mux0~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\counter3_block|fw_reg [0]),
	.datad(\counter2_block|Mux0~2_combout ),
	.cin(gnd),
	.combout(\counter3_block|fw_next[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \counter3_block|fw_next[0]~2 .lut_mask = 16'h0FF0;
defparam \counter3_block|fw_next[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pa~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pa~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pa));
// synopsys translate_off
defparam \pa~I .input_async_reset = "none";
defparam \pa~I .input_power_up = "low";
defparam \pa~I .input_register_mode = "none";
defparam \pa~I .input_sync_reset = "none";
defparam \pa~I .oe_async_reset = "none";
defparam \pa~I .oe_power_up = "low";
defparam \pa~I .oe_register_mode = "none";
defparam \pa~I .oe_sync_reset = "none";
defparam \pa~I .operation_mode = "input";
defparam \pa~I .output_async_reset = "none";
defparam \pa~I .output_power_up = "low";
defparam \pa~I .output_register_mode = "none";
defparam \pa~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X4_Y11_N4
cycloneii_lcell_comb \counter3_block|process_0~0 (
// Equation(s):
// \counter3_block|process_0~0_combout  = (!\pa~combout  & \counter2_block|Mux0~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\pa~combout ),
	.datad(\counter2_block|Mux0~2_combout ),
	.cin(gnd),
	.combout(\counter3_block|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \counter3_block|process_0~0 .lut_mask = 16'h0F00;
defparam \counter3_block|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y11_N25
cycloneii_lcell_ff \counter3_block|fw_reg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\counter3_block|fw_next[0]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter3_block|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counter3_block|fw_reg [0]));

// Location: LCFF_X4_Y11_N19
cycloneii_lcell_ff \counter3_block|fw_reg[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\counter3_block|fw_next[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter3_block|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counter3_block|fw_reg [1]));

// Location: LCCOMB_X4_Y11_N18
cycloneii_lcell_comb \counter3_block|fw_next[1]~1 (
// Equation(s):
// \counter3_block|fw_next[1]~1_combout  = \counter3_block|fw_reg [1] $ (((\counter3_block|fw_reg [0] & \counter2_block|Mux0~2_combout )))

	.dataa(vcc),
	.datab(\counter3_block|fw_reg [0]),
	.datac(\counter3_block|fw_reg [1]),
	.datad(\counter2_block|Mux0~2_combout ),
	.cin(gnd),
	.combout(\counter3_block|fw_next[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \counter3_block|fw_next[1]~1 .lut_mask = 16'h3CF0;
defparam \counter3_block|fw_next[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \cw~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\cw~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(cw));
// synopsys translate_off
defparam \cw~I .input_async_reset = "none";
defparam \cw~I .input_power_up = "low";
defparam \cw~I .input_register_mode = "none";
defparam \cw~I .input_sync_reset = "none";
defparam \cw~I .oe_async_reset = "none";
defparam \cw~I .oe_power_up = "low";
defparam \cw~I .oe_register_mode = "none";
defparam \cw~I .oe_sync_reset = "none";
defparam \cw~I .operation_mode = "input";
defparam \cw~I .output_async_reset = "none";
defparam \cw~I .output_power_up = "low";
defparam \cw~I .output_register_mode = "none";
defparam \cw~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X4_Y11_N30
cycloneii_lcell_comb \counter3_block|bw_reg[1]~feeder (
// Equation(s):
// \counter3_block|bw_reg[1]~feeder_combout  = \counter3_block|bw_next[1]~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\counter3_block|bw_next[1]~2_combout ),
	.cin(gnd),
	.combout(\counter3_block|bw_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \counter3_block|bw_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \counter3_block|bw_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y11_N31
cycloneii_lcell_ff \counter3_block|bw_reg[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\counter3_block|bw_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter3_block|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counter3_block|bw_reg [1]));

// Location: LCCOMB_X4_Y11_N28
cycloneii_lcell_comb \counter3_block|bw_next~3 (
// Equation(s):
// \counter3_block|bw_next~3_combout  = (\counter3_block|bw_reg [0] & !\counter3_block|bw_reg [1])

	.dataa(\counter3_block|bw_reg [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\counter3_block|bw_reg [1]),
	.cin(gnd),
	.combout(\counter3_block|bw_next~3_combout ),
	.cout());
// synopsys translate_off
defparam \counter3_block|bw_next~3 .lut_mask = 16'h00AA;
defparam \counter3_block|bw_next~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y11_N14
cycloneii_lcell_comb \counter3_block|bw_next[2]~1 (
// Equation(s):
// \counter3_block|bw_next[2]~1_combout  = (\counter3_block|bw_next~4_combout ) # ((\counter2_block|Mux0~2_combout  & (!\counter3_block|Add1~0_combout )) # (!\counter2_block|Mux0~2_combout  & ((\counter3_block|bw_reg [2]))))

	.dataa(\counter3_block|Add1~0_combout ),
	.datab(\counter2_block|Mux0~2_combout ),
	.datac(\counter3_block|bw_reg [2]),
	.datad(\counter3_block|bw_next~4_combout ),
	.cin(gnd),
	.combout(\counter3_block|bw_next[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \counter3_block|bw_next[2]~1 .lut_mask = 16'hFF74;
defparam \counter3_block|bw_next[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y11_N11
cycloneii_lcell_ff \counter3_block|bw_reg[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\counter3_block|bw_next[2]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\counter3_block|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counter3_block|bw_reg [2]));

// Location: LCCOMB_X4_Y11_N16
cycloneii_lcell_comb \counter3_block|Add1~0 (
// Equation(s):
// \counter3_block|Add1~0_combout  = \counter3_block|bw_reg [2] $ (((\counter3_block|bw_reg [0]) # (\counter3_block|bw_reg [1])))

	.dataa(\counter3_block|bw_reg [0]),
	.datab(vcc),
	.datac(\counter3_block|bw_reg [2]),
	.datad(\counter3_block|bw_reg [1]),
	.cin(gnd),
	.combout(\counter3_block|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \counter3_block|Add1~0 .lut_mask = 16'h0F5A;
defparam \counter3_block|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y11_N2
cycloneii_lcell_comb \counter3_block|bw_next~4 (
// Equation(s):
// \counter3_block|bw_next~4_combout  = (!\counter3_block|bw_next~4_combout  & (\counter3_block|bw_next~3_combout  & (\counter3_block|Add1~0_combout  & \counter2_block|Mux0~2_combout )))

	.dataa(\counter3_block|bw_next~4_combout ),
	.datab(\counter3_block|bw_next~3_combout ),
	.datac(\counter3_block|Add1~0_combout ),
	.datad(\counter2_block|Mux0~2_combout ),
	.cin(gnd),
	.combout(\counter3_block|bw_next~4_combout ),
	.cout());
// synopsys translate_off
defparam \counter3_block|bw_next~4 .lut_mask = 16'h4000;
defparam \counter3_block|bw_next~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y11_N26
cycloneii_lcell_comb \counter3_block|bw_next[1]~2 (
// Equation(s):
// \counter3_block|bw_next[1]~2_combout  = (\counter3_block|bw_next~4_combout ) # (\counter3_block|bw_reg [1] $ (((!\counter3_block|bw_reg [0] & \counter2_block|Mux0~2_combout ))))

	.dataa(\counter3_block|bw_reg [0]),
	.datab(\counter3_block|bw_reg [1]),
	.datac(\counter2_block|Mux0~2_combout ),
	.datad(\counter3_block|bw_next~4_combout ),
	.cin(gnd),
	.combout(\counter3_block|bw_next[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \counter3_block|bw_next[1]~2 .lut_mask = 16'hFF9C;
defparam \counter3_block|bw_next[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y11_N20
cycloneii_lcell_comb \counter3_block|dir2[1]~3 (
// Equation(s):
// \counter3_block|dir2[1]~3_combout  = (\cw~combout  & (\counter3_block|fw_next[1]~1_combout )) # (!\cw~combout  & ((\counter3_block|bw_next[1]~2_combout )))

	.dataa(vcc),
	.datab(\counter3_block|fw_next[1]~1_combout ),
	.datac(\cw~combout ),
	.datad(\counter3_block|bw_next[1]~2_combout ),
	.cin(gnd),
	.combout(\counter3_block|dir2[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \counter3_block|dir2[1]~3 .lut_mask = 16'hCFC0;
defparam \counter3_block|dir2[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y11_N21
cycloneii_lcell_ff \counter3_block|dir1[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\counter3_block|dir2[1]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter3_block|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counter3_block|dir1 [1]));

// Location: LCFF_X4_Y11_N7
cycloneii_lcell_ff \counter3_block|fw_reg[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\counter3_block|fw_next[2]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter3_block|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counter3_block|fw_reg [2]));

// Location: LCCOMB_X4_Y11_N6
cycloneii_lcell_comb \counter3_block|fw_next[2]~0 (
// Equation(s):
// \counter3_block|fw_next[2]~0_combout  = \counter3_block|fw_reg [2] $ (((\counter3_block|fw_reg [0] & (\counter3_block|fw_reg [1] & \counter2_block|Mux0~2_combout ))))

	.dataa(\counter3_block|fw_reg [0]),
	.datab(\counter3_block|fw_reg [1]),
	.datac(\counter3_block|fw_reg [2]),
	.datad(\counter2_block|Mux0~2_combout ),
	.cin(gnd),
	.combout(\counter3_block|fw_next[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \counter3_block|fw_next[2]~0 .lut_mask = 16'h78F0;
defparam \counter3_block|fw_next[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y11_N8
cycloneii_lcell_comb \counter3_block|dir2[2]~0 (
// Equation(s):
// \counter3_block|dir2[2]~0_combout  = (\cw~combout  & (\counter3_block|fw_next[2]~0_combout )) # (!\cw~combout  & ((\counter3_block|bw_next[2]~1_combout )))

	.dataa(vcc),
	.datab(\cw~combout ),
	.datac(\counter3_block|fw_next[2]~0_combout ),
	.datad(\counter3_block|bw_next[2]~1_combout ),
	.cin(gnd),
	.combout(\counter3_block|dir2[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \counter3_block|dir2[2]~0 .lut_mask = 16'hF3C0;
defparam \counter3_block|dir2[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y11_N9
cycloneii_lcell_ff \counter3_block|dir1[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\counter3_block|dir2[2]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter3_block|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counter3_block|dir1 [2]));

// Location: LCCOMB_X4_Y11_N22
cycloneii_lcell_comb \counter3_block|dir2[0]~2 (
// Equation(s):
// \counter3_block|dir2[0]~2_combout  = (\cw~combout  & (\counter3_block|dir2[0]~1_combout  $ ((!\counter2_block|Mux0~2_combout )))) # (!\cw~combout  & ((\counter3_block|bw_next~4_combout ) # (\counter3_block|dir2[0]~1_combout  $ 
// (!\counter2_block|Mux0~2_combout ))))

	.dataa(\counter3_block|dir2[0]~1_combout ),
	.datab(\counter2_block|Mux0~2_combout ),
	.datac(\cw~combout ),
	.datad(\counter3_block|bw_next~4_combout ),
	.cin(gnd),
	.combout(\counter3_block|dir2[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \counter3_block|dir2[0]~2 .lut_mask = 16'h9F99;
defparam \counter3_block|dir2[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y11_N23
cycloneii_lcell_ff \counter3_block|dir1[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\counter3_block|dir2[0]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter3_block|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\counter3_block|dir1 [0]));

// Location: LCCOMB_X1_Y21_N24
cycloneii_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = (!\counter3_block|dir1 [1] & (!\counter3_block|dir1 [2] & !\counter3_block|dir1 [0]))

	.dataa(vcc),
	.datab(\counter3_block|dir1 [1]),
	.datac(\counter3_block|dir1 [2]),
	.datad(\counter3_block|dir1 [0]),
	.cin(gnd),
	.combout(\Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~0 .lut_mask = 16'h0003;
defparam \Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N10
cycloneii_lcell_comb \Mux6~1 (
// Equation(s):
// \Mux6~1_combout  = (\counter3_block|dir1 [1] & (\counter3_block|dir1 [2] & \counter3_block|dir1 [0]))

	.dataa(vcc),
	.datab(\counter3_block|dir1 [1]),
	.datac(\counter3_block|dir1 [2]),
	.datad(\counter3_block|dir1 [0]),
	.cin(gnd),
	.combout(\Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~1 .lut_mask = 16'hC000;
defparam \Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N28
cycloneii_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (\counter3_block|dir1 [1] & (\counter3_block|dir1 [2] & \counter3_block|dir1 [0])) # (!\counter3_block|dir1 [1] & (!\counter3_block|dir1 [2] & !\counter3_block|dir1 [0]))

	.dataa(vcc),
	.datab(\counter3_block|dir1 [1]),
	.datac(\counter3_block|dir1 [2]),
	.datad(\counter3_block|dir1 [0]),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'hC003;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N18
cycloneii_lcell_comb \Mux6~2 (
// Equation(s):
// \Mux6~2_combout  = (!\counter3_block|dir1 [1] & (!\counter3_block|dir1 [2] & \counter3_block|dir1 [0]))

	.dataa(vcc),
	.datab(\counter3_block|dir1 [1]),
	.datac(\counter3_block|dir1 [2]),
	.datad(\counter3_block|dir1 [0]),
	.cin(gnd),
	.combout(\Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~2 .lut_mask = 16'h0300;
defparam \Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N16
cycloneii_lcell_comb \Mux6~3 (
// Equation(s):
// \Mux6~3_combout  = (\counter3_block|dir1 [1] & (\counter3_block|dir1 [2] & !\counter3_block|dir1 [0]))

	.dataa(vcc),
	.datab(\counter3_block|dir1 [1]),
	.datac(\counter3_block|dir1 [2]),
	.datad(\counter3_block|dir1 [0]),
	.cin(gnd),
	.combout(\Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~3 .lut_mask = 16'h00C0;
defparam \Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N6
cycloneii_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = (\counter3_block|dir1 [1] & (\counter3_block|dir1 [2] & !\counter3_block|dir1 [0])) # (!\counter3_block|dir1 [1] & (!\counter3_block|dir1 [2] & \counter3_block|dir1 [0]))

	.dataa(vcc),
	.datab(\counter3_block|dir1 [1]),
	.datac(\counter3_block|dir1 [2]),
	.datad(\counter3_block|dir1 [0]),
	.cin(gnd),
	.combout(\Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~0 .lut_mask = 16'h03C0;
defparam \Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N4
cycloneii_lcell_comb \Mux6~4 (
// Equation(s):
// \Mux6~4_combout  = (\counter3_block|dir1 [1] & (!\counter3_block|dir1 [2] & !\counter3_block|dir1 [0]))

	.dataa(vcc),
	.datab(\counter3_block|dir1 [1]),
	.datac(\counter3_block|dir1 [2]),
	.datad(\counter3_block|dir1 [0]),
	.cin(gnd),
	.combout(\Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~4 .lut_mask = 16'h000C;
defparam \Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N26
cycloneii_lcell_comb \Mux6~5 (
// Equation(s):
// \Mux6~5_combout  = (!\counter3_block|dir1 [1] & (\counter3_block|dir1 [2] & \counter3_block|dir1 [0]))

	.dataa(vcc),
	.datab(\counter3_block|dir1 [1]),
	.datac(\counter3_block|dir1 [2]),
	.datad(\counter3_block|dir1 [0]),
	.cin(gnd),
	.combout(\Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~5 .lut_mask = 16'h3000;
defparam \Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N0
cycloneii_lcell_comb \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = (\counter3_block|dir1 [1] & (!\counter3_block|dir1 [2] & !\counter3_block|dir1 [0])) # (!\counter3_block|dir1 [1] & (\counter3_block|dir1 [2] & \counter3_block|dir1 [0]))

	.dataa(vcc),
	.datab(\counter3_block|dir1 [1]),
	.datac(\counter3_block|dir1 [2]),
	.datad(\counter3_block|dir1 [0]),
	.cin(gnd),
	.combout(\Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~0 .lut_mask = 16'h300C;
defparam \Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N22
cycloneii_lcell_comb \Mux6~6 (
// Equation(s):
// \Mux6~6_combout  = (\counter3_block|dir1 [1] & (!\counter3_block|dir1 [2] & \counter3_block|dir1 [0]))

	.dataa(vcc),
	.datab(\counter3_block|dir1 [1]),
	.datac(\counter3_block|dir1 [2]),
	.datad(\counter3_block|dir1 [0]),
	.cin(gnd),
	.combout(\Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~6 .lut_mask = 16'h0C00;
defparam \Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N8
cycloneii_lcell_comb \Mux6~7 (
// Equation(s):
// \Mux6~7_combout  = (!\counter3_block|dir1 [1] & (\counter3_block|dir1 [2] & !\counter3_block|dir1 [0]))

	.dataa(vcc),
	.datab(\counter3_block|dir1 [1]),
	.datac(\counter3_block|dir1 [2]),
	.datad(\counter3_block|dir1 [0]),
	.cin(gnd),
	.combout(\Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~7 .lut_mask = 16'h0030;
defparam \Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y21_N30
cycloneii_lcell_comb \Mux21~0 (
// Equation(s):
// \Mux21~0_combout  = (\counter3_block|dir1 [1] & (!\counter3_block|dir1 [2] & \counter3_block|dir1 [0])) # (!\counter3_block|dir1 [1] & (\counter3_block|dir1 [2] & !\counter3_block|dir1 [0]))

	.dataa(vcc),
	.datab(\counter3_block|dir1 [1]),
	.datac(\counter3_block|dir1 [2]),
	.datad(\counter3_block|dir1 [0]),
	.cin(gnd),
	.combout(\Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~0 .lut_mask = 16'h0C30;
defparam \Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex3[0]~I (
	.datain(!\Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex3[0]));
// synopsys translate_off
defparam \hex3[0]~I .input_async_reset = "none";
defparam \hex3[0]~I .input_power_up = "low";
defparam \hex3[0]~I .input_register_mode = "none";
defparam \hex3[0]~I .input_sync_reset = "none";
defparam \hex3[0]~I .oe_async_reset = "none";
defparam \hex3[0]~I .oe_power_up = "low";
defparam \hex3[0]~I .oe_register_mode = "none";
defparam \hex3[0]~I .oe_sync_reset = "none";
defparam \hex3[0]~I .operation_mode = "output";
defparam \hex3[0]~I .output_async_reset = "none";
defparam \hex3[0]~I .output_power_up = "low";
defparam \hex3[0]~I .output_register_mode = "none";
defparam \hex3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex3[1]~I (
	.datain(!\Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex3[1]));
// synopsys translate_off
defparam \hex3[1]~I .input_async_reset = "none";
defparam \hex3[1]~I .input_power_up = "low";
defparam \hex3[1]~I .input_register_mode = "none";
defparam \hex3[1]~I .input_sync_reset = "none";
defparam \hex3[1]~I .oe_async_reset = "none";
defparam \hex3[1]~I .oe_power_up = "low";
defparam \hex3[1]~I .oe_register_mode = "none";
defparam \hex3[1]~I .oe_sync_reset = "none";
defparam \hex3[1]~I .operation_mode = "output";
defparam \hex3[1]~I .output_async_reset = "none";
defparam \hex3[1]~I .output_power_up = "low";
defparam \hex3[1]~I .output_register_mode = "none";
defparam \hex3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex3[2]~I (
	.datain(!\Mux6~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex3[2]));
// synopsys translate_off
defparam \hex3[2]~I .input_async_reset = "none";
defparam \hex3[2]~I .input_power_up = "low";
defparam \hex3[2]~I .input_register_mode = "none";
defparam \hex3[2]~I .input_sync_reset = "none";
defparam \hex3[2]~I .oe_async_reset = "none";
defparam \hex3[2]~I .oe_power_up = "low";
defparam \hex3[2]~I .oe_register_mode = "none";
defparam \hex3[2]~I .oe_sync_reset = "none";
defparam \hex3[2]~I .operation_mode = "output";
defparam \hex3[2]~I .output_async_reset = "none";
defparam \hex3[2]~I .output_power_up = "low";
defparam \hex3[2]~I .output_register_mode = "none";
defparam \hex3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex3[3]~I (
	.datain(!\Mux6~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex3[3]));
// synopsys translate_off
defparam \hex3[3]~I .input_async_reset = "none";
defparam \hex3[3]~I .input_power_up = "low";
defparam \hex3[3]~I .input_register_mode = "none";
defparam \hex3[3]~I .input_sync_reset = "none";
defparam \hex3[3]~I .oe_async_reset = "none";
defparam \hex3[3]~I .oe_power_up = "low";
defparam \hex3[3]~I .oe_register_mode = "none";
defparam \hex3[3]~I .oe_sync_reset = "none";
defparam \hex3[3]~I .operation_mode = "output";
defparam \hex3[3]~I .output_async_reset = "none";
defparam \hex3[3]~I .output_power_up = "low";
defparam \hex3[3]~I .output_register_mode = "none";
defparam \hex3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex3[4]~I (
	.datain(!\Mux6~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex3[4]));
// synopsys translate_off
defparam \hex3[4]~I .input_async_reset = "none";
defparam \hex3[4]~I .input_power_up = "low";
defparam \hex3[4]~I .input_register_mode = "none";
defparam \hex3[4]~I .input_sync_reset = "none";
defparam \hex3[4]~I .oe_async_reset = "none";
defparam \hex3[4]~I .oe_power_up = "low";
defparam \hex3[4]~I .oe_register_mode = "none";
defparam \hex3[4]~I .oe_sync_reset = "none";
defparam \hex3[4]~I .operation_mode = "output";
defparam \hex3[4]~I .output_async_reset = "none";
defparam \hex3[4]~I .output_power_up = "low";
defparam \hex3[4]~I .output_register_mode = "none";
defparam \hex3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex3[5]~I (
	.datain(!\Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex3[5]));
// synopsys translate_off
defparam \hex3[5]~I .input_async_reset = "none";
defparam \hex3[5]~I .input_power_up = "low";
defparam \hex3[5]~I .input_register_mode = "none";
defparam \hex3[5]~I .input_sync_reset = "none";
defparam \hex3[5]~I .oe_async_reset = "none";
defparam \hex3[5]~I .oe_power_up = "low";
defparam \hex3[5]~I .oe_register_mode = "none";
defparam \hex3[5]~I .oe_sync_reset = "none";
defparam \hex3[5]~I .operation_mode = "output";
defparam \hex3[5]~I .output_async_reset = "none";
defparam \hex3[5]~I .output_power_up = "low";
defparam \hex3[5]~I .output_register_mode = "none";
defparam \hex3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex3[6]~I (
	.datain(!\Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex3[6]));
// synopsys translate_off
defparam \hex3[6]~I .input_async_reset = "none";
defparam \hex3[6]~I .input_power_up = "low";
defparam \hex3[6]~I .input_register_mode = "none";
defparam \hex3[6]~I .input_sync_reset = "none";
defparam \hex3[6]~I .oe_async_reset = "none";
defparam \hex3[6]~I .oe_power_up = "low";
defparam \hex3[6]~I .oe_register_mode = "none";
defparam \hex3[6]~I .oe_sync_reset = "none";
defparam \hex3[6]~I .operation_mode = "output";
defparam \hex3[6]~I .output_async_reset = "none";
defparam \hex3[6]~I .output_power_up = "low";
defparam \hex3[6]~I .output_register_mode = "none";
defparam \hex3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex2[0]~I (
	.datain(!\Mux6~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex2[0]));
// synopsys translate_off
defparam \hex2[0]~I .input_async_reset = "none";
defparam \hex2[0]~I .input_power_up = "low";
defparam \hex2[0]~I .input_register_mode = "none";
defparam \hex2[0]~I .input_sync_reset = "none";
defparam \hex2[0]~I .oe_async_reset = "none";
defparam \hex2[0]~I .oe_power_up = "low";
defparam \hex2[0]~I .oe_register_mode = "none";
defparam \hex2[0]~I .oe_sync_reset = "none";
defparam \hex2[0]~I .operation_mode = "output";
defparam \hex2[0]~I .output_async_reset = "none";
defparam \hex2[0]~I .output_power_up = "low";
defparam \hex2[0]~I .output_register_mode = "none";
defparam \hex2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex2[1]~I (
	.datain(!\Mux6~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex2[1]));
// synopsys translate_off
defparam \hex2[1]~I .input_async_reset = "none";
defparam \hex2[1]~I .input_power_up = "low";
defparam \hex2[1]~I .input_register_mode = "none";
defparam \hex2[1]~I .input_sync_reset = "none";
defparam \hex2[1]~I .oe_async_reset = "none";
defparam \hex2[1]~I .oe_power_up = "low";
defparam \hex2[1]~I .oe_register_mode = "none";
defparam \hex2[1]~I .oe_sync_reset = "none";
defparam \hex2[1]~I .operation_mode = "output";
defparam \hex2[1]~I .output_async_reset = "none";
defparam \hex2[1]~I .output_power_up = "low";
defparam \hex2[1]~I .output_register_mode = "none";
defparam \hex2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex2[2]~I (
	.datain(!\Mux6~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex2[2]));
// synopsys translate_off
defparam \hex2[2]~I .input_async_reset = "none";
defparam \hex2[2]~I .input_power_up = "low";
defparam \hex2[2]~I .input_register_mode = "none";
defparam \hex2[2]~I .input_sync_reset = "none";
defparam \hex2[2]~I .oe_async_reset = "none";
defparam \hex2[2]~I .oe_power_up = "low";
defparam \hex2[2]~I .oe_register_mode = "none";
defparam \hex2[2]~I .oe_sync_reset = "none";
defparam \hex2[2]~I .operation_mode = "output";
defparam \hex2[2]~I .output_async_reset = "none";
defparam \hex2[2]~I .output_power_up = "low";
defparam \hex2[2]~I .output_register_mode = "none";
defparam \hex2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex2[3]~I (
	.datain(!\Mux6~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex2[3]));
// synopsys translate_off
defparam \hex2[3]~I .input_async_reset = "none";
defparam \hex2[3]~I .input_power_up = "low";
defparam \hex2[3]~I .input_register_mode = "none";
defparam \hex2[3]~I .input_sync_reset = "none";
defparam \hex2[3]~I .oe_async_reset = "none";
defparam \hex2[3]~I .oe_power_up = "low";
defparam \hex2[3]~I .oe_register_mode = "none";
defparam \hex2[3]~I .oe_sync_reset = "none";
defparam \hex2[3]~I .operation_mode = "output";
defparam \hex2[3]~I .output_async_reset = "none";
defparam \hex2[3]~I .output_power_up = "low";
defparam \hex2[3]~I .output_register_mode = "none";
defparam \hex2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex2[4]~I (
	.datain(!\Mux6~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex2[4]));
// synopsys translate_off
defparam \hex2[4]~I .input_async_reset = "none";
defparam \hex2[4]~I .input_power_up = "low";
defparam \hex2[4]~I .input_register_mode = "none";
defparam \hex2[4]~I .input_sync_reset = "none";
defparam \hex2[4]~I .oe_async_reset = "none";
defparam \hex2[4]~I .oe_power_up = "low";
defparam \hex2[4]~I .oe_register_mode = "none";
defparam \hex2[4]~I .oe_sync_reset = "none";
defparam \hex2[4]~I .operation_mode = "output";
defparam \hex2[4]~I .output_async_reset = "none";
defparam \hex2[4]~I .output_power_up = "low";
defparam \hex2[4]~I .output_register_mode = "none";
defparam \hex2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex2[5]~I (
	.datain(!\Mux6~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex2[5]));
// synopsys translate_off
defparam \hex2[5]~I .input_async_reset = "none";
defparam \hex2[5]~I .input_power_up = "low";
defparam \hex2[5]~I .input_register_mode = "none";
defparam \hex2[5]~I .input_sync_reset = "none";
defparam \hex2[5]~I .oe_async_reset = "none";
defparam \hex2[5]~I .oe_power_up = "low";
defparam \hex2[5]~I .oe_register_mode = "none";
defparam \hex2[5]~I .oe_sync_reset = "none";
defparam \hex2[5]~I .operation_mode = "output";
defparam \hex2[5]~I .output_async_reset = "none";
defparam \hex2[5]~I .output_power_up = "low";
defparam \hex2[5]~I .output_register_mode = "none";
defparam \hex2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex2[6]~I (
	.datain(!\Mux7~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex2[6]));
// synopsys translate_off
defparam \hex2[6]~I .input_async_reset = "none";
defparam \hex2[6]~I .input_power_up = "low";
defparam \hex2[6]~I .input_register_mode = "none";
defparam \hex2[6]~I .input_sync_reset = "none";
defparam \hex2[6]~I .oe_async_reset = "none";
defparam \hex2[6]~I .oe_power_up = "low";
defparam \hex2[6]~I .oe_register_mode = "none";
defparam \hex2[6]~I .oe_sync_reset = "none";
defparam \hex2[6]~I .operation_mode = "output";
defparam \hex2[6]~I .output_async_reset = "none";
defparam \hex2[6]~I .output_power_up = "low";
defparam \hex2[6]~I .output_register_mode = "none";
defparam \hex2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex1[0]~I (
	.datain(!\Mux6~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex1[0]));
// synopsys translate_off
defparam \hex1[0]~I .input_async_reset = "none";
defparam \hex1[0]~I .input_power_up = "low";
defparam \hex1[0]~I .input_register_mode = "none";
defparam \hex1[0]~I .input_sync_reset = "none";
defparam \hex1[0]~I .oe_async_reset = "none";
defparam \hex1[0]~I .oe_power_up = "low";
defparam \hex1[0]~I .oe_register_mode = "none";
defparam \hex1[0]~I .oe_sync_reset = "none";
defparam \hex1[0]~I .operation_mode = "output";
defparam \hex1[0]~I .output_async_reset = "none";
defparam \hex1[0]~I .output_power_up = "low";
defparam \hex1[0]~I .output_register_mode = "none";
defparam \hex1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex1[1]~I (
	.datain(!\Mux6~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex1[1]));
// synopsys translate_off
defparam \hex1[1]~I .input_async_reset = "none";
defparam \hex1[1]~I .input_power_up = "low";
defparam \hex1[1]~I .input_register_mode = "none";
defparam \hex1[1]~I .input_sync_reset = "none";
defparam \hex1[1]~I .oe_async_reset = "none";
defparam \hex1[1]~I .oe_power_up = "low";
defparam \hex1[1]~I .oe_register_mode = "none";
defparam \hex1[1]~I .oe_sync_reset = "none";
defparam \hex1[1]~I .operation_mode = "output";
defparam \hex1[1]~I .output_async_reset = "none";
defparam \hex1[1]~I .output_power_up = "low";
defparam \hex1[1]~I .output_register_mode = "none";
defparam \hex1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex1[2]~I (
	.datain(!\Mux6~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex1[2]));
// synopsys translate_off
defparam \hex1[2]~I .input_async_reset = "none";
defparam \hex1[2]~I .input_power_up = "low";
defparam \hex1[2]~I .input_register_mode = "none";
defparam \hex1[2]~I .input_sync_reset = "none";
defparam \hex1[2]~I .oe_async_reset = "none";
defparam \hex1[2]~I .oe_power_up = "low";
defparam \hex1[2]~I .oe_register_mode = "none";
defparam \hex1[2]~I .oe_sync_reset = "none";
defparam \hex1[2]~I .operation_mode = "output";
defparam \hex1[2]~I .output_async_reset = "none";
defparam \hex1[2]~I .output_power_up = "low";
defparam \hex1[2]~I .output_register_mode = "none";
defparam \hex1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex1[3]~I (
	.datain(!\Mux6~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex1[3]));
// synopsys translate_off
defparam \hex1[3]~I .input_async_reset = "none";
defparam \hex1[3]~I .input_power_up = "low";
defparam \hex1[3]~I .input_register_mode = "none";
defparam \hex1[3]~I .input_sync_reset = "none";
defparam \hex1[3]~I .oe_async_reset = "none";
defparam \hex1[3]~I .oe_power_up = "low";
defparam \hex1[3]~I .oe_register_mode = "none";
defparam \hex1[3]~I .oe_sync_reset = "none";
defparam \hex1[3]~I .operation_mode = "output";
defparam \hex1[3]~I .output_async_reset = "none";
defparam \hex1[3]~I .output_power_up = "low";
defparam \hex1[3]~I .output_register_mode = "none";
defparam \hex1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex1[4]~I (
	.datain(!\Mux6~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex1[4]));
// synopsys translate_off
defparam \hex1[4]~I .input_async_reset = "none";
defparam \hex1[4]~I .input_power_up = "low";
defparam \hex1[4]~I .input_register_mode = "none";
defparam \hex1[4]~I .input_sync_reset = "none";
defparam \hex1[4]~I .oe_async_reset = "none";
defparam \hex1[4]~I .oe_power_up = "low";
defparam \hex1[4]~I .oe_register_mode = "none";
defparam \hex1[4]~I .oe_sync_reset = "none";
defparam \hex1[4]~I .operation_mode = "output";
defparam \hex1[4]~I .output_async_reset = "none";
defparam \hex1[4]~I .output_power_up = "low";
defparam \hex1[4]~I .output_register_mode = "none";
defparam \hex1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex1[5]~I (
	.datain(!\Mux6~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex1[5]));
// synopsys translate_off
defparam \hex1[5]~I .input_async_reset = "none";
defparam \hex1[5]~I .input_power_up = "low";
defparam \hex1[5]~I .input_register_mode = "none";
defparam \hex1[5]~I .input_sync_reset = "none";
defparam \hex1[5]~I .oe_async_reset = "none";
defparam \hex1[5]~I .oe_power_up = "low";
defparam \hex1[5]~I .oe_register_mode = "none";
defparam \hex1[5]~I .oe_sync_reset = "none";
defparam \hex1[5]~I .operation_mode = "output";
defparam \hex1[5]~I .output_async_reset = "none";
defparam \hex1[5]~I .output_power_up = "low";
defparam \hex1[5]~I .output_register_mode = "none";
defparam \hex1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex1[6]~I (
	.datain(!\Mux14~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex1[6]));
// synopsys translate_off
defparam \hex1[6]~I .input_async_reset = "none";
defparam \hex1[6]~I .input_power_up = "low";
defparam \hex1[6]~I .input_register_mode = "none";
defparam \hex1[6]~I .input_sync_reset = "none";
defparam \hex1[6]~I .oe_async_reset = "none";
defparam \hex1[6]~I .oe_power_up = "low";
defparam \hex1[6]~I .oe_register_mode = "none";
defparam \hex1[6]~I .oe_sync_reset = "none";
defparam \hex1[6]~I .operation_mode = "output";
defparam \hex1[6]~I .output_async_reset = "none";
defparam \hex1[6]~I .output_power_up = "low";
defparam \hex1[6]~I .output_register_mode = "none";
defparam \hex1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex0[0]~I (
	.datain(!\Mux6~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex0[0]));
// synopsys translate_off
defparam \hex0[0]~I .input_async_reset = "none";
defparam \hex0[0]~I .input_power_up = "low";
defparam \hex0[0]~I .input_register_mode = "none";
defparam \hex0[0]~I .input_sync_reset = "none";
defparam \hex0[0]~I .oe_async_reset = "none";
defparam \hex0[0]~I .oe_power_up = "low";
defparam \hex0[0]~I .oe_register_mode = "none";
defparam \hex0[0]~I .oe_sync_reset = "none";
defparam \hex0[0]~I .operation_mode = "output";
defparam \hex0[0]~I .output_async_reset = "none";
defparam \hex0[0]~I .output_power_up = "low";
defparam \hex0[0]~I .output_register_mode = "none";
defparam \hex0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex0[1]~I (
	.datain(!\Mux6~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex0[1]));
// synopsys translate_off
defparam \hex0[1]~I .input_async_reset = "none";
defparam \hex0[1]~I .input_power_up = "low";
defparam \hex0[1]~I .input_register_mode = "none";
defparam \hex0[1]~I .input_sync_reset = "none";
defparam \hex0[1]~I .oe_async_reset = "none";
defparam \hex0[1]~I .oe_power_up = "low";
defparam \hex0[1]~I .oe_register_mode = "none";
defparam \hex0[1]~I .oe_sync_reset = "none";
defparam \hex0[1]~I .operation_mode = "output";
defparam \hex0[1]~I .output_async_reset = "none";
defparam \hex0[1]~I .output_power_up = "low";
defparam \hex0[1]~I .output_register_mode = "none";
defparam \hex0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex0[2]~I (
	.datain(!\Mux6~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex0[2]));
// synopsys translate_off
defparam \hex0[2]~I .input_async_reset = "none";
defparam \hex0[2]~I .input_power_up = "low";
defparam \hex0[2]~I .input_register_mode = "none";
defparam \hex0[2]~I .input_sync_reset = "none";
defparam \hex0[2]~I .oe_async_reset = "none";
defparam \hex0[2]~I .oe_power_up = "low";
defparam \hex0[2]~I .oe_register_mode = "none";
defparam \hex0[2]~I .oe_sync_reset = "none";
defparam \hex0[2]~I .operation_mode = "output";
defparam \hex0[2]~I .output_async_reset = "none";
defparam \hex0[2]~I .output_power_up = "low";
defparam \hex0[2]~I .output_register_mode = "none";
defparam \hex0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex0[3]~I (
	.datain(!\Mux6~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex0[3]));
// synopsys translate_off
defparam \hex0[3]~I .input_async_reset = "none";
defparam \hex0[3]~I .input_power_up = "low";
defparam \hex0[3]~I .input_register_mode = "none";
defparam \hex0[3]~I .input_sync_reset = "none";
defparam \hex0[3]~I .oe_async_reset = "none";
defparam \hex0[3]~I .oe_power_up = "low";
defparam \hex0[3]~I .oe_register_mode = "none";
defparam \hex0[3]~I .oe_sync_reset = "none";
defparam \hex0[3]~I .operation_mode = "output";
defparam \hex0[3]~I .output_async_reset = "none";
defparam \hex0[3]~I .output_power_up = "low";
defparam \hex0[3]~I .output_register_mode = "none";
defparam \hex0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex0[4]~I (
	.datain(!\Mux6~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex0[4]));
// synopsys translate_off
defparam \hex0[4]~I .input_async_reset = "none";
defparam \hex0[4]~I .input_power_up = "low";
defparam \hex0[4]~I .input_register_mode = "none";
defparam \hex0[4]~I .input_sync_reset = "none";
defparam \hex0[4]~I .oe_async_reset = "none";
defparam \hex0[4]~I .oe_power_up = "low";
defparam \hex0[4]~I .oe_register_mode = "none";
defparam \hex0[4]~I .oe_sync_reset = "none";
defparam \hex0[4]~I .operation_mode = "output";
defparam \hex0[4]~I .output_async_reset = "none";
defparam \hex0[4]~I .output_power_up = "low";
defparam \hex0[4]~I .output_register_mode = "none";
defparam \hex0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex0[5]~I (
	.datain(!\Mux6~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex0[5]));
// synopsys translate_off
defparam \hex0[5]~I .input_async_reset = "none";
defparam \hex0[5]~I .input_power_up = "low";
defparam \hex0[5]~I .input_register_mode = "none";
defparam \hex0[5]~I .input_sync_reset = "none";
defparam \hex0[5]~I .oe_async_reset = "none";
defparam \hex0[5]~I .oe_power_up = "low";
defparam \hex0[5]~I .oe_register_mode = "none";
defparam \hex0[5]~I .oe_sync_reset = "none";
defparam \hex0[5]~I .operation_mode = "output";
defparam \hex0[5]~I .output_async_reset = "none";
defparam \hex0[5]~I .output_power_up = "low";
defparam \hex0[5]~I .output_register_mode = "none";
defparam \hex0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \hex0[6]~I (
	.datain(!\Mux21~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(hex0[6]));
// synopsys translate_off
defparam \hex0[6]~I .input_async_reset = "none";
defparam \hex0[6]~I .input_power_up = "low";
defparam \hex0[6]~I .input_register_mode = "none";
defparam \hex0[6]~I .input_sync_reset = "none";
defparam \hex0[6]~I .oe_async_reset = "none";
defparam \hex0[6]~I .oe_power_up = "low";
defparam \hex0[6]~I .oe_register_mode = "none";
defparam \hex0[6]~I .oe_sync_reset = "none";
defparam \hex0[6]~I .operation_mode = "output";
defparam \hex0[6]~I .output_async_reset = "none";
defparam \hex0[6]~I .output_power_up = "low";
defparam \hex0[6]~I .output_register_mode = "none";
defparam \hex0[6]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
