// Seed: 1807904896
module module_0 (
    output id_1,
    input id_2,
    output id_3,
    input logic id_4,
    output id_5,
    input id_6,
    input id_7,
    output id_8
);
  assign id_1 = 1;
  type_10(
      id_6, 1, 1'b0
  );
endmodule
