[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TL064IDR production of TEXAS INSTRUMENTS from the text:+\n−IN+\nIN−OUT\nOFFSET N1\nOffset Null/Compensation\nTL061 OnlyOFFSET N2\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nTL061 ,TL061A ,TL061B\nTL062 ,TL062A ,TL062B ,TL064 ,TL064A ,TL064B\nSLOS078L –NOVEMBER 1978 –REVISED MAY 2015\nTL06xx Low-Power JFET-Input Operational Amplifiers\n1Features 2Applications\n1•Very Low Power Consumption •Tablets\n•Typical Supply Current: 200μA(Per Amplifier) •White goods\n•Wide Common-Mode andDifferential Voltage •Personal electronics\nRanges •Computers\n•Low Input Bias andOffset Currents\n3Description •Common-Mode Input Voltage Range\nThe JFET-input operational amplifiers oftheTL06x Includes VCC+series are designed aslow-power versions ofthe•Output Short-Circuit ProtectionTL08x series amplifiers. They feature high input•High Input Impedance: JFET-Input Stageimpedance, wide bandwidth, high slew rate, and low\n•Internal Frequency Compensation input offset andinput bias currents. The TL06x series\nfeatures thesame terminal assignments astheTL07x •Latch-Up-Free Operation\nandTL08x series.•High Slew Rate: 3.5V/μsTypical\n•OnProducts Compliant toMIL-PRF-38535, Device Information(1)\nAllParameters AreTested Unless OtherwisePART NUMBER PACKAGE BODY SIZE (NOM)\nNoted. OnAllOther Products, ProductionTL06xxD SOIC (14) 8.65 mm×3.91 mmProcessing Does NotNecessarily Include TestingTL06xxJ CDIP (14) 19.56 mm×6.92 mmofAllParameters.TL06xxN PDIP (14) 19.30 mm×6.35 mm\nTL06xxNS SO(14) 10.30 mm×5.30 mm\nTL06xxPW TSSOP (14) 5.00 mm×4.40 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nSchematic Symbol\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nTL061 ,TL061A ,TL061B\nTL062 ,TL062A ,TL062B ,TL064 ,TL064A ,TL064B\nSLOS078L –NOVEMBER 1978 –REVISED MAY 2015 www.ti.com\nTable ofContents\n8.2 Functional Block Diagram ....................................... 14 1Features .................................................................. 1\n8.3 Feature Description ................................................. 14 2Applications ........................................................... 1\n8.4 Device Functional Modes ........................................ 153Description ............................................................. 1\n9Applications andImplementation ...................... 164Revision History ..................................................... 2\n9.1 Application Information ............................................ 165PinConfiguration andFunctions ......................... 3\n9.2 Typical Applications ................................................ 166Specifications ......................................................... 49.3 System Examples ................................................... 176.1 Absolute Maximum Ratings ...................................... 410Power Supply Recommendations ..................... 196.2 ESD Ratings .............................................................. 5\n11Layout ................................................................... 206.3 Recommended Operating Conditions ....................... 5\n11.1 Layout Guidelines ................................................. 206.4 Thermal Information -8Pins..................................... 5\n11.2 Layout Examples ................................................... 206.5 Thermal Information -14Pins................................... 5\n12Device andDocumentation Support ................. 21 6.6 Thermal Information -20Pins................................... 6\n12.1 Documentation Support ........................................ 21 6.7 Electrical Characteristics forTL06xC andTL06xxC .6\n12.2 Related Links ........................................................ 21 6.8 Electrical Characteristics forTL06xxC andTL06xI ...7\n12.3 Community Resources .......................................... 21 6.9 Electrical Characteristics forTL06xM andTL064M ..7\n12.4 Trademarks ........................................................... 21 6.10 Operating Characteristics ........................................ 8\n12.5 Electrostatic Discharge Caution ............................ 21 6.11 Typical Characteristics ............................................ 9\n12.6 Glossary ................................................................ 217Parameter Measurement Information ................ 13\n13Mechanical, Packaging, andOrderable8Detailed Description ............................................ 14Information ........................................................... 218.1 Overview ................................................................. 14\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision K(January 2014) toRevision L Page\n•Added Applications ................................................................................................................................................................. 1\n•Added PinConfiguration andFunctions section, ESD Ratings table, Feature Description section, Device Functional\nModes ,Application andImplementation section, Power Supply Recommendations section, Layout section, Device\nandDocumentation Support section, andMechanical, Packaging, andOrderable Information section .............................. 1\nChanges from Revision J(September 2004) toRevision K Page\n•Updated document tonew TIdata sheet format -nospecification changes. ........................................................................ 1\n•Deleted Ordering Information table. ....................................................................................................................................... 1\n•Updated Features with Military Disclaimer. ............................................................................................................................ 1\n2 Submit Documentation Feedback Copyright ©1978 –2015, Texas Instruments Incorporated\nProduct Folder Links: TL061 TL061A TL061B TL062 TL062A TL062B TL064 TL064A TL064B\n3 2 1 20 19\n9 10 11 12 134\n5\n6\n7\n818\n17\n16\n15\n144IN+\nNC\nVCC−\nNC\n3IN+1IN+\nNC\nVCC+\nNC\n2IN+1IN−\n1OUT\nNC\n3OUT3IN−4OUT\n4IN−\n2IN−2OUTNC\n1\n2\n3\n4\n5\n6\n714\n13\n12\n1 1\n10\n9\n81OUT\n1IN−\n1IN+\nVCC+\n2IN+\n2IN−\n2OUT4OUT\n4IN−\n4IN+\nVCC−\n3IN+\n3IN−\n3OUT\n1\n2\n3\n48\n7\n6\n51OUT\n1IN−\n1IN+\nVCC−VCC+\n2OUT\n2IN−\n2IN+\nNC\n2OUT\nNC\n2IN−\nNC3 2 1 20 19\n9 10 11 12 134\n5\n6\n7\n818\n17\n16\n15\n14NC\n1IN−\nNC\n1IN+\nNCNC\n1OUT\nNC\n2IN+NCNC\nNC NC\nVCC−VCC+\n1\n2\n3\n48\n7\n6\n5OFFSET N1\nIN−\nIN+\nVCC−NC\nVCC+\nOUT\nOFFSET N2\nTL061 ,TL061A ,TL061B\nTL062 ,TL062A ,TL062B ,TL064 ,TL064A ,TL064B\nwww.ti.com SLOS078L –NOVEMBER 1978 –REVISED MAY 2015\n5PinConfiguration andFunctions\nTL061x D,P,andPSPackageTL062 FKPackage8-Pin SOIC, PDIP, andSO20-Pin LCCCTopViewTopView\nTL062x D,JG,P,PS,andPWPackage\n8-Pin SOIC, CDIP, PDIP, SO,andTSSOP\nTopView\nTL064 FKPackage\n20-Pin LCCC\nTopView\nTL064x D,J,N,NS,PW,andWPackage\n14-Pin SOIC, CDIP, PDIP, SO,TSSOP andCFP\nTopView\nPinFunctions\nPIN\nTL061 TL062 TL064TYPE DESCRIPTION\nNAME D,JG,P, D,J,N,NS,D,P,PS FK FKPS,PW PW,W\n1IN– — 2 5 2 3 I Negative input\n1IN+ — 3 7 3 4 I Positive input\n1OUT — 1 2 1 2 O Output\n2IN– — 6 15 6 9 I Negative input\n2IN+ — 5 12 5 8 I Positive input\n2OUT — 7 17 7 10 O Output\n3IN– — — — 9 13 I Negative input\n3IN+ — — — 10 14 I Positive input\n3OUT — — — 8 12 O Output\n4IN– — — — 13 19 I Negative input\n4IN+ — — — 12 18 I Positive input\n4OUT — — — 14 20 O Output\nIN– 2 — — — — I Negative input\nCopyright ©1978 –2015, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: TL061 TL061A TL061B TL062 TL062A TL062B TL064 TL064A TL064B\nTL061 ,TL061A ,TL061B\nTL062 ,TL062A ,TL062B ,TL064 ,TL064A ,TL064B\nSLOS078L –NOVEMBER 1978 –REVISED MAY 2015 www.ti.com\nPinFunctions (continued)\nPIN\nTL061 TL062 TL064TYPE DESCRIPTION\nNAME D,JG,P, D,J,N,NS,D,P,PS FK FKPS,PW PW,W\nIN+ 3 — — — — I Positive input\n1\n1\n3\n4\n5\n6\n8\n7\n9\nNC 8 — — — Donotconnect\n11\n11\n13\n14\n15\n16\n18\n17\n19\nOFFSET N1 1 — — — — — Input offset adjustment\nOFFSET N2 5 — — — — — Input offset adjustment\nOUT 6 — — — — O Output\nVCC– 4 4 10 11 16 — Power supply\nVCC+ 7 8 20 4 6 — Power supply\n6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nVCC+ 18\nSupply voltage(2)V\nVCC– –18\nVID Differential input voltage(3)±30 V\nVI Input voltage(2)(4)±15 V\nDuration ofoutput short circuit(5)Unlimited\nTJ Operating virtual junction temperature 150 °C\nCase temperature for60seconds FKpackage 260 °C\nLead temperature 1.6mm(1/16 inch) fromJ,JG,U,orWpackage 300 °Ccase for60seconds\nLead temperature 1.6mm(1/16 inch) fromD,N,NS,P,PS,orPWpackage 260 °Ccase for10seconds\nTstg Storage temperature –65 150 °C\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended Operating\nConditions isnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Allvoltage values, except differential voltages, arewith respect tothemidpoint between VCC+andVCC−.\n(3) Differential voltages areatIN+, with respect toIN−.\n(4) Themagnitude oftheinput voltage must never exceed themagnitude ofthesupply voltage or15V,whichever isless.\n(5) Theoutput may beshorted toground ortoeither supply. Temperature and/or supply voltages must belimited toensure thatthe\ndissipation rating isnotexceeded.\n4 Submit Documentation Feedback Copyright ©1978 –2015, Texas Instruments Incorporated\nProduct Folder Links: TL061 TL061A TL061B TL062 TL062A TL062B TL064 TL064A TL064B\nTL061 ,TL061A ,TL061B\nTL062 ,TL062A ,TL062B ,TL064 ,TL064A ,TL064B\nwww.ti.com SLOS078L –NOVEMBER 1978 –REVISED MAY 2015\n6.2 ESD Ratings\nVALUE UNIT\nHuman body model (HBM), perANSI/ESDA/JEDEC JS-001(1)2000\nV(ESD) Electrostatic discharge V Charged-device model (CDM), perJEDEC specification JESD22-2000C101(2)\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.\n6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN MAX UNIT\nVCC+ Supply voltage 5 15 V\nVCC– Supply voltage –5 –15 V\nVCM Common-mode voltage VCC–+4VCC+–4 V\nTL06xM –55 125\nTL06xQ –40 125\nTA Ambient temperature °C\nTL06xI –40 85\nTL06xC 0 70\n6.4 Thermal Information -8Pins\nTL06xx\nTHERMAL METRIC(1)D(SOIC) P(PDIP) PS(SO) PW(TSSOP) JG(CDIP) UNIT\n8PINS 8PINS 8PINS 8PINS 8PINS\nRθJJunction-to-ambient thermal97 85 95 149 — °C/W\nA resistance(2)(3)\nRθJJunction-to-case (top) thermal\nC(to — — — — 14.5 °C/Wresistance(4)(5)\np)\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport, SPRA953 .\n(2) Maximum power dissipation isafunction ofTJ(max) ,RθJA,andTA.Themaximum allowable power dissipation atanyallowable ambient\ntemperature isPD=(TJ(max) –TA)/RθJA.Operating attheabsolute maximum TJof150°Ccanaffect reliability.\n(3) Thepackage thermal impedance iscalculated inaccordance with JESD 51-7.\n(4) Maximum power dissipation isafunction ofTJ(max) ,RθJC,andTC.Themaximum allowable power dissipation atanyallowable ambient\ntemperature isPD=(TJ(max) –TC)/RθJC.Operating attheabsolute maximum TJof150°Ccanaffect reliability.\n(5) Thepackage thermal impedance iscalculated inaccordance with MIL-STD-883.\n6.5 Thermal Information -14Pins\nTL06xx\nD(SOIC) N(PDIP) NS(SO) PS(SO) PW J(CDIP) W(CFP)THERMAL METRIC(1)UNIT(TSSOP)\n14PINS 14PINS 14PINS 8PINS 14PINS 14PINS 14PINS\nRθJJunction-to-ambient thermal 11386 80 76 95 — — °C/W\nA resistance(2)(3)\nRθJJunction-to-case (top) thermal\nC(to — — — — — 15.05 14.65 °C/Wresistance(2)(3)\np)\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport, SPRA953 .\n(2) Maximum power dissipation isafunction ofTJ(max) ,RθJC,andTC.Themaximum allowable power dissipation atanyallowable ambient\ntemperature isPD=(TJ(max) –TC)/RθJC.Operating attheabsolute maximum TJof150°Ccanaffect reliability.\n(3) Thepackage thermal impedance iscalculated inaccordance with MIL-STD-883.\nCopyright ©1978 –2015, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: TL061 TL061A TL061B TL062 TL062A TL062B TL064 TL064A TL064B\nTL061 ,TL061A ,TL061B\nTL062 ,TL062A ,TL062B ,TL064 ,TL064A ,TL064B\nSLOS078L –NOVEMBER 1978 –REVISED MAY 2015 www.ti.com\n6.6 Thermal Information -20Pins\nTL06xx\nTHERMAL METRIC(1)FK(LCCC) UNIT\n20PINS\nRθJA Junction-to-ambient thermal resistance(2)(3)— °C/W\nRθJC(top) Junction-to-case (top) thermal resistance(4)(5)5.61 °C/W\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport, SPRA953 .\n(2) Maximum power dissipation isafunction ofTJ(max) ,RθJA,andTA.Themaximum allowable power dissipation atanyallowable ambient\ntemperature isPD=(TJ(max) –TA)/RθJA.Operating attheabsolute maximum TJof150°Ccanaffect reliability.\n(3) Thepackage thermal impedance iscalculated inaccordance with JESD 51-7.\n(4) Maximum power dissipation isafunction ofTJ(max) ,RθJC,andTC.Themaximum allowable power dissipation atanyallowable ambient\ntemperature isPD=(TJ(max) –TC)/RθJC.Operating attheabsolute maximum TJof150°Ccanaffect reliability.\n(5) Thepackage thermal impedance iscalculated inaccordance with MIL-STD-883.\n6.7 Electrical Characteristics forTL06xC andTL06xxC\nVCC±=±15V(unless otherwise noted)\nTL061AC, TL062AC,TL061C, TL062C, TL064CTL064AC PARAMETER TEST CONDITIONS(1)UNIT\nMIN TYP MAX MIN TYP MAX\nTA=25°C 3 15 3 6\nVIO Input offset voltage VO=0,RS=50Ω mV\nTA=Fullrange 20 7.5\nTemperature coefficientαVIO VO=0,RS=50Ω,TA=Fullrange 10 10 μV/°Cofinput offset voltage\nTA=25°C 5 200 5 100 pA\nIIO Input offset current VO=0\nTA=Fullrange 5 3 nA\nTA=25°C 30 400 30 200 pA\nIIB Input bias current(2)VO=0\nTA=Fullrange 10 7 nA\n–12 –12Common-mode inputVICR TA=25°C ±11 to ±11 to Vvoltage range15 15\nRL=10kΩ,TA=25°C ±10 ±13.5 ±10 ±13.5 Maximum peak outputVOM Vvoltage swingRL≥10kΩ,TA=Fullrange ±10 ±10\nTA=25°C 3 6 4 6Large-signal differential VO=±10V,AVD V/mVvoltage amplification RL≥2kΩ TA=Fullrange 3 4\nB1 Unity-gain bandwidth RL=10kΩ,TA=25°C 1 1 MHz\nri Input resistance TA=25°C Ω 10121012\nCommon-mode VIC=VICRmin,CMRR 70 86 80 86 dBrejection ratio VO=0,RS=50Ω,TA=25°C\nSupply-voltageVCC=±9Vto±15V,kSVR rejection ratio 70 95 80 95 dBVO=0,RS=50Ω,TA=25°C(ΔVCC±/ΔVIO)\nTotal power dissipationPD VO=0,Noload, TA=25°C 6 7.5 6 7.5 mW(each amplifier)\nSupply currentICC VO=0,Noload, TA=25°C 200 250 200 250 µA(each amplifier)\nVO1/VO2 Crosstalk attenuation AVD=100, TA=25°C 120 120 dB\n(1) Allcharacteristics aremeasured under open-loop conditions with zero common-mode input voltage unless otherwise specified. Full\nrange forTAis0°Cto70°CforTL06xC, TL06xAC, andTL06xBC and–40°Cto85°CforTL06xI.\n(2) Input bias currents ofanFET-input operational amplifier arenormal junction reverse currents, which aretemperature sensitive, as\nshown inFigure 12.Pulse techniques areused tomaintain thejunction temperature asclose totheambient temperature aspossible.\n6 Submit Documentation Feedback Copyright ©1978 –2015, Texas Instruments Incorporated\nProduct Folder Links: TL061 TL061A TL061B TL062 TL062A TL062B TL064 TL064A TL064B\nTL061 ,TL061A ,TL061B\nTL062 ,TL062A ,TL062B ,TL064 ,TL064A ,TL064B\nwww.ti.com SLOS078L –NOVEMBER 1978 –REVISED MAY 2015\n6.8 Electrical Characteristics forTL06xxC andTL06xI\nVCC±=±15V(unless otherwise noted)\nTL061BC, TL062BC,TL061I, TL062I, TL064ITL064BCPARAMETER TEST CONDITIONS(1)UNIT\nMIN TYP MAX MIN TYP MAX\nTA=25°C 2 3 3 6\nVIO Input offset voltage VO=0,RS=50Ω mV\nTA=Fullrange 5 9\nTemperature coefficientαVIO VO=0,RS=50Ω,TA=Fullrange 10 10 μV/°Cofinput offset voltage\nTA=25°C 5 100 5 100 pA\nIIO Input offset current VO=0\nTA=Fullrange 3 10 nA\nTA=25°C 30 200 30 200 pA\nIIB Input bias current(2)VO=0\nTA=Fullrange 7 20 nA\n–12 –12Common-mode inputVICR TA=25°C ±11 to ±11 to Vvoltage range15 15\nRL=10kΩ,TA=25°C ±10 ±13.5 ±10 ±13.5Maximum peak outputVOM Vvoltage swingRL≥10kΩ,TA=Fullrange ±10 ±10\nTA=25°C 4 6 4 6Large-signal differential VO=±10V,AVD V/mVvoltage amplification RL≥2kΩ TA=Fullrange 4 4\nB1 Unity-gain bandwidth RL=10kΩ,TA=25°C 1 1 MHz\nri Input resistance TA=25°C Ω 10121012\nCommon-mode VIC=VICRmin,CMRR 80 86 80 86 dBrejection ratio VO=0,RS=50Ω,TA=25°C\nSupply-voltageVCC=±9Vto±15V,kSVR rejection ratio 80 95 80 95 dBVO=0,RS=50Ω,TA=25°C(ΔVCC±/ΔVIO)\nTotal power dissipationPD VO=0,Noload, TA=25°C 6 7.5 6 7.5 mW(each amplifier)\nSupply currentICC VO=0,Noload, TA=25°C 200 250 200 250 µA(each amplifier)\nVO1/VO2 Crosstalk attenuation AVD=100, TA=25°C 120 120 dB\n(1) Allcharacteristics aremeasured under open-loop conditions with zero common-mode input voltage, unless otherwise specified. Full\nrange forTAis0°Cto70°CforTL06xC, TL06xAC, andTL06xBC and–40°Cto85°CforTL06xI.\n(2) Input bias currents ofanFET-input operational amplifier arenormal junction reverse currents, which aretemperature sensitive, as\nshown inFigure 12.Pulse techniques areused tomaintain thejunction temperature asclose totheambient temperature aspossible.\n6.9 Electrical Characteristics forTL06xM andTL064M\nVCC±=±15V(unless otherwise noted)\nTL061M, TL062M TL064M\nPARAMETER TEST CONDITIONS(1)UNIT\nMIN TYP MAX MIN TYP MAX\nTA=25°C 3 6 3 9\nVIO Input offset voltage VO=0,RS=50Ω mV TA=–55°Cto9 15125°C\nTemperature coefficient VO=0,RS=50Ω,αVIO 10 10 μV/°Cofinput offset voltage TA=–55°Cto125°C\nTA=25°C 5 100 5 100 pA\nIIO Input offset current VO=0 TA=–55°C 20(2)20(2)\nnA\nTA=125°C 20 20\nTA=25°C 30 200 30 200 pA\nIIB Input bias current(3)VO=0 TA=–55°C 50(2)50(2)\nnA\nTA=125°C 50 50\n–12 –12Common-mode inputVICR TA=25°C ±11 to ±11 to Vvoltage range15 15\n(1) Allcharacteristics aremeasured under open-loop conditions, with zero common-mode voltage, unless otherwise specified.\n(2) This parameter isnotproduction tested.\n(3) Input bias currents ofanFET-input operational amplifier arenormal junction reverse currents, which aretemperature sensitive, as\nshown inFigure 12.Pulse techniques areused tomaintain thejunction temperature asclose totheambient temperature aspossible.\nCopyright ©1978 –2015, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: TL061 TL061A TL061B TL062 TL062A TL062B TL064 TL064A TL064B\nTL061 ,TL061A ,TL061B\nTL062 ,TL062A ,TL062B ,TL064 ,TL064A ,TL064B\nSLOS078L –NOVEMBER 1978 –REVISED MAY 2015 www.ti.com\nElectrical Characteristics forTL06xM andTL064M (continued)\nVCC±=±15V(unless otherwise noted)\nTL061M, TL062M TL064M\nPARAMETER TEST CONDITIONS(1)UNIT\nMIN TYP MAX MIN TYP MAX\nRL=10kΩ,TA=25°C ±10 ±13.5 ±10 ±13.5Maximum peak outputVOM Vvoltage swing RL≥10kΩ,TA=–55°Cto125°C ±10 ±10\nTA=25°C 4 6 4 6\nLarge-signal differential VO=±10V,AVD V/mVTA=–55°Cto voltage amplification RL≥2kΩ4 4125°C\nB1 Unity-gain bandwidth RL=10kΩ,TA=25°C MHz\nri Input resistance TA=25°C Ω 10121012\nCommon-mode VIC=VICRmin,CMRR 80 86 80 86 dBrejection ratio VO=0,RS=50Ω,TA=25°C\nSupply-voltageVCC=±9Vto±15V,kSVR rejection ratio 80 95 80 95 dBVO=0,RS=50Ω,TA=25°C(ΔVCC±/ΔVIO)\nTotal power dissipationPD VO=0,Noload, TA=25°C 6 7.5 6 7.5 mW(each amplifier)\nSupply currentICC VO=0,Noload, TA=25°C 200 250 200 250 µA(each amplifier)\nVO1/VO2 Crosstalk attenuation AVD=100, TA=25°C 120 120 dB\n6.10 Operating Characteristics\nVCC±=±15V,TA=25°C\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVI=10V, CL=100pF,SR Slew rateatunity gain(1)1.5 3.5 V/μsRL=10kΩ, seeFigure 16\ntr Rise-time 0.2 μs VI=20V, CL=100pF,\nRL=10kΩ, seeFigure 16 Overshoot factor 10%\nVn Equivalent input noise voltage RS=20Ω f=1kHz 42 nV/√Hz\n(1) Slew rateat–55°Cto125°Cis0.7V/μsmin.\n8 Submit Documentation Feedback Copyright ©1978 –2015, Texas Instruments Incorporated\nProduct Folder Links: TL061 TL061A TL061B TL062 TL062A TL062B TL064 TL064A TL064B\nTL061 ,TL061A ,TL061B\nTL062 ,TL062A ,TL062B ,TL064 ,TL064A ,TL064B\nwww.ti.com SLOS078L –NOVEMBER 1978 –REVISED MAY 2015\n6.11 Typical Characteristics\nData athigh andlowtemperatures areapplicable only within thespecified operating free-air temperature ranges ofthe\nvarious devices.\nTable 1.Table ofGraphs\nFIGURE\nMaximum peak output voltage versus Supply voltage Figure 1\nMaximum peak output voltage versus Free-air temperature Figure 2\nMaximum peak output voltage versus Load resistance Figure 3\nMaximum peak output voltage versus Frequency Figure 4\nDifferential voltage amplification versus Free-air temperature Figure 5\nLarge-signal differential voltage amplification versus Frequency Figure 6\nPhase shift versus Frequency Figure 6\nSupply current versus Supply voltage Figure 7\nSupply current versus Free-air temperature Figure 8\nTotal power dissipation versus Free-air temperature Figure 9\nCommon-mode rejection ratio versus Free-air temperature Figure 10\nNormalized unity-gain bandwidth versus Free-air temperature Figure 11\nNormalized slew rateversus Free-air temperature Figure 11\nNormalized phase shift versus Free-air temperature Figure 11\nInput bias current versus Free-air temperature Figure 12\nVoltage-follower large-signal pulse response versus Time Figure 13\nOutput voltage versus Elapsed time Figure 14\nEquivalent input noise voltage versus Frequency Figure 15\nCopyright ©1978 –2015, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: TL061 TL061A TL061B TL062 TL062A TL062B TL064 TL064A TL064B\nAVD\n(left scale)\n10.001\nf − Frequency − Hz10 100 1 k 10 k 100 k 1 M 10 M0.010.1110100\nPhase Shift\n135°90°\n180°45°0°VCC±=±15 V\nRext= 0\nRL= 10 k Ω\nTA= 25°C\nPhase Shift\n(right scale)\n− Large-Signal Differential\nAVDVoltage Amplification − V/mV\n− Differential Voltage Amplification − V/mV\nAVDRL= 10 k ΩVCC±=±15 V\n1\n−75\nTA− Free-Air Temperature − °C−50 −25 0 25 50 75 100 1252410\n7\nSee Figure 2TA= 25°CVCC±=±15 V\n0\n100\nRL− Load Resistance − Ω1 k 10 k2.5±5±7.5±10±12.5±15±\n200 400 700 2 k 4 k 7 k− Maximum Peak Output Voltage − V\nVOM\nVCC±=±12 V\nVCC±=±5 V\nf − Frequency − Hz1 k0\n10 k 100 k 1 M 10 M2.5±5±7.5±10±12.5±RL= 10 k Ω\nTA= 25°C\nSee Figure 2VCC±=±15 V\n− Maximum Peak Output Voltage − V\nVOM\n−750\nTA− Free-Air Temperature − °C2.5±5±7.5±10±12.5±15±\n−50 −25 0 25 50 75 100 125VCC±=±15 V\nRL= 10 k Ω\nSee Figure 2− Maximum Peak Output Voltage − V\nVOM\n00− Maximum Peak Output Voltage − V\n|VCC±| − Supply Voltage − V2.5±5±7.5±10±12.5±15±\n2 4 6 8 10 12 14 16RL= 10 k Ω\nTA= 25°C\nSee Figure 2\nVOM\nTL061 ,TL061A ,TL061B\nTL062 ,TL062A ,TL062B ,TL064 ,TL064A ,TL064B\nSLOS078L –NOVEMBER 1978 –REVISED MAY 2015 www.ti.com\nFigure 1.Maximum Peak Output Voltage vsSupply Voltage Figure 2.Maximum Peak Output Voltage vsFree-Air\nTemperature\nFigure 4.Maximum Peak Output Voltage vsFrequency Figure 3.Maximum Peak Output Voltage vsLoad\nResistance\nFigure 5.Differential Voltage Amplification vsFree-Air Figure 6.Large-Signal Differential Voltage Amplification and\nTemperature Phase Shift vsFrequency\n10 Submit Documentation Feedback Copyright ©1978 –2015, Texas Instruments Incorporated\nProduct Folder Links: TL061 TL061A TL061B TL062 TL062A TL062B TL064 TL064A TL064B\n0.7Normalized Unity-Gain Bandwidth and Slew Rate\n125 100 75 50 25 0 −25 −50\nTA− Free-Air Temperature − °C−750.80.911.11.21.3\n1.02\n1.01\n1\n0.99\n0.98\n0.97Normalized Phase Shift1.03\nVCC±=±15 V\nRL= 10 k Ω\nf = B1 for Phase ShiftUnity-Gain Bandwidth\n(left scale)Phase Shift\n(right scale)\nSlew Rate\n(left scale)\n125 100 75 50 25 0 −250.01IIB − Input Bias Current − nA\n−50\nTA− Free-Air Temperature − °C0.040.10.4141040100\nVCC±=±15 V\nIIB\n−750\nTA− Free-Air Temperature − °C51015202530\n−50 −25 0 25 50 75 100 125VCC±=±15 V\nNo Signal\nNo LoadTL064\nTL062\nTL061\nPD − Total Power Dissipation − mWPD\n81CMRR − Common-Mode Rejection Ratio − dB\n125 100 75 50 25 0 −25 −50\nTA− Free-Air Temperature − °C−75828384858687\nVCC±=±15 V\nRL= 10 k Ω\nTA= 25°C\nNo Signal\nNo Load\n00\n2 4 6 8 10 12 14 1650100150200250\n|VCC±| − Supply Voltage − VICC − Supply Current −µA\nICC±\nICC − Supply Current −µA\n−750\nTA− Free-Air Temperature − °C50100150200250\nICC±\nVCC±=±15 V\nNo Signal\nNo Load\nTL061 ,TL061A ,TL061B\nTL062 ,TL062A ,TL062B ,TL064 ,TL064A ,TL064B\nwww.ti.com SLOS078L –NOVEMBER 1978 –REVISED MAY 2015\nFigure 8.Supply Current vsFree-Air Temperature Figure 7.Supply Current vsSupply Voltage\nFigure 10.AllExcept TL06_C Common-Mode Rejection Figure 9.Total Power Dissipation vsFree-Air Temperature\nRatio vsFree-Air Temperature\nFigure 12.Input Bias Current vsFree-Air Temperature Figure 11.Normalized Unity-Gain Bandwidth, Slew Rate,\nandPhase Shift vsFree-Air Temperature\nCopyright ©1978 –2015, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: TL061 TL061A TL061B TL062 TL062A TL062B TL064 TL064A TL064B\nVn\n0− Equivalent Input Noise Voltage −\nf − Frequency − Hz102030405060708090100\n10 40 100 400 1 k 4 k 10 k 40 k 100 kVCC±=±15 V\nRS= 20 Ω\nTA= 25°C\nnV/Hz\n−6Input and Output Voltages − V\nt − Time − µsInput\nOutput\nVCC±=±15 V\nRL= 10 k Ω\nCL= 100 pF\nTA= 25°C\n0 2 4 6 8 10−4−20246\n−4− Output Voltage − mV\nt − Elapsed Time − µs0 0.2 0.4 0.6 0.8 1 1.2 1.40481216202428\nVCC±=±15 V\nRL= 10 k Ω\nTA= 25°C10%\ntrOvershoot\nVO\nTL061 ,TL061A ,TL061B\nTL062 ,TL062A ,TL062B ,TL064 ,TL064A ,TL064B\nSLOS078L –NOVEMBER 1978 –REVISED MAY 2015 www.ti.com\nFigure 14.Output Voltage vsElapsed Time Figure 13.Voltage-Follower Large-Signal Pulse Response\nvsTime\nFigure 15.Equivalent Input Noise Voltage vsFrequency\n12 Submit Documentation Feedback Copyright ©1978 –2015, Texas Instruments Incorporated\nProduct Folder Links: TL061 TL061A TL061B TL062 TL062A TL062B TL064 TL064A TL064B\nN2\nN1\n100 k Ω\n1.5 k Ω\nVCC−\n+\n−\nTL061IN−\nOUT\nIN+\nVI10 kΩ\n1 kΩ\nRL CL= 100 pF\n+−OUT\nVI\nRL= 2 k Ω\n+\n−\nCL= 100 pFOUT\nTL061 ,TL061A ,TL061B\nTL062 ,TL062A ,TL062B ,TL064 ,TL064A ,TL064B\nwww.ti.com SLOS078L –NOVEMBER 1978 –REVISED MAY 2015\n7Parameter Measurement Information\nFigure 16.Unity-Gain Amplifier\nFigure 17.Gain-of-10 Inverting Amplifier\nFigure 18.Input Offset-Voltage NullCircuit\nCopyright ©1978 –2015, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: TL061 TL061A TL061B TL062 TL062A TL062B TL064 TL064A TL064B\nIN+\n50Ω\n100Ω\nC1VCC+\nOUT V CC− OFFSET N1\nTL061 OnlyOFFSET N2IN−\nC1 = 10 pF on TL061, TL062, and TL064\nComponent values shown are nominal.\nTL061 ,TL061A ,TL061B\nTL062 ,TL062A ,TL062B ,TL064 ,TL064A ,TL064B\nSLOS078L –NOVEMBER 1978 –REVISED MAY 2015 www.ti.com\n8Detailed Description\n8.1 Overview\nThe JFET-input operational amplifiers oftheTL06x series aredesigned aslow-power versions oftheTL08x\nseries amplifiers. They feature high input impedance, wide bandwidth, high slew rate, and lowinput offset and\ninput bias currents. The TL06x series features thesame terminal assignments astheTL07x and TL08x series.\nEach ofthese JFET-input operational amplifiers incorporates well-matched, high-voltage JFET and bipolar\ntransistors inanintegrated circuit.\nThe C-suffix devices arecharacterized foroperation from 0°Cto70°C.The I-suffix devices arecharacterized for\noperation from−40°Cto85°C,and theM-suffix devices arecharacterized foroperation over thefullmilitary\ntemperature range of−55°Cto125°C.\n8.2 Functional Block Diagram\n8.3 Feature Description\n8.3.1 Common-Mode Rejection Ratio\nThe common-mode rejection ratio (CMRR) ofanamplifier isameasure ofhow well thedevice rejects unwanted\ninput signals common toboth input leads. Itisfound bytaking theratio ofthechange ininput offset voltage to\nthechange intheinput voltage andconverting todecibels. Ideally theCMRR isinfinite, butinpractice, amplifiers\naredesigned tohave itashigh aspossible. TheCMRR ofthisdevice is86dB.\n8.3.2 Slew Rate\nThe slew rate istherate atwhich anoperational amplifier canchange itsoutput when there isachange onthe\ninput. These devices have a3.5-V/μsslew rate.\n14 Submit Documentation Feedback Copyright ©1978 –2015, Texas Instruments Incorporated\nProduct Folder Links: TL061 TL061A TL061B TL062 TL062A TL062B TL064 TL064A TL064B\nTL061 ,TL061A ,TL061B\nTL062 ,TL062A ,TL062B ,TL064 ,TL064A ,TL064B\nwww.ti.com SLOS078L –NOVEMBER 1978 –REVISED MAY 2015\n8.4 Device Functional Modes\nThese devices arepowered onwhen thesupply isconnected. This device canbeoperated asasingle supply\noperational amplifier ordual supply amplifier depending ontheapplication.\nCopyright ©1978 –2015, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: TL061 TL061A TL061B TL062 TL062A TL062B TL064 TL064A TL064B\nVsup+\n+VOUTRF\nVINRI\nVsup-\nTL061 ,TL061A ,TL061B\nTL062 ,TL062A ,TL062B ,TL064 ,TL064A ,TL064B\nSLOS078L –NOVEMBER 1978 –REVISED MAY 2015 www.ti.com\n9Applications andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\nThe TL06x series ofoperational amplifiers can beused incountless applications. The fewapplications inthis\nsection show principles used inallapplications ofthese parts.\n9.2 Typical Applications\n9.2.1 Inverting Amplifier Application\nAtypical application foranoperational amplifier inaninverting amplifier. This amplifier takes apositive voltage\nontheinput, and makes itanegative voltage ofthesame magnitude. Inthesame manner, italso makes\nnegative voltages positive.\nFigure 19.Schematic forInverting Amplifier Application\n9.2.1.1 Design Requirements\nThe supply voltage must bechosen such that itislarger than theinput voltage range and output range. For\ninstance, thisapplication willscale asignal of±0.5Vto±1.8V.Setting thesupply at±12Vissufficient to\naccommodate thisapplication.\n9.2.1.2 Detailed Design Procedure\nDetermine thegain required bytheinverting amplifier:\n(1)\n(2)\nOnce thedesired gain isdetermined, choose avalue forRIorRF. Choosing avalue inthekilohm range is\ndesirable because theamplifier circuit willusecurrents inthemilliamp range. This ensures thepart willnotdraw\ntoomuch current. This example willchoose 10kΩforRIwhich means 36kΩwillbeused forRF. This was\ndetermined byEquation 3.\n(3)\n16 Submit Documentation Feedback Copyright ©1978 –2015, Texas Instruments Incorporated\nProduct Folder Links: TL061 TL061A TL061B TL062 TL062A TL062B TL064 TL064A TL064B\nTL061+−R2R1\nC1 C2R3C3VCC−VCC+\nOutput Input\nOR1 R2 2 R3 1.5 MΩ\nC3C1 C2 110 pF2\n1f 1 kHz2π R1 C1/c61 /c61 /c180 /c61\n/c61 /c61 /c61\n/c61 /c61/c180 /c180\n+−+−TL064 Output CVCC+VCC+\nOutput B TL064\n−+VCC+\nOutput A TL064\n−+ VCC+\nTL064\nVCC+100 k Ω\n100µFInput1µF1 MΩ\n100 k Ω100 k Ω\nTL061+−−15 V15 V\nOutput\n1 kΩ\n9.1 k Ω3.3 k ΩCF= 3.3 µFRF= 100 k Ω\n3.3 k Ω\nF F1f2π R C/c61/c180 /c180\n+− −+\n+\n−+−TL064VCC+\nVCC−100 k ΩInput B\n10 kΩ\n0.1% 0.1%10 kΩVCC−VCC+\nTL064Input AVCC+\nTL064\nVCC−100 k Ω10 kΩ\n0.1%10 kΩ\n0.1%\nTL064\nVCC−VCC+100 k Ω\n100 k ΩOutput\n1 MΩ\n-2-1.5-1-0.500.511.52\n0 0.5 1 1.5 2Volts\nTime (ms)VIN\nVOUT\nTL061 ,TL061A ,TL061B\nTL062 ,TL062A ,TL062B ,TL064 ,TL064A ,TL064B\nwww.ti.com SLOS078L –NOVEMBER 1978 –REVISED MAY 2015\nTypical Applications (continued)\n9.2.1.3 Application Curve\nFigure 20.Input andOutput Voltages oftheInverting Amplifier\n9.3 System Examples\n9.3.1 General Applications\nFigure 21.Instrumentation Amplifier Figure 22.0.5-Hz Square-Wave Oscillator\nFigure 23.High-Q Notch Filter Figure 24.Audio-Distribution Amplifier\nCopyright ©1978 –2015, Texas Instruments Incorporated Submit Documentation Feedback 17\nProduct Folder Links: TL061 TL061A TL061B TL062 TL062A TL062B TL064 TL064A TL064B\nIN−IN+\n100 k Ω\nTL062TL062\n1 kΩ1 kΩ100 k Ω\n−\n+−+\nOutput\n1.2 M Ω 100 k Ω\n20µF+\n−0.1µF\n47 kΩTL061\n2.7 k Ω\n270Ω0.003 µF 0.001 µF0.002 µF1µF\n10 kΩ\n100 k Ω\n50 kΩ0.06 µF\n50 kΩ10 kΩ 100 k Ω 1 kΩ\n0.06 µF\n10 kΩ\n0.02 µF100 k Ω\n+\nTL061\nN2\n+−0.1 Fµ\n10 kΩ\n50Ω\n250 k ΩN1Output1 MΩVCC+\n10 kΩ10 kΩ\n0.1µF\n+\n−TIL60110 kΩ15 V\nOutput\n−15 V5 kΩ100 pF TL06110 kΩ\n10 kΩ\n10 kΩ\n10 kΩ10 kΩ\nTL061 ,TL061A ,TL061B\nTL062 ,TL062A ,TL062B ,TL064 ,TL064A ,TL064B\nSLOS078L –NOVEMBER 1978 –REVISED MAY 2015 www.ti.com\nSystem Examples (continued)\nFigure 25.Low-Level Light Detector Preamplifier Figure 26.ACAmplifier\nFigure 27.Microphone Preamplifier With Tone Figure 28.Instrumentation Amplifier\nControl\n18 Submit Documentation Feedback Copyright ©1978 –2015, Texas Instruments Incorporated\nProduct Folder Links: TL061 TL061A TL061B TL062 TL062A TL062B TL064 TL064A TL064B\nTL062220 k Ω\n−+0.00375 µF\nTL062\n−+\n10 pF\n68 kΩ0.003 µF0.03 µF\n0.03 µF10 kΩ3.3 k Ω0.003 µF\nVCC−VCC+\nOutput\nInput\nVCC−VCC+\n10 pFMIN\nMAX100 k Ω\nTrebleMIN\nMAX100 k Ω\nBass10 kΩ\n10 kΩ0.01 µF 27 kΩ\n100Ω\nBalance100Ω\n50 pF+75µF\n47µF5 kΩ\nGain47 kΩ1µFTA= 25°CVCC±=±15 VMax\nTrebleMax Bass\n200 10 k 4 k 2 k 1 k 400 40 10020\n15\n10\n5\n0\n−5\n−10\n−15\n−20\n−25\n20 k25\nf − Frequency − HzVoltage Amplification − dB\n20IC PREAMPLIFIER RESPONSE CHARACTERISTICS\nMin\nTrebleMin Bass\n+\nTL061 ,TL061A ,TL061B\nTL062 ,TL062A ,TL062B ,TL064 ,TL064A ,TL064B\nwww.ti.com SLOS078L –NOVEMBER 1978 –REVISED MAY 2015\nSystem Examples (continued)\nFigure 29.ICPreamplifier\n10Power Supply Recommendations\nCAUTION\nSupply voltages larger than 36Vforasingle supply, oroutside therange of±18Vfor\nadual supply can permanently damage thedevice (see theAbsolute Maximum\nRatings ).\nPlace 0.1-μFbypass capacitors close tothepower-supply pins toreduce errors coupling infrom noisy orhigh\nimpedance power supplies. Formore detailed information onbypass capacitor placement, refer totheLayout .\nCopyright ©1978 –2015, Texas Instruments Incorporated Submit Documentation Feedback 19\nProduct Folder Links: TL061 TL061A TL061B TL062 TL062A TL062B TL064 TL064A TL064B\nNC\nVCC+ IN1/ced\nIN1+\nVCC/cedNC\nOUT\nNCRG\nRINRF\nGND\nVIN\nVS- GNDVS+\nGNDRun the input traces as far \naway from the supply lines \nas possible\nOnly needed for \ndual-supply \noperationPlace components close to \ndevice and to each other to \nreduce parasitic errors\nUse low-ESR, ceramic \nbypass capacitor\n(or GND for single supply) Ground (GND) plane on another layer VOUT\n+RIN\nRG\nRFVOUTVIN\nTL061 ,TL061A ,TL061B\nTL062 ,TL062A ,TL062B ,TL064 ,TL064A ,TL064B\nSLOS078L –NOVEMBER 1978 –REVISED MAY 2015 www.ti.com\n11Layout\n11.1 Layout Guidelines\nForbest operational performance ofthedevice, usegood PCB layout practices, including:\n•Noise can propagate into analog circuitry through thepower pins ofthecircuit asawhole, aswell asthe\noperational amplifier. Bypass capacitors areused toreduce thecoupled noise byproviding lowimpedance\npower sources local totheanalog circuitry.\n–Connect low-ESR, 0.1-μFceramic bypass capacitors between each supply pinand ground, placed as\nclose tothedevice aspossible. Asingle bypass capacitor from V+toground isapplicable forsingle\nsupply applications.\n•Separate grounding foranalog and digital portions ofcircuitry isone ofthesimplest and most-effective\nmethods ofnoise suppression. One ormore layers onmultilayer PCBs areusually devoted toground planes.\nAground plane helps distribute heat andreduces EMI noise pickup. Make sure tophysically separate digital\nandanalog grounds, paying attention totheflow oftheground current. Formore detailed information, refer to\nCircuit Board Layout Techniques ,(SLOA089) .\n•Toreduce parasitic coupling, runtheinput traces asfaraway from thesupply oroutput traces aspossible. If\nitisnotpossible tokeep them separate, itismuch better tocross thesensitive trace perpendicular as\nopposed toinparallel with thenoisy trace.\n•Place theexternal components asclose tothedevice aspossible. Keeping RFandRGclose totheinverting\ninput minimizes parasitic capacitance, asshown inLayout Examples .\n•Keep thelength ofinput traces asshort aspossible. Always remember that theinput traces arethemost\nsensitive partofthecircuit.\n•Consider adriven, low-impedance guard ringaround thecritical traces. Aguard ringcansignificantly reduce\nleakage currents from nearby traces thatareatdifferent potentials.\n11.2 Layout Examples\nFigure 30.Operational Amplifier Schematic forNoninverting Configuration\nFigure 31.Operational Amplifier Board Layout forNoninverting Configuration\n20 Submit Documentation Feedback Copyright ©1978 –2015, Texas Instruments Incorporated\nProduct Folder Links: TL061 TL061A TL061B TL062 TL062A TL062B TL064 TL064A TL064B\nTL061 ,TL061A ,TL061B\nTL062 ,TL062A ,TL062B ,TL064 ,TL064A ,TL064B\nwww.ti.com SLOS078L –NOVEMBER 1978 –REVISED MAY 2015\n12Device andDocumentation Support\n12.1 Documentation Support\n12.1.1 Related Documentation\nForrelated documentation, seethefollowing:\nCircuit Board Layout Techniques ,SLOA089\n12.2 Related Links\nThe table below lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access tosample orbuy.\nTable 2.Related Links\nTECHNICAL TOOLS & SUPPORT &PARTS PRODUCT FOLDER SAMPLE &BUYDOCUMENTS SOFTWARE COMMUNITY\nTL061 Click here Click here Click here Click here Click here\nTL061A Click here Click here Click here Click here Click here\nTL061B Click here Click here Click here Click here Click here\nTL062 Click here Click here Click here Click here Click here\nTL062A Click here Click here Click here Click here Click here\nTL062B Click here Click here Click here Click here Click here\nTL064 Click here Click here Click here Click here Click here\nTL064A Click here Click here Click here Click here Click here\nTL064B Click here Click here Click here Click here Click here\n12.3 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n12.4 Trademarks\nE2E isatrademark ofTexas Instruments.\n12.5 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n12.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical packaging and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser based versions ofthisdata sheet, refer tothelefthand navigation.\nCopyright ©1978 –2015, Texas Instruments Incorporated Submit Documentation Feedback 21\nProduct Folder Links: TL061 TL061A TL061B TL062 TL062A TL062B TL064 TL064A TL064B\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Oct-2022\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\n81023022A ACTIVE LCCC FK201Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 81023022A\nTL062MFKBSamples\n8102302PA ACTIVE CDIP JG 81Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 8102302PA\nTL062MSamples\n81023032A ACTIVE LCCC FK201Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 81023032A\nTL064MFKBSamples\n8102303CA ACTIVE CDIP J141Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 8102303CA\nTL064MJBSamples\n8102303DA ACTIVE CFP W141Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 8102303DA\nTL064MWBSamples\nTL061ACD ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 061ACSamples\nTL061ACDR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 061ACSamples\nTL061ACP ACTIVE PDIP P850RoHS & Green NIPDAU N / A for Pkg Type 0 to 70 TL061ACPSamples\nTL061BCP ACTIVE PDIP P850RoHS & Green NIPDAU N / A for Pkg Type 0 to 70 TL061BCPSamples\nTL061BCPE4 ACTIVE PDIP P850RoHS & Green NIPDAU N / A for Pkg Type 0 to 70 TL061BCPSamples\nTL061CD ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 TL061CSamples\nTL061CDR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 TL061CSamples\nTL061CP ACTIVE PDIP P850RoHS & Green NIPDAU N / A for Pkg Type 0 to 70 TL061CPSamples\nTL061CPSR ACTIVE SO PS 82000RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 T061Samples\nTL061ID ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 TL061ISamples\nTL061IDR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 TL061ISamples\nTL061IDRG4 ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 TL061ISamples\nTL061IP ACTIVE PDIP P850RoHS & Green NIPDAU N / A for Pkg Type -40 to 85 TL061IPSamples\nTL061IPE4 ACTIVE PDIP P850RoHS & Green NIPDAU N / A for Pkg Type -40 to 85 TL061IPSamples\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Oct-2022\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTL062ACD ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 062ACSamples\nTL062ACDR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 062ACSamples\nTL062ACDRG4 ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 062ACSamples\nTL062ACP ACTIVE PDIP P850RoHS & Green NIPDAU N / A for Pkg Type 0 to 70 TL062ACPSamples\nTL062ACPSR ACTIVE SO PS 82000RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 T062ASamples\nTL062BCD ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 062BCSamples\nTL062BCDR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 062BCSamples\nTL062BCP ACTIVE PDIP P850RoHS & Green NIPDAU N / A for Pkg Type 0 to 70 TL062BCPSamples\nTL062CD ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 TL062CSamples\nTL062CDR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 TL062CSamples\nTL062CDRE4 ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 TL062CSamples\nTL062CDRG4 ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 TL062CSamples\nTL062CP ACTIVE PDIP P850RoHS & Green NIPDAU N / A for Pkg Type 0 to 70 TL062CPSamples\nTL062CPE4 ACTIVE PDIP P850RoHS & Green NIPDAU N / A for Pkg Type 0 to 70 TL062CPSamples\nTL062CPS ACTIVE SO PS 880RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 T062Samples\nTL062CPSR ACTIVE SO PS 82000RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 T062Samples\nTL062CPW ACTIVE TSSOP PW 8150RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 T062Samples\nTL062CPWR ACTIVE TSSOP PW 82000RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 T062Samples\nTL062CPWRG4 ACTIVE TSSOP PW 82000RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 T062Samples\nTL062ID ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 TL062ISamples\nTL062IDG4 ACTIVE SOIC D875RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 TL062ISamples\nAddendum-Page 2\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Oct-2022\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTL062IDR ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 TL062ISamples\nTL062IDRG4 ACTIVE SOIC D82500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 TL062ISamples\nTL062IP ACTIVE PDIP P850RoHS & Green NIPDAU N / A for Pkg Type -40 to 85 TL062IPSamples\nTL062IPWR ACTIVE TSSOP PW 82000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 Z062Samples\nTL062IPWRG4 ACTIVE TSSOP PW 82000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 Z062Samples\nTL062MFKB ACTIVE LCCC FK201Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 81023022A\nTL062MFKBSamples\nTL062MJG ACTIVE CDIP JG 81Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 TL062MJGSamples\nTL062MJGB ACTIVE CDIP JG 81Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 8102302PA\nTL062MSamples\nTL064ACD ACTIVE SOIC D1450RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 TL064ACSamples\nTL064ACDR ACTIVE SOIC D142500RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 TL064ACSamples\nTL064ACN ACTIVE PDIP N1425RoHS & Green NIPDAU N / A for Pkg Type 0 to 70 TL064ACNSamples\nTL064BCD ACTIVE SOIC D1450RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 TL064BCSamples\nTL064BCDG4 ACTIVE SOIC D1450RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 TL064BCSamples\nTL064BCDR ACTIVE SOIC D142500RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 TL064BCSamples\nTL064BCN ACTIVE PDIP N1425RoHS & Green NIPDAU N / A for Pkg Type 0 to 70 TL064BCNSamples\nTL064CD ACTIVE SOIC D1450RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 TL064CSamples\nTL064CDR ACTIVE SOIC D142500RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 TL064CSamples\nTL064CN ACTIVE PDIP N1425RoHS & Green NIPDAU N / A for Pkg Type 0 to 70 TL064CNSamples\nTL064CNSR ACTIVE SO NS142000RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 TL064Samples\nTL064CPW ACTIVE TSSOP PW1490RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 T064Samples\nAddendum-Page 3\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Oct-2022\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTL064CPWR ACTIVE TSSOP PW142000RoHS & Green NIPDAU Level-1-260C-UNLIM 0 to 70 T064Samples\nTL064ID ACTIVE SOIC D1450RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 TL064ISamples\nTL064IDG4 ACTIVE SOIC D1450RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 TL064ISamples\nTL064IDR ACTIVE SOIC D142500RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 85 TL064ISamples\nTL064IDRG4 ACTIVE SOIC D142500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 TL064ISamples\nTL064IN ACTIVE PDIP N1425RoHS & Green NIPDAU N / A for Pkg Type -40 to 85 TL064INSamples\nTL064INE4 ACTIVE PDIP N1425RoHS & Green NIPDAU N / A for Pkg Type -40 to 85 TL064INSamples\nTL064INS ACTIVE SO NS1450RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 TL064ISamples\nTL064INSR ACTIVE SO NS142000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 TL064ISamples\nTL064IPWR ACTIVE TSSOP PW142000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 85 Z064Samples\nTL064MFKB ACTIVE LCCC FK201Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 81023032A\nTL064MFKBSamples\nTL064MJ ACTIVE CDIP J141Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 TL064MJSamples\nTL064MJB ACTIVE CDIP J141Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 8102303CA\nTL064MJBSamples\nTL064MWB ACTIVE CFP W141Non-RoHS\n& GreenSNPB N / A for Pkg Type -55 to 125 8102303DA\nTL064MWBSamples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nAddendum-Page 4\nPACKAGE OPTION ADDENDUM\nwww.ti.com 14-Oct-2022\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF TL062, TL062M, TL064, TL064M :\n•Catalog : TL062, TL064\n•Military : TL062M, TL064M\n NOTE: Qualified Version Definitions:\n•Catalog - TI\'s standard catalog product\n•Military - QML certified for Military and Defense Applications\nAddendum-Page 5\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 19-Mar-2023\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTL061ACDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nTL061CDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nTL061CDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nTL061CPSR SO PS82000 330.0 16.48.356.62.412.016.0 Q1\nTL061IDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nTL061IDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nTL062ACDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nTL062ACPSR SO PS82000 330.0 16.48.356.62.412.016.0 Q1\nTL062BCDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nTL062CDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nTL062CPSR SO PS82000 330.0 16.48.356.62.412.016.0 Q1\nTL062CPWR TSSOP PW 82000 330.0 12.4 7.03.61.68.012.0 Q1\nTL062CPWRG4 TSSOP PW 82000 330.0 12.4 7.03.61.68.012.0 Q1\nTL062IDR SOIC D82500 330.0 12.4 6.45.22.18.012.0 Q1\nTL062IPWR TSSOP PW 82000 330.0 12.4 7.03.61.68.012.0 Q1\nTL064ACDR SOIC D142500 330.0 16.4 6.59.02.18.016.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 19-Mar-2023\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTL064BCDR SOIC D142500 330.0 16.4 6.59.02.18.016.0 Q1\nTL064CDR SOIC D142500 330.0 16.4 6.59.02.18.016.0 Q1\nTL064CNSR SO NS142000 330.0 16.4 8.210.52.512.016.0 Q1\nTL064CPWR TSSOP PW142000 330.0 12.4 6.95.61.68.012.0 Q1\nTL064IDR SOIC D142500 330.0 16.4 6.59.02.18.016.0 Q1\nTL064IDRG4 SOIC D142500 330.0 16.4 6.59.02.18.016.0 Q1\nTL064INSR SO NS142000 330.0 16.4 8.210.52.512.016.0 Q1\nTL064IPWR TSSOP PW142000 330.0 12.4 6.95.61.68.012.0 Q1\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 19-Mar-2023\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTL061ACDR SOIC D 82500 340.5 336.1 25.0\nTL061CDR SOIC D 82500 340.5 336.1 25.0\nTL061CDR SOIC D 82500 356.0 356.0 35.0\nTL061CPSR SO PS 82000 356.0 356.0 35.0\nTL061IDR SOIC D 82500 340.5 336.1 25.0\nTL061IDR SOIC D 82500 356.0 356.0 35.0\nTL062ACDR SOIC D 82500 340.5 336.1 25.0\nTL062ACPSR SO PS 82000 356.0 356.0 35.0\nTL062BCDR SOIC D 82500 340.5 336.1 25.0\nTL062CDR SOIC D 82500 340.5 336.1 25.0\nTL062CPSR SO PS 82000 356.0 356.0 35.0\nTL062CPWR TSSOP PW 82000 356.0 356.0 35.0\nTL062CPWRG4 TSSOP PW 82000 356.0 356.0 35.0\nTL062IDR SOIC D 82500 340.5 336.1 25.0\nTL062IPWR TSSOP PW 82000 356.0 356.0 35.0\nTL064ACDR SOIC D 142500 356.0 356.0 35.0\nTL064BCDR SOIC D 142500 356.0 356.0 35.0\nTL064CDR SOIC D 142500 356.0 356.0 35.0\nPack Materials-Page 3\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 19-Mar-2023\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTL064CNSR SO NS 142000 367.0 367.0 38.0\nTL064CPWR TSSOP PW 142000 356.0 356.0 35.0\nTL064IDR SOIC D 142500 356.0 356.0 35.0\nTL064IDRG4 SOIC D 142500 356.0 356.0 35.0\nTL064INSR SO NS 142000 356.0 356.0 35.0\nTL064IPWR TSSOP PW 142000 356.0 356.0 35.0\nPack Materials-Page 4\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 19-Mar-2023\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\n81023022A FK LCCC 20 1506.98 12.06 2030 NA\n81023032A FK LCCC 20 1506.98 12.06 2030 NA\n8102303DA W CFP 14 1506.98 26.16 6220 NA\nTL061ACD D SOIC 8 75 507 8 3940 4.32\nTL061ACP P PDIP 8 50 506 13.97 11230 4.32\nTL061BCP P PDIP 8 50 506 13.97 11230 4.32\nTL061BCPE4 P PDIP 8 50 506 13.97 11230 4.32\nTL061CD D SOIC 8 75 507 8 3940 4.32\nTL061CD D SOIC 8 75 506.6 8 3940 4.32\nTL061CP P PDIP 8 50 506 13.97 11230 4.32\nTL061ID D SOIC 8 75 506.6 8 3940 4.32\nTL061ID D SOIC 8 75 507 8 3940 4.32\nTL061IP P PDIP 8 50 506 13.97 11230 4.32\nTL061IPE4 P PDIP 8 50 506 13.97 11230 4.32\nTL062ACD D SOIC 8 75 507 8 3940 4.32\nTL062ACP P PDIP 8 50 506 13.97 11230 4.32\nTL062BCD D SOIC 8 75 507 8 3940 4.32\nTL062BCP P PDIP 8 50 506 13.97 11230 4.32\nTL062CD D SOIC 8 75 506.6 8 3940 4.32\nTL062CD D SOIC 8 75 507 8 3940 4.32\nTL062CP P PDIP 8 50 506 13.97 11230 4.32\nTL062CPE4 P PDIP 8 50 506 13.97 11230 4.32\nTL062CPS PS SOP 8 80 530 10.5 4000 4.1\nTL062CPW PW TSSOP 8 150 530 10.2 3600 3.5\nTL062ID D SOIC 8 75 506.6 8 3940 4.32\nTL062ID D SOIC 8 75 507 8 3940 4.32\nTL062IDG4 D SOIC 8 75 507 8 3940 4.32\nTL062IDG4 D SOIC 8 75 506.6 8 3940 4.32\nTL062IP P PDIP 8 50 506 13.97 11230 4.32\nPack Materials-Page 5\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 19-Mar-2023\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nTL062MFKB FK LCCC 20 1506.98 12.06 2030 NA\nTL064ACD D SOIC 14 50 506.6 8 3940 4.32\nTL064ACN N PDIP 14 25 506 13.97 11230 4.32\nTL064BCD D SOIC 14 50 506.6 8 3940 4.32\nTL064BCDG4 D SOIC 14 50 506.6 8 3940 4.32\nTL064BCN N PDIP 14 25 506 13.97 11230 4.32\nTL064CD D SOIC 14 50 506.6 8 3940 4.32\nTL064CN N PDIP 14 25 506 13.97 11230 4.32\nTL064CPW PW TSSOP 14 90 530 10.2 3600 3.5\nTL064ID D SOIC 14 50 506.6 8 3940 4.32\nTL064IDG4 D SOIC 14 50 506.6 8 3940 4.32\nTL064IN N PDIP 14 25 506 13.97 11230 4.32\nTL064INE4 N PDIP 14 25 506 13.97 11230 4.32\nTL064INS NS SOP 14 50 530 10.5 4000 4.1\nTL064MFKB FK LCCC 20 1506.98 12.06 2030 NA\nTL064MWB W CFP 14 1506.98 26.16 6220 NA\nPack Materials-Page 6\n\n\nwww.ti.comGENERIC PACKAGE VIEW\nThis image is a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.LCCC - 2.03 mm max height FK 20\nLEADLESS CERAMIC CHIP CARRIER 8.89 x 8.89, 1.27 mm pitch\n4229370\\/A\\\n\nwww.ti.comPACKAGE OUTLINE\nC\n14X .008-.014\n       [0.2-0.36]TYP-150AT GAGE PLANE-.314 .308\n-7.97 7.83 [ ]14X -.026 .014\n-0.66 0.36 [ ]14X -.065 .045\n-1.65 1.15 [ ]\n.2 MAX TYP\n[5.08].13 MIN TYP[3.3] TYP -.060 .015\n-1.52 0.38 [ ]4X .005 MIN\n[0.13]\n12X .100\n[2.54]\n.015  GAGE PLANE[0.38]A\n-.785 .754\n-19.94 19.15 [ ]\nB -.283 .245\n-7.19 6.22 [ ]CDIP - 5.08 mm max height J0014A\nCERAMIC DUAL IN LINE PACKAGE\n4214771/A   05/2017\n NOTES:  1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for    reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice. 3. This package is hermitically sealed with a ceramic lid using glass frit.4. Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.5. Falls within MIL-STD-1835 and GDIP1-T14.7 8141\nPIN 1 ID\n(OPTIONAL)SCALE  0.900\nSEATING PLANE.010 [0.25] C A B\nwww.ti.comEXAMPLE BOARD LAYOUT\nALL AROUND[0.05] MAX .002\n.002  MAX\n[0.05]ALL AROUNDSOLDER MASK\nOPENINGMETAL(.063)\n[1.6]\n(R.002 ) TYP\n[0.05]14X ( .039)[1]\n(.063)[1.6]12X (.100 )\n[2.54](.300 ) TYP\n[7.62]CDIP - 5.08 mm max height J0014A\nCERAMIC DUAL IN LINE PACKAGE\n4214771/A   05/2017LAND PATTERN EXAMPLE\nNON-SOLDER MASK DEFINED\nSCALE: 5XSEE DETAIL  ASEE DETAIL  B\nSYMM\nSYMM1\n7 814\nDETAIL  A\nSCALE: 15XSOLDER MASKOPENING\nMETAL\nDETAIL  B\n13X, SCALE: 15X\n\n\n\nwww.ti.comPACKAGE OUTLINE\nC\n.228-.244  TYP\n[5.80-6.19]\n.069 MAX\n[1.75]     6X .050\n[1.27]\n8X .012-.020     [0.31-0.51]2X\n.150[3.81]\n.005-.010  TYP[0.13-0.25]\n0- 8.004-.010[0.11-0.25].010[0.25]\n.016-.050[0.41-1.27]4X (0 -15)A\n.189-.197\n[4.81-5.00]\nNOTE 3\nB .150-.157\n[3.81-3.98]\nNOTE 4\n4X (0 -15)\n(.041)\n[1.04]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES:  1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.    Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed .006 [0.15] per side. 4. This dimension does not include interlead flash.5. Reference JEDEC registration MS-012, variation AA. 18\n.010 [0.25] C A B54PIN 1 ID AREASEATING PLANE\n.004 [0.1] C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  2.800\nwww.ti.comEXAMPLE BOARD LAYOUT\n.0028 MAX\n[0.07]ALL AROUND.0028 MIN[0.07]ALL AROUND (.213)\n[5.4]6X (.050 )\n[1.27]8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n(R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSEXPOSED\nMETALOPENINGSOLDER MASKMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED\nMETALLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:8XSYMM\n1\n458SEEDETAILS\nSYMM\nwww.ti.comEXAMPLE STENCIL DESIGN\n8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n6X (.050 )\n[1.27]\n(.213)\n[5.4](R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON .005 INCH [0.125 MM] THICK STENCIL\nSCALE:8XSYMM\nSYMM1\n458\n\n\nMECHANICAL DATA\nMCER001A – JANUARY 1995 – REVISED JANUARY 1997\nPOST OFFICE BOX 655303 • DALLAS, TEXAS 75265JG (R-GDIP-T8) CERAMIC DUAL-IN-LINE\n0.310 (7,87)\n0.290 (7,37)\n0.014 (0,36)0.008 (0,20)Seating Plane\n4040107/C 08/965\n4\n0.065 (1,65)0.045 (1,14)8\n1\n0.020 (0,51) MIN0.400 (10,16)\n0.355 (9,00)\n0.015 (0,38)0.023 (0,58)0.063 (1,60)\n0.015 (0,38)\n0.200 (5,08) MAX\n0.130 (3,30) MIN0.245 (6,22)0.280 (7,11)\n0.100 (2,54)0°–15°\nNOTES: A. All linear dimensions are in inches (millimeters).\nB. This drawing is subject to change without notice.\nC. This package can be hermetically sealed with a ceramic lid using glass frit.\nD. Index point is provided on cap for terminal identification.\nE. Falls within MIL STD 1835 GDIP1-T8\n\n\nwww.ti.comPACKAGE OUTLINE\nC\n TYP6.6\n6.2\n1.2 MAX6X 0.65\n8X 0.300.192X\n1.95\n0.150.05(0.15) TYP\n0- 80.25\nGAGE PLANE\n0.750.50A\nNOTE 33.1\n2.9\nB\nNOTE 44.5\n4.3\n4221848/A   02/2015TSSOP - 1.2 mm max height PW0008A\nSMALL OUTLINE PACKAGE\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-153, variation AA.\n 18\n0.1 CA B54PIN 1 ID\nAREASEATING PLANE\n0.1C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  2.800\nwww.ti.comEXAMPLE BOARD LAYOUT\n(5.8)\n0.05 MAX\nALL AROUND0.05 MINALL AROUND8X (1.5)\n8X (0.45)\n6X (0.65)(R )\nTYP0.05\n4221848/A   02/2015TSSOP - 1.2 mm max height PW0008A\nSMALL OUTLINE PACKAGE\nSYMM\nSYMM\nLAND PATTERN EXAMPLE\nSCALE:10X1\n458\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILS\nNOT TO SCALESOLDER MASKOPENING METAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n(5.8)6X (0.65)8X (0.45)8X (1.5)\n(R ) TYP0.05\n4221848/A   02/2015TSSOP - 1.2 mm max height PW0008A\nSMALL OUTLINE PACKAGE\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SYMM\nSYMM1\n458\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:10X\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TL064IDR (Texas Instruments)

#### Key Specifications:
- **Voltage Ratings:**
  - Supply Voltage (VCC+): ±15V (max)
  - Supply Voltage (VCC-): ±15V (max)
  - Input Voltage: ±15V (max)
  - Differential Input Voltage: ±30V (max)

- **Current Ratings:**
  - Supply Current (per amplifier): 200 µA (typical)
  
- **Power Consumption:**
  - Total Power Dissipation: 6 mW (typical per amplifier)

- **Operating Temperature Range:**
  - -40°C to 85°C (for TL064IDR)

- **Package Type:**
  - SOIC (14-pin)

- **Special Features:**
  - Very low power consumption
  - High input impedance (JFET-input stage)
  - Output short-circuit protection
  - Internal frequency compensation
  - Latch-up free operation
  - High slew rate: 3.5 V/µs (typical)
  - Common-mode input voltage range: VCC- + 4V to VCC+ - 4V

- **Moisture Sensitive Level (MSL):**
  - MSL Level 1 (JEDEC J-STD-020E)

#### Description:
The TL064IDR is a low-power, quad JFET-input operational amplifier designed for a variety of applications. It features high input impedance, low input bias and offset currents, and is characterized by its wide bandwidth and high slew rate. The device is part of the TL06x series, which is a low-power version of the TL08x series amplifiers. The TL064IDR is particularly suitable for applications requiring multiple amplifiers in a single package.

#### Typical Applications:
- **Signal Processing:** Used in audio and instrumentation applications where signal integrity is crucial.
- **Data Acquisition Systems:** Ideal for interfacing with sensors and transducers due to its high input impedance and low noise characteristics.
- **Active Filters:** Can be used in designing active filter circuits for various frequency response applications.
- **Voltage Followers:** Suitable for buffering applications where high input impedance and low output impedance are required.
- **Inverting and Non-Inverting Amplifiers:** Commonly used in configurations to amplify signals while maintaining phase integrity.

The TL064IDR is versatile and can be utilized in consumer electronics, industrial equipment, and medical devices, making it a valuable component in modern electronic designs.