[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  24200       tick       3181261       1478455       1424346       3181261 
      2  24200       tick       4246507       2079653       2063448       4246507 
      3  24200       tick       4248393       2080965       2059362       4248393 
      4  24200       tick       4251949       2082109       2059248       4251949 
      5  24200       tick       4247888       2080168       2061364       4247888 
      6  24200       tick       4247106       2080465       2060286       4247106 
      7  24200       tick       4246079       2079796       2065202       4246079 
      8  24200       tick       4251953       2082309       2064284       4251953 
      9  24200       tick       4246876       2080179       2060515       4246876 
     10  24200       tick       4251826       2082499       2064861       4251826 
     11  24200       tick       4249279       2081656       2063753       4249279 
     12  24200       tick       4246770       2080138       2058771       4246770 
     13  24200       tick       4240249       2076722       2059769       4240249 
     14  24200       tick       4249479       2081718       2056560       4249479 
     15  24200       tick       4237268       2075212       2058957       4237268 
     16  24200       tick       4242416       2077053       2061532       4242416 
     17  24200       tick       4247366       2080635       2060947       4247366 
     18  24200       tick       4249892       2081414       2061918       4249892 
     19  24200       tick       4244915       2079554       2064063       4244915 
     20  24200       exit       2036456        997733        985248       2036456 
