{"vcs1":{"timestamp_begin":1681476670.501850444, "rt":0.73, "ut":0.21, "st":0.13}}
{"vcselab":{"timestamp_begin":1681476671.270679449, "rt":1.09, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1681476672.380397825, "rt":0.86, "ut":0.05, "st":0.40}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681476670.208581444}
{"VCS_COMP_START_TIME": 1681476670.208581444}
{"VCS_COMP_END_TIME": 1681476674.053185240}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338296}}
{"stitch_vcselab": {"peak_mem": 238988}}
