==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 250MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
WARNING: [HLS 200-483] The 'config_export -disable_deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection none' as its replacement.
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_rtl -m_axi_conservative_mode=1' with 'config_interface -m_axi_conservative_mode=1' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname kernel_nlp 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 242.879 MB.
INFO: [HLS 200-10] Analyzing design file 'code_generated.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:88:42)
WARNING: [HLS 207-5292] unused parameter 'vC4' (code_generated.cpp:88:60)
WARNING: [HLS 207-5292] unused parameter 'vsum' (code_generated.cpp:88:77)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:113:81)
WARNING: [HLS 207-5292] unused parameter 'vC4' (code_generated.cpp:113:99)
WARNING: [HLS 207-5292] unused parameter 'vsum' (code_generated.cpp:113:116)
WARNING: [HLS 207-5292] unused parameter 'vA' (code_generated.cpp:144:63)
WARNING: [HLS 207-5292] unused parameter 'vC4' (code_generated.cpp:144:81)
WARNING: [HLS 207-5292] unused parameter 'vsum' (code_generated.cpp:144:98)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.67 seconds. CPU system time: 0.66 seconds. Elapsed time: 8.29 seconds; current allocated memory: 246.152 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 943 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/doitgen_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 21,695 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/doitgen_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,662 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/doitgen_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,514 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/doitgen_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,414 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/doitgen_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 1,528,997 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/doitgen_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28,288 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/doitgen_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28,290 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/doitgen_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28,386 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/doitgen_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28,338 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/doitgen_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28,344 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/doitgen_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28,335 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/doitgen_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28,335 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/doitgen_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28,335 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/doitgen_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28,348 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/doitgen_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 28,414 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/spouget/CodeGenerationGurobiWithoutTree/doitgen_MEDIUM/kernel_nlp/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_153_5' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:153:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_154_6' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:154:43)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_155_7' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:155:47)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_124_6' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:124:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_125_7' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:125:47)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_126_8' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:126:51)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_127_9' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:127:55)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_97_5' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:97:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_98_6' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:98:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_99_7' is marked as complete unroll implied by the pipeline pragma (code_generated.cpp:99:46)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_153_5' (code_generated.cpp:153:20) in function 'task2' completely with a factor of 1 (code_generated.cpp:144:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_154_6' (code_generated.cpp:154:43) in function 'task2' completely with a factor of 10 (code_generated.cpp:144:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_155_7' (code_generated.cpp:155:47) in function 'task2' completely with a factor of 60 (code_generated.cpp:144:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_6' (code_generated.cpp:124:20) in function 'task1' completely with a factor of 1 (code_generated.cpp:113:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_125_7' (code_generated.cpp:125:47) in function 'task1' completely with a factor of 10 (code_generated.cpp:113:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_126_8' (code_generated.cpp:126:51) in function 'task1' completely with a factor of 60 (code_generated.cpp:113:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_127_9' (code_generated.cpp:127:55) in function 'task1' completely with a factor of 2 (code_generated.cpp:113:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_97_5' (code_generated.cpp:97:19) in function 'task0' completely with a factor of 1 (code_generated.cpp:88:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_98_6' (code_generated.cpp:98:42) in function 'task0' completely with a factor of 10 (code_generated.cpp:88:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_99_7' (code_generated.cpp:99:46) in function 'task0' completely with a factor of 60 (code_generated.cpp:88:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<float, 4ul>::_S_ref(float const (&) [4], unsigned long)' into 'std::array<float, 4ul>::operator[](unsigned long)' (/mnt/software/xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_sum(float (*) [40][60], hls::vector<float, 4ul>*)' (code_generated.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_C4(float (*) [60], hls::vector<float, 4ul>*)' (code_generated.cpp:27:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'load_A(float (*) [40][60], hls::vector<float, 4ul>*)' (code_generated.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'store_sum(float (*) [40][60], hls::vector<float, 4ul>*)' (code_generated.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'std::array<float, 4ul>::operator[](unsigned long)' into 'store_A(float (*) [40][60], hls::vector<float, 4ul>*)' (code_generated.cpp:71:0)
INFO: [HLS 214-248] Applying array_partition to 'sum': Cyclic partitioning with factor 10 on dimension 2. Complete partitioning on dimension 3. (code_generated.cpp:179:8)
INFO: [HLS 214-248] Applying array_partition to 'C4': Cyclic partitioning with factor 2 on dimension 1. Complete partitioning on dimension 2. (code_generated.cpp:180:11)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 10 on dimension 2. Complete partitioning on dimension 3. (code_generated.cpp:181:11)
INFO: [HLS 214-241] Aggregating maxi variable 'vA' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vC4' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'vsum' with compact=none mode in 128-bits
INFO: [HLS 214-115] Multiple burst reads of length 30000 and bit width 128 in loop 'VITIS_LOOP_14_1'(code_generated.cpp:14:19) has been inferred on bundle 'kernel_sum'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:14:19)
INFO: [HLS 214-115] Multiple burst reads of length 900 and bit width 128 in loop 'VITIS_LOOP_29_1'(code_generated.cpp:29:19) has been inferred on bundle 'kernel_C4'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:29:19)
INFO: [HLS 214-115] Multiple burst reads of length 30000 and bit width 128 in loop 'VITIS_LOOP_42_1'(code_generated.cpp:42:19) has been inferred on bundle 'kernel_A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:42:19)
INFO: [HLS 214-115] Multiple burst writes of length 30000 and bit width 128 in loop 'VITIS_LOOP_57_1'(code_generated.cpp:57:19) has been inferred on bundle 'kernel_sum'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:57:19)
INFO: [HLS 214-115] Multiple burst writes of length 30000 and bit width 128 in loop 'VITIS_LOOP_73_1'(code_generated.cpp:73:19) has been inferred on bundle 'kernel_A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (code_generated.cpp:73:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 56.26 seconds. CPU system time: 1.3 seconds. Elapsed time: 76.81 seconds; current allocated memory: 255.062 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 255.062 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 26.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 26.98 seconds; current allocated memory: 275.332 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 10.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.61 seconds; current allocated memory: 319.453 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 73.78 seconds. CPU system time: 0.06 seconds. Elapsed time: 73.91 seconds; current allocated memory: 356.148 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_149_2'(code_generated.cpp:149:27) and 'VITIS_LOOP_151_4'(code_generated.cpp:151:35) in function 'task2' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_121_4'(code_generated.cpp:121:35) and 'VITIS_LOOP_122_5'(code_generated.cpp:122:39) in function 'task1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_119_2'(code_generated.cpp:119:27) and 'VITIS_LOOP_121_4'(code_generated.cpp:121:35) in function 'task1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_93_2'(code_generated.cpp:93:26) and 'VITIS_LOOP_95_4'(code_generated.cpp:95:34) in function 'task0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_92_1'(code_generated.cpp:92:22) and 'VITIS_LOOP_93_2'(code_generated.cpp:93:26) in function 'task0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_58_2'(code_generated.cpp:58:26) and 'VITIS_LOOP_59_3'(code_generated.cpp:59:30) in function 'store_sum' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_57_1'(code_generated.cpp:57:19) and 'VITIS_LOOP_58_2'(code_generated.cpp:58:26) in function 'store_sum' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_74_2'(code_generated.cpp:74:26) and 'VITIS_LOOP_75_3'(code_generated.cpp:75:30) in function 'store_A' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_73_1'(code_generated.cpp:73:19) and 'VITIS_LOOP_74_2'(code_generated.cpp:74:26) in function 'store_A' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_15_2'(code_generated.cpp:15:26) and 'VITIS_LOOP_16_3'(code_generated.cpp:16:30) in function 'load_sum' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_14_1'(code_generated.cpp:14:19) and 'VITIS_LOOP_15_2'(code_generated.cpp:15:26) in function 'load_sum' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_29_1'(code_generated.cpp:29:19) and 'VITIS_LOOP_30_2'(code_generated.cpp:30:26) in function 'load_C4' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_43_2'(code_generated.cpp:43:26) and 'VITIS_LOOP_44_3'(code_generated.cpp:44:30) in function 'load_A' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_42_1'(code_generated.cpp:42:19) and 'VITIS_LOOP_43_2'(code_generated.cpp:43:26) in function 'load_A' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_149_2' (code_generated.cpp:149:27) in function 'task2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_121_4' (code_generated.cpp:121:35) in function 'task1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_119_2' (code_generated.cpp:119:27) in function 'task1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_93_2' (code_generated.cpp:93:26) in function 'task0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_92_1' (code_generated.cpp:92:22) in function 'task0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_2' (code_generated.cpp:58:26) in function 'store_sum'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_57_1' (code_generated.cpp:57:19) in function 'store_sum'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_2' (code_generated.cpp:74:26) in function 'store_A'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_1' (code_generated.cpp:73:19) in function 'store_A'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_15_2' (code_generated.cpp:15:26) in function 'load_sum'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_14_1' (code_generated.cpp:14:19) in function 'load_sum'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_29_1' (code_generated.cpp:29:19) in function 'load_C4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_43_2' (code_generated.cpp:43:26) in function 'load_A'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_1' (code_generated.cpp:42:19) in function 'load_A'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 88.23 seconds. CPU system time: 0.12 seconds. Elapsed time: 89.42 seconds; current allocated memory: 547.633 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_nlp' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_sum_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2_VITIS_LOOP_16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2_VITIS_LOOP_16_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_14_1_VITIS_LOOP_15_2_VITIS_LOOP_16_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.26 seconds. CPU system time: 0.06 seconds. Elapsed time: 9.28 seconds; current allocated memory: 584.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.53 seconds; current allocated memory: 584.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.36 seconds; current allocated memory: 584.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.4 seconds; current allocated memory: 584.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_C4_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1_VITIS_LOOP_30_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_29_1_VITIS_LOOP_30_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.87 seconds; current allocated memory: 584.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 584.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_C4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.9 seconds; current allocated memory: 584.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 584.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_43_2_VITIS_LOOP_44_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_1_VITIS_LOOP_43_2_VITIS_LOOP_44_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_42_1_VITIS_LOOP_43_2_VITIS_LOOP_44_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.12 seconds; current allocated memory: 601.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 601.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 601.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 601.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_1_VITIS_LOOP_93_2_VITIS_LOOP_95_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_92_1_VITIS_LOOP_93_2_VITIS_LOOP_95_4'
WARNING: [HLS 200-871] Estimated clock period (2.927 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'task0' consists of the following:
	'store' operation 0 bit ('indvar_flatten_write_ln0') of constant 0 on local variable 'indvar_flatten' [608]  (0.387 ns)
	'load' operation 5 bit ('indvar_flatten_load', code_generated.cpp:93) on local variable 'indvar_flatten' [620]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln93', code_generated.cpp:93) [625]  (0.707 ns)
	'select' operation 3 bit ('select_ln92', code_generated.cpp:92) [626]  (0.278 ns)
	'add' operation 3 bit ('add_ln93', code_generated.cpp:93) [631]  (0.572 ns)
	'select' operation 3 bit ('select_ln93_1', code_generated.cpp:93) [634]  (0.278 ns)
	'add' operation 8 bit ('add_ln103', code_generated.cpp:103) [641]  (0.705 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 24.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 24.64 seconds; current allocated memory: 628.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 628.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_119_2_VITIS_LOOP_121_4_VITIS_LOOP_122_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 23, loop 'VITIS_LOOP_119_2_VITIS_LOOP_121_4_VITIS_LOOP_122_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 526.4 seconds. CPU system time: 0.18 seconds. Elapsed time: 530.05 seconds; current allocated memory: 819.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.02 seconds. CPU system time: 0.05 seconds. Elapsed time: 6.48 seconds; current allocated memory: 819.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'task2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_2_VITIS_LOOP_151_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_149_2_VITIS_LOOP_151_4'
WARNING: [HLS 200-871] Estimated clock period (3.287 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'task2' consists of the following:
	'store' operation 0 bit ('r_write_ln145', code_generated.cpp:145) of constant 0 on local variable 'r', code_generated.cpp:145 [1206]  (0.387 ns)
	'load' operation 6 bit ('r_load', code_generated.cpp:151) on local variable 'r', code_generated.cpp:145 [1214]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln151', code_generated.cpp:151) [1219]  (0.706 ns)
	'select' operation 6 bit ('select_ln149', code_generated.cpp:149) [1220]  (0.293 ns)
	'add' operation 8 bit ('add_ln159', code_generated.cpp:159) [1224]  (0.705 ns)
	'getelementptr' operation 8 bit ('sum_0_0_addr', code_generated.cpp:159) [1226]  (0.000 ns)
	'load' operation 32 bit ('sum_0_0_load', code_generated.cpp:159) on array 'sum_0_0' [2427]  (1.196 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 26.77 seconds. CPU system time: 0.05 seconds. Elapsed time: 34.05 seconds; current allocated memory: 819.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.55 seconds; current allocated memory: 819.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_sum_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_58_2_VITIS_LOOP_59_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_1_VITIS_LOOP_58_2_VITIS_LOOP_59_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'VITIS_LOOP_57_1_VITIS_LOOP_58_2_VITIS_LOOP_59_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 12.86 seconds; current allocated memory: 819.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.36 seconds; current allocated memory: 819.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.17 seconds; current allocated memory: 819.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.56 seconds; current allocated memory: 819.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_A_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, loop 'VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 11.04 seconds; current allocated memory: 819.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 7.36 seconds; current allocated memory: 819.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.15 seconds; current allocated memory: 819.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 4.31 seconds; current allocated memory: 819.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_nlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.72 seconds; current allocated memory: 819.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.73 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.67 seconds; current allocated memory: 819.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_sum_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2_VITIS_LOOP_16_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_sum_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2_VITIS_LOOP_16_3' pipeline 'VITIS_LOOP_14_1_VITIS_LOOP_15_2_VITIS_LOOP_16_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_sum_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2_VITIS_LOOP_16_3/m_axi_kernel_sum_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_sum_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2_VITIS_LOOP_16_3/m_axi_kernel_sum_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_sum_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2_VITIS_LOOP_16_3/m_axi_kernel_sum_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_sum_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2_VITIS_LOOP_16_3/m_axi_kernel_sum_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_sum_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2_VITIS_LOOP_16_3/m_axi_kernel_sum_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_sum_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2_VITIS_LOOP_16_3/m_axi_kernel_sum_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_sum_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2_VITIS_LOOP_16_3/m_axi_kernel_sum_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_sum_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2_VITIS_LOOP_16_3/m_axi_kernel_sum_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_sum_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2_VITIS_LOOP_16_3/m_axi_kernel_sum_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_sum_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2_VITIS_LOOP_16_3/m_axi_kernel_sum_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_sum_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2_VITIS_LOOP_16_3/m_axi_kernel_sum_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_sum_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2_VITIS_LOOP_16_3/m_axi_kernel_sum_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_sum_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2_VITIS_LOOP_16_3' is 24000 from HDL expression: ((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_8ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_6ns_5ns_4_10_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_sum_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_15_2_VITIS_LOOP_16_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 14.13 seconds; current allocated memory: 819.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_sum' is 25200 from HDL expression: (1'b1 == ap_CS_fsm_state73)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.06 seconds. Elapsed time: 4.58 seconds; current allocated memory: 819.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_C4_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_C4_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2' pipeline 'VITIS_LOOP_29_1_VITIS_LOOP_30_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C4_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2/m_axi_kernel_C4_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C4_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2/m_axi_kernel_C4_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C4_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2/m_axi_kernel_C4_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C4_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2/m_axi_kernel_C4_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C4_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2/m_axi_kernel_C4_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C4_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2/m_axi_kernel_C4_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C4_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2/m_axi_kernel_C4_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C4_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2/m_axi_kernel_C4_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C4_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2/m_axi_kernel_C4_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C4_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2/m_axi_kernel_C4_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C4_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2/m_axi_kernel_C4_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_C4_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2/m_axi_kernel_C4_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_C4_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 16.89 seconds; current allocated memory: 821.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_C4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_C4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.92 seconds; current allocated memory: 830.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_43_2_VITIS_LOOP_44_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_A_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_43_2_VITIS_LOOP_44_3' pipeline 'VITIS_LOOP_42_1_VITIS_LOOP_43_2_VITIS_LOOP_44_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_43_2_VITIS_LOOP_44_3/m_axi_kernel_A_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_43_2_VITIS_LOOP_44_3/m_axi_kernel_A_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_43_2_VITIS_LOOP_44_3/m_axi_kernel_A_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_43_2_VITIS_LOOP_44_3/m_axi_kernel_A_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_43_2_VITIS_LOOP_44_3/m_axi_kernel_A_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_43_2_VITIS_LOOP_44_3/m_axi_kernel_A_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_43_2_VITIS_LOOP_44_3/m_axi_kernel_A_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_43_2_VITIS_LOOP_44_3/m_axi_kernel_A_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_43_2_VITIS_LOOP_44_3/m_axi_kernel_A_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_43_2_VITIS_LOOP_44_3/m_axi_kernel_A_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_43_2_VITIS_LOOP_44_3/m_axi_kernel_A_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_43_2_VITIS_LOOP_44_3/m_axi_kernel_A_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_A_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_43_2_VITIS_LOOP_44_3' is 24000 from HDL expression: ((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_8ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_6ns_5ns_4_10_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A_Pipeline_VITIS_LOOP_42_1_VITIS_LOOP_43_2_VITIS_LOOP_44_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 17.54 seconds; current allocated memory: 844.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_A' is 25200 from HDL expression: (1'b1 == ap_CS_fsm_state73)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.1 seconds. Elapsed time: 3.8 seconds; current allocated memory: 884.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task0' pipeline 'VITIS_LOOP_92_1_VITIS_LOOP_93_2_VITIS_LOOP_95_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'task0' is 24000 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'task0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.05 seconds. Elapsed time: 8.53 seconds; current allocated memory: 899.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task1' pipeline 'VITIS_LOOP_119_2_VITIS_LOOP_121_4_VITIS_LOOP_122_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'task1' is 273624 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1200 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1200 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_61_5_32_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'task1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.21 seconds. CPU system time: 0.13 seconds. Elapsed time: 22.38 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'task2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'task2' pipeline 'VITIS_LOOP_149_2_VITIS_LOOP_151_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'task2' is 24000 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'task2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.86 seconds. CPU system time: 0.28 seconds. Elapsed time: 14.69 seconds; current allocated memory: 1.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_sum_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_58_2_VITIS_LOOP_59_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_sum_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_58_2_VITIS_LOOP_59_3' pipeline 'VITIS_LOOP_57_1_VITIS_LOOP_58_2_VITIS_LOOP_59_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_sum_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_sum_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_sum_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_sum_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_sum_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_sum_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_sum_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_sum_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_sum_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_sum_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_sum_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_sum_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_sum_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_sum_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_sum_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_sum_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_sum_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_sum_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_sum_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_sum_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_sum_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_sum_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_sum_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_sum_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_sum_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_58_2_VITIS_LOOP_59_3/m_axi_kernel_sum_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_8ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_21_4_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_31_6_32_1_1': 40 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_6ns_5ns_4_10_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_sum_Pipeline_VITIS_LOOP_57_1_VITIS_LOOP_58_2_VITIS_LOOP_59_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.15 seconds. Elapsed time: 19.56 seconds; current allocated memory: 1.222 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_sum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_sum' is 5400 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_sum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.08 seconds. Elapsed time: 5.92 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_A_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_A_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3' pipeline 'VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_A_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3/m_axi_kernel_A_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_A_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3/m_axi_kernel_A_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_A_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3/m_axi_kernel_A_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_A_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3/m_axi_kernel_A_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_A_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3/m_axi_kernel_A_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_A_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3/m_axi_kernel_A_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_A_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3/m_axi_kernel_A_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_A_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3/m_axi_kernel_A_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_A_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3/m_axi_kernel_A_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_A_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3/m_axi_kernel_A_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_A_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3/m_axi_kernel_A_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_A_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3/m_axi_kernel_A_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_A_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3/m_axi_kernel_A_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_8ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_21_4_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_31_6_32_1_1': 40 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_6ns_5ns_4_10_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_A_Pipeline_VITIS_LOOP_73_1_VITIS_LOOP_74_2_VITIS_LOOP_75_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 26.17 seconds; current allocated memory: 1.276 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_A' is 5400 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.07 seconds. Elapsed time: 7.93 seconds; current allocated memory: 1.312 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_nlp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_C4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/kernel_sum' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vA' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vC4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_nlp/vsum' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_nlp' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'vA', 'vC4', 'vsum' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel_nlp' is 51240 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_nlp'.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_sum_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_C4_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_nlp_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.13 seconds. CPU system time: 0.1 seconds. Elapsed time: 28.29 seconds; current allocated memory: 1.426 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.54 seconds. CPU system time: 0.32 seconds. Elapsed time: 19.67 seconds; current allocated memory: 1.486 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4.81 seconds. CPU system time: 0.11 seconds. Elapsed time: 5.04 seconds; current allocated memory: 1.590 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_nlp.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_nlp.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 304.18 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 895.5 seconds. CPU system time: 4.37 seconds. Elapsed time: 1239.77 seconds; current allocated memory: 1.354 GB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file kernel_nlp/solution/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 63.21 seconds. CPU system time: 1.93 seconds. Elapsed time: 105.55 seconds; current allocated memory: 12.246 MB.
INFO: [HLS 200-1510] Running: close_project 
