Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_3 -L proc_sys_reset_v5_0_15 -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_4 -L lib_srl_fifo_v1_0_4 -L axi_uartlite_v2_0_35 -L axi_bram_ctrl_v4_1_10 -L blk_mem_gen_v8_4_8 -L microblaze_v11_0_13 -L lmb_v10_v3_0_14 -L lmb_bram_if_cntlr_v4_0_24 -L mdm_v3_2_26 -L xlconstant_v1_1_9 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_31 -L axi_vip_v1_1_17 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MB_wrapper_behav xil_defaultlib.MB_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'interrupt' is not connected on this instance [C:/Users/gavwa/Desktop/Workin_Dir/Hardware/MicroBlaze/MicroBlaze.ip_user_files/bd/MB/sim/MB.v:289]
WARNING: [VRFC 10-5021] port 'interrupt_ack' is not connected on this instance [C:/Users/gavwa/Desktop/Workin_Dir/Hardware/MicroBlaze/MicroBlaze.ip_user_files/bd/MB/sim/MB.v:340]
WARNING: [VRFC 10-5021] port 'peripheral_reset' is not connected on this instance [C:/Users/gavwa/Desktop/Workin_Dir/Hardware/MicroBlaze/MicroBlaze.ip_user_files/bd/MB/sim/MB.v:416]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/Users/gavwa/Desktop/Workin_Dir/Hardware/MicroBlaze/MicroBlaze.ip_user_files/bd/MB/ip/MB_axi_smc_2/bd_0/sim/bd_0186.v:1501]
WARNING: [VRFC 10-5021] port 'lmb_rst' is not connected on this instance [C:/Users/gavwa/Desktop/Workin_Dir/Hardware/MicroBlaze/MicroBlaze.ip_user_files/bd/MB/sim/MB.v:573]
WARNING: [VRFC 10-5021] port 'lmb_rst' is not connected on this instance [C:/Users/gavwa/Desktop/Workin_Dir/Hardware/MicroBlaze/MicroBlaze.ip_user_files/bd/MB/sim/MB.v:619]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/gavwa/Desktop/Workin_Dir/Hardware/MicroBlaze/MicroBlaze.srcs/sources_1/new/CRC32.v" Line 1. Module hello_world_writer doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/gavwa/Desktop/Workin_Dir/Hardware/MicroBlaze/MicroBlaze.srcs/sources_1/new/CRC32.v" Line 1. Module hello_world_writer doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_10.axi_bram_ctrl_funcs
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.std_logic_unsigned
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package lib_pkg_v1_0_4.lib_pkg
Compiling package mdm_v3_2_26.mdm_funcs
Compiling package microblaze_v11_0_13.microblaze_types
Compiling package microblaze_v11_0_13.microblaze_isa
Compiling package microblaze_v11_0_13.mmu_types
Compiling package lmb_bram_if_cntlr_v4_0_24.lmb_bram_if_funcs
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_10.sng_port_arb [\sng_port_arb(c_s_axi_addr_width...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_10.wrap_brst [\wrap_brst(c_axi_addr_width=13,c...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture imp of entity axi_bram_ctrl_v4_1_10.SRL_FIFO [\SRL_FIFO(c_data_bits=1,c_depth=...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_10.wr_chnl [\wr_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_10.rd_chnl [\rd_chnl(c_axi_addr_width=13,c_a...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_10.full_axi [\full_axi(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_10.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_10.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture mb_axi_bram_ctrl_0_1_arch of entity xil_defaultlib.MB_axi_bram_ctrl_0_1 [mb_axi_bram_ctrl_0_1_default]
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.MB_axi_bram_ctrl_0_bram_1
Compiling module xlconstant_v1_1_9.xlconstant_v1_1_9_xlconstant(CON...
Compiling module xil_defaultlib.bd_0186_one_0
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_15.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_15.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_15.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_15.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture bd_0186_psr_aclk_0_arch of entity xil_defaultlib.bd_0186_psr_aclk_0 [bd_0186_psr_aclk_0_default]
Compiling module xil_defaultlib.clk_map_imp_AKD2QM
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=3...
Compiling module xil_defaultlib.bd_0186_m00e_0
Compiling module xil_defaultlib.m00_exit_pipeline_imp_1PST29X
Compiling module xil_defaultlib.bd_0186_m00arn_0
Compiling module xil_defaultlib.bd_0186_m00awn_0
Compiling module xil_defaultlib.bd_0186_m00bn_0
Compiling module xil_defaultlib.bd_0186_m00rn_0
Compiling module xil_defaultlib.bd_0186_m00wn_0
Compiling module xil_defaultlib.m00_nodes_imp_13JXU5L
Compiling module xil_defaultlib.bd_0186_m00s2a_0
Compiling module xil_defaultlib.bd_0186_m01e_0
Compiling module xil_defaultlib.m01_exit_pipeline_imp_1JXGW79
Compiling module xil_defaultlib.bd_0186_m01arn_0
Compiling module xil_defaultlib.bd_0186_m01awn_0
Compiling module xil_defaultlib.bd_0186_m01bn_0
Compiling module xil_defaultlib.bd_0186_m01rn_0
Compiling module xil_defaultlib.bd_0186_m01wn_0
Compiling module xil_defaultlib.m01_nodes_imp_5EUQOV
Compiling module xil_defaultlib.bd_0186_m01s2a_0
Compiling module xil_defaultlib.bd_0186_s00a2s_0
Compiling module xil_defaultlib.bd_0186_s00mmu_0
Compiling module xil_defaultlib.bd_0186_s00sic_0
Compiling module xil_defaultlib.bd_0186_s00tr_0
Compiling module xil_defaultlib.s00_entry_pipeline_imp_PYO0XY
Compiling module xil_defaultlib.bd_0186_sarn_0
Compiling module xil_defaultlib.bd_0186_sawn_0
Compiling module xil_defaultlib.bd_0186_sbn_0
Compiling module xil_defaultlib.bd_0186_srn_0
Compiling module xil_defaultlib.bd_0186_swn_0
Compiling module xil_defaultlib.s00_nodes_imp_K0WAN0
Compiling module xil_defaultlib.bd_0186_s01a2s_0
Compiling module xil_defaultlib.bd_0186_s01mmu_0
Compiling module xil_defaultlib.bd_0186_s01sic_0
Compiling module xil_defaultlib.bd_0186_s01tr_0
Compiling module xil_defaultlib.s01_entry_pipeline_imp_1J6K8IA
Compiling module xil_defaultlib.bd_0186_sawn_1
Compiling module xil_defaultlib.bd_0186_sbn_1
Compiling module xil_defaultlib.bd_0186_swn_1
Compiling module xil_defaultlib.s01_nodes_imp_1N50BSA
Compiling module xil_defaultlib.bd_0186_arinsw_0
Compiling module xil_defaultlib.bd_0186_aroutsw_0
Compiling module xil_defaultlib.bd_0186_awinsw_0
Compiling module xil_defaultlib.bd_0186_awoutsw_0
Compiling module xil_defaultlib.bd_0186_binsw_0
Compiling module xil_defaultlib.bd_0186_boutsw_0
Compiling module xil_defaultlib.bd_0186_arni_0
Compiling module xil_defaultlib.bd_0186_awni_0
Compiling module xil_defaultlib.bd_0186_bni_0
Compiling module xil_defaultlib.bd_0186_rni_0
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=4,...
Compiling module xil_defaultlib.bd_0186_wni_0
Compiling module xil_defaultlib.i_nodes_imp_1SD6M7K
Compiling module xil_defaultlib.bd_0186_rinsw_0
Compiling module xil_defaultlib.bd_0186_routsw_0
Compiling module xil_defaultlib.bd_0186_winsw_0
Compiling module xil_defaultlib.bd_0186_woutsw_0
Compiling module xil_defaultlib.switchboards_imp_9Y764O
Compiling module xil_defaultlib.bd_0186
Compiling module xil_defaultlib.MB_axi_smc_2
Compiling architecture rtl of entity axi_uartlite_v2_0_35.baudrate [\baudrate(c_ratio=27)\]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_family=...]
Compiling architecture rtl of entity axi_uartlite_v2_0_35.uartlite_rx [\uartlite_rx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_35.uartlite_tx [\uartlite_tx(c_family="artix7")(...]
Compiling architecture rtl of entity axi_uartlite_v2_0_35.uartlite_core [\uartlite_core(c_family="artix7"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=2,c_aw=2,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=4,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_addr_widt...]
Compiling architecture rtl of entity axi_uartlite_v2_0_35.axi_uartlite [\axi_uartlite(c_family="artix7",...]
Compiling architecture mb_axi_uartlite_0_0_arch of entity xil_defaultlib.MB_axi_uartlite_0_0 [mb_axi_uartlite_0_0_default]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.0,C...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.MB_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.MB_clk_wiz_0_0
Compiling module xil_defaultlib.hello_world_writer
Compiling module xil_defaultlib.MB_hello_world_writer_0_4
Compiling architecture bscane2_v of entity unisim.BSCANE2 [\BSCANE2(jtag_chain=2)(1,5)\]
Compiling architecture imp of entity mdm_v3_2_26.MB_BSCANE2 [\MB_BSCANE2(c_target=artix7,jtag...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(0,1)\]
Compiling architecture imp of entity mdm_v3_2_26.MB_LUT1 [\MB_LUT1(c_target=artix7,init="1...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture imp of entity mdm_v3_2_26.MB_BUFG [\MB_BUFG(c_target=artix7)\]
Compiling architecture imp of entity mdm_v3_2_26.xil_scan_reset_control [xil_scan_reset_control_default]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture fdc_1_v of entity unisim.FDC_1 [fdc_1_default]
Compiling architecture imp of entity mdm_v3_2_26.MB_FDC_1 [\MB_FDC_1(c_target=artix7)\]
Compiling architecture fdre_1_v of entity unisim.FDRE_1 [fdre_1_default]
Compiling architecture imp of entity mdm_v3_2_26.MB_FDRE_1 [\MB_FDRE_1(c_target=artix7)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000101100111")...]
Compiling architecture imp of entity mdm_v3_2_26.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_sta...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100001010000111")...]
Compiling architecture imp of entity mdm_v3_2_26.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_sta...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0100010001000011")...]
Compiling architecture imp of entity mdm_v3_2_26.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_sta...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0101100001001101")...]
Compiling architecture imp of entity mdm_v3_2_26.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_sta...]
Compiling architecture imp of entity mdm_v3_2_26.JTAG_CONTROL [\JTAG_CONTROL(c_target=artix7,c_...]
Compiling architecture imp of entity mdm_v3_2_26.MDM_Core [\MDM_Core(c_target=artix7,c_jtag...]
Compiling architecture imp of entity mdm_v3_2_26.MDM [\MDM(c_family="artix7",c_device=...]
Compiling architecture mb_mdm_1_5_arch of entity xil_defaultlib.MB_mdm_1_5 [mb_mdm_1_5_default]
Compiling architecture imp of entity microblaze_v11_0_13.mb_sync_bit [mb_sync_bit_default]
Compiling architecture imp of entity microblaze_v11_0_13.DAXI_interface [\DAXI_interface(c_data_size=32,c...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [and2b1l_default]
Compiling architecture imp of entity microblaze_v11_0_13.MB_AND2B1L [\MB_AND2B1L(c_target=artix7)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_13.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0011111111111111")...]
Compiling architecture imp of entity microblaze_v11_0_13.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000000011011")...]
Compiling architecture imp of entity microblaze_v11_0_13.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture imp of entity microblaze_v11_0_13.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0000000001100100")...]
Compiling architecture imp of entity microblaze_v11_0_13.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="0010010100000000")...]
Compiling architecture imp of entity microblaze_v11_0_13.MB_SRL16E [\MB_SRL16E(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v11_0_13.mb_sync_bit [\mb_sync_bit(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_13.mb_sync_vec [\mb_sync_vec(c_levels=1,c_reset_...]
Compiling architecture imp of entity microblaze_v11_0_13.mb_sync_bit [\mb_sync_bit(c_levels=1)\]
Compiling architecture imp of entity microblaze_v11_0_13.mb_sync_vec [\mb_sync_vec(c_width=10)\]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E(0,15)\]
Compiling architecture imp of entity microblaze_v11_0_13.MB_SRLC16E [\MB_SRLC16E(c_target=artix7,c_us...]
Compiling architecture imp of entity microblaze_v11_0_13.address_hit [\address_hit(c_target=artix7,c_u...]
Compiling architecture imp of entity microblaze_v11_0_13.xil_scan_reset_control [xil_scan_reset_control_default]
Compiling architecture imp of entity microblaze_v11_0_13.Debug [\Debug(c_data_size=32,c_instr_si...]
Compiling architecture imp of entity microblaze_v11_0_13.interrupt_mode_converter [\interrupt_mode_converter(c_edge...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_13.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture imp of entity microblaze_v11_0_13.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture imp of entity microblaze_v11_0_13.MB_FDRE [\MB_FDRE(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_13.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(c_target=artix7)...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v11_0_13.MB_MUXF7 [\MB_MUXF7(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_13.MB_FDR [\MB_FDR(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_13.PC_Module_gti [\PC_Module_gti(c_data_size=32,c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture imp of entity microblaze_v11_0_13.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture imp of entity microblaze_v11_0_13.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture imp of entity microblaze_v11_0_13.MB_LUT6 [\MB_LUT6(c_target=artix7,init="1...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture fds_v of entity unisim.FDS [fds_default]
Compiling architecture imp of entity microblaze_v11_0_13.MB_FDS [\MB_FDS(c_target=artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111111110000...]
Compiling architecture imp of entity microblaze_v11_0_13.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture imp of entity microblaze_v11_0_13.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(c_instr_siz...]
Compiling architecture imp of entity microblaze_v11_0_13.MB_MUXCY [\MB_MUXCY(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_13.carry_and [\carry_and(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_13.jump_logic [\jump_logic(c_instr_size=32,c_ta...]
Compiling architecture imp of entity microblaze_v11_0_13.carry_or [\carry_or(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_13.Decode_gti [\Decode_gti(c_data_size=32,c_ins...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001111111100...]
Compiling architecture imp of entity microblaze_v11_0_13.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture imp of entity microblaze_v11_0_13.MB_RAM32M [\MB_RAM32M(c_target=artix7,c_use...]
Compiling architecture imp of entity microblaze_v11_0_13.Register_File_gti [\Register_File_gti(c_data_size=3...]
Compiling architecture imp of entity microblaze_v11_0_13.Operand_Select_gti [\Operand_Select_gti(c_data_size=...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011000000111101010...]
Compiling architecture imp of entity microblaze_v11_0_13.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v11_0_13.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100000011110101010...]
Compiling architecture imp of entity microblaze_v11_0_13.MB_LUT6 [\MB_LUT6(c_target=artix7,init="0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101000001010")(0...]
Compiling architecture imp of entity microblaze_v11_0_13.MB_LUT4 [\MB_LUT4(c_target=artix7,init="1...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v11_0_13.MB_MULT_AND [\MB_MULT_AND(c_target=artix7)\]
Compiling architecture imp of entity microblaze_v11_0_13.ALU_Bit [\ALU_Bit(c_target=artix7,c_allow...]
Compiling architecture imp of entity microblaze_v11_0_13.ALU [\ALU(c_data_size=32,c_allow_lut6...]
Compiling architecture imp of entity microblaze_v11_0_13.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_13.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_13.MB_LUT6 [\MB_LUT6(c_target=rtl,init="1100...]
Compiling architecture imp of entity microblaze_v11_0_13.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(c_data_s...]
Compiling architecture imp of entity microblaze_v11_0_13.mul_unit [\mul_unit(c_data_size=32,c_targe...]
Compiling architecture imp of entity microblaze_v11_0_13.Barrel_Shifter_gti [\Barrel_Shifter_gti(c_data_size=...]
Compiling architecture imp of entity microblaze_v11_0_13.WB_Mux_Bit [\WB_Mux_Bit(c_target=artix7,c_lu...]
Compiling architecture imp of entity microblaze_v11_0_13.WB_Mux [\WB_Mux(c_data_size=32,c_daddr_s...]
Compiling architecture imp of entity microblaze_v11_0_13.Zero_Detect_gti [\Zero_Detect_gti(c_data_size=32,...]
Compiling architecture imp of entity microblaze_v11_0_13.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_13.Data_Flow_Logic [\Data_Flow_Logic(c_data_size=32,...]
Compiling architecture msr_reg of entity microblaze_v11_0_13.msr_reg_gti [\msr_reg_gti(c_data_size=32,c_ta...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture imp of entity microblaze_v11_0_13.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v11_0_13.mux_bus [\mux_bus(c_target=artix7,c_allow...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100101101001011010...]
Compiling architecture imp of entity microblaze_v11_0_13.MB_LUT6_2 [\MB_LUT6_2(c_target=artix7,init=...]
Compiling architecture imp of entity microblaze_v11_0_13.exception_registers_gti [\exception_registers_gti(c_data_...]
Compiling architecture imp of entity microblaze_v11_0_13.Fpu [\Fpu(c_data_size=32,c_target=art...]
Compiling architecture imp of entity microblaze_v11_0_13.PVR [\PVR(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_13.Data_Flow_gti [\Data_Flow_gti(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_13.read_data_mux [\read_data_mux(c_data_size=32,c_...]
Compiling architecture imp of entity microblaze_v11_0_13.instr_mux [\instr_mux(c_instr_size=32,c_lmb...]
Compiling architecture imp of entity microblaze_v11_0_13.MMU [\MMU(c_data_size=32,c_daddr_size...]
Compiling architecture imp of entity microblaze_v11_0_13.MicroBlaze_GTi [\MicroBlaze_GTi(c_num_sync_ff_cl...]
Compiling architecture imp of entity microblaze_v11_0_13.mb_sync_bit [\mb_sync_bit(c_reset_value='1')\]
Compiling architecture imp of entity microblaze_v11_0_13.MicroBlaze_Core [\MicroBlaze_Core(c_freq=10000000...]
Compiling architecture imp of entity microblaze_v11_0_13.MicroBlaze [\MicroBlaze(c_freq=100000000,c_e...]
Compiling architecture mb_microblaze_0_5_arch of entity xil_defaultlib.MB_microblaze_0_5 [mb_microblaze_0_5_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_24.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_24.lmb_mux [\lmb_mux(c_target=artix7,c_basea...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_24.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture mb_dlmb_bram_if_cntlr_7_arch of entity xil_defaultlib.MB_dlmb_bram_if_cntlr_7 [mb_dlmb_bram_if_cntlr_7_default]
Compiling architecture imp of entity lmb_v10_v3_0_14.lmb_v10 [\lmb_v10(c_lmb_num_slaves=1)\]
Compiling architecture mb_dlmb_v10_7_arch of entity xil_defaultlib.MB_dlmb_v10_7 [mb_dlmb_v10_7_default]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_24.pselect_mask [\pselect_mask(c_bar="00000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_24.lmb_mux [\lmb_mux(c_target=artix7,c_basea...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0_24.lmb_bram_if_cntlr [\lmb_bram_if_cntlr(c_family="art...]
Compiling architecture mb_ilmb_bram_if_cntlr_7_arch of entity xil_defaultlib.MB_ilmb_bram_if_cntlr_7 [mb_ilmb_bram_if_cntlr_7_default]
Compiling architecture mb_ilmb_v10_7_arch of entity xil_defaultlib.MB_ilmb_v10_7 [mb_ilmb_v10_7_default]
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="art...
Compiling module xil_defaultlib.MB_lmb_bram_7
Compiling module xil_defaultlib.microblaze_0_local_memory_imp_BO...
Compiling architecture imp of entity proc_sys_reset_v5_0_15.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_15.proc_sys_reset [\proc_sys_reset(c_family="artix7...]
Compiling architecture mb_rst_clk_wiz_0_100m_0_arch of entity xil_defaultlib.MB_rst_clk_wiz_0_100M_0 [mb_rst_clk_wiz_0_100m_0_default]
Compiling module xil_defaultlib.MB
Compiling module xil_defaultlib.MB_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot MB_wrapper_behav
