Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/user/Documents/studies-SRT/SRT5/SY23/Projet/TX_RS232/TX_tb_isim_beh.exe -prj /home/user/Documents/studies-SRT/SRT5/SY23/Projet/TX_RS232/TX_tb_beh.prj work.TX_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/user/Documents/studies-SRT/SRT5/SY23/Projet/TX_RS232/TX_rs232.vhd" into library work
Parsing VHDL file "/home/user/Documents/studies-SRT/SRT5/SY23/Projet/TX_RS232/TX_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 98116 KB
Fuse CPU Usage: 1200 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity rs232 [rs232_default]
Compiling architecture behavior of entity tx_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 VHDL Units
Built simulation executable /home/user/Documents/studies-SRT/SRT5/SY23/Projet/TX_RS232/TX_tb_isim_beh.exe
Fuse Memory Usage: 673944 KB
Fuse CPU Usage: 1300 ms
GCC CPU Usage: 190 ms
