 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : router
Version: P-2019.03-SP2
Date   : Wed May  5 17:34:04 2021
****************************************

Operating Conditions: BCCOM   Library: lsi_10k
Wire Load Model Mode: top

  Startpoint: packet_receiver1/present_state_reg[0]
              (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: packet_receiver1/present_state_reg[1]
            (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  packet_receiver1/present_state_reg[0]/CP (FD2P)         0.00       0.00 r
  packet_receiver1/present_state_reg[0]/Q (FD2P)          0.85       0.85 r
  packet_receiver1/U3/Z (IVA)                             0.22       1.06 f
  packet_receiver1/U67/Z (ND3)                            0.62       1.68 r
  packet_receiver1/U64/Z (ND2P)                           0.19       1.87 f
  packet_receiver1/U73/Z (IVA)                            0.30       2.17 r
  packet_receiver1/U74/Z (ND2)                            0.11       2.28 f
  packet_receiver1/U75/Z (EO1)                            0.54       2.82 f
  packet_receiver1/U77/Z (ND2)                            0.32       3.14 r
  packet_receiver1/present_state_reg[1]/D (FD2P)          0.00       3.14 r
  data arrival time                                                  3.14

  clock clk1 (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  packet_receiver1/present_state_reg[1]/CP (FD2P)         0.00       4.00 r
  library setup time                                     -0.85       3.15
  data required time                                                 3.15
  --------------------------------------------------------------------------
  data required time                                                 3.15
  data arrival time                                                 -3.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: fifo1/fs/w2rdff1/rq2_addr_reg[0]
              (rising edge-triggered flip-flop clocked by clk2)
  Endpoint: packet_sender1/raddr_in_reg[3]
            (rising edge-triggered flip-flop clocked by clk2')
  Path Group: clk2
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk2 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo1/fs/w2rdff1/rq2_addr_reg[0]/CP (FD2)               0.00       0.00 r
  fifo1/fs/w2rdff1/rq2_addr_reg[0]/Q (FD2)                0.72       0.72 f
  fifo1/fs/w2rdff1/rq2_addr[0] (DFF1_0)                   0.00       0.72 f
  fifo1/fs/rq2_waddr[0] (synchronizer_0)                  0.00       0.72 f
  fifo1/frl/rq2_waddr[0] (fifo_read_logic_0)              0.00       0.72 f
  fifo1/frl/U3/Z (EN)                                     0.48       1.20 r
  fifo1/frl/U18/Z (OR3)                                   0.46       1.67 r
  fifo1/frl/U17/Z (IVP)                                   0.20       1.86 f
  fifo1/frl/rempty (fifo_read_logic_0)                    0.00       1.86 f
  fifo1/rempty (fifo_0)                                   0.00       1.86 f
  packet_sender1/rempty (packet_sender_0)                 0.00       1.86 f
  packet_sender1/U20/Z (AO1P)                             0.77       2.63 r
  packet_sender1/U27/Z (AO7)                              0.23       2.86 f
  packet_sender1/U25/Z (AO2)                              0.68       3.55 r
  packet_sender1/U24/Z (IVP)                              0.10       3.64 f
  packet_sender1/raddr_in_reg[3]/D (FD2)                  0.00       3.64 f
  data arrival time                                                  3.64

  clock clk2' (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  packet_sender1/raddr_in_reg[3]/CP (FD2)                 0.00       5.00 r
  library setup time                                     -0.85       4.15
  data required time                                                 4.15
  --------------------------------------------------------------------------
  data required time                                                 4.15
  data arrival time                                                 -3.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


1
