#! c:/iverilog/bin/vvp
:ivl_version "0.10.0 (devel)" "(s20130827)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_011336F8 .scope module, "adder_tb" "adder_tb" 2 1;
 .timescale 0 0;
v01132D58_0 .var "a", 0 0;
v01132DB0_0 .var "b", 0 0;
v01132E08_0 .net "carry", 0 0, L_0113E908;  1 drivers
v01132E60_0 .net "sum", 0 0, L_01012730;  1 drivers
S_011337C8 .scope module, "test" "adder" 2 7, 3 1 0, S_011336F8;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "carry"
    .port_info 3 /OUTPUT 1 "sum"
L_01012730 .functor XOR 1, v01132D58_0, v01132DB0_0, C4<0>, C4<0>;
L_0113E908 .functor AND 1, v01132D58_0, v01132DB0_0, C4<1>, C4<1>;
v010126D8_0 .net "a", 0 0, v01132D58_0;  1 drivers
v01012830_0 .net "b", 0 0, v01132DB0_0;  1 drivers
v01012888_0 .net "carry", 0 0, L_0113E908;  alias, 1 drivers
v01132D00_0 .net "sum", 0 0, L_01012730;  alias, 1 drivers
    .scope S_011336F8;
T_0 ;
    %vpi_call 2 9 "$dumpfile", "adder1bit.vcd" {0 0};
    %vpi_call 2 10 "$dumpvars" {0 0};
    %end;
    .thread T_0;
    .scope S_011336F8;
T_1 ;
    %set/v v01132D58_0, 1, 1;
    %set/v v01132DB0_0, 0, 1;
    %delay 10, 0;
    %set/v v01132D58_0, 0, 1;
    %set/v v01132DB0_0, 1, 1;
    %delay 10, 0;
    %set/v v01132D58_0, 0, 1;
    %set/v v01132DB0_0, 0, 1;
    %delay 10, 0;
    %set/v v01132D58_0, 1, 1;
    %set/v v01132DB0_0, 1, 1;
    %delay 10, 0;
    %vpi_call 2 25 "$finish" {0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "adder_1bit_tb.v";
    "adder_1bit.v";
