{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570873934118 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570873934127 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 12 17:52:13 2019 " "Processing started: Sat Oct 12 17:52:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570873934127 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1570873934127 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off nios2_SG_DMA_test -c nios2_SG_DMA_test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off nios2_SG_DMA_test -c nios2_SG_DMA_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1570873934127 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "nios2_SG_DMA_test_8_1200mv_85c_slow.vo C:/Users/winner/Desktop/vlc_uart/vlc_m_8x_syn_uart_3/simulation/modelsim/ simulation " "Generated file nios2_SG_DMA_test_8_1200mv_85c_slow.vo in folder \"C:/Users/winner/Desktop/vlc_uart/vlc_m_8x_syn_uart_3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1570873939261 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "nios2_SG_DMA_test_8_1200mv_0c_slow.vo C:/Users/winner/Desktop/vlc_uart/vlc_m_8x_syn_uart_3/simulation/modelsim/ simulation " "Generated file nios2_SG_DMA_test_8_1200mv_0c_slow.vo in folder \"C:/Users/winner/Desktop/vlc_uart/vlc_m_8x_syn_uart_3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1570873940395 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "nios2_SG_DMA_test_min_1200mv_0c_fast.vo C:/Users/winner/Desktop/vlc_uart/vlc_m_8x_syn_uart_3/simulation/modelsim/ simulation " "Generated file nios2_SG_DMA_test_min_1200mv_0c_fast.vo in folder \"C:/Users/winner/Desktop/vlc_uart/vlc_m_8x_syn_uart_3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1570873941500 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "nios2_SG_DMA_test.vo C:/Users/winner/Desktop/vlc_uart/vlc_m_8x_syn_uart_3/simulation/modelsim/ simulation " "Generated file nios2_SG_DMA_test.vo in folder \"C:/Users/winner/Desktop/vlc_uart/vlc_m_8x_syn_uart_3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1570873942562 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "nios2_SG_DMA_test_8_1200mv_85c_v_slow.sdo C:/Users/winner/Desktop/vlc_uart/vlc_m_8x_syn_uart_3/simulation/modelsim/ simulation " "Generated file nios2_SG_DMA_test_8_1200mv_85c_v_slow.sdo in folder \"C:/Users/winner/Desktop/vlc_uart/vlc_m_8x_syn_uart_3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1570873943416 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "nios2_SG_DMA_test_8_1200mv_0c_v_slow.sdo C:/Users/winner/Desktop/vlc_uart/vlc_m_8x_syn_uart_3/simulation/modelsim/ simulation " "Generated file nios2_SG_DMA_test_8_1200mv_0c_v_slow.sdo in folder \"C:/Users/winner/Desktop/vlc_uart/vlc_m_8x_syn_uart_3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1570873944284 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "nios2_SG_DMA_test_min_1200mv_0c_v_fast.sdo C:/Users/winner/Desktop/vlc_uart/vlc_m_8x_syn_uart_3/simulation/modelsim/ simulation " "Generated file nios2_SG_DMA_test_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/winner/Desktop/vlc_uart/vlc_m_8x_syn_uart_3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1570873945162 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "nios2_SG_DMA_test_v.sdo C:/Users/winner/Desktop/vlc_uart/vlc_m_8x_syn_uart_3/simulation/modelsim/ simulation " "Generated file nios2_SG_DMA_test_v.sdo in folder \"C:/Users/winner/Desktop/vlc_uart/vlc_m_8x_syn_uart_3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1570873946009 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4752 " "Peak virtual memory: 4752 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570873949630 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 12 17:52:29 2019 " "Processing ended: Sat Oct 12 17:52:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570873949630 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570873949630 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570873949630 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1570873949630 ""}
