// Seed: 355311937
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    input  tri   id_0,
    input  tri1  id_1
    , id_8,
    input  tri0  id_2,
    output logic id_3,
    output wor   id_4,
    input  logic id_5,
    input  tri   id_6
);
  xor primCall (id_3, id_0, id_8, id_6, id_2, id_5, id_1, id_9);
  always @(posedge 1) $display;
  initial begin : LABEL_0
    for (id_8 = 1; id_8; id_3 = id_5) begin : LABEL_0
      if (id_8) id_8 <= 1;
      else disable id_9;
      id_3 <= 1;
    end
  end
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
  wire id_10;
  assign {1'h0 + 1, 1} = id_1;
endmodule
