Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Oct 22 13:02:58 2025
| Host              : hvm1 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -file reports/hls_7_3_timing.rpt
| Design            : myproject
| Device            : xcvu13p-fhga2104
| Speed File        : -3  PRODUCTION 1.23 03-18-2019
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 115 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.162        0.000                      0                21936        0.012        0.000                      0                21936        2.005        0.000                       0                 10498  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.162        0.000                      0                21936        0.012        0.000                      0                21936        2.005        0.000                       0                 10498  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.162ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.005ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.162ns  (required time - arrival time)
  Source:                 fc1_input_V_ap_vld_preg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            grp_softmax_stable_ap_fixed_ap_fixed_7_3_5_3_0_softmax_config16_s_fu_529/mul_ln1118_4_reg_639_reg/DSP_OUTPUT_INST/CEP
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 0.128ns (3.771%)  route 3.266ns (96.229%))
  Logic Levels:           2  (BUFGCE=1 LUT3=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.072ns = ( 7.072 - 5.000 ) 
    Source Clock Delay      (SCD):    2.582ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.720ns (routing 0.849ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.452ns (routing 0.773ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.520     0.520 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.520    ap_clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.314     0.834    ap_clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.862 r  ap_clk_IBUF_BUFG_inst/O
    X5Y6 (CLOCK_ROOT)    net (fo=10517, routed)       1.720     2.582    ap_clk_IBUF_BUFG
    SLICE_X181Y468       FDRE                                         r  fc1_input_V_ap_vld_preg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y468       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.069     2.651 r  fc1_input_V_ap_vld_preg_reg/Q
                         net (fo=135, routed)         0.092     2.743    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_103/fc1_input_V_ap_vld_preg
    SLICE_X180Y468       LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.031     2.774 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_103/ap_ce_reg_i_1/O
                         net (fo=8, routed)           1.969     4.743    grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_103/CEP_bufg_place
    BUFGCE_X0Y176        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.771 r  grp_dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_103/ap_ce_reg_i_1_bufg_place/O
                         net (fo=3383, routed)        1.205     5.976    grp_softmax_stable_ap_fixed_ap_fixed_7_3_5_3_0_softmax_config16_s_fu_529/mul_ln1118_4_reg_639_reg/CEP
    DSP48E2_X24Y166      DSP_OUTPUT                                   r  grp_softmax_stable_ap_fixed_ap_fixed_7_3_5_3_0_softmax_config16_s_fu_529/mul_ln1118_4_reg_639_reg/DSP_OUTPUT_INST/CEP
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    AR14                                              0.000     5.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     5.000    ap_clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.317     5.317 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.317    ap_clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.317 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.279     5.596    ap_clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.620 r  ap_clk_IBUF_BUFG_inst/O
    X5Y6 (CLOCK_ROOT)    net (fo=10517, routed)       1.452     7.072    grp_softmax_stable_ap_fixed_ap_fixed_7_3_5_3_0_softmax_config16_s_fu_529/mul_ln1118_4_reg_639_reg/CLK
    DSP48E2_X24Y166      DSP_OUTPUT                                   r  grp_softmax_stable_ap_fixed_ap_fixed_7_3_5_3_0_softmax_config16_s_fu_529/mul_ln1118_4_reg_639_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.319     7.390    
                         clock uncertainty           -0.035     7.355    
    DSP48E2_X24Y166      DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_CEP)
                                                     -0.217     7.138    grp_softmax_stable_ap_fixed_ap_fixed_7_3_5_3_0_softmax_config16_s_fu_529/mul_ln1118_4_reg_639_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.138    
                         arrival time                          -5.976    
  -------------------------------------------------------------------
                         slack                                  1.162    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 layer6_out_4_V_reg_3140_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            layer8_out_4_V_reg_3300_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.053ns (49.074%)  route 0.055ns (50.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Net Delay (Source):      1.021ns (routing 0.513ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.571ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.221     0.221 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.221    ap_clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.221 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.365    ap_clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.382 r  ap_clk_IBUF_BUFG_inst/O
    X5Y6 (CLOCK_ROOT)    net (fo=10517, routed)       1.021     1.403    ap_clk_IBUF_BUFG
    SLICE_X167Y420       FDRE                                         r  layer6_out_4_V_reg_3140_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y420       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.441 r  layer6_out_4_V_reg_3140_reg[0]/Q
                         net (fo=6, routed)           0.034     1.475    layer6_out_4_V_reg_3140[0]
    SLICE_X167Y419       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.015     1.490 r  layer8_out_4_V_reg_3300[5]_i_1/O
                         net (fo=1, routed)           0.021     1.511    call_ret4_normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s_fu_317_ap_return_4[5]
    SLICE_X167Y419       FDRE                                         r  layer8_out_4_V_reg_3300_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.406     0.406 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.406    ap_clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.406 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.587    ap_clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.606 r  ap_clk_IBUF_BUFG_inst/O
    X5Y6 (CLOCK_ROOT)    net (fo=10517, routed)       1.129     1.735    ap_clk_IBUF_BUFG
    SLICE_X167Y419       FDRE                                         r  layer8_out_4_V_reg_3300_reg[5]/C
                         clock pessimism             -0.283     1.453    
    SLICE_X167Y419       FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.499    layer8_out_4_V_reg_3300_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.012    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.212         5.000       3.788      RAMB18_X11Y166  grp_softmax_stable_ap_fixed_ap_fixed_7_3_5_3_0_softmax_config16_s_fu_529/invert_table2_U/softmax_stable_ap_fixed_ap_fixed_7_3_5_3_0_softmax_config16_s_invert_table2_rom_U/q0_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.495         2.500       2.005      RAMB18_X11Y166  grp_softmax_stable_ap_fixed_ap_fixed_7_3_5_3_0_softmax_config16_s_fu_529/invert_table2_U/softmax_stable_ap_fixed_ap_fixed_7_3_5_3_0_softmax_config16_s_invert_table2_rom_U/q0_reg/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.495         2.500       2.005      RAMB18_X11Y166  grp_softmax_stable_ap_fixed_ap_fixed_7_3_5_3_0_softmax_config16_s_fu_529/invert_table2_U/softmax_stable_ap_fixed_ap_fixed_7_3_5_3_0_softmax_config16_s_invert_table2_rom_U/q0_reg/CLKARDCLK



