Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c695451237034e408de18d4dfab1c60f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i_Tx_Active' [C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.srcs/sources_1/new/fsm_tb.sv:54]
WARNING: [VRFC 10-3091] actual bit length 384 differs from formal bit length 96 for port 'i_Source_Mem_Dout' [C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.srcs/sources_1/new/fsm_tb.sv:56]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/josep/GitHub/ELEC4320-Project/hw/hw.srcs/sources_1/new/fsm_tb.sv:56]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_fsm_sv
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.fsm_tb
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
