DEF_STAT(DRAM_PRECHARGE, COUNT, NO_RATIO)
DEF_STAT(DRAM_ACTIVATE, COUNT, NO_RATIO)
DEF_STAT(DRAM_COLUMN, COUNT, NO_RATIO)

DEF_STAT(DRAM_AVG_LATENCY_BASE, COUNT, NO_RATIO)
DEF_STAT(DRAM_AVG_LATENCY, RATIO, DRAM_AVG_LATENCY_BASE)

DEF_STAT(BANDWIDTH_TOT, COUNT, NO_RATIO)

DEF_STAT(DRAM_CHANNEL0_BANDWIDTH_SATURATED, COUNT, NO_RATIO)
DEF_STAT(DRAM_CHANNEL1_BANDWIDTH_SATURATED, COUNT, NO_RATIO)
DEF_STAT(DRAM_CHANNEL2_BANDWIDTH_SATURATED, COUNT, NO_RATIO)
DEF_STAT(DRAM_CHANNEL3_BANDWIDTH_SATURATED, COUNT, NO_RATIO)
DEF_STAT(DRAM_CHANNEL4_BANDWIDTH_SATURATED, COUNT, NO_RATIO)
DEF_STAT(DRAM_CHANNEL5_BANDWIDTH_SATURATED, COUNT, NO_RATIO)
DEF_STAT(DRAM_CHANNEL6_BANDWIDTH_SATURATED, COUNT, NO_RATIO)
DEF_STAT(DRAM_CHANNEL7_BANDWIDTH_SATURATED, COUNT, NO_RATIO)

DEF_STAT(DRAM_CHANNEL0_DBUS_IDLE, COUNT, NO_RATIO)
DEF_STAT(DRAM_CHANNEL1_DBUS_IDLE, COUNT, NO_RATIO)
DEF_STAT(DRAM_CHANNEL2_DBUS_IDLE, COUNT, NO_RATIO)
DEF_STAT(DRAM_CHANNEL3_DBUS_IDLE, COUNT, NO_RATIO)
DEF_STAT(DRAM_CHANNEL4_DBUS_IDLE, COUNT, NO_RATIO)
DEF_STAT(DRAM_CHANNEL5_DBUS_IDLE, COUNT, NO_RATIO)
DEF_STAT(DRAM_CHANNEL6_DBUS_IDLE, COUNT, NO_RATIO)
DEF_STAT(DRAM_CHANNEL7_DBUS_IDLE, COUNT, NO_RATIO)

