"use strict";(self.webpackChunknotes=self.webpackChunknotes||[]).push([[65084],{71407:(e,n,l)=>{l.r(n),l.d(n,{assets:()=>d,contentTitle:()=>o,default:()=>g,frontMatter:()=>s,metadata:()=>i,toc:()=>c});const i=JSON.parse('{"id":"language/verilog/behavior","title":"Behavior","description":"- reg = net/reg: \u5de6\u5f0f\u53ea\u80fd\u662f reg.","source":"@site/content/language/verilog/behavior.md","sourceDirName":"language/verilog","slug":"/language/verilog/behavior","permalink":"/notes/language/verilog/behavior","draft":false,"unlisted":false,"editUrl":"https://github.com/sabertazimi/notes/edit/main/content/language/verilog/behavior.md","tags":[{"inline":true,"label":"Language","permalink":"/notes/tags/language"},{"inline":true,"label":"Verilog","permalink":"/notes/tags/verilog"},{"inline":true,"label":"Behavior","permalink":"/notes/tags/behavior"}],"version":"current","lastUpdatedBy":"Sabertaz","lastUpdatedAt":1769518084000,"sidebarPosition":12,"frontMatter":{"sidebar_position":12,"tags":["Language","Verilog","Behavior"]},"sidebar":"tutorialSidebar","previous":{"title":"Dataflow","permalink":"/notes/language/verilog/dataflow"},"next":{"title":"State Machine","permalink":"/notes/language/verilog/state-machine"}}');var r=l(35656),a=l(86145);const s={sidebar_position:12,tags:["Language","Verilog","Behavior"]},o="Behavior",d={},c=[{value:"\u65f6\u5ef6\u63a7\u5236",id:"\u65f6\u5ef6\u63a7\u5236",level:2},{value:"\u4e8b\u4ef6\u63a7\u5236",id:"\u4e8b\u4ef6\u63a7\u5236",level:2},{value:"\u8bed\u53e5\u5185/\u95f4\u63a7\u5236",id:"\u8bed\u53e5\u5185\u95f4\u63a7\u5236",level:2},{value:"Always",id:"always",level:2},{value:"If Else",id:"if-else",level:2},{value:"Case",id:"case",level:2},{value:"Loop",id:"loop",level:2},{value:"For",id:"for",level:3},{value:"Repeat",id:"repeat",level:3},{value:"Forever",id:"forever",level:3},{value:"Force and Release",id:"force-and-release",level:2},{value:"Blocking and Non-Blocking",id:"blocking-and-non-blocking",level:2},{value:"Disable",id:"disable",level:2},{value:"Delay",id:"delay",level:2}];function t(e){const n={code:"code",h1:"h1",h2:"h2",h3:"h3",header:"header",li:"li",pre:"pre",strong:"strong",ul:"ul",...(0,a.R)(),...e.components};return(0,r.jsxs)(r.Fragment,{children:[(0,r.jsx)(n.header,{children:(0,r.jsx)(n.h1,{id:"behavior",children:"Behavior"})}),"\n",(0,r.jsxs)(n.ul,{children:["\n",(0,r.jsxs)(n.li,{children:[(0,r.jsx)(n.code,{children:"reg = net/reg"}),": \u5de6\u5f0f\u53ea\u80fd\u662f ",(0,r.jsx)(n.code,{children:"reg"}),"."]}),"\n"]}),"\n",(0,r.jsx)(n.h2,{id:"\u65f6\u5ef6\u63a7\u5236",children:"\u65f6\u5ef6\u63a7\u5236"}),"\n",(0,r.jsx)(n.pre,{children:(0,r.jsx)(n.code,{className:"language-verilog",children:"#num\n\nparameter cycle = 30;\n\n# 2\n# cycle/2\n"})}),"\n",(0,r.jsx)(n.h2,{id:"\u4e8b\u4ef6\u63a7\u5236",children:"\u4e8b\u4ef6\u63a7\u5236"}),"\n",(0,r.jsx)(n.pre,{children:(0,r.jsx)(n.code,{className:"language-verilog",children:"@(*);\n@( sel, a, b);\n@(sel or a or b);\n@(posedge CLK);\n@(negedge CLK);\n"})}),"\n",(0,r.jsx)(n.h2,{id:"\u8bed\u53e5\u5185\u95f4\u63a7\u5236",children:"\u8bed\u53e5\u5185/\u95f4\u63a7\u5236"}),"\n",(0,r.jsx)(n.pre,{children:(0,r.jsx)(n.code,{className:"language-verilog",children:"q = @(posedge clk_iol) d; // \u8bed\u53e5\u5185\u4e8b\u4ef6\u63a7\u5236\n\n@(posedge clk_iol)        // \u8bed\u53e5\u95f4\u4e8b\u4ef6\u63a7\u5236\n    q = temp;\n"})}),"\n",(0,r.jsx)(n.h2,{id:"always",children:"Always"}),"\n",(0,r.jsx)(n.pre,{children:(0,r.jsx)(n.code,{className:"language-verilog",children:"always @(\u4e8b\u4ef61, \u4e8b\u4ef62, ...)\n    begin\n        ...;\n    end\n"})}),"\n",(0,r.jsx)(n.h2,{id:"if-else",children:"If Else"}),"\n",(0,r.jsxs)(n.ul,{children:["\n",(0,r.jsx)(n.li,{children:"\u5fc5\u987b\u6dfb\u52a0 else"}),"\n"]}),"\n",(0,r.jsx)(n.pre,{children:(0,r.jsx)(n.code,{className:"language-verilog",children:"if (condition1)\n    begin\n        ...;\n    end\nelse if (condition2)\n    begin\n        ...;\n    end\nelse\n    begin\n        ...;\n    end\n"})}),"\n",(0,r.jsx)(n.h2,{id:"case",children:"Case"}),"\n",(0,r.jsxs)(n.ul,{children:["\n",(0,r.jsxs)(n.li,{children:["expr: \u5e38\u91cf/\u53d8\u91cf/\u8fde\u63a5\u8fd0\u7b97\u7b26","/x/z"]}),"\n",(0,r.jsx)(n.li,{children:"casex: \u5f53\u8f93\u5165\u67d0\u4e00\u4f4d\u4e3a x/z \u65f6\uff0c\u5ffd\u7565\u6b64\u4f4d\u5339\u914d(\u6052\u5c06\u6b64\u4f4d\u5339\u914d\u4e3a\u771f)"}),"\n",(0,r.jsx)(n.li,{children:"casez: \u5f53\u8f93\u5165\u67d0\u4e00\u4f4d\u4e3a z \u65f6\uff0c\u5ffd\u7565\u6b64\u4f4d\u5339\u914d(\u6052\u5c06\u6b64\u4f4d\u5339\u914d\u4e3a\u771f)"}),"\n"]}),"\n",(0,r.jsx)(n.pre,{children:(0,r.jsx)(n.code,{className:"language-verilog",children:"case (expr)\n    item 1:\n        begin\n            ...;\n        end\n    item 2:\n        begin\n            ...;\n        end\n    item 3:\n        begin\n            ...;\n        end\n    default:\n        ...;\nendcase\n"})}),"\n",(0,r.jsx)(n.h2,{id:"loop",children:"Loop"}),"\n",(0,r.jsx)(n.h3,{id:"for",children:"For"}),"\n",(0,r.jsx)(n.pre,{children:(0,r.jsx)(n.code,{className:"language-verilog",children:"for (\u5faa\u73af\u521d\u503c; \u5faa\u73af\u6761\u4ef6; \u63a7\u5236\u90e8\u5206)\n    begin\n        ...;\n    end\n"})}),"\n",(0,r.jsx)(n.h3,{id:"repeat",children:"Repeat"}),"\n",(0,r.jsxs)(n.ul,{children:["\n",(0,r.jsxs)(n.li,{children:["initial for ",(0,r.jsx)(n.strong,{children:"test bench"})]}),"\n",(0,r.jsxs)(n.li,{children:["\u5f53\u9700 if/else \u8fdb\u884c\u65ad\u8a00\u65f6,\u6ce8\u610f ",(0,r.jsx)(n.strong,{children:"\u5ef6\u65f6"})," \u9020\u6210\u7684\u9519\u8bef\u903b\u8f91"]}),"\n"]}),"\n",(0,r.jsx)(n.pre,{children:(0,r.jsx)(n.code,{className:"language-verilog",children:"// \u91cd\u590d\u4e8b\u4ef6\u63a7\u5236:\n// \u5148\u8ba1\u7b97\u597d\u53f3\u503c, \u7b49\u5f85\u65f6\u949f clk \u4e0a\u51fa\u73b02\u4e2a\u8d1f\u8df3\u53d8\u6cbf, \u518d\u628a\u53f3\u503c\u8d4b\u7ed9 result\nresult = repeat (2) @(negedge clk) hw_data + hr_data;\n\n// repeat \u5faa\u73af\u8bed\u53e5:\nrepeat (2)\n    @(posedge clk) result = hw_data + hr_data;\n"})}),"\n",(0,r.jsx)(n.pre,{children:(0,r.jsx)(n.code,{className:"language-verilog",children:"initial begin\n    inc_DAC = 1'b1;\n\n    repeat(4095) @(posedge clk); // bring DAC right up to point of rollover\n    inc_DAC = 1'b0;\n    inc_sym = 1'b1;\n\n    repeat(7)@(posedge clk); // bring sample count up to 7\n    inc_sym = 1'b0;\nend\n\ninitial begin\n    #100 $finish; // run simulation for 100 units\nend\n"})}),"\n",(0,r.jsx)(n.h3,{id:"forever",children:"Forever"}),"\n",(0,r.jsx)(n.pre,{children:(0,r.jsx)(n.code,{className:"language-verilog",children:"// $stop, $finish \u53ef\u4ee5\u7ec8\u6b62 forever loop\nforever #10 clk = ~ clk;\n"})}),"\n",(0,r.jsx)(n.h2,{id:"force-and-release",children:"Force and Release"}),"\n",(0,r.jsx)(n.pre,{children:(0,r.jsx)(n.code,{className:"language-verilog",children:"initial\n    begin\n        force test_reset = penalty & rtc_intr;\n        #5;\n        release test_reset;\n    end\n"})}),"\n",(0,r.jsx)(n.h2,{id:"blocking-and-non-blocking",children:"Blocking and Non-Blocking"}),"\n",(0,r.jsxs)(n.ul,{children:["\n",(0,r.jsxs)(n.li,{children:["Blocking(",(0,r.jsx)(n.code,{children:"="}),"): \u987a\u5e8f\u6267\u884c"]}),"\n",(0,r.jsxs)(n.li,{children:["Non-Blocking(",(0,r.jsx)(n.code,{children:"<="}),"): \u5e76\u884c\u6267\u884c"]}),"\n"]}),"\n",(0,r.jsx)(n.pre,{children:(0,r.jsx)(n.code,{className:"language-verilog",children:"output = input_logic;\n\noutput <= input_logic;\n"})}),"\n",(0,r.jsx)(n.h2,{id:"disable",children:"Disable"}),"\n",(0,r.jsx)(n.pre,{children:(0,r.jsx)(n.code,{className:"language-verilog",children:'begin : break\n    for (i = 0; i < n; i = i+1) begin : continue\n        @(posedge clk)\n        if (a == 0) // "continue" loop\n            disable continue;\n        if (a == b) // "break" from loop\n            disable break;\n        statement1\n        statement2\n    end\nend\n'})}),"\n",(0,r.jsx)(n.h2,{id:"delay",children:"Delay"}),"\n",(0,r.jsxs)(n.ul,{children:["\n",(0,r.jsx)(n.li,{children:"\u8bed\u53e5\u5185\u65f6\u5ef6"}),"\n",(0,r.jsx)(n.li,{children:"\u8bed\u53e5\u95f4\u65f6\u5ef6"}),"\n",(0,r.jsx)(n.li,{children:"\u8bed\u53e5\u5185\u65f6\u5ef6\u671f\u95f4\uff1a\u53f3\u503c\u4fdd\u6301\u7a33\u5b9a\u4e0d\u53d8\uff0c\u624d\u53ef\u6210\u529f\u8d4b\u7ed9\u5de6\u503c"}),"\n"]}),"\n",(0,r.jsx)(n.pre,{children:(0,r.jsx)(n.code,{className:"language-verilog",children:"sum = (a ^ b) ^ cin;\n#4 t1 = a & cin;\n"})})]})}function g(e={}){const{wrapper:n}={...(0,a.R)(),...e.components};return n?(0,r.jsx)(n,{...e,children:(0,r.jsx)(t,{...e})}):t(e)}},86145:(e,n,l)=>{l.d(n,{R:()=>s,x:()=>o});var i=l(57140);const r={},a=i.createContext(r);function s(e){const n=i.useContext(a);return i.useMemo((function(){return"function"==typeof e?e(n):{...n,...e}}),[n,e])}function o(e){let n;return n=e.disableParentContext?"function"==typeof e.components?e.components(r):e.components||r:s(e.components),i.createElement(a.Provider,{value:n},e.children)}}}]);