<!--                                                                      -->
<!--                                                                      -->
<!-- Generated by Semifore, Inc. csrCompile                               -->
<!--    HTML output                                                       -->
<html>
 <head>
  <title>Addressmap Information for 'minion_csr'</title>
  <meta http-equiv="Cache-Control" content="no-store, no-cache, must-revalidate">
  <meta http-equiv="Expires" content="0">
  <meta http-equiv="Pragma" content="no-cache">
  <meta http-equiv="content-type" content="text/html; charset=utf-8">
  <style type="text/css">
   /*
    * Copyright (c) SEMIFORE, INC. 2006-2015. All rights reserved.
    *
    * This software and documentation constitute an unpublished work and
    * contain valuable trade secrets and proprietary information belonging
    * to Semifore, Inc.  None of the foregoing material may be copied,
    * duplicated or disclosed without the express written permission of
    * Semifore, Inc.
    * SEMIFORE, INC. EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES CONCERNING
    * THIS SOFTWARE AND DOCUMENTATION, INCLUDING ANY WARRANTIES OF
    * MERCHANTABILITY AND/OR FITNESS FOR ANY PARTICULAR PURPOSE,
    * AND WARRANTIES OF PERFORMANCE, AND ANY WARRANTY THAT
    * MIGHT OTHERWISE ARISE FROM COURSE OF DEALING OR USAGE OF
    * TRADE. NO WARRANTY IS EITHER EXPRESS OR IMPLIED WITH RESPECT
    * TO THE USE OF THE SOFTWARE OR DOCUMENTATION.
    * Under no circumstances shall Semifore, Inc. be liable for incidental,
    * special, indirect, direct or consequential damages or loss of profits,
    * interruption of business, or related expenses which may arise from use
    * of this software or documentation, including but not limited to those
    * resulting from defects in software and/or documentation, or loss or
    * inaccuracy of data of any kind.
   */
   
   /*
    * csrStyles.css
    *
    * $Revision: 1.20 $
    * $Date: 2015/09/06 01:23:08 $
    *
    * @(#)$Id: csrStyles.css,v 1.20 2015/09/06 01:23:08 weber Exp $
    *
    * These are the CSS Styles attributes for the HTML pages
    *
   */
   
   body {
   	font: normal 10pt auto  Arial, Helvetica, sans-serif;
   	margin: 0px;
           text-align: left;
           padding: 0px;
   	color: #4f6b72;
   	background-color: #e7e7e7;
   }
   
   a {
   	color: #c75f3e;
   	font: normal 10pt auto  Arial, Helvetica, sans-serif;
   
   
   
   }
   
   div {
   	font: normal 10pt auto  Arial, Helvetica, sans-serif;
   }
   
   table {
   	border-right: 1px solid #C1DAD7;
   	border-left: 1px solid #C1DAD7;
   	border-bottom: 1px solid #C1DAD7;
   	border-top: 1px solid #C1DAD7;
   	background-color: #fff;
   
   
   	border-collapse: collapse;
   	margin-top: 2px;
   	margin-bottom: 2px;
   }
   
   
   th {
   	font: bold 7pt  Arial, Helvetica, sans-serif;
   	color: #4f6b72;
   	border-right: 1px solid #C1DAD7;
   	border-left: 1px solid #C1DAD7;
   	border-bottom: 1px solid #C1DAD7;
   	border-top: 1px solid #C1DAD7;
   
   	letter-spacing: 1px;
   	text-align: left;
   	padding: 6px 6px 6px 12px;
   	background-color: #CAE8EA;
   }
   
   th.component {
           background-color: #FFCCFF;
   }
   
   th.addressmap {
           background-color: #CAE8EA;
   }
   
   th.register {
   	background-color: #CCFFCC;
   }
   
   th.group {
   	background-color: #FFFFCC;
   }
   
   th.union {
   	background-color: #CCCC00;
   }
   
   th.wideregister {
   	background-color: #FFCCCC;
   }
   
   th.memory {
   	background-color: #CCCCFF;
   }
   
   th.widememory {
   	background-color: #FF88FF;
   }
   
   th.submemory {
   	background-color: #CCCCFF;
   }
   
   th.field {
   	background-color: #CCFFFF;
   }
   
   
   td {
   	border-right: 1px solid #C1DAD7;
   	border-left: 1px solid #C1DAD7;
   	border-bottom: 1px solid #C1DAD7;
   	border-top: 1px solid #C1DAD7;
   	background-color: #fff;
   	padding: 6px 6px 6px 12px;
   	color: #4f6b72;
   	text-align: left;
   }
   
   td.noborder {
   	border-right: 0px none #C1DAD7;
   	border-left: 0px none #C1DAD7;
   	border-bottom: 0px none #C1DAD7;
   	border-top: 0px none #C1DAD7;
   	background-color: #FFF;
   	text-align: left;
   }
   
   .addrMapClass
   {
   }
   
   
   .addrMapContent
   {
   }
   
   .frdiv {
   	float: right;
   }
   
   .fldiv {
   	float: left;
   	margin-right: 10px;
   }
   
   .window 
   {
     background-color: white; 
     border-color:  #7BA7E1;
     border-style: solid; 
     border-width: 1px;
     margin: 0px;
     padding: 0px;
     position: absolute;
     visibility: hidden;
   }
   
   .windowTitleBar 
   {
     background-color: #7BA7E1;
     border-style: none;
     color: white;
     font: bold 11pt auto  Arial, Helvetica, sans-serif;	
     margin-left: 6px;
     margin-right: 6px;
   }
   
   .windowList 
   {
     background-color: white;
     border-style: none; 
     border-width: 0px;
     margin: 0px;
     padding: 2px;
     position: absolute;
     left: 10px;
     top: 100px;
     width: 100px;
     height: 200px;
     visibility: hidden;
   }
   
   .windowListArea 
   {
     background-color: white;
     border-style: none; 
     border-width: 0px;
     text-align: center;
     margin: 0px 0px 0px 0px;
     overflow: auto;
     
   }
  </style>
  <script type="text/javascript">
   /*
    * Copyright (c) SEMIFORE, INC. 2006-2018. All rights reserved.
    *
    * This software and documentation constitute an unpublished work and
    * contain valuable trade secrets and proprietary information belonging
    * to Semifore, Inc.  None of the foregoing material may be copied,
    * duplicated or disclosed without the express written permission of
    * Semifore, Inc.
    * SEMIFORE, INC. EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES CONCERNING
    * THIS SOFTWARE AND DOCUMENTATION, INCLUDING ANY WARRANTIES OF
    * MERCHANTABILITY AND/OR FITNESS FOR ANY PARTICULAR PURPOSE,
    * AND WARRANTIES OF PERFORMANCE, AND ANY WARRANTY THAT
    * MIGHT OTHERWISE ARISE FROM COURSE OF DEALING OR USAGE OF
    * TRADE. NO WARRANTY IS EITHER EXPRESS OR IMPLIED WITH RESPECT
    * TO THE USE OF THE SOFTWARE OR DOCUMENTATION.
    * Under no circumstances shall Semifore, Inc. be liable for incidental,
    * special, indirect, direct or consequential damages or loss of profits,
    * interruption of business, or related expenses which may arise from use
    * of this software or documentation, including but not limited to those
    * resulting from defects in software and/or documentation, or loss or
    * inaccuracy of data of any kind.
   */
   
   /*
    * csrJava.js
    *
    * $Revision: 1.75 $
    * $Date: 2018/02/22 02:35:02 $
    *
    * @(#)$Id: csrJava.js,v 1.75 2018/02/22 02:35:02 weber Exp $
    *
    * These are the Java Script functions for the HTML pages.
    *
   */
   
   var xmlDoc                   = 0;
   var debug                    = 0;
   var def_lookup_table         = new Array();
   var object_array             = new Array();
   var topDefinition_array      = new Array();
   var topObjectRefNames_array  = new Array();
   var definitions_array        = new Array();
   var csrNode_array            = new Array();
   var globalShowFileInfo       = false;
   var globalShowHeaderFileInfo = false;
   var globalShowEnumInfo       = false;
   var fileInfoDiv              = null;
   
   function csrNode() {
     this.referenceType = 0;
     this.referenceName = 0;
     this.definitionPtr = 0;
     this.objectIndex   = 0;
     this.divParent     = 0;
     this.divChild      = 0;
     this.visibility    = 0;
     this.addressMapWindow = 0;
     
     this.click = function() {
       if ( this.visibility == 0 )
       {
         //      alert('open ' + this.referenceName);
         printDefinition(this);
         this.visibility = 1;
         
         // window.location.hash = this.referenceName + 'Link';
         // if (mouseposy > 700 ) scrollBy(0,100);
       } else
       {
         //      alert('close' +  this.referenceName);
         this.divParent.removeChild(this.divChild);
         this.visibility = 0;
   
         //window.location.hash = this.referenceName + 'Link';
         
       }
     }
   
     this.expand = function() {
       if ( this.visibility == 0 )
       this.click();
     }
   
     this.collapse = function() {
       if (this.visibility == 1 )
       this.click();
     }
   
     this.showFileInfo = function () {
        return globalShowFileInfo;
     }
   
     this.showHeaderFileInfo = function () {
        return globalShowHeaderFileInfo;
     }
   
     this.showEnumInfo = function () {
        return globalShowEnumInfo;
     }
   }
   
   //debug alrets
   function alertd( msg ) 
   {
     if (debug) 
       alert(msg);
   }
   
   var mouseposx = 0;
   var mouseposy = 0;
   
   function getMousePos(e) {
     
   	if (!e) var e = window.event;
   	
   	if (e.pageX || e.pageY) 	{
   		mouseposx = e.pageX;
   		mouseposy = e.pageY;
   	}
   	else if (e.clientX || e.clientY) 	{
   		mouseposx = e.clientX + document.body.scrollLeft
   			+ document.documentElement.scrollLeft;
   		mouseposy = e.clientY + document.body.scrollTop
   			+ document.documentElement.scrollTop;
   	}
   }
   
   function redrawAll ()
   {
      var topObject;
   
      for (var i=0; i < topObjectRefNames_array.length; i++) {
         topObject = csrNodeLookup(i,topObjectRefNames_array[i]);
         if (topObject != null) {
            topObject.click();
            topObject.click();
         }
      }
   }
   
   function globalFileInfoCheckBox_click ()
   {
      var checkbox = document.getElementById('globalFileInfoCheckBox');
   
      if (checkbox != null) {
         globalShowFileInfo = checkbox.checked;
   
         if (globalShowFileInfo) {
            printFileInfo();
         }
         else {
            var docinfo = document.getElementById('docinfo');
            if ((docinfo != null) && (fileInfoDiv != null)) {
               docinfo.removeChild(fileInfoDiv);
            }
         }
         redrawAll();
      }
   }
   
   function globalHeaderFileInfoCheckBox_click ()
   {
      var checkbox = document.getElementById('globalHeaderFileInfoCheckBox');
   
      if (checkbox != null) {
         globalShowHeaderFileInfo = checkbox.checked;
         redrawAll();
      }
   }
   
   function globalEnumInfoCheckBox_click ()
   {
      var checkbox = document.getElementById('globalEnumInfoCheckBox');
   
      if (checkbox != null) {
         globalShowEnumInfo = checkbox.checked;
         redrawAll();
      }
   }
   
   //import XML
   function importXML(xmlId)
   {
      xmlDoc = document.getElementById(xmlId);
      if (xmlDoc) {
         init();
      }
   }
   
   
   //parser helpers
   function getNodes_tag(node, tag)
   {
      return node.getElementsByTagName('csr:' + tag);
   }
   
   function getNodeValue_tag(node, tag)
   {
      var nodelist;
   
      nodelist = node.getElementsByTagName('csr:' + tag);
      if (nodelist.length > 0) {
         if (nodelist[0].firstChild) {
            return nodelist[0].firstChild.nodeValue;
         }
         else {
            return '';
         }
      }
      else {
         return '';
      }
   }
   
   function getNodeValue(node)
   {
     for (var i=0; node[0].childNodes.length; i++ )
       {
         
         if (node[0].childNodes[i].nodeType != 1) continue;
         return node[0].childNodes[i].firstChild.nodeValue
   
       }
   }
   
   function getNodeValue_description(node) 
   {
     var description = getNodes_tag(node,'description');
   
     if (description.length < 1)
       return '';
   
     var ptags = getNodes_tag(description[0],'p');
     var ret_string = '';
     
     for (var i=0; i < ptags.length; i++) {
        if (ptags[i].firstChild) {
           ret_string += '<p>' + ptags[i].firstChild.nodeValue + '</p>';
        }
        else {
           ret_string += '<p></p>';
        }
     }
     
     return ret_string;
   }
   
   function getNodeValue_attributes(node)
   {
      var attributesTag = getNodes_tag(node,'attributes');
   
      if (attributesTag.length < 1)
         return '';
      var attributeTags = getNodes_tag(attributesTag[0],'attribute');
      var result = '';
      var i;
   
      for (i=0; i < attributeTags.length; i++) {
         if (attributeTags[i].firstChild) {
            result += attributeTags[i].firstChild.nodeValue + '<br>';
         }
      }
   
      return result;
   }
   
   function getNodeValue_fieldAttributes(node)
   {
      var attributesTag = getNodes_tag(node,'fieldAttributes');
   
      if (attributesTag.length < 1)
         return '';
      var attributeTags = getNodes_tag(attributesTag[0],'attribute');
      var result = '';
      var i;
   
      for (i=0; i < attributeTags.length; i++) {
         if (attributeTags[i].firstChild) {
            result += attributeTags[i].firstChild.nodeValue + '<br>';
         }
      }
   
      return result;
   }
   
   function init() 
   {
     setGlobals();
   
     if (globalShowFileInfo) {
        printFileInfo();
     }
     
     printTopObjects();
     
   }
   
   function printHeader() 
   {
     header = document.getElementById('docheader');
     //header.innerHTML = "Header Text Goes Here";
   }
   
   
   function printFooter() 
   {
     footer = document.getElementById('docfooter');
     //footer.innerHTML = "Footer Text Goes Here";
   }
   
   
   function setGlobals() 
   {
     var checkbox;
   
     alertd(xmlDoc);
   
     checkbox = document.getElementById('globalFileInfoCheckBox');
     if (checkbox != null) {
        globalShowFileInfo = checkbox.checked;
     }
     checkbox = document.getElementById('globalHeaderFileInfoCheckBox');
     if (checkbox != null) {
        globalShowHeaderFileInfo = checkbox.checked;
     }
     checkbox = document.getElementById('globalEnumInfoCheckBox');
     if (checkbox != null) {
        globalShowEnumInfo = checkbox.checked;
     }
   
     // get the object elements
     object_array = getNodes_tag(xmlDoc,'csrObject');
     alertd('number of object_array elements=' + object_array.length);
   
     // create 2D lookup table array
     for (var i=0; i < object_array.length; i++)
       {
         def_lookup_table[i] = new Object();
         csrNode_array[i] = new Object();
       }
   
     // get the top definition elements
     for (var i=0; i < object_array.length; i++ )
       {
         topDefinition_array[i] = getNodes_tag(object_array[i],'topDefinition'); 
       }
     alertd('number of topDefinition_array elements=' + topDefinition_array.length);
   
     // get the referenece names of the top level modules
     for (var i=0; i < topDefinition_array.length; i++)
       {
         topObjectRefNames_array[i] = getNodeValue(topDefinition_array[i]);
         alertd('topObjectRefNames_array[' + i + ']=' + topObjectRefNames_array[i]);
       }
     
      
     // get definition elements
     for (var i=0; i < object_array.length; i++) 
       {
         definitions_array[i] = getNodes_tag(object_array[i],'definition');
       }
     alertd('number of definitions_array element=' + definitions_array.length);
     //alertd('definitions_array[0] =' + definitions_array[0].length + ' elements');
   
     // populate the definitions lookup table
     for ( var i=0; i < object_array.length; i++) 
       {
         for (var j=0; j < definitions_array[i].length; j++)
   	{
   	  referenceName = getNodeValue_tag(definitions_array[i][j], "referenceName");
   	  referenceType = getNodeValue_tag(definitions_array[i][j], "referenceType");
   	  def_lookup_table[i][referenceName] = definitions_array[i][j];
   	  
   	  var csrNode_obj = new csrNode();
   
   	  csrNode_obj.referenceName = referenceName;
   	  csrNode_obj.referenceType = referenceType;
   	  csrNode_obj.definitionPtr = definitions_array[i][j];
   	  csrNode_obj.objectIndex   = i;
   	  
   	  csrNode_array[i][referenceName] = csrNode_obj;
   	}
       
       }
   }
   
   
   function printFileInfo()
   {
      var docinfo = document.getElementById('docinfo');
   
      if (docinfo != null) {
         var inputFilesNodes = getNodes_tag(xmlDoc,'inputFiles');
         var includedFilesNodes = getNodes_tag(xmlDoc,'includedFiles');
         var configurationFilesNodes = getNodes_tag(xmlDoc,'configurationFiles');
         var fileNodes;
         var filename;
         var fileversionNodes;
         var table;
         var body;
         var row;
         var cell;
   
         fileInfoDiv = document.createElement('DIV');
   
         if (inputFilesNodes.length > 0) {
            table = document.createElement('TABLE');
            body = document.createElement('TBODY');
            row = document.createElement('TR');
            cell = document.createElement('TD');
            cell.innerHTML = 'Input Filename';
            row.appendChild(cell);
            cell = document.createElement('TD');
            cell.innerHTML = 'Version';
            row.appendChild(cell);
            body.appendChild(row);
            fileNodes = getNodes_tag(inputFilesNodes[0],'file');
            for (var i = 0; i < fileNodes.length; i++) {
               filename = getNodeValue_tag(fileNodes[i],'filename');
               if (filename != '') {
                  row = document.createElement('TR');
                  cell = document.createElement('TD');
                  cell.innerHTML = filename;
                  row.appendChild(cell);
                  fileversion = getNodeValue_tag(fileNodes[i],'fileversion');
                  if (fileversion != '') {
                     cell = document.createElement('TD');
                     cell.innerHTML = fileversion;
                     row.appendChild(cell);
                  }
                  body.appendChild(row);
               }
            }
            table.appendChild(body);
            fileInfoDiv.appendChild(table);
         }
   
         if (includedFilesNodes.length > 0) {
            table = document.createElement('TABLE');
            body = document.createElement('TBODY');
            row = document.createElement('TR');
            cell = document.createElement('TD');
            cell.innerHTML = 'Included Filename';
            row.appendChild(cell);
            cell = document.createElement('TD');
            cell.innerHTML = 'Version';
            row.appendChild(cell);
            body.appendChild(row);
            fileNodes = getNodes_tag(includedFilesNodes[0],'file');
            for (var i = 0; i < fileNodes.length; i++) {
               filename = getNodeValue_tag(fileNodes[i],'filename');
               if (filename != '') {
                  row = document.createElement('TR');
                  cell = document.createElement('TD');
                  cell.innerHTML = filename;
                  row.appendChild(cell);
                  fileversion = getNodeValue_tag(fileNodes[i],'fileversion');
                  if (fileversion != '') {
                     cell = document.createElement('TD');
                     cell.innerHTML = fileversion;
                     row.appendChild(cell);
                  }
                  body.appendChild(row);
               }
            }
            table.appendChild(body);
            fileInfoDiv.appendChild(table);
         }
   
         if (configurationFilesNodes.length > 0) {
            table = document.createElement('TABLE');
            body = document.createElement('TBODY');
            row = document.createElement('TR');
            cell = document.createElement('TD');
            cell.innerHTML = 'Configuration Filename';
            row.appendChild(cell);
            cell = document.createElement('TD');
            cell.innerHTML = 'Version';
            row.appendChild(cell);
            body.appendChild(row);
            fileNodes = getNodes_tag(configurationFilesNodes[0],'file');
            for (var i = 0; i < fileNodes.length; i++) {
               filename = getNodeValue_tag(fileNodes[i],'filename');
               if (filename != '') {
                  row = document.createElement('TR');
                  cell = document.createElement('TD');
                  cell.innerHTML = filename;
                  row.appendChild(cell);
                  fileversion = getNodeValue_tag(fileNodes[i],'fileversion');
                  if (fileversion != '') {
                     cell = document.createElement('TD');
                     cell.innerHTML = fileversion;
                     row.appendChild(cell);
                  }
                  body.appendChild(row);
               }
            }
            table.appendChild(body);
            fileInfoDiv.appendChild(table);
         }
   
         docinfo.appendChild(fileInfoDiv);
      }
   }
   
   function printTopObjects()
   {
     var csrNode;
     //print top level modules
     for ( var i=0; i < topObjectRefNames_array.length; i++)
       {
         csrNode = csrNodeLookup(i,topObjectRefNames_array[i]);
         if (csrNode.referenceType == 'component') {
            printTopComponentTable(csrNode);
         }
         else {
            printTopAddressmapTable(csrNode);
         }
         csrNode.expand();
       }
   }
   
   function csrNodeLookup(objectIndex, referenceName)
   {
      return csrNode_array[objectIndex][referenceName];
   }
   
   function printDefinition(csrNode)
   {
     
     referenceType = csrNode.referenceType;
   
     //case  
     switch (referenceType) 
       {
       case "component":
         printComponentDefinition(csrNode);
         break;
       case "addressmap":
         printAddressmapDefinition(csrNode);
         break;
       case "group":
         printGroupDefinition(csrNode);
         break;
       case "union":
         printUnionDefinition(csrNode);
         break;
       case "register":
         printRegisterDefinition(csrNode);
         break;
       case "wideregister":
         printWideRegisterDefinition(csrNode);
         break;
       case "memory":
         printMemoryDefinition(csrNode);
         break;
       case "widememory":
         printWideMemoryDefinition(csrNode);
         break;
       default:
         alertd('No default referenceType!');
       }
   }
   
   function printLeafDefinition(csrNode) 
   {
     referenceName_array = csrNode.referenceName.split(".");
   
     //print the def top down
     var parent_ref = '';
     for( var i = 0; i < referenceName_array.length; i++ )
       {
         var refName    = parent_ref + referenceName_array[i];
         var csrNode = csrNodeLookup(csrNode.objectIndex, refName);
         //if ( csrNodeObj.visibility == 0 )
         csrNode.expand();
         parent_ref = refName + '.';
       }
   
     //jump the window the the leaf link
     window.location.hash = '#' + csrNode.referenceName + 'Link';
   
     //move the address map so it remains onscreen
     var parent_ref = '';
     for( var i = 0; i < referenceName_array.length; i++ )
       {
         var refName    = parent_ref + referenceName_array[i];
         var csrNode = csrNodeLookup(csrNode.objectIndex, refName);
         //if ( csrNodeObj.visibility == 0 )
         if (csrNode.addressMapWindow) {
            csrNode.addressMapWindow.window.style.top =
               document.body.scrollTop + 25; 
         }
         parent_ref = refName + '.';
       }
   
   
     //highlight the div
     //highLightDiv(csrNode.referenceName);
     unhighLightDiv(csrNode.referenceName);
   
   }
   
   
   function printTopComponentTable(csrNode)
   {
   
     var xmlNode = csrNode.definitionPtr;
     //div to enclose module
     var moduleDiv     = document.createElement('DIV');
     var referenceName = csrNode.referenceName;
     var referenceType = csrNode.referenceType;
     var identifier    = getNodeValue_tag(xmlNode,"identifier");
   
     //set the div ID to the referenceName
     moduleDiv.id      = referenceName;
   
     csrNode.divParent = moduleDiv;
   
   
     var tableEl = document.createElement('TABLE');
     //  tableEl.setAttribute('cellPadding',5);
     //  tableEl.setAttribute('border',1);
     var tmp = document.createElement('TBODY');
     tableEl.appendChild(tmp);
     var row = document.createElement('TR');
   
     var container     = document.createElement('TH');
     var theData       = document.createElement("div");
     theData.innerHTML = referenceType; 
     container.appendChild(theData);
     container.className = referenceType;
     row.appendChild(container);
   
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'Link';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'Link" onclick="csrNodeLookup(' + csrNode.objectIndex + ',\'' + referenceName + '\').click();">' + identifier + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'ExpandAllLink';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'ExpandAllLink" onclick="expandAllNodes(' + csrNode.objectIndex + ');">' + 'expand all' + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   	
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'CollapseAllLink';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'CollapseAllLink" onclick="collapseAllNodes(' + csrNode.objectIndex + ');">' + 'collapse all' + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   
     tmp.appendChild(row);
   
     //add elements to DOM
     moduleDiv.appendChild(tableEl);
     document.getElementById('docroot').appendChild(moduleDiv);
   }
   
   
   function printTopAddressmapTable(csrNode)
   {
   
     var xmlNode = csrNode.definitionPtr;
     //div to enclose module
     var moduleDiv     = document.createElement('DIV');
     var referenceName = csrNode.referenceName;
     var referenceType = csrNode.referenceType;
     var identifier    = getNodeValue_tag(xmlNode,"identifier");
   
     //set the div ID to the referenceName
     moduleDiv.id      = referenceName;
   
     csrNode.divParent = moduleDiv;
   
   
     var tableEl = document.createElement('TABLE');
     var tmp = document.createElement('TBODY');
     tableEl.appendChild(tmp);
     var row = document.createElement('TR');
   
     var container     = document.createElement('TH');
     var theData       = document.createElement("div");
     theData.innerHTML = referenceType; 
     container.appendChild(theData);
     container.className = csrNode.referenceType;
     row.appendChild(container);
   
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'Link';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'Link" onclick="csrNodeLookup(' + csrNode.objectIndex + ',\'' + referenceName + '\').click();">' + identifier + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'AddrMapLink';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'AddrMapLink" onclick="printAddressMap(' + csrNode.objectIndex + ',\'' + referenceName + '\');">' + 'address map' + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
     
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'ExpandAllLink';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'ExpandAllLink" onclick="expandAllNodes(' + csrNode.objectIndex + ');">' + 'expand all' + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   	
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'CollapseAllLink';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'CollapseAllLink" onclick="collapseAllNodes(' + csrNode.objectIndex + ');">' + 'collapse all' + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   
     tmp.appendChild(row);
   
     //add elements to DOM
     moduleDiv.appendChild(tableEl);
     document.getElementById('docroot').appendChild(moduleDiv);
   }
   
   
   function printComponentDefinition(csrNode) 
   {
     var xmlNode = csrNode.definitionPtr;
     var componentDefContentDiv = document.createElement('DIV');
     componentDefContentDiv.style.marginLeft = "25px";
     componentDefContentDiv.id = csrNode.divParent.id+ 'DefContentDiv';
   
     csrNode.divChild = componentDefContentDiv;
   
     var identifier          = getNodeValue_tag(xmlNode,"identifier");
     var title               = getNodeValue_tag(xmlNode,"title");
     var description         = getNodeValue_description(xmlNode);
     var filename            = getNodeValue_tag(xmlNode,"filename");
     var linenumber          = getNodeValue_tag(xmlNode,"linenumber");
     var attributes          = getNodeValue_attributes(xmlNode);
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        if (filename != '') {
           tableData_array['Filename'] = filename;
        }
        if (linenumber != '') {
           tableData_array['Linenumber'] = linenumber;
        }
     }
     printRefInfoTable( tableData_array, componentDefContentDiv, csrNode);
     
     csrNode.divParent.appendChild( componentDefContentDiv );
   
     printComponentReference_links( csrNode );
   
   }
   
   function printAddressmapDefinition(csrNode) 
   {
     var xmlNode = csrNode.definitionPtr;
     var moduleDefContentDiv = document.createElement('DIV');
     moduleDefContentDiv.style.marginLeft = "25px";
     //moduleDefContentDiv.id = domParentNode.id + 'DefContentDiv';
     moduleDefContentDiv.id = csrNode.divParent.id+ 'DefContentDiv';
   
     csrNode.divChild = moduleDefContentDiv;
   
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var addressmapReference =
                           getNodeValue_tag(xmlNode,"addressmapReference");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var size            = getNodeValue_tag(xmlNode,"size");
     var byteSize        = getNodeValue_tag(xmlNode,"byteSize");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var attributes      = getNodeValue_attributes(xmlNode);
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (addressmapReference != '') {
        tableData_array['Reference']  = addressmapReference;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions'] = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (size != '') {
        tableData_array['Size'] = size;
     }
     if (byteSize != '') {
        tableData_array['Byte Size'] = byteSize;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        if (filename != '') {
           tableData_array['Filename'] = filename;
        }
        if (linenumber != '') {
           tableData_array['Linenumber'] = linenumber;
        }
     }
     if (csrNode.showHeaderFileInfo()) {
        if (addressMacro != '') {
           tableData_array['Address Macro'] = addressMacro;
        }
        if (offsetMacro != '') {
           tableData_array['Offset Macro'] = offsetMacro;
        }
        if (typeName != '') {
           tableData_array['Type Name'] = typeName;
        }
     }
   
     printRefInfoTable( tableData_array, moduleDefContentDiv, csrNode);
     
     csrNode.divParent.appendChild( moduleDefContentDiv );
   
     printReference_links( csrNode );
   
   }
   
   
   function printReference_links(csrNode) {
   
    
     var objectIndex = csrNode.objectIndex;
     xmlNode         = csrNode.definitionPtr;
   
     var references = getNodes_tag(xmlNode,'reference');
   
     for (var i=0; i < references.length; i++ )
       {
         
         var referenceType = getNodeValue_tag(references[i],"referenceType");
         var referenceName = getNodeValue_tag(references[i],"referenceName");
   
         referencedCsrNode = csrNodeLookup(objectIndex, referenceName);
         var identifier    =
             getNodeValue_tag(referencedCsrNode.definitionPtr,"identifier");
   
         var referenceDiv  = document.createElement('DIV');
         referenceDiv.id = referenceName;
         var tableData_array = new Array();
   
         tableData_array[referenceType] = '<a id="' + referenceName + 'Link" name="'+ referenceName + 'Link" ' + 'href="javascript:void(0);" onclick="csrNodeLookup(' + objectIndex + ',\'' + referenceName + '\').click();">' + identifier + '</a>';
   
         //set parent of referenced node
         referencedCsrNode.divParent = referenceDiv;
   
         printRefInfoTable( tableData_array, referenceDiv, referencedCsrNode);
   
         csrNode.divChild.appendChild(referenceDiv);
     
         if ( referencedCsrNode.visibility == 1 )
   	printDefinition(referencedCsrNode);
       }
   }
   
   
   function printComponentReference_links(csrNode) {
   
    
     var objectIndex = csrNode.objectIndex;
     xmlNode         = csrNode.definitionPtr;
     var table;
     var body;
     var row;
     var cell;
     var theData;
     var theLink;
   
     var references = getNodes_tag(xmlNode,'reference');
   
     for (var i=0; i < references.length; i++ )
       {
         
         var referenceType = getNodeValue_tag(references[i],"referenceType");
         var referenceName = getNodeValue_tag(references[i],"referenceName");
   
         referencedCsrNode = csrNodeLookup(objectIndex, referenceName);
         var identifier    =
             getNodeValue_tag(referencedCsrNode.definitionPtr,"identifier");
   
         var referenceDiv  = document.createElement('DIV');
         referenceDiv.id = referenceName;
         var tableData_array = new Array();
   
         table = document.createElement('TABLE');
         body = document.createElement('TBODY');
         row = document.createElement('TR');
   
         cell              = document.createElement('TH');
         theData           = document.createElement("div");
         theData.innerHTML = referenceType; 
         cell.appendChild(theData);
         cell.className = referenceType;
         row.appendChild(cell);
   
         cell              = document.createElement('TD');
         theLink           = document.createElement("div");
         theLink.id        = referenceName + 'Link';
         theLink.innerHTML = '<a id="' + referenceName + 'Link" href="javascript:void(0);" name="' + referenceName + 'Link" onclick="csrNodeLookup(' + csrNode.objectIndex + ',\'' + referenceName + '\').click();">' + identifier + '</a>';
         cell.appendChild(theLink) 
         row.appendChild(cell);
   
         cell              = document.createElement('TD');
         theLink           = document.createElement("div");
         theLink.id        = referenceName + 'AddrMapLink';
         theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'AddrMapLink" onclick="printAddressMap(' + csrNode.objectIndex + ',\'' + referenceName + '\');">' + 'address map' + '</a>';
         cell.appendChild(theLink) 
         row.appendChild(cell);
   
         body.appendChild(row);
         table.appendChild(body);
         referenceDiv.appendChild(table);
   
         //set parent of referenced node
         referencedCsrNode.divParent = referenceDiv;
   
         csrNode.divChild.appendChild(referenceDiv);
     
         if ( referencedCsrNode.visibility == 1 )
   	printDefinition(referencedCsrNode);
       }
   }
   
   function printGroupDefinition(csrNode)
   {
   
     var groupReferenceName        = csrNode.referenceName;
     var groupParentDiv            = document.getElementById(groupReferenceName);
     
     csrNode.divParent = groupParentDiv;
     var xmlNode = csrNode.definitionPtr;
   
     var groupDiv                  = document.createElement('DIV');
     groupDiv.id               = groupParentDiv.id + "child";
     groupDiv.style.marginLeft = "25px";
     
     csrNode.divChild = groupDiv;
   
     groupParentDiv.appendChild(groupDiv);
   
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayMax        = getNodeValue_tag(xmlNode,"arrayMax");
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var size            = getNodeValue_tag(xmlNode,"size");
     var byteSize        = getNodeValue_tag(xmlNode,"byteSize");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var attributes      = getNodeValue_attributes(xmlNode);
   
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions'] = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (size != '') {
        tableData_array['Size'] = size;
     }
     if (byteSize != '') {
        tableData_array['Byte Size'] = byteSize;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']   = filename;
        tableData_array['Linenumber'] = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, groupDiv, csrNode);
   
   
     printReference_links(csrNode);
   
   }
   
   function printUnionDefinition(csrNode)
   {
   
     var unionReferenceName        = csrNode.referenceName;
     var unionParentDiv            = document.getElementById(unionReferenceName);
     
     csrNode.divParent = unionParentDiv;
     var xmlNode = csrNode.definitionPtr;
   
     var unionDiv                  = document.createElement('DIV');
     unionDiv.id               = unionParentDiv.id + "child";
     unionDiv.style.marginLeft = "25px";
     
     csrNode.divChild = unionDiv;
   
     unionParentDiv.appendChild(unionDiv);
   
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayMax        = getNodeValue_tag(xmlNode,"arrayMax");
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var size            = getNodeValue_tag(xmlNode,"size");
     var byteSize        = getNodeValue_tag(xmlNode,"byteSize");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var attributes      = getNodeValue_attributes(xmlNode);
   
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
       tableData_array['Array Dimensions'] = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (size != '') {
        tableData_array['Size'] = size;
     }
     if (byteSize != '') {
        tableData_array['Byte Size'] = byteSize;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']   = filename;
        tableData_array['Linenumber'] = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, unionDiv, csrNode);
   
     printReference_links(csrNode);
   
   }
   
   function printRegisterDefinition(csrNode) 
   {
     var csrReferenceName        = csrNode.referenceName;
     var csrParentDiv            = document.getElementById(csrReferenceName);
     
     var xmlNode             = csrNode.definitionPtr;
     csrNode.divParent       = csrParentDiv;
   
     var csrDiv                  = document.createElement('DIV');
     csrDiv.id               = csrParentDiv.id + "child";
     csrDiv.style.marginLeft = "25px";
   
     csrNode.divChild = csrDiv;
     
     csrParentDiv.appendChild(csrDiv);
   
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var aliasOf         = getNodeValue_tag(xmlNode,"aliasOf");
     var aliases         = getNodes_tag(xmlNode,'aliases');
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var size            = getNodeValue_tag(xmlNode,"size");
     var byteSize        = getNodeValue_tag(xmlNode,"byteSize");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var resetValue      = getNodeValue_tag(xmlNode,"registerResetValue");
     var resetMask       = getNodeValue_tag(xmlNode,"registerResetMask");
     var atomicAccess    = getNodeValue_tag(xmlNode,"atomicAccess");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var isVolatile      = getNodeValue_tag(xmlNode,"volatile");
     var attributes      = getNodeValue_attributes(xmlNode);
   
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions'] = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (size != '') {
        tableData_array['Size'] = size;
     }
     if (byteSize != '') {
        tableData_array['Byte Size'] = byteSize;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (aliasOf != '') {
        tableData_array['Alias Of'] = '<a href="javascript:void(0)" onclick="printLeafDefinition(csrNodeLookup(' + csrNode.objectIndex + ',\'' + aliasOf + '\'));">' + aliasOf + '</a>';
     }
     if (aliases.length > 0) {
        var aliasList = getNodes_tag(aliases[0],'alias');
        var aliasesString = '';
        var aliasValue;
        if (aliasList[0].firstChild) {
              aliasValue = aliasList[0].firstChild.nodeValue;
              aliasesString += '<a href="javascript:void(0)" onclick="printLeafDefinition(csrNodeLookup(' + csrNode.objectIndex + ',\'' + aliasValue + '\'));">' + aliasValue + '</a>';
        }
        for ( var i=1; i < aliasList.length; i++ ) {
           if (aliasList[i].firstChild) {
              aliasValue = aliasList[i].firstChild.nodeValue;
              aliasesString += '<br>';
              aliasesString += '<a href="javascript:void(0)" onclick="printLeafDefinition(csrNodeLookup(' + csrNode.objectIndex + ',\'' + aliasValue + '\'));">' + aliasValue + '</a>';
           }
        }
        tableData_array['Aliases'] = aliasesString;
     }
     if (isVolatile != '') {
        tableData_array['Volatile'] = ((isVolatile == 'true') ? '1': '0');
     }
     if (resetValue != '') {
        tableData_array['Reset Value'] = resetValue;
     }
     if ((resetValue != '') && (resetMask != '')) {
        tableData_array['Reset Mask'] = resetMask;
     }
     if (atomicAccess != '') {
        tableData_array['Atomic Access'] = atomicAccess;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']        = filename;
        tableData_array['Linenumber']      = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, csrDiv, csrNode);
     
     printCsrBitFields( csrNode );
   
   }
   
   function printCsrBitFields( csrNode )
   {
     var xmlNode = csrNode.definitionPtr;
    
     var tableEl = document.createElement('TABLE');
     //  tableEl.setAttribute('cellPadding',5);
     //  tableEl.setAttribute('border',1);
     var tmp = document.createElement('TBODY');
     tableEl.appendChild(tmp);
   
     var fieldsHaveClockDomains =
        (getNodeValue_tag(xmlNode, "clockDomains") == 'true');
     var fieldsHaveSynchronizer =
        (getNodeValue_tag(xmlNode, "synchronizers") == 'true');
     var fieldsHaveAttributes =
        (getNodeValue_tag(xmlNode, "fieldsHaveAttributes") == 'true');
     var headers;
   
   //Header Row
     headers = ['Identifier', 'Title', 'Bit', 'Access', 'Reset'];
     if (fieldsHaveClockDomains) {
        headers.push('Clock Domain');
     }
     if (fieldsHaveSynchronizer) {
        headers.push('Synchronizer');
     }
     if (fieldsHaveAttributes) {
        headers.push('Attributes');
     }
     headers.push('Description');
   
     var row           = document.createElement('TR');
     for ( var i=0; i<headers.length; i++ ) 
       {
        
         var container     = document.createElement('TH');
         var theData       = document.createElement('DIV');
         theData.innerHTML = headers[i];
         container.className = csrNode.referenceType;
         container.appendChild(theData);
         row.appendChild(container);
       }
     tmp.appendChild(row);
   
     var bitfields = getNodes_tag(xmlNode,'bitfield');
   
     
   
     for ( var i=0; i < bitfields.length; i++ )
       {
         var identifier  = getNodeValue_tag(bitfields[i],"identifier");
         var title       = getNodeValue_tag(bitfields[i],"title");
         var msb         = getNodeValue_tag(bitfields[i],"msb");
         var lsb         = getNodeValue_tag(bitfields[i],"lsb");
   
         if (msb == lsb) 
   	var bit         = '[' + msb + ']';
         else 
   	var bit         = '[' + msb + ':' + lsb +']';
         
   
         var access      = getNodeValue_tag(bitfields[i],"access");
         var reset       = getNodeValue_tag(bitfields[i],"resetValue");
         var description = getNodeValue_description(bitfields[i]);
         var attributes  = getNodeValue_fieldAttributes(bitfields[i]);
   
         var clockDomain    = getNodeValue_tag(bitfields[i],"clockDomain");
         var synchronizer   = getNodeValue_tag(bitfields[i],"synchronizer");
   
         var widthMacro     = getNodeValue_tag(bitfields[i],"widthMacro");
         var msbMacro       = getNodeValue_tag(bitfields[i],"msbMacro");
         var lsbMacro       = getNodeValue_tag(bitfields[i],"lsbMacro");
         var rangeMacro     = getNodeValue_tag(bitfields[i],"rangeMacro");
         var resetMacro     = getNodeValue_tag(bitfields[i],"resetMacro");
         var getMacro       = getNodeValue_tag(bitfields[i],"getMacro");
         var setMacro       = getNodeValue_tag(bitfields[i],"setMacro");
   
         var filename       = getNodeValue_tag(bitfields[i],"filename");
         var linenumber     = getNodeValue_tag(bitfields[i],"linenumber");
         var enums          = getNodes_tag(bitfields[i], "enumeration");
   
         var row_data;
   
         row_data = [identifier, title, bit, access.toUpperCase(), reset];
         if (fieldsHaveClockDomains) {
            row_data.push(clockDomain);
         }
         if (fieldsHaveSynchronizer) {
            row_data.push(synchronizer);
         }
         if (fieldsHaveAttributes) {
            row_data.push(attributes);
         }
         row_data.push(description);
         row         = document.createElement('TR');
         
         for ( var j=0; j<row_data.length; j++ ) {
            var container     = document.createElement('TD');
            var theData       = document.createElement('DIV');
            theData.innerHTML = row_data[j];
            container.appendChild(theData);
            row.appendChild(container);
         }
         tmp.appendChild(row);
   
         //FIX ME SNPS title check not cool (there for reserved fields)
         if (
            (
               csrNode.showFileInfo() ||
               csrNode.showHeaderFileInfo() ||
               (csrNode.showEnumInfo() && enums && (enums.length > 0))
               ) &&
            (title != "-") &&
            (csrNode.referenceType != 'wideregister')
            ) {
            row         = document.createElement('TR');
            var container     = document.createElement('TD');
            container.colSpan = row_data.length;
            container.style.backgroundColor = "#e7e7e7";
           
            if (csrNode.showFileInfo()) {
              var tableData_array = new Array();
              var theData       = document.createElement('DIV');
              theData.className = "fldiv";
              tableData_array['Filename']   = filename;
              tableData_array['Linenumber'] = linenumber;
              printRefInfoTable(tableData_array, theData, csrNode);
              container.appendChild(theData);
            }
   
            if (csrNode.showHeaderFileInfo()) {
              var tableData_array = new Array();
              var theData       = document.createElement('DIV');
              theData.className = "fldiv";
              tableData_array['Width Macro']   = widthMacro;
              tableData_array['Range Macro']   = rangeMacro;
              tableData_array['Msb Macro']     = msbMacro;
              tableData_array['Lsb Macro']     = lsbMacro;
              tableData_array['Reset Macro']   = resetMacro;
              tableData_array['Set Macro']     = setMacro;
              tableData_array['Get Macro']     = getMacro;
              printRefInfoTable(tableData_array, theData, csrNode);
              container.appendChild(theData);
            }
   
            if (csrNode.showEnumInfo() && enums && (enums.length > 0)) {
              var enumDiv = printFieldEnumTable(csrNode, enums);
              container.appendChild(enumDiv);
            }
   
            row.appendChild(container);
   
            tmp.appendChild(row);
         }
         
   
         
       }
     
     csrNode.divChild.appendChild(tableEl);
     
   }
   
   function printFieldEnumTable( csrNode, enums )
   {
     var enumDiv       = document.createElement('DIV');
     enumDiv.className = "fldiv";
     var table = document.createElement('TABLE');
     var body = document.createElement('TBODY');
   
     var titles = (getNodeValue_tag(enums[0], "titles") == 'true');
     var descriptions = (getNodeValue_tag(enums[0], "descriptions") == 'true');
     var hasPartialAccess =
        (getNodeValue_tag(enums[0], "enumeratorsHavePartialAccess") == 'true');
   
     var headerCells = [];
     if (titles) {
        headerCells.push('Title');
     }
     headerCells.push('Identifier');
     headerCells.push('Value');
     if (hasPartialAccess) {
        headerCells.push('Access')
     }
     if (descriptions) {
        headerCells.push('Description')
     }
   
     var headerRow = document.createElement('TR');
     for ( var i=0; i < headerCells.length; i++ ) {
       var container     = document.createElement('TH');
       var theData       = document.createElement('DIV');
       theData.innerHTML = headerCells[i];
       container.appendChild(theData);
       container.className = csrNode.referenceType;
       container.className = 'field';
       headerRow.appendChild(container);
     }
     body.appendChild(headerRow);
   
     var enumerators = getNodes_tag(enums[0], "enumerator");
     for (var e=0; e < enumerators.length; e++) {
       var row = document.createElement('TR');
       var identifier = getNodeValue_tag(enumerators[e], "identifier");
       var value = getNodeValue_tag(enumerators[e], "value");
       var title;
       var description;
       var access;
       var cells = [];
       if (titles) {
         title = getNodeValue_tag(enumerators[e], "title");
         cells.push(title);
       }
       cells.push(identifier);
       cells.push(value);
       if (hasPartialAccess) {
         access = getNodeValue_tag(enumerators[e], "enumeratorAccess");
         cells.push(access);
       }
       if (descriptions) {
         description = getNodeValue_tag(enumerators[e], "description");
         cells.push(description);
       }
         
       for ( var i=0; i < cells.length; i++ ) {
         var container     = document.createElement('TD');
         var theData       = document.createElement('DIV');
         theData.innerHTML = cells[i];
         container.appendChild(theData);
         row.appendChild(container);
       }
       body.appendChild(row);
     }
   
     table.appendChild(body);
     enumDiv.appendChild(table);
     return enumDiv;
   }
   
   function printWideRegisterDefinition( csrNode )
   {
     var csrReferenceName        = csrNode.referenceName;
     var csrParentDiv            = document.getElementById(csrReferenceName);
     
     var xmlNode             = csrNode.definitionPtr;
     csrNode.divParent       = csrParentDiv;
   
     var csrDiv                  = document.createElement('DIV');
     csrDiv.id               = csrParentDiv.id + "child";
     csrDiv.style.marginLeft = "25px";
   
     csrNode.divChild = csrDiv;
     
     csrParentDiv.appendChild(csrDiv);
   
     
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var resetValue      = getNodeValue_tag(xmlNode,"resetValue");
     var atomicAccess    = getNodeValue_tag(xmlNode,"atomicAccess");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var isVolatile      = getNodeValue_tag(xmlNode,"volatile");
     var attributes      = getNodeValue_attributes(xmlNode);
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier'] = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions']     = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (isVolatile != '') {
        tableData_array['Volatile'] = ((isVolatile == 'true') ? "1": "0");
     }
     if (resetValue != '') {
        tableData_array['Reset Value'] = resetValue;
     }
     if (atomicAccess != '') {
        tableData_array['Atomic Access'] = atomicAccess;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']        = filename;
        tableData_array['Linenumber']      = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, csrDiv, csrNode);
     
     printCsrBitFields( csrNode );
   
     printReference_links( csrNode );
     
   
   }
   
   function printMemoryDefinition(csrNode) 
   {
     var memoryReferenceName = csrNode.referenceName;
     var memoryParentDiv     = document.getElementById(memoryReferenceName);
     var xmlNode             = csrNode.definitionPtr;
     csrNode.divParent       = memoryParentDiv;
   
     var memoryDiv              = document.createElement('DIV');
   
     memoryDiv.id               = memoryParentDiv.id + "child";
     memoryDiv.style.marginLeft = "25px";
     csrNode.divChild = memoryDiv;
     memoryParentDiv.appendChild(memoryDiv);
   
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var resetValue      = getNodeValue_tag(xmlNode,"resetValue");
     var resetMask       = getNodeValue_tag(xmlNode,"resetMask");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var memoryWidth     = getNodeValue_tag(xmlNode,"memoryWidth");
     var memoryWordCount = getNodeValue_tag(xmlNode,"memoryWordCount");
     var attributes      = getNodeValue_attributes(xmlNode);
   
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions'] = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (memoryWidth != '') {
        tableData_array['Width'] = memoryWidth;
     }
     if (memoryWordCount != '') {
        tableData_array['Word Count'] = memoryWordCount;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (resetValue != '') {
        tableData_array['Reset Value'] = resetValue;
     }
     if ((resetValue != '') && (resetMask != '')) {
        tableData_array['Reset Mask'] = resetMask;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']        = filename;
        tableData_array['Linenumber']      = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, memoryDiv, csrNode);
   
     printReference_links(csrNode);
   }
   
   function printWideMemoryDefinition( csrNode )
   {
     var csrReferenceName        = csrNode.referenceName;
     var csrParentDiv            = document.getElementById(csrReferenceName);
     
     var xmlNode             = csrNode.definitionPtr;
     csrNode.divParent       = csrParentDiv;
   
     var csrDiv                  = document.createElement('DIV');
     csrDiv.id               = csrParentDiv.id + "child";
     csrDiv.style.marginLeft = "25px";
   
     csrNode.divChild = csrDiv;
     
     csrParentDiv.appendChild(csrDiv);
   
     
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var atomicAccess    = getNodeValue_tag(xmlNode,"atomicAccess");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var memoryWidth     = getNodeValue_tag(xmlNode,"memoryWidth");
     var memoryWordCount = getNodeValue_tag(xmlNode,"memoryWordCount");
     var attributes      = getNodeValue_attributes(xmlNode);
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier'] = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions']     = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (memoryWidth != '') {
        tableData_array['Width'] = memoryWidth;
     }
     if (memoryWordCount != '') {
        tableData_array['Word Count'] = memoryWordCount;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (atomicAccess != '') {
        tableData_array['Atomic Access'] = atomicAccess;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']        = filename;
        tableData_array['Linenumber']      = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, csrDiv, csrNode);
     
     printReference_links( csrNode );
   
   }
   
   
   function printRefInfoTable( refArray, domParentNode, csrNode ) 
   {
     var tableEl = document.createElement('TABLE');
     //  tableEl.setAttribute('cellPadding',5);
     //  tableEl.setAttribute('border',1);
     var tmp = document.createElement('TBODY');
     tableEl.appendChild(tmp);
   
   
     for ( var type in refArray )
       {
         var row = document.createElement('TR');
         
         //headings
         var container = document.createElement('TH');
         //     var theData   = document.createTextNode(node);
         var theData = document.createElement('DIV');
         theData.innerHTML = type;
   
         container.className = csrNode.referenceType;
   
         container.appendChild(theData);
         row.appendChild(container);
         
         //values
         container     = document.createElement('TD');
         container.className = "noborder";
         //      theData       = document.createTextNode(refArray[type]);
         var theData = document.createElement('DIV');
         theData.innerHTML = refArray[type];
   
         container.appendChild(theData);
         row.appendChild(container);
         
         tmp.appendChild(row);
       }
     
     domParentNode.appendChild(tableEl);
   }
   
   function printAddressMap(objectIndex, referenceName)
   {
     var csrNode;
    
     csrNode = csrNodeLookup(objectIndex, referenceName);
   
     //if window is already open, close it
     if (csrNode.addressMapWindow) {
       if (csrNode.addressMapWindow.opened)
         return;
       else csrNode.addressMapWindow.open()
     }
   
     csrNode.addressMapWindow = new Window( document.body.clientWidth - 625, 25, 600, 400, 'AddrMap' + objectIndex );
   
     var addrMapDiv       = document.createElement('DIV');
     addrMapDiv.id        = 'AddrMap' + objectIndex;
     addrMapDiv.style.marginLeft = "10px";
     addrMapDiv.style.marginRight = "10px";
     addrMapDiv.style.marginTop = "10px";
     addrMapDiv.style.marginBottom = "10px";
   
     
     csrNode.addressMapWindow.changeTitle( 'Address Map for ' + referenceName );
   
     addressMapEntries = getNodes_tag(csrNode.definitionPtr,'addressMapEntry');
   
     alertd('addressMapEntries=' + addressMapEntries.length);
   
     var tableEl = document.createElement('TABLE');
     tableEl.width = "550px";
     var tmp = document.createElement('TBODY');
     tableEl.appendChild(tmp);
   
     var headers = ['Address', 'Instance Name'];
   
      var row           = document.createElement('TR');
     for ( var i=0; i<headers.length; i++ ) 
       {
         var container        = document.createElement('TH');
         var theData          = document.createElement('DIV');
         theData.innerHTML    = headers[i];
         container.appendChild(theData);
         row.appendChild(container);
       }
     tmp.appendChild(row);
   
   
     for ( var i=0; i < addressMapEntries.length; i++)
       {
         var print = false;
         var referenceName = getNodeValue_tag(addressMapEntries[i],"referenceName");
         var instanceName  = getNodeValue_tag(addressMapEntries[i],"instanceName");
         var referencedObj = csrNodeLookup(objectIndex, referenceName);
   
   
         var addressLow    = getNodeValue_tag(addressMapEntries[i],"addressLow");
         var addressHigh   = getNodeValue_tag(addressMapEntries[i],"addressHigh");
         
         if (addressLow == addressHigh) 
   	var addressRange = addressHigh;
         else
   	var addressRange = addressLow + ' - ' + addressHigh;
         
         if ( referencedObj ) 
   	{
   	  if (
                (referencedObj.referenceType == "register") ||
                (referencedObj.referenceType == "wideregister") ||
                (referencedObj.referenceType == "memory") ||
                (referencedObj.referenceType == "widememory")
             )
   	    {
   	      print = true;
   	      referenceName = '<a href="javascript:void(0)" onclick="printLeafDefinition(csrNodeLookup(' + objectIndex + ',\'' + referenceName + '\'));">' + instanceName + '</a>';
   	    }
   	}
         else if ( referenceName == '' )
   	{
   	print = true;
   	referenceName = 'reserved';
   	}
   
         if ( print ) 
   	{
   	  var row_data = [ addressRange, referenceName];
   	  row          = document.createElement('TR');
   	  
   	  for ( var j=0; j<row_data.length; j++ ) 
   	    {
   	      var container     = document.createElement('TD');
   	      var theData       = document.createElement('DIV');
   	      theData.innerHTML = row_data[j];
   	      container.appendChild(theData);
   	      row.appendChild(container);
   	    }
   	  tmp.appendChild(row);
   	}
       }
   
     addrMapDiv.appendChild(tableEl);
   
     csrNode.addressMapWindow.appendDomEl(addrMapDiv);
     csrNode.addressMapWindow.open();
   }
   
   
   //expand nodes
   function expandAllNodes( objectIndex )
   {
     for ( var obj in csrNode_array[objectIndex] )
       {  
         var csrNodeObj = csrNodeLookup(objectIndex,obj);
         csrNodeObj.expand();
       }
   }
   
   function collapseAllNodes( objectIndex )
   {
      for ( var obj in csrNode_array[objectIndex] )
       {  
         var csrNodeObj = csrNodeLookup(objectIndex,obj);
         csrNodeObj.collapse();
       }
   }
   
   // Graphics Functions
   
   function highLightDiv( id )
   {
     fade(0xe7, 0xe7, 0xe7, 0xff, 0xff, 0x33, 100, id);  
   }
   
   function unhighLightDiv( id )
   {
     fade(0xff, 0xff, 0x33, 0xe7, 0xe7, 0xe7, 100, id);
   }
   
   function makearray(n)
   {
     this.length = n;
     for(var i = 1; i <= n; i++)
       this[i] = 0;
     return this;
   }
   
   hexa = new makearray(16);
   
   for(var i = 0; i < 10; i++) 
        hexa[i] = i;
   hexa[10]="a"; hexa[11]="b"; hexa[12]="c";
   hexa[13]="d"; hexa[14]="e"; hexa[15]="f";
   
   function hex(i)
   {
     if (i < 0) return "00";
     else if (i >255) return "ff";
     else return "" + hexa[Math.floor(i/16)] + hexa[i%16];
   }
   
   var fade_timer = 100;
   function setbgColor(r, g, b, id)
   {
     var hr = hex(r); var hg = hex(g); var hb = hex(b);
     document.getElementById(id).style.backgroundColor = "#"+hr+hg+hb;
     var timeOutString = 'document.getElementById("' + id + '").style.backgroundColor=' +  '"#'+hr+hg+hb +'"';
     fade_timer = fade_timer + 25;
     setTimeout(timeOutString, fade_timer);
   
   }
   
   function fade(sr, sg, sb, er, eg, eb, step, id)
   {
     fade_timer = 100;
     for(var i = 0; i <= step; i++){
       setbgColor(Math.floor(sr * ((step-i)/step) + er * (i/step)),Math.floor(sg * ((step-i)/step) + eg * (i/step)),Math.floor(sb * ((step-i)/step) + eb * (i/step)),id);
     }
   }
   
   // Browser Detect
   
   // Determine browser and version.
   
   function Browser() 
   {
   
     var ua, s, i;
   
     this.isIE    = false;
     this.isNS    = false;
     this.version = null;
   
     ua = navigator.userAgent;
   
     s = "MSIE";
     if ((i = ua.indexOf(s)) >= 0) {
       this.isIE = true;
       this.version = parseFloat(ua.substr(i + s.length));
       return;
     }
   
     s = "Netscape6/";
     if ((i = ua.indexOf(s)) >= 0) {
       this.isNS = true;
       this.version = parseFloat(ua.substr(i + s.length));
       return;
     }
   
     // Treat any other "Gecko" browser as NS 6.1.
   
     s = "Gecko";
     if ((i = ua.indexOf(s)) >= 0) {
       this.isNS = true;
       this.version = 6.1;
       return;
     }
   }
   
   var browser = new Browser();
   
   //DHTML Windows Below
   
   var myWindow = new Object();
   var globalWindowZIndex = 500;
   
   // Window Class
   function Window(x,y,w,h,dom_id) 
   {
     
     // CLASS TAG ELEMENT VARAIBLES
     this.window             = 0;
     this.title              = 0;
     this.titleBar           = 0;
     this.titleBarText       = 0;
     this.titleBarButtons    = 0;
     this.clientArea         = 0;
     this.titleBarMap        = 0;
     this.left               = x;
     this.top                = y;
     this.width              = w;
     this.height             = h;
     this.opened             = false; 
     this.dom_id             = dom_id;
   
     if (browser.isNS) 
       {
         this.ca_width       = this.width - 2;
         this.ca_height      = this.height - 40;
       }
     if (browser.isIE) 
       {
         this.ca_width       = this.width - 2;
         this.ca_height      = this.height - 40;
     }
     this.inMoveDrag   = false;
   
     // CLASS METHOD FUNCTIONS
     this.create        = windowCreate;
     this.init          = windowInit;
     this.open          = windowOpen;
     this.makeActive    = windowMakeActive;
     this.insertHTML    = windowInsertHTML; 
     this.appendHTML    = windowAppendHTML;
     this.appendDomEl   = windowAppendDomEl;
     this.close         = windowClose;
     this.windowColor   = windowChangeColor;
   
     this.changeTitle = function(title) {
       this.title.innerHTML = title;
     }
   
     this.wallpaper = function(img) {
        this.windowArea.style.backgroundImage    = img;
        this.windowArea.style.backgroundPosition = "center";
        this.windowArea.style.backgroundRepeat   = "no-repeat";
     }
   
     this.create();
     this.init();
   }
   
   //
   // Create WINDOW DOM object Tree
   //
   // body
   //  |
   //  | -- div ( window )
   //        |
   //        | -- div ( titlebar )
   //              |
   //              | -- span ( title )
   //              |
   //        | -- div ( text window area )
   //
   
   function windowCreate() 
   {
     // Find the main Body Tag.  Only one should exist in page 
     var bodyEl = document.getElementsByTagName("body");
   
     //WINDOW DIV
     var windowEl          = document.createElement("div");
     windowEl.className    = "window";
     windowEl.style.left   = this.left + "px";
     windowEl.style.top    = this.top + "px";
     windowEl.style.width  = this.width + "px"; 
     windowEl.style.height = this.height + "px";
     windowEl.id           = "window" + this.dom_id;
     windowEl.parent       = this;
   
   
     //TOP TITLE DIV
   
     var titleBarEl         = document.createElement("div");
     //  titleBarEl.className   = "windowTitleBar";
     titleBarEl.id          = "titleBar"; 
     titleBarEl.onmousedown = windowMove;
     titleBarEl.parent      = this;
   
     // Put the title into a table
   
     var tableTitleEl       = document.createElement("table");
     tableTitleEl.width     = "100%";
     var tbodyTitleEl       = document.createElement("tbody");
     var trTitleEl          = document.createElement("tr");
     var tdTitlePinIconEl   = document.createElement("td");
     tdTitlePinIconEl.width = "10%";
     tdTitlePinIconEl.algin = "right";
     tdTitlePinIconEl.className = "windowTitleBar";
     var tdTitleTitleEl     = document.createElement("td");
     tdTitleTitleEl.width   = "90%";
     tdTitleTitleEl.algin   = "right";
     tdTitleTitleEl.className = "windowTitleBar";
     tdTitleTitleEl.innerHTML   = 'WINDOW TITLE';
     tdTitleTitleEl.parent      = this;
     tdTitleTitleEl.onmouseover = windowMoveCursorSet;
     tdTitleTitleEl.onmouseout  = windowDefaultCursorSet;
     
     this.title  = tdTitleTitleEl;
     
     // CLOSE DIV
     var closeLink       = document.createElement("a");
     closeLink.setAttribute('href', 'javascript:void(0);');
     closeLink.onclick    = this.close;
     closeLink.parent    = this;
     var linkText = document.createTextNode('close');
     closeLink.appendChild(linkText);
     closeLink.style.color = "white";
   
   
     // Window List Area
     var windowAreaEl = document.createElement("div");
     windowAreaEl.className    = "windowListArea";
     
     windowAreaEl.style.width  = this.ca_width + "px";
     windowAreaEl.style.height = this.ca_height + "px";
     
     // Build DOM
     tdTitlePinIconEl.appendChild(closeLink);
   
     trTitleEl.appendChild(tdTitleTitleEl);
     trTitleEl.appendChild(tdTitlePinIconEl);
     tbodyTitleEl.appendChild(trTitleEl);
     tableTitleEl.appendChild(tbodyTitleEl);
     titleBarEl.appendChild(tableTitleEl);
     
     windowEl.appendChild(titleBarEl);
     
     windowEl.appendChild(windowAreaEl);
     document.body.appendChild(windowEl);
     
     this.window           = windowEl;
     this.windowArea       = windowAreaEl; 
     this.title            = tdTitleTitleEl;
   
   }
   
   function windowInit() 
   {
   
   }
   
   function windowChangeColor(color) 
   {
     this.window.style.backgroundColor = color;
     this.windowArea.style.backgroundColor = color;
   }
   
   function windowInsertHTML(html) 
   {
     this.windowArea.innerHTML = html;
   }
   
   function windowAppendHTML(html) 
   {
     this.windowArea.innerHTML = this.windowArea.innerHTML + html;
   }
   
   function windowAppendDomEl(el)
   {
     this.windowArea.appendChild(el);
   }
   
   function windowOpen() 
   {
     if (this.isOpen)
       return;
   
     this.opened = true;
   
     // Restore the Window and make it visible.
     this.makeActive();
     this.isOpen = true;
     this.window.style.visibility = "visible";
   }
   
   
   function windowMakeActive() 
   {
     if (myWindow == this)
       return;
   
     this.window.style.zIndex = globalWindowZIndex;
     globalWindowZIndex++;
     myWindow = this;
   
   }
   
   //
   // Event handlers.
   //
   
   
   function windowClientAreaClick(event) 
   {
   
     // Make this Window the active one.
   
      myWindow.makeActive();
   }
   
   function windowMove(event) 
   {
     var target;
     var x, y;
   
     if (browser.isIE)
       target = window.event.srcElement.tagName;
     if (browser.isNS)
       target = event.target.tagName;
   
     if (target == "AREA")
       return;
   
     p = this.parent;
     p.makeActive();
     // Get cursor offset from Window window.
   
     if (browser.isIE) {
       x = window.event.x;
       y = window.event.y;
     }
     if (browser.isNS) {
       x = event.pageX;
       y = event.pageY;
     }
     myWindow.xOffset = myWindow.window.offsetLeft - x;
     myWindow.yOffset = myWindow.window.offsetTop  - y;
   
     // Set document to capture mousemove and mouseup events.
   
     if (browser.isIE) {
       document.onmousemove = windowMoveDragStart;
       document.onmouseup   = windowMoveDragStop;
     }
     if (browser.isNS) {
       document.addEventListener("mousemove", windowMoveDragStart,   true);
       document.addEventListener("mouseup",   windowMoveDragStop, true);
       event.preventDefault();
     }
     myWindow.inMoveDrag = true;
     
   }
   
   
   
   function windowClose() 
   {
     this.parent.opened = false;
     document.body.removeChild(this.parent.window);
   }
   
   
   function windowMoveDragStart(event) 
   {
   
     var x, y;
   
     if (!myWindow.inMoveDrag)
       return;
   
     // Get cursor position.
   
     if (browser.isIE) {
       x = window.event.x;
       y = window.event.y;
       window.event.cancelBubble = true;
       window.event.returnValue = false;
     }
     if (browser.isNS) {
       x = event.pageX;
       y = event.pageY;
       event.preventDefault();
     }
   
     // Move Window window based on offset from cursor.
    
     nx = ( x + myWindow.xOffset );
     ny = ( y + myWindow.yOffset );
   
     if ( (nx<0) || (ny<0) ) {
   
     } else {
       myWindow.window.style.left = (x + myWindow.xOffset) + "px";
       myWindow.window.style.top  = (y + myWindow.yOffset) + "px";
     }
   }
   
   
   function windowMoveDragStop(event) 
   {
     myWindow.inMoveDrag = false;
   
     // Remove mousemove and mouseup event captures on document.
   
     if (browser.isIE) {
       document.onmousemove = null;
       document.onmouseup   = null;
     }
     if (browser.isNS) {
       document.removeEventListener("mousemove", windowMoveDragStart,   true);
       document.removeEventListener("mouseup",   windowMoveDragStop, true);
     }
   }
   
   
   function windowMoveCursorSet(event) 
   {
      this.style.cursor = "move";
   }
   
   function windowDefaultCursorSet(event) 
   {
      this.style.cursor = "move";
   }
   
   // End of Java Script
  </script>
  <noscript>
   <div class="noscript">
    <h2>JavaScript required</h2>
    <p>csrCompiler HTML pages require JavaScript.</p>
    <p>Your web browser does not support JavaScript or it has been disabled.</p>
   <div>
  </noscript>
 </head>
 <body onload="importXML('xmlData')">
  <xml id="xmlData" style="display:none;">
   <?xml version="1.0" encoding="UTF-8" ?>
   <csr:csrData
    xmlns:csr="http://www.semifore.com/schema/csrXmlHtml"
    xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
    xsi:schemaLocation="http://www.semifore.com/schema/csrXmlHtml http://www.semifore.com/schema/csrXmlHtml.xsd"
    >
    <csr:fileInfo>
     <csr:inputFiles>
      <csr:file>
       <csr:filename>minion_csr.csr</csr:filename>
      </csr:file>
     </csr:inputFiles>
     <csr:configurationFiles>
       <csr:file>
       <csr:filename>/project/jenkins/workspace/Esperanto_DV/soc_hal/esperanto-soc/dv/common/scripts/semifore_css/etsoc_esr.css</csr:filename>
      </csr:file>
     </csr:configurationFiles>
    </csr:fileInfo>
    <csr:csrObject>
     <csr:topDefinition>
      <csr:referenceName>minion_csr</csr:referenceName>
     </csr:topDefinition>
     <csr:definitions>
      <csr:definition>
       <csr:referenceType>addressmap</csr:referenceType>
       <csr:referenceName>minion_csr</csr:referenceName>
       <csr:identifier>minion_csr</csr:identifier>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>4078</csr:linenumber>
       <csr:title></csr:title>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr</csr:typeName>
        <csr:description></csr:description>
       <csr:references>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.ustatus</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.fflags</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.frm</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.fcsr</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.uie</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.utvec</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.uscratch</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.uepc</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.ucause</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.utval</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.uip</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.status</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.sedeleg</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.sideleg</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.sie</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.stvec</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.scounteren</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.sscratch</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.sepc</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.scause</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.stval</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.sip</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.satp</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mstatus</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.misa</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.medeleg</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mideleg</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mie</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mtvec</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mcounteren</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhpmevent3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhpmevent4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhpmevent5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhpmevent6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhpmevent7</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhpmevent8</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhpmevent9</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhpmevent10</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhpmevent11</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhpmevent12</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhpmevent13</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhpmevent14</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhpmevent15</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhpmevent16</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhpmevent17</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhpmevent18</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhpmevent19</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhpmevent20</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhpmevent21</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhpmevent22</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhpmevent23</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhpmevent24</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhpmevent25</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhpmevent26</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhpmevent27</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhpmevent28</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhpmevent29</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhpmevent30</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhpmevent31</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mscratch</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mepc</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mcause</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mtval</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mip</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.pmpcfg0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.pmpcfg2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.pmpaddr0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.pmpaddr1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.pmpaddr2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.pmpaddr3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.pmpaddr4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.pmpaddr5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.pmpaddr6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.pmpaddr7</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.pmpaddr8</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.pmpaddr9</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.pmpaddr10</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.pmpaddr11</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.pmpaddr12</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.pmpaddr13</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.pmpaddr14</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.pmpaddr15</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.tselect</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.tdata1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.tdata2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.tdata3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.tinfo</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.dcsr</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.dpc</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.dscratch0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.ddata0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.matp</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.minstmask</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.minstmatch</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.amofence_ctrl</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.cacheInvalidate</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.msleep_txfma_27</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.menable_shadows</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.excl_mode</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mtxfma_sleep_traps</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mbusaddr</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mbuspc</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mcache_control</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.co_evict_sw</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.co_flush_sw</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.co_lock_sw</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.co_unlock_sw</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.tensor_reduce</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.tensor_fma</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.tensor_conv_size</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.tensor_conv_ctrl</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.tensor_cooperation</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.tensor_mask</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.tensor_quant</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.tex_send</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.tensor_error</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.ucache_control</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.co_prefetch_va</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.flb</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.fcc</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.stall</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.tensor_wait</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.tensor_load</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.gsc_progress</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.tensor_load_l2scp</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.tensor_store</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.co_evict_va</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.co_flush_va</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.umsg_port0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.umsg_port1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.umsg_port2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.umsg_port3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.validation0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.validation1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.validation2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.validation3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.sleep_txfma_27</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.co_lock_va</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.co_unlock_va</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.smsg_port0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.smsg_port1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.smsg_port2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.smsg_port3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mcycle</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.minstret</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhpmcounter3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhpmcounter4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhpmcounter5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhpmcounter6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhpmcounter7</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhpmcounter8</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhpmcounter9</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhpmcounter10</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhpmcounter11</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhpmcounter12</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhpmcounter13</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhpmcounter14</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhpmcounter15</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhpmcounter16</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhpmcounter17</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhpmcounter18</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhpmcounter19</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhpmcounter20</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhpmcounter21</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhpmcounter22</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhpmcounter23</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhpmcounter24</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhpmcounter25</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhpmcounter26</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhpmcounter27</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhpmcounter28</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhpmcounter29</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhpmcounter30</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhpmcounter31</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.cycle</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.time</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.instret</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.hpmcounter3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.hpmcounter4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.hpmcounter5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.hpmcounter6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.hpmcounter7</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.hpmcounter8</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.hpmcounter9</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.hpmcounter10</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.hpmcounter11</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.hpmcounter12</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.hpmcounter13</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.hpmcounter14</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.hpmcounter15</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.hpmcounter16</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.hpmcounter17</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.hpmcounter18</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.hpmcounter19</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.hpmcounter20</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.hpmcounter21</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.hpmcounter22</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.hpmcounter23</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.hpmcounter24</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.hpmcounter25</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.hpmcounter26</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.hpmcounter27</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.hpmcounter28</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.hpmcounter29</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.hpmcounter30</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.hpmcounter31</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.nb_fcc</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.porthead0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.porthead1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.porthead2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.porthead3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.portheadnb0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.portheadnb1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.portheadnb2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.portheadnb3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.hartid</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mvendorid</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.marchid</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mimpid</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.mhartid</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>minion_csr.dcache_debug</csr:referenceName>
        </csr:reference>
       </csr:references>
       <csr:addressMap>
        <csr:addressMapEntry>
         <csr:addressLow>0x0</csr:addressLow>
         <csr:addressHigh>0xFFF</csr:addressHigh>
         <csr:instanceName>minion_csr</csr:instanceName>
         <csr:referenceName>minion_csr</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x0</csr:addressLow>
         <csr:addressHigh>0x0</csr:addressHigh>
         <csr:instanceName>minion_csr.ustatus</csr:instanceName>
         <csr:referenceName>minion_csr.ustatus</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1</csr:addressLow>
         <csr:addressHigh>0x1</csr:addressHigh>
         <csr:instanceName>minion_csr.fflags</csr:instanceName>
         <csr:referenceName>minion_csr.fflags</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x2</csr:addressLow>
         <csr:addressHigh>0x2</csr:addressHigh>
         <csr:instanceName>minion_csr.frm</csr:instanceName>
         <csr:referenceName>minion_csr.frm</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3</csr:addressLow>
         <csr:addressHigh>0x3</csr:addressHigh>
         <csr:instanceName>minion_csr.fcsr</csr:instanceName>
         <csr:referenceName>minion_csr.fcsr</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x4</csr:addressLow>
         <csr:addressHigh>0x4</csr:addressHigh>
         <csr:instanceName>minion_csr.uie</csr:instanceName>
         <csr:referenceName>minion_csr.uie</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x5</csr:addressLow>
         <csr:addressHigh>0x5</csr:addressHigh>
         <csr:instanceName>minion_csr.utvec</csr:instanceName>
         <csr:referenceName>minion_csr.utvec</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x6</csr:addressLow>
         <csr:addressHigh>0x3F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x40</csr:addressLow>
         <csr:addressHigh>0x40</csr:addressHigh>
         <csr:instanceName>minion_csr.uscratch</csr:instanceName>
         <csr:referenceName>minion_csr.uscratch</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x41</csr:addressLow>
         <csr:addressHigh>0x41</csr:addressHigh>
         <csr:instanceName>minion_csr.uepc</csr:instanceName>
         <csr:referenceName>minion_csr.uepc</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x42</csr:addressLow>
         <csr:addressHigh>0x42</csr:addressHigh>
         <csr:instanceName>minion_csr.ucause</csr:instanceName>
         <csr:referenceName>minion_csr.ucause</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x43</csr:addressLow>
         <csr:addressHigh>0x43</csr:addressHigh>
         <csr:instanceName>minion_csr.utval</csr:instanceName>
         <csr:referenceName>minion_csr.utval</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x44</csr:addressLow>
         <csr:addressHigh>0x44</csr:addressHigh>
         <csr:instanceName>minion_csr.uip</csr:instanceName>
         <csr:referenceName>minion_csr.uip</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x45</csr:addressLow>
         <csr:addressHigh>0xFF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x100</csr:addressLow>
         <csr:addressHigh>0x100</csr:addressHigh>
         <csr:instanceName>minion_csr.status</csr:instanceName>
         <csr:referenceName>minion_csr.status</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x101</csr:addressLow>
         <csr:addressHigh>0x101</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x102</csr:addressLow>
         <csr:addressHigh>0x102</csr:addressHigh>
         <csr:instanceName>minion_csr.sedeleg</csr:instanceName>
         <csr:referenceName>minion_csr.sedeleg</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x103</csr:addressLow>
         <csr:addressHigh>0x103</csr:addressHigh>
         <csr:instanceName>minion_csr.sideleg</csr:instanceName>
         <csr:referenceName>minion_csr.sideleg</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x104</csr:addressLow>
         <csr:addressHigh>0x104</csr:addressHigh>
         <csr:instanceName>minion_csr.sie</csr:instanceName>
         <csr:referenceName>minion_csr.sie</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x105</csr:addressLow>
         <csr:addressHigh>0x105</csr:addressHigh>
         <csr:instanceName>minion_csr.stvec</csr:instanceName>
         <csr:referenceName>minion_csr.stvec</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x106</csr:addressLow>
         <csr:addressHigh>0x106</csr:addressHigh>
         <csr:instanceName>minion_csr.scounteren</csr:instanceName>
         <csr:referenceName>minion_csr.scounteren</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x107</csr:addressLow>
         <csr:addressHigh>0x13F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x140</csr:addressLow>
         <csr:addressHigh>0x140</csr:addressHigh>
         <csr:instanceName>minion_csr.sscratch</csr:instanceName>
         <csr:referenceName>minion_csr.sscratch</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x141</csr:addressLow>
         <csr:addressHigh>0x141</csr:addressHigh>
         <csr:instanceName>minion_csr.sepc</csr:instanceName>
         <csr:referenceName>minion_csr.sepc</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x142</csr:addressLow>
         <csr:addressHigh>0x142</csr:addressHigh>
         <csr:instanceName>minion_csr.scause</csr:instanceName>
         <csr:referenceName>minion_csr.scause</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x143</csr:addressLow>
         <csr:addressHigh>0x143</csr:addressHigh>
         <csr:instanceName>minion_csr.stval</csr:instanceName>
         <csr:referenceName>minion_csr.stval</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x144</csr:addressLow>
         <csr:addressHigh>0x144</csr:addressHigh>
         <csr:instanceName>minion_csr.sip</csr:instanceName>
         <csr:referenceName>minion_csr.sip</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x145</csr:addressLow>
         <csr:addressHigh>0x17F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x180</csr:addressLow>
         <csr:addressHigh>0x180</csr:addressHigh>
         <csr:instanceName>minion_csr.satp</csr:instanceName>
         <csr:referenceName>minion_csr.satp</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x181</csr:addressLow>
         <csr:addressHigh>0x2FF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x300</csr:addressLow>
         <csr:addressHigh>0x300</csr:addressHigh>
         <csr:instanceName>minion_csr.mstatus</csr:instanceName>
         <csr:referenceName>minion_csr.mstatus</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x301</csr:addressLow>
         <csr:addressHigh>0x301</csr:addressHigh>
         <csr:instanceName>minion_csr.misa</csr:instanceName>
         <csr:referenceName>minion_csr.misa</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x302</csr:addressLow>
         <csr:addressHigh>0x302</csr:addressHigh>
         <csr:instanceName>minion_csr.medeleg</csr:instanceName>
         <csr:referenceName>minion_csr.medeleg</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x303</csr:addressLow>
         <csr:addressHigh>0x303</csr:addressHigh>
         <csr:instanceName>minion_csr.mideleg</csr:instanceName>
         <csr:referenceName>minion_csr.mideleg</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x304</csr:addressLow>
         <csr:addressHigh>0x304</csr:addressHigh>
         <csr:instanceName>minion_csr.mie</csr:instanceName>
         <csr:referenceName>minion_csr.mie</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x305</csr:addressLow>
         <csr:addressHigh>0x305</csr:addressHigh>
         <csr:instanceName>minion_csr.mtvec</csr:instanceName>
         <csr:referenceName>minion_csr.mtvec</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x306</csr:addressLow>
         <csr:addressHigh>0x306</csr:addressHigh>
         <csr:instanceName>minion_csr.mcounteren</csr:instanceName>
         <csr:referenceName>minion_csr.mcounteren</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x307</csr:addressLow>
         <csr:addressHigh>0x322</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x323</csr:addressLow>
         <csr:addressHigh>0x323</csr:addressHigh>
         <csr:instanceName>minion_csr.mhpmevent3</csr:instanceName>
         <csr:referenceName>minion_csr.mhpmevent3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x324</csr:addressLow>
         <csr:addressHigh>0x324</csr:addressHigh>
         <csr:instanceName>minion_csr.mhpmevent4</csr:instanceName>
         <csr:referenceName>minion_csr.mhpmevent4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x325</csr:addressLow>
         <csr:addressHigh>0x325</csr:addressHigh>
         <csr:instanceName>minion_csr.mhpmevent5</csr:instanceName>
         <csr:referenceName>minion_csr.mhpmevent5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x326</csr:addressLow>
         <csr:addressHigh>0x326</csr:addressHigh>
         <csr:instanceName>minion_csr.mhpmevent6</csr:instanceName>
         <csr:referenceName>minion_csr.mhpmevent6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x327</csr:addressLow>
         <csr:addressHigh>0x327</csr:addressHigh>
         <csr:instanceName>minion_csr.mhpmevent7</csr:instanceName>
         <csr:referenceName>minion_csr.mhpmevent7</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x328</csr:addressLow>
         <csr:addressHigh>0x328</csr:addressHigh>
         <csr:instanceName>minion_csr.mhpmevent8</csr:instanceName>
         <csr:referenceName>minion_csr.mhpmevent8</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x329</csr:addressLow>
         <csr:addressHigh>0x329</csr:addressHigh>
         <csr:instanceName>minion_csr.mhpmevent9</csr:instanceName>
         <csr:referenceName>minion_csr.mhpmevent9</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x32A</csr:addressLow>
         <csr:addressHigh>0x32A</csr:addressHigh>
         <csr:instanceName>minion_csr.mhpmevent10</csr:instanceName>
         <csr:referenceName>minion_csr.mhpmevent10</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x32B</csr:addressLow>
         <csr:addressHigh>0x32B</csr:addressHigh>
         <csr:instanceName>minion_csr.mhpmevent11</csr:instanceName>
         <csr:referenceName>minion_csr.mhpmevent11</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x32C</csr:addressLow>
         <csr:addressHigh>0x32C</csr:addressHigh>
         <csr:instanceName>minion_csr.mhpmevent12</csr:instanceName>
         <csr:referenceName>minion_csr.mhpmevent12</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x32D</csr:addressLow>
         <csr:addressHigh>0x32D</csr:addressHigh>
         <csr:instanceName>minion_csr.mhpmevent13</csr:instanceName>
         <csr:referenceName>minion_csr.mhpmevent13</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x32E</csr:addressLow>
         <csr:addressHigh>0x32E</csr:addressHigh>
         <csr:instanceName>minion_csr.mhpmevent14</csr:instanceName>
         <csr:referenceName>minion_csr.mhpmevent14</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x32F</csr:addressLow>
         <csr:addressHigh>0x32F</csr:addressHigh>
         <csr:instanceName>minion_csr.mhpmevent15</csr:instanceName>
         <csr:referenceName>minion_csr.mhpmevent15</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x330</csr:addressLow>
         <csr:addressHigh>0x330</csr:addressHigh>
         <csr:instanceName>minion_csr.mhpmevent16</csr:instanceName>
         <csr:referenceName>minion_csr.mhpmevent16</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x331</csr:addressLow>
         <csr:addressHigh>0x331</csr:addressHigh>
         <csr:instanceName>minion_csr.mhpmevent17</csr:instanceName>
         <csr:referenceName>minion_csr.mhpmevent17</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x332</csr:addressLow>
         <csr:addressHigh>0x332</csr:addressHigh>
         <csr:instanceName>minion_csr.mhpmevent18</csr:instanceName>
         <csr:referenceName>minion_csr.mhpmevent18</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x333</csr:addressLow>
         <csr:addressHigh>0x333</csr:addressHigh>
         <csr:instanceName>minion_csr.mhpmevent19</csr:instanceName>
         <csr:referenceName>minion_csr.mhpmevent19</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x334</csr:addressLow>
         <csr:addressHigh>0x334</csr:addressHigh>
         <csr:instanceName>minion_csr.mhpmevent20</csr:instanceName>
         <csr:referenceName>minion_csr.mhpmevent20</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x335</csr:addressLow>
         <csr:addressHigh>0x335</csr:addressHigh>
         <csr:instanceName>minion_csr.mhpmevent21</csr:instanceName>
         <csr:referenceName>minion_csr.mhpmevent21</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x336</csr:addressLow>
         <csr:addressHigh>0x336</csr:addressHigh>
         <csr:instanceName>minion_csr.mhpmevent22</csr:instanceName>
         <csr:referenceName>minion_csr.mhpmevent22</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x337</csr:addressLow>
         <csr:addressHigh>0x337</csr:addressHigh>
         <csr:instanceName>minion_csr.mhpmevent23</csr:instanceName>
         <csr:referenceName>minion_csr.mhpmevent23</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x338</csr:addressLow>
         <csr:addressHigh>0x338</csr:addressHigh>
         <csr:instanceName>minion_csr.mhpmevent24</csr:instanceName>
         <csr:referenceName>minion_csr.mhpmevent24</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x339</csr:addressLow>
         <csr:addressHigh>0x339</csr:addressHigh>
         <csr:instanceName>minion_csr.mhpmevent25</csr:instanceName>
         <csr:referenceName>minion_csr.mhpmevent25</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x33A</csr:addressLow>
         <csr:addressHigh>0x33A</csr:addressHigh>
         <csr:instanceName>minion_csr.mhpmevent26</csr:instanceName>
         <csr:referenceName>minion_csr.mhpmevent26</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x33B</csr:addressLow>
         <csr:addressHigh>0x33B</csr:addressHigh>
         <csr:instanceName>minion_csr.mhpmevent27</csr:instanceName>
         <csr:referenceName>minion_csr.mhpmevent27</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x33C</csr:addressLow>
         <csr:addressHigh>0x33C</csr:addressHigh>
         <csr:instanceName>minion_csr.mhpmevent28</csr:instanceName>
         <csr:referenceName>minion_csr.mhpmevent28</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x33D</csr:addressLow>
         <csr:addressHigh>0x33D</csr:addressHigh>
         <csr:instanceName>minion_csr.mhpmevent29</csr:instanceName>
         <csr:referenceName>minion_csr.mhpmevent29</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x33E</csr:addressLow>
         <csr:addressHigh>0x33E</csr:addressHigh>
         <csr:instanceName>minion_csr.mhpmevent30</csr:instanceName>
         <csr:referenceName>minion_csr.mhpmevent30</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x33F</csr:addressLow>
         <csr:addressHigh>0x33F</csr:addressHigh>
         <csr:instanceName>minion_csr.mhpmevent31</csr:instanceName>
         <csr:referenceName>minion_csr.mhpmevent31</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x340</csr:addressLow>
         <csr:addressHigh>0x340</csr:addressHigh>
         <csr:instanceName>minion_csr.mscratch</csr:instanceName>
         <csr:referenceName>minion_csr.mscratch</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x341</csr:addressLow>
         <csr:addressHigh>0x341</csr:addressHigh>
         <csr:instanceName>minion_csr.mepc</csr:instanceName>
         <csr:referenceName>minion_csr.mepc</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x342</csr:addressLow>
         <csr:addressHigh>0x342</csr:addressHigh>
         <csr:instanceName>minion_csr.mcause</csr:instanceName>
         <csr:referenceName>minion_csr.mcause</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x343</csr:addressLow>
         <csr:addressHigh>0x343</csr:addressHigh>
         <csr:instanceName>minion_csr.mtval</csr:instanceName>
         <csr:referenceName>minion_csr.mtval</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x344</csr:addressLow>
         <csr:addressHigh>0x344</csr:addressHigh>
         <csr:instanceName>minion_csr.mip</csr:instanceName>
         <csr:referenceName>minion_csr.mip</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x345</csr:addressLow>
         <csr:addressHigh>0x39F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3A0</csr:addressLow>
         <csr:addressHigh>0x3A0</csr:addressHigh>
         <csr:instanceName>minion_csr.pmpcfg0</csr:instanceName>
         <csr:referenceName>minion_csr.pmpcfg0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3A1</csr:addressLow>
         <csr:addressHigh>0x3A1</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3A2</csr:addressLow>
         <csr:addressHigh>0x3A2</csr:addressHigh>
         <csr:instanceName>minion_csr.pmpcfg2</csr:instanceName>
         <csr:referenceName>minion_csr.pmpcfg2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3A3</csr:addressLow>
         <csr:addressHigh>0x3AF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3B0</csr:addressLow>
         <csr:addressHigh>0x3B0</csr:addressHigh>
         <csr:instanceName>minion_csr.pmpaddr0</csr:instanceName>
         <csr:referenceName>minion_csr.pmpaddr0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3B1</csr:addressLow>
         <csr:addressHigh>0x3B1</csr:addressHigh>
         <csr:instanceName>minion_csr.pmpaddr1</csr:instanceName>
         <csr:referenceName>minion_csr.pmpaddr1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3B2</csr:addressLow>
         <csr:addressHigh>0x3B2</csr:addressHigh>
         <csr:instanceName>minion_csr.pmpaddr2</csr:instanceName>
         <csr:referenceName>minion_csr.pmpaddr2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3B3</csr:addressLow>
         <csr:addressHigh>0x3B3</csr:addressHigh>
         <csr:instanceName>minion_csr.pmpaddr3</csr:instanceName>
         <csr:referenceName>minion_csr.pmpaddr3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3B4</csr:addressLow>
         <csr:addressHigh>0x3B4</csr:addressHigh>
         <csr:instanceName>minion_csr.pmpaddr4</csr:instanceName>
         <csr:referenceName>minion_csr.pmpaddr4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3B5</csr:addressLow>
         <csr:addressHigh>0x3B5</csr:addressHigh>
         <csr:instanceName>minion_csr.pmpaddr5</csr:instanceName>
         <csr:referenceName>minion_csr.pmpaddr5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3B6</csr:addressLow>
         <csr:addressHigh>0x3B6</csr:addressHigh>
         <csr:instanceName>minion_csr.pmpaddr6</csr:instanceName>
         <csr:referenceName>minion_csr.pmpaddr6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3B7</csr:addressLow>
         <csr:addressHigh>0x3B7</csr:addressHigh>
         <csr:instanceName>minion_csr.pmpaddr7</csr:instanceName>
         <csr:referenceName>minion_csr.pmpaddr7</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3B8</csr:addressLow>
         <csr:addressHigh>0x3B8</csr:addressHigh>
         <csr:instanceName>minion_csr.pmpaddr8</csr:instanceName>
         <csr:referenceName>minion_csr.pmpaddr8</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3B9</csr:addressLow>
         <csr:addressHigh>0x3B9</csr:addressHigh>
         <csr:instanceName>minion_csr.pmpaddr9</csr:instanceName>
         <csr:referenceName>minion_csr.pmpaddr9</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3BA</csr:addressLow>
         <csr:addressHigh>0x3BA</csr:addressHigh>
         <csr:instanceName>minion_csr.pmpaddr10</csr:instanceName>
         <csr:referenceName>minion_csr.pmpaddr10</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3BB</csr:addressLow>
         <csr:addressHigh>0x3BB</csr:addressHigh>
         <csr:instanceName>minion_csr.pmpaddr11</csr:instanceName>
         <csr:referenceName>minion_csr.pmpaddr11</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3BC</csr:addressLow>
         <csr:addressHigh>0x3BC</csr:addressHigh>
         <csr:instanceName>minion_csr.pmpaddr12</csr:instanceName>
         <csr:referenceName>minion_csr.pmpaddr12</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3BD</csr:addressLow>
         <csr:addressHigh>0x3BD</csr:addressHigh>
         <csr:instanceName>minion_csr.pmpaddr13</csr:instanceName>
         <csr:referenceName>minion_csr.pmpaddr13</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3BE</csr:addressLow>
         <csr:addressHigh>0x3BE</csr:addressHigh>
         <csr:instanceName>minion_csr.pmpaddr14</csr:instanceName>
         <csr:referenceName>minion_csr.pmpaddr14</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3BF</csr:addressLow>
         <csr:addressHigh>0x3BF</csr:addressHigh>
         <csr:instanceName>minion_csr.pmpaddr15</csr:instanceName>
         <csr:referenceName>minion_csr.pmpaddr15</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3C0</csr:addressLow>
         <csr:addressHigh>0x79F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x7A0</csr:addressLow>
         <csr:addressHigh>0x7A0</csr:addressHigh>
         <csr:instanceName>minion_csr.tselect</csr:instanceName>
         <csr:referenceName>minion_csr.tselect</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x7A1</csr:addressLow>
         <csr:addressHigh>0x7A1</csr:addressHigh>
         <csr:instanceName>minion_csr.tdata1</csr:instanceName>
         <csr:referenceName>minion_csr.tdata1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x7A2</csr:addressLow>
         <csr:addressHigh>0x7A2</csr:addressHigh>
         <csr:instanceName>minion_csr.tdata2</csr:instanceName>
         <csr:referenceName>minion_csr.tdata2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x7A3</csr:addressLow>
         <csr:addressHigh>0x7A3</csr:addressHigh>
         <csr:instanceName>minion_csr.tdata3</csr:instanceName>
         <csr:referenceName>minion_csr.tdata3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x7A4</csr:addressLow>
         <csr:addressHigh>0x7A4</csr:addressHigh>
         <csr:instanceName>minion_csr.tinfo</csr:instanceName>
         <csr:referenceName>minion_csr.tinfo</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x7A5</csr:addressLow>
         <csr:addressHigh>0x7AF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x7B0</csr:addressLow>
         <csr:addressHigh>0x7B0</csr:addressHigh>
         <csr:instanceName>minion_csr.dcsr</csr:instanceName>
         <csr:referenceName>minion_csr.dcsr</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x7B1</csr:addressLow>
         <csr:addressHigh>0x7B1</csr:addressHigh>
         <csr:instanceName>minion_csr.dpc</csr:instanceName>
         <csr:referenceName>minion_csr.dpc</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x7B2</csr:addressLow>
         <csr:addressHigh>0x7B2</csr:addressHigh>
         <csr:instanceName>minion_csr.dscratch0</csr:instanceName>
         <csr:referenceName>minion_csr.dscratch0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x7B3</csr:addressLow>
         <csr:addressHigh>0x7B7</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x7B8</csr:addressLow>
         <csr:addressHigh>0x7B8</csr:addressHigh>
         <csr:instanceName>minion_csr.ddata0</csr:instanceName>
         <csr:referenceName>minion_csr.ddata0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x7B9</csr:addressLow>
         <csr:addressHigh>0x7BF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x7C0</csr:addressLow>
         <csr:addressHigh>0x7C0</csr:addressHigh>
         <csr:instanceName>minion_csr.matp</csr:instanceName>
         <csr:referenceName>minion_csr.matp</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x7C1</csr:addressLow>
         <csr:addressHigh>0x7CC</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x7CD</csr:addressLow>
         <csr:addressHigh>0x7CD</csr:addressHigh>
         <csr:instanceName>minion_csr.minstmask</csr:instanceName>
         <csr:referenceName>minion_csr.minstmask</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x7CE</csr:addressLow>
         <csr:addressHigh>0x7CE</csr:addressHigh>
         <csr:instanceName>minion_csr.minstmatch</csr:instanceName>
         <csr:referenceName>minion_csr.minstmatch</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x7CF</csr:addressLow>
         <csr:addressHigh>0x7CF</csr:addressHigh>
         <csr:instanceName>minion_csr.amofence_ctrl</csr:instanceName>
         <csr:referenceName>minion_csr.amofence_ctrl</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x7D0</csr:addressLow>
         <csr:addressHigh>0x7D0</csr:addressHigh>
         <csr:instanceName>minion_csr.cacheInvalidate</csr:instanceName>
         <csr:referenceName>minion_csr.cacheInvalidate</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x7D1</csr:addressLow>
         <csr:addressHigh>0x7D1</csr:addressHigh>
         <csr:instanceName>minion_csr.msleep_txfma_27</csr:instanceName>
         <csr:referenceName>minion_csr.msleep_txfma_27</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x7D2</csr:addressLow>
         <csr:addressHigh>0x7D2</csr:addressHigh>
         <csr:instanceName>minion_csr.menable_shadows</csr:instanceName>
         <csr:referenceName>minion_csr.menable_shadows</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x7D3</csr:addressLow>
         <csr:addressHigh>0x7D3</csr:addressHigh>
         <csr:instanceName>minion_csr.excl_mode</csr:instanceName>
         <csr:referenceName>minion_csr.excl_mode</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x7D4</csr:addressLow>
         <csr:addressHigh>0x7D4</csr:addressHigh>
         <csr:instanceName>minion_csr.mtxfma_sleep_traps</csr:instanceName>
         <csr:referenceName>minion_csr.mtxfma_sleep_traps</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x7D5</csr:addressLow>
         <csr:addressHigh>0x7D5</csr:addressHigh>
         <csr:instanceName>minion_csr.mbusaddr</csr:instanceName>
         <csr:referenceName>minion_csr.mbusaddr</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x7D6</csr:addressLow>
         <csr:addressHigh>0x7D6</csr:addressHigh>
         <csr:instanceName>minion_csr.mbuspc</csr:instanceName>
         <csr:referenceName>minion_csr.mbuspc</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x7D7</csr:addressLow>
         <csr:addressHigh>0x7DF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x7E0</csr:addressLow>
         <csr:addressHigh>0x7E0</csr:addressHigh>
         <csr:instanceName>minion_csr.mcache_control</csr:instanceName>
         <csr:referenceName>minion_csr.mcache_control</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x7E1</csr:addressLow>
         <csr:addressHigh>0x7F8</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x7F9</csr:addressLow>
         <csr:addressHigh>0x7F9</csr:addressHigh>
         <csr:instanceName>minion_csr.co_evict_sw</csr:instanceName>
         <csr:referenceName>minion_csr.co_evict_sw</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x7FA</csr:addressLow>
         <csr:addressHigh>0x7FA</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x7FB</csr:addressLow>
         <csr:addressHigh>0x7FB</csr:addressHigh>
         <csr:instanceName>minion_csr.co_flush_sw</csr:instanceName>
         <csr:referenceName>minion_csr.co_flush_sw</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x7FC</csr:addressLow>
         <csr:addressHigh>0x7FC</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x7FD</csr:addressLow>
         <csr:addressHigh>0x7FD</csr:addressHigh>
         <csr:instanceName>minion_csr.co_lock_sw</csr:instanceName>
         <csr:referenceName>minion_csr.co_lock_sw</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x7FE</csr:addressLow>
         <csr:addressHigh>0x7FE</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x7FF</csr:addressLow>
         <csr:addressHigh>0x7FF</csr:addressHigh>
         <csr:instanceName>minion_csr.co_unlock_sw</csr:instanceName>
         <csr:referenceName>minion_csr.co_unlock_sw</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x800</csr:addressLow>
         <csr:addressHigh>0x800</csr:addressHigh>
         <csr:instanceName>minion_csr.tensor_reduce</csr:instanceName>
         <csr:referenceName>minion_csr.tensor_reduce</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x801</csr:addressLow>
         <csr:addressHigh>0x801</csr:addressHigh>
         <csr:instanceName>minion_csr.tensor_fma</csr:instanceName>
         <csr:referenceName>minion_csr.tensor_fma</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x802</csr:addressLow>
         <csr:addressHigh>0x802</csr:addressHigh>
         <csr:instanceName>minion_csr.tensor_conv_size</csr:instanceName>
         <csr:referenceName>minion_csr.tensor_conv_size</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x803</csr:addressLow>
         <csr:addressHigh>0x803</csr:addressHigh>
         <csr:instanceName>minion_csr.tensor_conv_ctrl</csr:instanceName>
         <csr:referenceName>minion_csr.tensor_conv_ctrl</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x804</csr:addressLow>
         <csr:addressHigh>0x804</csr:addressHigh>
         <csr:instanceName>minion_csr.tensor_cooperation</csr:instanceName>
         <csr:referenceName>minion_csr.tensor_cooperation</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x805</csr:addressLow>
         <csr:addressHigh>0x805</csr:addressHigh>
         <csr:instanceName>minion_csr.tensor_mask</csr:instanceName>
         <csr:referenceName>minion_csr.tensor_mask</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x806</csr:addressLow>
         <csr:addressHigh>0x806</csr:addressHigh>
         <csr:instanceName>minion_csr.tensor_quant</csr:instanceName>
         <csr:referenceName>minion_csr.tensor_quant</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x807</csr:addressLow>
         <csr:addressHigh>0x807</csr:addressHigh>
         <csr:instanceName>minion_csr.tex_send</csr:instanceName>
         <csr:referenceName>minion_csr.tex_send</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x808</csr:addressLow>
         <csr:addressHigh>0x808</csr:addressHigh>
         <csr:instanceName>minion_csr.tensor_error</csr:instanceName>
         <csr:referenceName>minion_csr.tensor_error</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x809</csr:addressLow>
         <csr:addressHigh>0x80F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x810</csr:addressLow>
         <csr:addressHigh>0x810</csr:addressHigh>
         <csr:instanceName>minion_csr.ucache_control</csr:instanceName>
         <csr:referenceName>minion_csr.ucache_control</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x811</csr:addressLow>
         <csr:addressHigh>0x81E</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x81F</csr:addressLow>
         <csr:addressHigh>0x81F</csr:addressHigh>
         <csr:instanceName>minion_csr.co_prefetch_va</csr:instanceName>
         <csr:referenceName>minion_csr.co_prefetch_va</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x820</csr:addressLow>
         <csr:addressHigh>0x820</csr:addressHigh>
         <csr:instanceName>minion_csr.flb</csr:instanceName>
         <csr:referenceName>minion_csr.flb</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x821</csr:addressLow>
         <csr:addressHigh>0x821</csr:addressHigh>
         <csr:instanceName>minion_csr.fcc</csr:instanceName>
         <csr:referenceName>minion_csr.fcc</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x822</csr:addressLow>
         <csr:addressHigh>0x822</csr:addressHigh>
         <csr:instanceName>minion_csr.stall</csr:instanceName>
         <csr:referenceName>minion_csr.stall</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x823</csr:addressLow>
         <csr:addressHigh>0x82F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x830</csr:addressLow>
         <csr:addressHigh>0x830</csr:addressHigh>
         <csr:instanceName>minion_csr.tensor_wait</csr:instanceName>
         <csr:referenceName>minion_csr.tensor_wait</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x831</csr:addressLow>
         <csr:addressHigh>0x83E</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x83F</csr:addressLow>
         <csr:addressHigh>0x83F</csr:addressHigh>
         <csr:instanceName>minion_csr.tensor_load</csr:instanceName>
         <csr:referenceName>minion_csr.tensor_load</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x840</csr:addressLow>
         <csr:addressHigh>0x840</csr:addressHigh>
         <csr:instanceName>minion_csr.gsc_progress</csr:instanceName>
         <csr:referenceName>minion_csr.gsc_progress</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x841</csr:addressLow>
         <csr:addressHigh>0x85E</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x85F</csr:addressLow>
         <csr:addressHigh>0x85F</csr:addressHigh>
         <csr:instanceName>minion_csr.tensor_load_l2scp</csr:instanceName>
         <csr:referenceName>minion_csr.tensor_load_l2scp</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x860</csr:addressLow>
         <csr:addressHigh>0x87E</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x87F</csr:addressLow>
         <csr:addressHigh>0x87F</csr:addressHigh>
         <csr:instanceName>minion_csr.tensor_store</csr:instanceName>
         <csr:referenceName>minion_csr.tensor_store</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x880</csr:addressLow>
         <csr:addressHigh>0x89E</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x89F</csr:addressLow>
         <csr:addressHigh>0x89F</csr:addressHigh>
         <csr:instanceName>minion_csr.co_evict_va</csr:instanceName>
         <csr:referenceName>minion_csr.co_evict_va</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8A0</csr:addressLow>
         <csr:addressHigh>0x8BE</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8BF</csr:addressLow>
         <csr:addressHigh>0x8BF</csr:addressHigh>
         <csr:instanceName>minion_csr.co_flush_va</csr:instanceName>
         <csr:referenceName>minion_csr.co_flush_va</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8C0</csr:addressLow>
         <csr:addressHigh>0x8CB</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8CC</csr:addressLow>
         <csr:addressHigh>0x8CC</csr:addressHigh>
         <csr:instanceName>minion_csr.umsg_port0</csr:instanceName>
         <csr:referenceName>minion_csr.umsg_port0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8CD</csr:addressLow>
         <csr:addressHigh>0x8CD</csr:addressHigh>
         <csr:instanceName>minion_csr.umsg_port1</csr:instanceName>
         <csr:referenceName>minion_csr.umsg_port1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8CE</csr:addressLow>
         <csr:addressHigh>0x8CE</csr:addressHigh>
         <csr:instanceName>minion_csr.umsg_port2</csr:instanceName>
         <csr:referenceName>minion_csr.umsg_port2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8CF</csr:addressLow>
         <csr:addressHigh>0x8CF</csr:addressHigh>
         <csr:instanceName>minion_csr.umsg_port3</csr:instanceName>
         <csr:referenceName>minion_csr.umsg_port3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8D0</csr:addressLow>
         <csr:addressHigh>0x8D0</csr:addressHigh>
         <csr:instanceName>minion_csr.validation0</csr:instanceName>
         <csr:referenceName>minion_csr.validation0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8D1</csr:addressLow>
         <csr:addressHigh>0x8D1</csr:addressHigh>
         <csr:instanceName>minion_csr.validation1</csr:instanceName>
         <csr:referenceName>minion_csr.validation1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8D2</csr:addressLow>
         <csr:addressHigh>0x8D2</csr:addressHigh>
         <csr:instanceName>minion_csr.validation2</csr:instanceName>
         <csr:referenceName>minion_csr.validation2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8D3</csr:addressLow>
         <csr:addressHigh>0x8D3</csr:addressHigh>
         <csr:instanceName>minion_csr.validation3</csr:instanceName>
         <csr:referenceName>minion_csr.validation3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8D4</csr:addressLow>
         <csr:addressHigh>0x8D4</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8D5</csr:addressLow>
         <csr:addressHigh>0x8D5</csr:addressHigh>
         <csr:instanceName>minion_csr.sleep_txfma_27</csr:instanceName>
         <csr:referenceName>minion_csr.sleep_txfma_27</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8D6</csr:addressLow>
         <csr:addressHigh>0x8DE</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8DF</csr:addressLow>
         <csr:addressHigh>0x8DF</csr:addressHigh>
         <csr:instanceName>minion_csr.co_lock_va</csr:instanceName>
         <csr:referenceName>minion_csr.co_lock_va</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8E0</csr:addressLow>
         <csr:addressHigh>0x8FE</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8FF</csr:addressLow>
         <csr:addressHigh>0x8FF</csr:addressHigh>
         <csr:instanceName>minion_csr.co_unlock_va</csr:instanceName>
         <csr:referenceName>minion_csr.co_unlock_va</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x900</csr:addressLow>
         <csr:addressHigh>0x9CB</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x9CC</csr:addressLow>
         <csr:addressHigh>0x9CC</csr:addressHigh>
         <csr:instanceName>minion_csr.smsg_port0</csr:instanceName>
         <csr:referenceName>minion_csr.smsg_port0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x9CD</csr:addressLow>
         <csr:addressHigh>0x9CD</csr:addressHigh>
         <csr:instanceName>minion_csr.smsg_port1</csr:instanceName>
         <csr:referenceName>minion_csr.smsg_port1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x9CE</csr:addressLow>
         <csr:addressHigh>0x9CE</csr:addressHigh>
         <csr:instanceName>minion_csr.smsg_port2</csr:instanceName>
         <csr:referenceName>minion_csr.smsg_port2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x9CF</csr:addressLow>
         <csr:addressHigh>0x9CF</csr:addressHigh>
         <csr:instanceName>minion_csr.smsg_port3</csr:instanceName>
         <csr:referenceName>minion_csr.smsg_port3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x9D0</csr:addressLow>
         <csr:addressHigh>0xAFF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB00</csr:addressLow>
         <csr:addressHigh>0xB00</csr:addressHigh>
         <csr:instanceName>minion_csr.mcycle</csr:instanceName>
         <csr:referenceName>minion_csr.mcycle</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB01</csr:addressLow>
         <csr:addressHigh>0xB01</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB02</csr:addressLow>
         <csr:addressHigh>0xB02</csr:addressHigh>
         <csr:instanceName>minion_csr.minstret</csr:instanceName>
         <csr:referenceName>minion_csr.minstret</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB03</csr:addressLow>
         <csr:addressHigh>0xB03</csr:addressHigh>
         <csr:instanceName>minion_csr.mhpmcounter3</csr:instanceName>
         <csr:referenceName>minion_csr.mhpmcounter3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB04</csr:addressLow>
         <csr:addressHigh>0xB04</csr:addressHigh>
         <csr:instanceName>minion_csr.mhpmcounter4</csr:instanceName>
         <csr:referenceName>minion_csr.mhpmcounter4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB05</csr:addressLow>
         <csr:addressHigh>0xB05</csr:addressHigh>
         <csr:instanceName>minion_csr.mhpmcounter5</csr:instanceName>
         <csr:referenceName>minion_csr.mhpmcounter5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB06</csr:addressLow>
         <csr:addressHigh>0xB06</csr:addressHigh>
         <csr:instanceName>minion_csr.mhpmcounter6</csr:instanceName>
         <csr:referenceName>minion_csr.mhpmcounter6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB07</csr:addressLow>
         <csr:addressHigh>0xB07</csr:addressHigh>
         <csr:instanceName>minion_csr.mhpmcounter7</csr:instanceName>
         <csr:referenceName>minion_csr.mhpmcounter7</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB08</csr:addressLow>
         <csr:addressHigh>0xB08</csr:addressHigh>
         <csr:instanceName>minion_csr.mhpmcounter8</csr:instanceName>
         <csr:referenceName>minion_csr.mhpmcounter8</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB09</csr:addressLow>
         <csr:addressHigh>0xB09</csr:addressHigh>
         <csr:instanceName>minion_csr.mhpmcounter9</csr:instanceName>
         <csr:referenceName>minion_csr.mhpmcounter9</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB0A</csr:addressLow>
         <csr:addressHigh>0xB0A</csr:addressHigh>
         <csr:instanceName>minion_csr.mhpmcounter10</csr:instanceName>
         <csr:referenceName>minion_csr.mhpmcounter10</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB0B</csr:addressLow>
         <csr:addressHigh>0xB0B</csr:addressHigh>
         <csr:instanceName>minion_csr.mhpmcounter11</csr:instanceName>
         <csr:referenceName>minion_csr.mhpmcounter11</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB0C</csr:addressLow>
         <csr:addressHigh>0xB0C</csr:addressHigh>
         <csr:instanceName>minion_csr.mhpmcounter12</csr:instanceName>
         <csr:referenceName>minion_csr.mhpmcounter12</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB0D</csr:addressLow>
         <csr:addressHigh>0xB0D</csr:addressHigh>
         <csr:instanceName>minion_csr.mhpmcounter13</csr:instanceName>
         <csr:referenceName>minion_csr.mhpmcounter13</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB0E</csr:addressLow>
         <csr:addressHigh>0xB0E</csr:addressHigh>
         <csr:instanceName>minion_csr.mhpmcounter14</csr:instanceName>
         <csr:referenceName>minion_csr.mhpmcounter14</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB0F</csr:addressLow>
         <csr:addressHigh>0xB0F</csr:addressHigh>
         <csr:instanceName>minion_csr.mhpmcounter15</csr:instanceName>
         <csr:referenceName>minion_csr.mhpmcounter15</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB10</csr:addressLow>
         <csr:addressHigh>0xB10</csr:addressHigh>
         <csr:instanceName>minion_csr.mhpmcounter16</csr:instanceName>
         <csr:referenceName>minion_csr.mhpmcounter16</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB11</csr:addressLow>
         <csr:addressHigh>0xB11</csr:addressHigh>
         <csr:instanceName>minion_csr.mhpmcounter17</csr:instanceName>
         <csr:referenceName>minion_csr.mhpmcounter17</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB12</csr:addressLow>
         <csr:addressHigh>0xB12</csr:addressHigh>
         <csr:instanceName>minion_csr.mhpmcounter18</csr:instanceName>
         <csr:referenceName>minion_csr.mhpmcounter18</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB13</csr:addressLow>
         <csr:addressHigh>0xB13</csr:addressHigh>
         <csr:instanceName>minion_csr.mhpmcounter19</csr:instanceName>
         <csr:referenceName>minion_csr.mhpmcounter19</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB14</csr:addressLow>
         <csr:addressHigh>0xB14</csr:addressHigh>
         <csr:instanceName>minion_csr.mhpmcounter20</csr:instanceName>
         <csr:referenceName>minion_csr.mhpmcounter20</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB15</csr:addressLow>
         <csr:addressHigh>0xB15</csr:addressHigh>
         <csr:instanceName>minion_csr.mhpmcounter21</csr:instanceName>
         <csr:referenceName>minion_csr.mhpmcounter21</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB16</csr:addressLow>
         <csr:addressHigh>0xB16</csr:addressHigh>
         <csr:instanceName>minion_csr.mhpmcounter22</csr:instanceName>
         <csr:referenceName>minion_csr.mhpmcounter22</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB17</csr:addressLow>
         <csr:addressHigh>0xB17</csr:addressHigh>
         <csr:instanceName>minion_csr.mhpmcounter23</csr:instanceName>
         <csr:referenceName>minion_csr.mhpmcounter23</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB18</csr:addressLow>
         <csr:addressHigh>0xB18</csr:addressHigh>
         <csr:instanceName>minion_csr.mhpmcounter24</csr:instanceName>
         <csr:referenceName>minion_csr.mhpmcounter24</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB19</csr:addressLow>
         <csr:addressHigh>0xB19</csr:addressHigh>
         <csr:instanceName>minion_csr.mhpmcounter25</csr:instanceName>
         <csr:referenceName>minion_csr.mhpmcounter25</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB1A</csr:addressLow>
         <csr:addressHigh>0xB1A</csr:addressHigh>
         <csr:instanceName>minion_csr.mhpmcounter26</csr:instanceName>
         <csr:referenceName>minion_csr.mhpmcounter26</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB1B</csr:addressLow>
         <csr:addressHigh>0xB1B</csr:addressHigh>
         <csr:instanceName>minion_csr.mhpmcounter27</csr:instanceName>
         <csr:referenceName>minion_csr.mhpmcounter27</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB1C</csr:addressLow>
         <csr:addressHigh>0xB1C</csr:addressHigh>
         <csr:instanceName>minion_csr.mhpmcounter28</csr:instanceName>
         <csr:referenceName>minion_csr.mhpmcounter28</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB1D</csr:addressLow>
         <csr:addressHigh>0xB1D</csr:addressHigh>
         <csr:instanceName>minion_csr.mhpmcounter29</csr:instanceName>
         <csr:referenceName>minion_csr.mhpmcounter29</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB1E</csr:addressLow>
         <csr:addressHigh>0xB1E</csr:addressHigh>
         <csr:instanceName>minion_csr.mhpmcounter30</csr:instanceName>
         <csr:referenceName>minion_csr.mhpmcounter30</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB1F</csr:addressLow>
         <csr:addressHigh>0xB1F</csr:addressHigh>
         <csr:instanceName>minion_csr.mhpmcounter31</csr:instanceName>
         <csr:referenceName>minion_csr.mhpmcounter31</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xB20</csr:addressLow>
         <csr:addressHigh>0xBFF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xC00</csr:addressLow>
         <csr:addressHigh>0xC00</csr:addressHigh>
         <csr:instanceName>minion_csr.cycle</csr:instanceName>
         <csr:referenceName>minion_csr.cycle</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xC01</csr:addressLow>
         <csr:addressHigh>0xC01</csr:addressHigh>
         <csr:instanceName>minion_csr.time</csr:instanceName>
         <csr:referenceName>minion_csr.time</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xC02</csr:addressLow>
         <csr:addressHigh>0xC02</csr:addressHigh>
         <csr:instanceName>minion_csr.instret</csr:instanceName>
         <csr:referenceName>minion_csr.instret</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xC03</csr:addressLow>
         <csr:addressHigh>0xC03</csr:addressHigh>
         <csr:instanceName>minion_csr.hpmcounter3</csr:instanceName>
         <csr:referenceName>minion_csr.hpmcounter3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xC04</csr:addressLow>
         <csr:addressHigh>0xC04</csr:addressHigh>
         <csr:instanceName>minion_csr.hpmcounter4</csr:instanceName>
         <csr:referenceName>minion_csr.hpmcounter4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xC05</csr:addressLow>
         <csr:addressHigh>0xC05</csr:addressHigh>
         <csr:instanceName>minion_csr.hpmcounter5</csr:instanceName>
         <csr:referenceName>minion_csr.hpmcounter5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xC06</csr:addressLow>
         <csr:addressHigh>0xC06</csr:addressHigh>
         <csr:instanceName>minion_csr.hpmcounter6</csr:instanceName>
         <csr:referenceName>minion_csr.hpmcounter6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xC07</csr:addressLow>
         <csr:addressHigh>0xC07</csr:addressHigh>
         <csr:instanceName>minion_csr.hpmcounter7</csr:instanceName>
         <csr:referenceName>minion_csr.hpmcounter7</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xC08</csr:addressLow>
         <csr:addressHigh>0xC08</csr:addressHigh>
         <csr:instanceName>minion_csr.hpmcounter8</csr:instanceName>
         <csr:referenceName>minion_csr.hpmcounter8</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xC09</csr:addressLow>
         <csr:addressHigh>0xC09</csr:addressHigh>
         <csr:instanceName>minion_csr.hpmcounter9</csr:instanceName>
         <csr:referenceName>minion_csr.hpmcounter9</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xC0A</csr:addressLow>
         <csr:addressHigh>0xC0A</csr:addressHigh>
         <csr:instanceName>minion_csr.hpmcounter10</csr:instanceName>
         <csr:referenceName>minion_csr.hpmcounter10</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xC0B</csr:addressLow>
         <csr:addressHigh>0xC0B</csr:addressHigh>
         <csr:instanceName>minion_csr.hpmcounter11</csr:instanceName>
         <csr:referenceName>minion_csr.hpmcounter11</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xC0C</csr:addressLow>
         <csr:addressHigh>0xC0C</csr:addressHigh>
         <csr:instanceName>minion_csr.hpmcounter12</csr:instanceName>
         <csr:referenceName>minion_csr.hpmcounter12</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xC0D</csr:addressLow>
         <csr:addressHigh>0xC0D</csr:addressHigh>
         <csr:instanceName>minion_csr.hpmcounter13</csr:instanceName>
         <csr:referenceName>minion_csr.hpmcounter13</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xC0E</csr:addressLow>
         <csr:addressHigh>0xC0E</csr:addressHigh>
         <csr:instanceName>minion_csr.hpmcounter14</csr:instanceName>
         <csr:referenceName>minion_csr.hpmcounter14</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xC0F</csr:addressLow>
         <csr:addressHigh>0xC0F</csr:addressHigh>
         <csr:instanceName>minion_csr.hpmcounter15</csr:instanceName>
         <csr:referenceName>minion_csr.hpmcounter15</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xC10</csr:addressLow>
         <csr:addressHigh>0xC10</csr:addressHigh>
         <csr:instanceName>minion_csr.hpmcounter16</csr:instanceName>
         <csr:referenceName>minion_csr.hpmcounter16</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xC11</csr:addressLow>
         <csr:addressHigh>0xC11</csr:addressHigh>
         <csr:instanceName>minion_csr.hpmcounter17</csr:instanceName>
         <csr:referenceName>minion_csr.hpmcounter17</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xC12</csr:addressLow>
         <csr:addressHigh>0xC12</csr:addressHigh>
         <csr:instanceName>minion_csr.hpmcounter18</csr:instanceName>
         <csr:referenceName>minion_csr.hpmcounter18</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xC13</csr:addressLow>
         <csr:addressHigh>0xC13</csr:addressHigh>
         <csr:instanceName>minion_csr.hpmcounter19</csr:instanceName>
         <csr:referenceName>minion_csr.hpmcounter19</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xC14</csr:addressLow>
         <csr:addressHigh>0xC14</csr:addressHigh>
         <csr:instanceName>minion_csr.hpmcounter20</csr:instanceName>
         <csr:referenceName>minion_csr.hpmcounter20</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xC15</csr:addressLow>
         <csr:addressHigh>0xC15</csr:addressHigh>
         <csr:instanceName>minion_csr.hpmcounter21</csr:instanceName>
         <csr:referenceName>minion_csr.hpmcounter21</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xC16</csr:addressLow>
         <csr:addressHigh>0xC16</csr:addressHigh>
         <csr:instanceName>minion_csr.hpmcounter22</csr:instanceName>
         <csr:referenceName>minion_csr.hpmcounter22</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xC17</csr:addressLow>
         <csr:addressHigh>0xC17</csr:addressHigh>
         <csr:instanceName>minion_csr.hpmcounter23</csr:instanceName>
         <csr:referenceName>minion_csr.hpmcounter23</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xC18</csr:addressLow>
         <csr:addressHigh>0xC18</csr:addressHigh>
         <csr:instanceName>minion_csr.hpmcounter24</csr:instanceName>
         <csr:referenceName>minion_csr.hpmcounter24</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xC19</csr:addressLow>
         <csr:addressHigh>0xC19</csr:addressHigh>
         <csr:instanceName>minion_csr.hpmcounter25</csr:instanceName>
         <csr:referenceName>minion_csr.hpmcounter25</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xC1A</csr:addressLow>
         <csr:addressHigh>0xC1A</csr:addressHigh>
         <csr:instanceName>minion_csr.hpmcounter26</csr:instanceName>
         <csr:referenceName>minion_csr.hpmcounter26</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xC1B</csr:addressLow>
         <csr:addressHigh>0xC1B</csr:addressHigh>
         <csr:instanceName>minion_csr.hpmcounter27</csr:instanceName>
         <csr:referenceName>minion_csr.hpmcounter27</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xC1C</csr:addressLow>
         <csr:addressHigh>0xC1C</csr:addressHigh>
         <csr:instanceName>minion_csr.hpmcounter28</csr:instanceName>
         <csr:referenceName>minion_csr.hpmcounter28</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xC1D</csr:addressLow>
         <csr:addressHigh>0xC1D</csr:addressHigh>
         <csr:instanceName>minion_csr.hpmcounter29</csr:instanceName>
         <csr:referenceName>minion_csr.hpmcounter29</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xC1E</csr:addressLow>
         <csr:addressHigh>0xC1E</csr:addressHigh>
         <csr:instanceName>minion_csr.hpmcounter30</csr:instanceName>
         <csr:referenceName>minion_csr.hpmcounter30</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xC1F</csr:addressLow>
         <csr:addressHigh>0xC1F</csr:addressHigh>
         <csr:instanceName>minion_csr.hpmcounter31</csr:instanceName>
         <csr:referenceName>minion_csr.hpmcounter31</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xC20</csr:addressLow>
         <csr:addressHigh>0xCBF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xCC0</csr:addressLow>
         <csr:addressHigh>0xCC0</csr:addressHigh>
         <csr:instanceName>minion_csr.nb_fcc</csr:instanceName>
         <csr:referenceName>minion_csr.nb_fcc</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xCC1</csr:addressLow>
         <csr:addressHigh>0xCC7</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xCC8</csr:addressLow>
         <csr:addressHigh>0xCC8</csr:addressHigh>
         <csr:instanceName>minion_csr.porthead0</csr:instanceName>
         <csr:referenceName>minion_csr.porthead0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xCC9</csr:addressLow>
         <csr:addressHigh>0xCC9</csr:addressHigh>
         <csr:instanceName>minion_csr.porthead1</csr:instanceName>
         <csr:referenceName>minion_csr.porthead1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xCCA</csr:addressLow>
         <csr:addressHigh>0xCCA</csr:addressHigh>
         <csr:instanceName>minion_csr.porthead2</csr:instanceName>
         <csr:referenceName>minion_csr.porthead2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xCCB</csr:addressLow>
         <csr:addressHigh>0xCCB</csr:addressHigh>
         <csr:instanceName>minion_csr.porthead3</csr:instanceName>
         <csr:referenceName>minion_csr.porthead3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xCCC</csr:addressLow>
         <csr:addressHigh>0xCCC</csr:addressHigh>
         <csr:instanceName>minion_csr.portheadnb0</csr:instanceName>
         <csr:referenceName>minion_csr.portheadnb0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xCCD</csr:addressLow>
         <csr:addressHigh>0xCCD</csr:addressHigh>
         <csr:instanceName>minion_csr.portheadnb1</csr:instanceName>
         <csr:referenceName>minion_csr.portheadnb1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xCCE</csr:addressLow>
         <csr:addressHigh>0xCCE</csr:addressHigh>
         <csr:instanceName>minion_csr.portheadnb2</csr:instanceName>
         <csr:referenceName>minion_csr.portheadnb2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xCCF</csr:addressLow>
         <csr:addressHigh>0xCCF</csr:addressHigh>
         <csr:instanceName>minion_csr.portheadnb3</csr:instanceName>
         <csr:referenceName>minion_csr.portheadnb3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xCD0</csr:addressLow>
         <csr:addressHigh>0xCD0</csr:addressHigh>
         <csr:instanceName>minion_csr.hartid</csr:instanceName>
         <csr:referenceName>minion_csr.hartid</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xCD1</csr:addressLow>
         <csr:addressHigh>0xF10</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xF11</csr:addressLow>
         <csr:addressHigh>0xF11</csr:addressHigh>
         <csr:instanceName>minion_csr.mvendorid</csr:instanceName>
         <csr:referenceName>minion_csr.mvendorid</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xF12</csr:addressLow>
         <csr:addressHigh>0xF12</csr:addressHigh>
         <csr:instanceName>minion_csr.marchid</csr:instanceName>
         <csr:referenceName>minion_csr.marchid</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xF13</csr:addressLow>
         <csr:addressHigh>0xF13</csr:addressHigh>
         <csr:instanceName>minion_csr.mimpid</csr:instanceName>
         <csr:referenceName>minion_csr.mimpid</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xF14</csr:addressLow>
         <csr:addressHigh>0xF14</csr:addressHigh>
         <csr:instanceName>minion_csr.mhartid</csr:instanceName>
         <csr:referenceName>minion_csr.mhartid</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xF15</csr:addressLow>
         <csr:addressHigh>0xFBF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xFC0</csr:addressLow>
         <csr:addressHigh>0xFC0</csr:addressHigh>
         <csr:instanceName>minion_csr.dcache_debug</csr:instanceName>
         <csr:referenceName>minion_csr.dcache_debug</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xFC1</csr:addressLow>
         <csr:addressHigh>0xFFF</csr:addressHigh>
        </csr:addressMapEntry>
       </csr:addressMap>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.ustatus</csr:referenceName>
       <csr:identifier>ustatus</csr:identifier>
       <csr:addressMacro>MINION_CSR_USTATUS_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_USTATUS_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_USTATUS_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_USTATUS_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>29</csr:linenumber>
       <csr:title>User status register</csr:title>
       <csr:offset>0x0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_ustatus</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="RISC-V Unprivileged"</csr:attribute>
        <csr:attribute>Group="UserTrapSetup"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ustatus</csr:identifier>
         <csr:widthMacro>MINION_CSR_USTATUS_USTATUS_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_USTATUS_USTATUS_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_USTATUS_USTATUS_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_USTATUS_USTATUS_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_USTATUS_USTATUS_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_USTATUS_USTATUS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_USTATUS_USTATUS_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_USTATUS_USTATUS_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>28</csr:linenumber>
         <csr:title>User status register</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Documentation_Source="RISC-V Unprivileged"</csr:attribute>
          <csr:attribute>Group="UserTrapSetup"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.fflags</csr:referenceName>
       <csr:identifier>fflags</csr:identifier>
       <csr:addressMacro>MINION_CSR_FFLAGS_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_FFLAGS_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_FFLAGS_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_FFLAGS_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>75</csr:linenumber>
       <csr:title>Floating-Point Accrued Exceptions</csr:title>
       <csr:offset>0x1</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_fflags</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="RISC-V Unprivileged"</csr:attribute>
        <csr:attribute>Group="UserFloatingPoint"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>NX</csr:identifier>
         <csr:widthMacro>MINION_CSR_FFLAGS_NX_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_FFLAGS_NX_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_FFLAGS_NX_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_FFLAGS_NX_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_FFLAGS_NX_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_FFLAGS_NX_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_FFLAGS_NX_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_FFLAGS_NX_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>40</csr:linenumber>
         <csr:title>Inexact</csr:title>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>UF</csr:identifier>
         <csr:widthMacro>MINION_CSR_FFLAGS_UF_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_FFLAGS_UF_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_FFLAGS_UF_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_FFLAGS_UF_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_FFLAGS_UF_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_FFLAGS_UF_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_FFLAGS_UF_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_FFLAGS_UF_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>45</csr:linenumber>
         <csr:title>Underflow</csr:title>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>OF</csr:identifier>
         <csr:widthMacro>MINION_CSR_FFLAGS_OF_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_FFLAGS_OF_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_FFLAGS_OF_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_FFLAGS_OF_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_FFLAGS_OF_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_FFLAGS_OF_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_FFLAGS_OF_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_FFLAGS_OF_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>50</csr:linenumber>
         <csr:title>Overflow</csr:title>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DZ</csr:identifier>
         <csr:widthMacro>MINION_CSR_FFLAGS_DZ_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_FFLAGS_DZ_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_FFLAGS_DZ_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_FFLAGS_DZ_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_FFLAGS_DZ_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_FFLAGS_DZ_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_FFLAGS_DZ_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_FFLAGS_DZ_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>55</csr:linenumber>
         <csr:title>Divide by Zero</csr:title>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NV</csr:identifier>
         <csr:widthMacro>MINION_CSR_FFLAGS_NV_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_FFLAGS_NV_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_FFLAGS_NV_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_FFLAGS_NV_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_FFLAGS_NV_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_FFLAGS_NV_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_FFLAGS_NV_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_FFLAGS_NV_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>60</csr:linenumber>
         <csr:title>Invalid Operation</csr:title>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>30</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>eflags</csr:identifier>
         <csr:widthMacro>MINION_CSR_FFLAGS_EFLAGS_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_FFLAGS_EFLAGS_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_FFLAGS_EFLAGS_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_FFLAGS_EFLAGS_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_FFLAGS_EFLAGS_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_FFLAGS_EFLAGS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_FFLAGS_EFLAGS_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_FFLAGS_EFLAGS_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>74</csr:linenumber>
         <csr:title>InputDenorm flag</csr:title>
        <csr:description>
         <csr:p>The sticky InputDenorm flag is added to the machine state to indicate that an input denormal value was flushed to zero in a floating point operation. The InputDenorm flag can be read by software from either fcsr[31] or from fflags[31]. The InputDenorm flag can be cleared by software by an explicit write to fcsr or fflags.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>Documentation_Source="PRM-0"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W0C</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.frm</csr:referenceName>
       <csr:identifier>frm</csr:identifier>
       <csr:addressMacro>MINION_CSR_FRM_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_FRM_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_FRM_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_FRM_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>87</csr:linenumber>
       <csr:title>Floating-Point Dynamic Rounding Mode</csr:title>
       <csr:offset>0x2</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_frm</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="RISC-V Unprivileged"</csr:attribute>
        <csr:attribute>Group="UserFloatingPoint"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>FRM</csr:identifier>
         <csr:widthMacro>MINION_CSR_FRM_FRM_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_FRM_FRM_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_FRM_FRM_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_FRM_FRM_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_FRM_FRM_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_FRM_FRM_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_FRM_FRM_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_FRM_FRM_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>86</csr:linenumber>
         <csr:title>Rounding Mode</csr:title>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.fcsr</csr:referenceName>
       <csr:identifier>fcsr</csr:identifier>
       <csr:addressMacro>MINION_CSR_FCSR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_FCSR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_FCSR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_FCSR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>138</csr:linenumber>
       <csr:title>Floating-Point Control and Status</csr:title>
       <csr:offset>0x3</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_fcsr</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="RISC-V Unprivileged"</csr:attribute>
        <csr:attribute>Group="UserFloatingPoint"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>NX</csr:identifier>
         <csr:widthMacro>MINION_CSR_FCSR_NX_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_FCSR_NX_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_FCSR_NX_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_FCSR_NX_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_FCSR_NX_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_FCSR_NX_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_FCSR_NX_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_FCSR_NX_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>98</csr:linenumber>
         <csr:title>Inexact</csr:title>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>UF</csr:identifier>
         <csr:widthMacro>MINION_CSR_FCSR_UF_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_FCSR_UF_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_FCSR_UF_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_FCSR_UF_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_FCSR_UF_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_FCSR_UF_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_FCSR_UF_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_FCSR_UF_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>103</csr:linenumber>
         <csr:title>Underflow</csr:title>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>OF</csr:identifier>
         <csr:widthMacro>MINION_CSR_FCSR_OF_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_FCSR_OF_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_FCSR_OF_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_FCSR_OF_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_FCSR_OF_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_FCSR_OF_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_FCSR_OF_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_FCSR_OF_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>108</csr:linenumber>
         <csr:title>Overflow</csr:title>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DZ</csr:identifier>
         <csr:widthMacro>MINION_CSR_FCSR_DZ_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_FCSR_DZ_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_FCSR_DZ_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_FCSR_DZ_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_FCSR_DZ_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_FCSR_DZ_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_FCSR_DZ_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_FCSR_DZ_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>113</csr:linenumber>
         <csr:title>Divide by Zero</csr:title>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NV</csr:identifier>
         <csr:widthMacro>MINION_CSR_FCSR_NV_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_FCSR_NV_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_FCSR_NV_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_FCSR_NV_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_FCSR_NV_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_FCSR_NV_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_FCSR_NV_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_FCSR_NV_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>118</csr:linenumber>
         <csr:title>Invalid Operation</csr:title>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>FRM</csr:identifier>
         <csr:widthMacro>MINION_CSR_FCSR_FRM_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_FCSR_FRM_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_FCSR_FRM_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_FCSR_FRM_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_FCSR_FRM_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_FCSR_FRM_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_FCSR_FRM_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_FCSR_FRM_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>123</csr:linenumber>
         <csr:title>Rounding Mode</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>30</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>eflags</csr:identifier>
         <csr:widthMacro>MINION_CSR_FCSR_EFLAGS_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_FCSR_EFLAGS_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_FCSR_EFLAGS_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_FCSR_EFLAGS_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_FCSR_EFLAGS_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_FCSR_EFLAGS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_FCSR_EFLAGS_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_FCSR_EFLAGS_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>137</csr:linenumber>
         <csr:title>InputDenorm flag</csr:title>
        <csr:description>
         <csr:p>The sticky InputDenorm flag is added to the machine state to indicate that an input denormal value was flushed to zero in a floating point operation. The InputDenorm flag can be read by software from either fcsr[31] or from fflags[31]. The InputDenorm flag can be cleared by software by an explicit write to fcsr or fflags.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>Documentation_Source="PRM-0"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W0C</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.uie</csr:referenceName>
       <csr:identifier>uie</csr:identifier>
       <csr:addressMacro>MINION_CSR_UIE_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_UIE_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_UIE_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_UIE_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>158</csr:linenumber>
       <csr:title>User interrupt-enable register</csr:title>
       <csr:offset>0x4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_uie</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="RISC-V Unprivileged"</csr:attribute>
        <csr:attribute>Group="UserTrapSetup"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>uie</csr:identifier>
         <csr:widthMacro>MINION_CSR_UIE_UIE_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_UIE_UIE_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_UIE_UIE_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_UIE_UIE_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_UIE_UIE_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_UIE_UIE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_UIE_UIE_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_UIE_UIE_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>157</csr:linenumber>
         <csr:title>User interrupt-enable register</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Documentation_Source="RISC-V Unprivileged"</csr:attribute>
          <csr:attribute>Group="UserTrapSetup"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.utvec</csr:referenceName>
       <csr:identifier>utvec</csr:identifier>
       <csr:addressMacro>MINION_CSR_UTVEC_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_UTVEC_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_UTVEC_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_UTVEC_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>178</csr:linenumber>
       <csr:title>User trap handler base address</csr:title>
       <csr:offset>0x5</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_utvec</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="RISC-V Unprivileged"</csr:attribute>
        <csr:attribute>Group="UserTrapSetup"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>utvec</csr:identifier>
         <csr:widthMacro>MINION_CSR_UTVEC_UTVEC_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_UTVEC_UTVEC_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_UTVEC_UTVEC_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_UTVEC_UTVEC_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_UTVEC_UTVEC_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_UTVEC_UTVEC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_UTVEC_UTVEC_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_UTVEC_UTVEC_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>177</csr:linenumber>
         <csr:title>User trap handler base address</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Documentation_Source="RISC-V Unprivileged"</csr:attribute>
          <csr:attribute>Group="UserTrapSetup"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.uscratch</csr:referenceName>
       <csr:identifier>uscratch</csr:identifier>
       <csr:addressMacro>MINION_CSR_USCRATCH_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_USCRATCH_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_USCRATCH_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_USCRATCH_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>198</csr:linenumber>
       <csr:title>Scratch register for user trap handlers</csr:title>
       <csr:offset>0x40</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_uscratch</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="RISC-V Unprivileged"</csr:attribute>
        <csr:attribute>Group="UserTrapHandling"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>uscratch</csr:identifier>
         <csr:widthMacro>MINION_CSR_USCRATCH_USCRATCH_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_USCRATCH_USCRATCH_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_USCRATCH_USCRATCH_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_USCRATCH_USCRATCH_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_USCRATCH_USCRATCH_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_USCRATCH_USCRATCH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_USCRATCH_USCRATCH_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_USCRATCH_USCRATCH_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>197</csr:linenumber>
         <csr:title>Scratch register for user trap handlers</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Documentation_Source="RISC-V Unprivileged"</csr:attribute>
          <csr:attribute>Group="UserTrapHandling"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.uepc</csr:referenceName>
       <csr:identifier>uepc</csr:identifier>
       <csr:addressMacro>MINION_CSR_UEPC_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_UEPC_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_UEPC_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_UEPC_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>218</csr:linenumber>
       <csr:title>User exception program counter</csr:title>
       <csr:offset>0x41</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_uepc</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="RISC-V Unprivileged"</csr:attribute>
        <csr:attribute>Group="UserTrapHandling"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>uepc</csr:identifier>
         <csr:widthMacro>MINION_CSR_UEPC_UEPC_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_UEPC_UEPC_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_UEPC_UEPC_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_UEPC_UEPC_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_UEPC_UEPC_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_UEPC_UEPC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_UEPC_UEPC_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_UEPC_UEPC_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>217</csr:linenumber>
         <csr:title>User exception program counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Documentation_Source="RISC-V Unprivileged"</csr:attribute>
          <csr:attribute>Group="UserTrapHandling"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.ucause</csr:referenceName>
       <csr:identifier>ucause</csr:identifier>
       <csr:addressMacro>MINION_CSR_UCAUSE_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_UCAUSE_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_UCAUSE_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_UCAUSE_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>238</csr:linenumber>
       <csr:title>User trap cause</csr:title>
       <csr:offset>0x42</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_ucause</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="RISC-V Unprivileged"</csr:attribute>
        <csr:attribute>Group="UserTrapHandling"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ucause</csr:identifier>
         <csr:widthMacro>MINION_CSR_UCAUSE_UCAUSE_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_UCAUSE_UCAUSE_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_UCAUSE_UCAUSE_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_UCAUSE_UCAUSE_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_UCAUSE_UCAUSE_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_UCAUSE_UCAUSE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_UCAUSE_UCAUSE_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_UCAUSE_UCAUSE_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>237</csr:linenumber>
         <csr:title>User trap cause</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Documentation_Source="RISC-V Unprivileged"</csr:attribute>
          <csr:attribute>Group="UserTrapHandling"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.utval</csr:referenceName>
       <csr:identifier>utval</csr:identifier>
       <csr:addressMacro>MINION_CSR_UTVAL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_UTVAL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_UTVAL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_UTVAL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>258</csr:linenumber>
       <csr:title>User bad address or instruction</csr:title>
       <csr:offset>0x43</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_utval</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="RISC-V Unprivileged"</csr:attribute>
        <csr:attribute>Group="UserTrapHandling"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>utval</csr:identifier>
         <csr:widthMacro>MINION_CSR_UTVAL_UTVAL_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_UTVAL_UTVAL_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_UTVAL_UTVAL_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_UTVAL_UTVAL_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_UTVAL_UTVAL_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_UTVAL_UTVAL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_UTVAL_UTVAL_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_UTVAL_UTVAL_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>257</csr:linenumber>
         <csr:title>User bad address or instruction</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Documentation_Source="RISC-V Unprivileged"</csr:attribute>
          <csr:attribute>Group="UserTrapHandling"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.uip</csr:referenceName>
       <csr:identifier>uip</csr:identifier>
       <csr:addressMacro>MINION_CSR_UIP_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_UIP_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_UIP_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_UIP_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>278</csr:linenumber>
       <csr:title>User interrupt pending</csr:title>
       <csr:offset>0x44</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_uip</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="RISC-V Unprivileged"</csr:attribute>
        <csr:attribute>Group="UserTrapHandling"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>uip</csr:identifier>
         <csr:widthMacro>MINION_CSR_UIP_UIP_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_UIP_UIP_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_UIP_UIP_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_UIP_UIP_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_UIP_UIP_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_UIP_UIP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_UIP_UIP_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_UIP_UIP_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>277</csr:linenumber>
         <csr:title>User interrupt pending</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Documentation_Source="RISC-V Unprivileged"</csr:attribute>
          <csr:attribute>Group="UserTrapHandling"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.status</csr:referenceName>
       <csr:identifier>status</csr:identifier>
       <csr:addressMacro>MINION_CSR_STATUS_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_STATUS_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_STATUS_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_STATUS_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>291</csr:linenumber>
       <csr:title>Supervisor status register</csr:title>
       <csr:offset>0x100</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_status</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="SupervisorTrapHandling"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="supervisor"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>status</csr:identifier>
         <csr:widthMacro>MINION_CSR_STATUS_STATUS_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_STATUS_STATUS_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_STATUS_STATUS_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_STATUS_STATUS_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_STATUS_STATUS_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_STATUS_STATUS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_STATUS_STATUS_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_STATUS_STATUS_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>290</csr:linenumber>
         <csr:title>Supervisor status register</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="SupervisorTrapHandling"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="supervisor"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.sedeleg</csr:referenceName>
       <csr:identifier>sedeleg</csr:identifier>
       <csr:addressMacro>MINION_CSR_SEDELEG_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_SEDELEG_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_SEDELEG_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_SEDELEG_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>306</csr:linenumber>
       <csr:title>Supervisor exception delegation register</csr:title>
       <csr:offset>0x102</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_sedeleg</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="SupervisorTrapHandling"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="supervisor"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>sedeleg</csr:identifier>
         <csr:widthMacro>MINION_CSR_SEDELEG_SEDELEG_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_SEDELEG_SEDELEG_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_SEDELEG_SEDELEG_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_SEDELEG_SEDELEG_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_SEDELEG_SEDELEG_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_SEDELEG_SEDELEG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_SEDELEG_SEDELEG_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_SEDELEG_SEDELEG_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>305</csr:linenumber>
         <csr:title>Supervisor exception delegation register</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="SupervisorTrapHandling"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="supervisor"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.sideleg</csr:referenceName>
       <csr:identifier>sideleg</csr:identifier>
       <csr:addressMacro>MINION_CSR_SIDELEG_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_SIDELEG_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_SIDELEG_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_SIDELEG_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>321</csr:linenumber>
       <csr:title>Supervisor interrupt delegation register</csr:title>
       <csr:offset>0x103</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_sideleg</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="SupervisorTrapHandling"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="supervisor"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>sideleg</csr:identifier>
         <csr:widthMacro>MINION_CSR_SIDELEG_SIDELEG_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_SIDELEG_SIDELEG_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_SIDELEG_SIDELEG_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_SIDELEG_SIDELEG_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_SIDELEG_SIDELEG_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_SIDELEG_SIDELEG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_SIDELEG_SIDELEG_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_SIDELEG_SIDELEG_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>320</csr:linenumber>
         <csr:title>Supervisor interrupt delegation register</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="SupervisorTrapHandling"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="supervisor"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.sie</csr:referenceName>
       <csr:identifier>sie</csr:identifier>
       <csr:addressMacro>MINION_CSR_SIE_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_SIE_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_SIE_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_SIE_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>334</csr:linenumber>
       <csr:title>Supervisor interrupt-enable register</csr:title>
       <csr:offset>0x104</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_sie</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="SupervisorTrapHandling"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="supervisor"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>sie</csr:identifier>
         <csr:widthMacro>MINION_CSR_SIE_SIE_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_SIE_SIE_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_SIE_SIE_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_SIE_SIE_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_SIE_SIE_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_SIE_SIE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_SIE_SIE_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_SIE_SIE_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>333</csr:linenumber>
         <csr:title>Supervisor interrupt-enable register</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="SupervisorTrapHandling"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="supervisor"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.stvec</csr:referenceName>
       <csr:identifier>stvec</csr:identifier>
       <csr:addressMacro>MINION_CSR_STVEC_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_STVEC_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_STVEC_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_STVEC_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>347</csr:linenumber>
       <csr:title>Supervisor trap handler base address</csr:title>
       <csr:offset>0x105</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_stvec</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="SupervisorTrapHandling"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="supervisor"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>stvec</csr:identifier>
         <csr:widthMacro>MINION_CSR_STVEC_STVEC_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_STVEC_STVEC_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_STVEC_STVEC_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_STVEC_STVEC_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_STVEC_STVEC_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_STVEC_STVEC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_STVEC_STVEC_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_STVEC_STVEC_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>346</csr:linenumber>
         <csr:title>Supervisor trap handler base address</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="SupervisorTrapHandling"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="supervisor"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.scounteren</csr:referenceName>
       <csr:identifier>scounteren</csr:identifier>
       <csr:addressMacro>MINION_CSR_SCOUNTEREN_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_SCOUNTEREN_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_SCOUNTEREN_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_SCOUNTEREN_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>359</csr:linenumber>
       <csr:title>Supervisor counter enable</csr:title>
       <csr:offset>0x106</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_scounteren</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="SupervisorTrapHandling"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="supervisor"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>scounteren</csr:identifier>
         <csr:widthMacro>MINION_CSR_SCOUNTEREN_SCOUNTEREN_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_SCOUNTEREN_SCOUNTEREN_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_SCOUNTEREN_SCOUNTEREN_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_SCOUNTEREN_SCOUNTEREN_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_SCOUNTEREN_SCOUNTEREN_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_SCOUNTEREN_SCOUNTEREN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_SCOUNTEREN_SCOUNTEREN_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_SCOUNTEREN_SCOUNTEREN_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>358</csr:linenumber>
         <csr:title>Supervisor counter enable</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="SupervisorTrapHandling"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>8</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.sscratch</csr:referenceName>
       <csr:identifier>sscratch</csr:identifier>
       <csr:addressMacro>MINION_CSR_SSCRATCH_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_SSCRATCH_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_SSCRATCH_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_SSCRATCH_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>371</csr:linenumber>
       <csr:title>Scratch register for supervisor trap handlers</csr:title>
       <csr:offset>0x140</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_sscratch</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="SupervisorTrapSetup"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="supervisor"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>sscratch</csr:identifier>
         <csr:widthMacro>MINION_CSR_SSCRATCH_SSCRATCH_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_SSCRATCH_SSCRATCH_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_SSCRATCH_SSCRATCH_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_SSCRATCH_SSCRATCH_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_SSCRATCH_SSCRATCH_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_SSCRATCH_SSCRATCH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_SSCRATCH_SSCRATCH_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_SSCRATCH_SSCRATCH_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>370</csr:linenumber>
         <csr:title>Scratch register for supervisor trap handlers</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="SupervisorTrapSetup"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="supervisor"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.sepc</csr:referenceName>
       <csr:identifier>sepc</csr:identifier>
       <csr:addressMacro>MINION_CSR_SEPC_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_SEPC_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_SEPC_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_SEPC_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>383</csr:linenumber>
       <csr:title>Supervisor exception program counter</csr:title>
       <csr:offset>0x141</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_sepc</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="SupervisorTrapSetup"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="supervisor"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>sepc</csr:identifier>
         <csr:widthMacro>MINION_CSR_SEPC_SEPC_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_SEPC_SEPC_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_SEPC_SEPC_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_SEPC_SEPC_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_SEPC_SEPC_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_SEPC_SEPC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_SEPC_SEPC_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_SEPC_SEPC_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>382</csr:linenumber>
         <csr:title>Supervisor exception program counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="SupervisorTrapSetup"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="supervisor"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.scause</csr:referenceName>
       <csr:identifier>scause</csr:identifier>
       <csr:addressMacro>MINION_CSR_SCAUSE_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_SCAUSE_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_SCAUSE_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_SCAUSE_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>395</csr:linenumber>
       <csr:title>Supervisor trap cause</csr:title>
       <csr:offset>0x142</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_scause</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="SupervisorTrapSetup"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="supervisor"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>scause</csr:identifier>
         <csr:widthMacro>MINION_CSR_SCAUSE_SCAUSE_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_SCAUSE_SCAUSE_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_SCAUSE_SCAUSE_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_SCAUSE_SCAUSE_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_SCAUSE_SCAUSE_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_SCAUSE_SCAUSE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_SCAUSE_SCAUSE_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_SCAUSE_SCAUSE_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>394</csr:linenumber>
         <csr:title>Supervisor trap cause</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="SupervisorTrapSetup"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="supervisor"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.stval</csr:referenceName>
       <csr:identifier>stval</csr:identifier>
       <csr:addressMacro>MINION_CSR_STVAL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_STVAL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_STVAL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_STVAL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>407</csr:linenumber>
       <csr:title>Supervisor bad address or instruction</csr:title>
       <csr:offset>0x143</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_stval</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="SupervisorTrapSetup"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="supervisor"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>stval</csr:identifier>
         <csr:widthMacro>MINION_CSR_STVAL_STVAL_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_STVAL_STVAL_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_STVAL_STVAL_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_STVAL_STVAL_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_STVAL_STVAL_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_STVAL_STVAL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_STVAL_STVAL_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_STVAL_STVAL_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>406</csr:linenumber>
         <csr:title>Supervisor bad address or instruction</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="SupervisorTrapSetup"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="supervisor"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.sip</csr:referenceName>
       <csr:identifier>sip</csr:identifier>
       <csr:addressMacro>MINION_CSR_SIP_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_SIP_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_SIP_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_SIP_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>419</csr:linenumber>
       <csr:title>Supervisor interrupt pending</csr:title>
       <csr:offset>0x144</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_sip</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="SupervisorTrapSetup"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="supervisor"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>sip</csr:identifier>
         <csr:widthMacro>MINION_CSR_SIP_SIP_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_SIP_SIP_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_SIP_SIP_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_SIP_SIP_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_SIP_SIP_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_SIP_SIP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_SIP_SIP_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_SIP_SIP_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>418</csr:linenumber>
         <csr:title>Supervisor interrupt pending</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="SupervisorTrapSetup"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="supervisor"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.satp</csr:referenceName>
       <csr:identifier>satp</csr:identifier>
       <csr:addressMacro>MINION_CSR_SATP_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_SATP_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_SATP_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_SATP_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>432</csr:linenumber>
       <csr:title>Supervisor address translation and protection</csr:title>
       <csr:offset>0x180</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_satp</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="SupervisorProtectionTranslation"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="supervisor"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>satp</csr:identifier>
         <csr:widthMacro>MINION_CSR_SATP_SATP_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_SATP_SATP_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_SATP_SATP_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_SATP_SATP_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_SATP_SATP_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_SATP_SATP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_SATP_SATP_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_SATP_SATP_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>431</csr:linenumber>
         <csr:title>Supervisor address translation and protection</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="SupervisorProtectionTranslation"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="supervisor"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mstatus</csr:referenceName>
       <csr:identifier>mstatus</csr:identifier>
       <csr:addressMacro>MINION_CSR_MSTATUS_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MSTATUS_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MSTATUS_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MSTATUS_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>444</csr:linenumber>
       <csr:title>Machine status register</csr:title>
       <csr:offset>0x300</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mstatus</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineTrapSetup"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mstatus</csr:identifier>
         <csr:widthMacro>MINION_CSR_MSTATUS_MSTATUS_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MSTATUS_MSTATUS_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MSTATUS_MSTATUS_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MSTATUS_MSTATUS_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MSTATUS_MSTATUS_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MSTATUS_MSTATUS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MSTATUS_MSTATUS_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MSTATUS_MSTATUS_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>443</csr:linenumber>
         <csr:title>Machine status register</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineTrapSetup"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.misa</csr:referenceName>
       <csr:identifier>misa</csr:identifier>
       <csr:addressMacro>MINION_CSR_MISA_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MISA_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MISA_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MISA_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>457</csr:linenumber>
       <csr:title>ISA and extensions</csr:title>
       <csr:offset>0x301</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x8000000000941124</csr:registerResetValue>
       <csr:typeName>Minion_csr_misa</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineTrapSetup"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>misa</csr:identifier>
         <csr:widthMacro>MINION_CSR_MISA_MISA_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MISA_MISA_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MISA_MISA_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MISA_MISA_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MISA_MISA_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MISA_MISA_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MISA_MISA_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MISA_MISA_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>456</csr:linenumber>
         <csr:title>ISA and extensions</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineTrapSetup"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x8000000000941124</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.medeleg</csr:referenceName>
       <csr:identifier>medeleg</csr:identifier>
       <csr:addressMacro>MINION_CSR_MEDELEG_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MEDELEG_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MEDELEG_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MEDELEG_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>469</csr:linenumber>
       <csr:title>Machine exception delegation register</csr:title>
       <csr:offset>0x302</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_medeleg</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineTrapSetup"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>medeleg</csr:identifier>
         <csr:widthMacro>MINION_CSR_MEDELEG_MEDELEG_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MEDELEG_MEDELEG_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MEDELEG_MEDELEG_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MEDELEG_MEDELEG_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MEDELEG_MEDELEG_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MEDELEG_MEDELEG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MEDELEG_MEDELEG_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MEDELEG_MEDELEG_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>468</csr:linenumber>
         <csr:title>Machine exception delegation register</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineTrapSetup"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mideleg</csr:referenceName>
       <csr:identifier>mideleg</csr:identifier>
       <csr:addressMacro>MINION_CSR_MIDELEG_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MIDELEG_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MIDELEG_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MIDELEG_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>481</csr:linenumber>
       <csr:title>Machine interrupt delegation register</csr:title>
       <csr:offset>0x303</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mideleg</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineTrapSetup"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mideleg</csr:identifier>
         <csr:widthMacro>MINION_CSR_MIDELEG_MIDELEG_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MIDELEG_MIDELEG_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MIDELEG_MIDELEG_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MIDELEG_MIDELEG_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MIDELEG_MIDELEG_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MIDELEG_MIDELEG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MIDELEG_MIDELEG_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MIDELEG_MIDELEG_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>480</csr:linenumber>
         <csr:title>Machine interrupt delegation register</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineTrapSetup"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mie</csr:referenceName>
       <csr:identifier>mie</csr:identifier>
       <csr:addressMacro>MINION_CSR_MIE_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MIE_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MIE_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MIE_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>493</csr:linenumber>
       <csr:title>Machine interrupt-enable register</csr:title>
       <csr:offset>0x304</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mie</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineTrapSetup"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mie</csr:identifier>
         <csr:widthMacro>MINION_CSR_MIE_MIE_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MIE_MIE_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MIE_MIE_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MIE_MIE_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MIE_MIE_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MIE_MIE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MIE_MIE_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MIE_MIE_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>492</csr:linenumber>
         <csr:title>Machine interrupt-enable register</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineTrapSetup"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mtvec</csr:referenceName>
       <csr:identifier>mtvec</csr:identifier>
       <csr:addressMacro>MINION_CSR_MTVEC_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MTVEC_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MTVEC_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MTVEC_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>505</csr:linenumber>
       <csr:title>Machine trap-handler base address</csr:title>
       <csr:offset>0x305</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mtvec</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineTrapSetup"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mtvec</csr:identifier>
         <csr:widthMacro>MINION_CSR_MTVEC_MTVEC_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MTVEC_MTVEC_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MTVEC_MTVEC_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MTVEC_MTVEC_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MTVEC_MTVEC_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MTVEC_MTVEC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MTVEC_MTVEC_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MTVEC_MTVEC_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>504</csr:linenumber>
         <csr:title>Machine trap-handler base address</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineTrapSetup"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mcounteren</csr:referenceName>
       <csr:identifier>mcounteren</csr:identifier>
       <csr:addressMacro>MINION_CSR_MCOUNTEREN_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MCOUNTEREN_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MCOUNTEREN_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MCOUNTEREN_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>516</csr:linenumber>
       <csr:title>Machine counter enable</csr:title>
       <csr:offset>0x306</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_mcounteren</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineTrapSetup"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mcounteren</csr:identifier>
         <csr:widthMacro>MINION_CSR_MCOUNTEREN_MCOUNTEREN_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MCOUNTEREN_MCOUNTEREN_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MCOUNTEREN_MCOUNTEREN_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MCOUNTEREN_MCOUNTEREN_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MCOUNTEREN_MCOUNTEREN_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MCOUNTEREN_MCOUNTEREN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MCOUNTEREN_MCOUNTEREN_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MCOUNTEREN_MCOUNTEREN_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>515</csr:linenumber>
         <csr:title>Machine counter enable</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>8</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhpmevent3</csr:referenceName>
       <csr:identifier>mhpmevent3</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHPMEVENT3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHPMEVENT3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHPMEVENT3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHPMEVENT3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>528</csr:linenumber>
       <csr:title>Machine performance-monitoring event selector for Core</csr:title>
       <csr:offset>0x323</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mhpmevent3</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineCounterSetup"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhpmevent3</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHPMEVENT3_MHPMEVENT3_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHPMEVENT3_MHPMEVENT3_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHPMEVENT3_MHPMEVENT3_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHPMEVENT3_MHPMEVENT3_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHPMEVENT3_MHPMEVENT3_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHPMEVENT3_MHPMEVENT3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHPMEVENT3_MHPMEVENT3_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHPMEVENT3_MHPMEVENT3_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>527</csr:linenumber>
         <csr:title>Machine performance-monitoring event selector for Core</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineCounterSetup"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhpmevent4</csr:referenceName>
       <csr:identifier>mhpmevent4</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHPMEVENT4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHPMEVENT4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHPMEVENT4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHPMEVENT4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>540</csr:linenumber>
       <csr:title>Machine performance-monitoring event selector for Core</csr:title>
       <csr:offset>0x324</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mhpmevent4</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineCounterSetup"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhpmevent4</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHPMEVENT4_MHPMEVENT4_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHPMEVENT4_MHPMEVENT4_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHPMEVENT4_MHPMEVENT4_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHPMEVENT4_MHPMEVENT4_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHPMEVENT4_MHPMEVENT4_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHPMEVENT4_MHPMEVENT4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHPMEVENT4_MHPMEVENT4_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHPMEVENT4_MHPMEVENT4_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>539</csr:linenumber>
         <csr:title>Machine performance-monitoring event selector for Core</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineCounterSetup"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhpmevent5</csr:referenceName>
       <csr:identifier>mhpmevent5</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHPMEVENT5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHPMEVENT5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHPMEVENT5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHPMEVENT5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>552</csr:linenumber>
       <csr:title>Machine performance-monitoring event selector for Core</csr:title>
       <csr:offset>0x325</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mhpmevent5</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineCounterSetup"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhpmevent5</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHPMEVENT5_MHPMEVENT5_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHPMEVENT5_MHPMEVENT5_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHPMEVENT5_MHPMEVENT5_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHPMEVENT5_MHPMEVENT5_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHPMEVENT5_MHPMEVENT5_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHPMEVENT5_MHPMEVENT5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHPMEVENT5_MHPMEVENT5_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHPMEVENT5_MHPMEVENT5_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>551</csr:linenumber>
         <csr:title>Machine performance-monitoring event selector for Core</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineCounterSetup"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhpmevent6</csr:referenceName>
       <csr:identifier>mhpmevent6</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHPMEVENT6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHPMEVENT6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHPMEVENT6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHPMEVENT6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>564</csr:linenumber>
       <csr:title>Machine performance-monitoring event selector for Core</csr:title>
       <csr:offset>0x326</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mhpmevent6</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineCounterSetup"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhpmevent6</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHPMEVENT6_MHPMEVENT6_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHPMEVENT6_MHPMEVENT6_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHPMEVENT6_MHPMEVENT6_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHPMEVENT6_MHPMEVENT6_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHPMEVENT6_MHPMEVENT6_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHPMEVENT6_MHPMEVENT6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHPMEVENT6_MHPMEVENT6_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHPMEVENT6_MHPMEVENT6_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>563</csr:linenumber>
         <csr:title>Machine performance-monitoring event selector for Core</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineCounterSetup"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhpmevent7</csr:referenceName>
       <csr:identifier>mhpmevent7</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHPMEVENT7_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHPMEVENT7_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHPMEVENT7_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHPMEVENT7_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>576</csr:linenumber>
       <csr:title>Machine performance-monitoring event selector for Neigh</csr:title>
       <csr:offset>0x327</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mhpmevent7</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineCounterSetup"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhpmevent7</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHPMEVENT7_MHPMEVENT7_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHPMEVENT7_MHPMEVENT7_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHPMEVENT7_MHPMEVENT7_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHPMEVENT7_MHPMEVENT7_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHPMEVENT7_MHPMEVENT7_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHPMEVENT7_MHPMEVENT7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHPMEVENT7_MHPMEVENT7_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHPMEVENT7_MHPMEVENT7_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>575</csr:linenumber>
         <csr:title>Machine performance-monitoring event selector for Neigh</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineCounterSetup"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhpmevent8</csr:referenceName>
       <csr:identifier>mhpmevent8</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHPMEVENT8_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHPMEVENT8_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHPMEVENT8_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHPMEVENT8_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>588</csr:linenumber>
       <csr:title>Machine performance-monitoring event selector for Neigh</csr:title>
       <csr:offset>0x328</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mhpmevent8</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineCounterSetup"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhpmevent8</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHPMEVENT8_MHPMEVENT8_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHPMEVENT8_MHPMEVENT8_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHPMEVENT8_MHPMEVENT8_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHPMEVENT8_MHPMEVENT8_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHPMEVENT8_MHPMEVENT8_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHPMEVENT8_MHPMEVENT8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHPMEVENT8_MHPMEVENT8_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHPMEVENT8_MHPMEVENT8_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>587</csr:linenumber>
         <csr:title>Machine performance-monitoring event selector for Neigh</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineCounterSetup"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhpmevent9</csr:referenceName>
       <csr:identifier>mhpmevent9</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHPMEVENT9_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHPMEVENT9_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHPMEVENT9_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHPMEVENT9_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>602</csr:linenumber>
       <csr:title>Machine performance-monitoring event selector</csr:title>
       <csr:offset>0x329</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mhpmevent9</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineCounterSetup"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhpmevent9</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHPMEVENT9_MHPMEVENT9_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHPMEVENT9_MHPMEVENT9_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHPMEVENT9_MHPMEVENT9_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHPMEVENT9_MHPMEVENT9_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHPMEVENT9_MHPMEVENT9_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHPMEVENT9_MHPMEVENT9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHPMEVENT9_MHPMEVENT9_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHPMEVENT9_MHPMEVENT9_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>601</csr:linenumber>
         <csr:title>Machine performance-monitoring event selector</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineCounterSetup"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhpmevent10</csr:referenceName>
       <csr:identifier>mhpmevent10</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHPMEVENT10_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHPMEVENT10_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHPMEVENT10_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHPMEVENT10_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>616</csr:linenumber>
       <csr:title>Machine performance-monitoring event selector</csr:title>
       <csr:offset>0x32A</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mhpmevent10</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineCounterSetup"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhpmevent10</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHPMEVENT10_MHPMEVENT10_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHPMEVENT10_MHPMEVENT10_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHPMEVENT10_MHPMEVENT10_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHPMEVENT10_MHPMEVENT10_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHPMEVENT10_MHPMEVENT10_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHPMEVENT10_MHPMEVENT10_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHPMEVENT10_MHPMEVENT10_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHPMEVENT10_MHPMEVENT10_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>615</csr:linenumber>
         <csr:title>Machine performance-monitoring event selector</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineCounterSetup"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhpmevent11</csr:referenceName>
       <csr:identifier>mhpmevent11</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHPMEVENT11_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHPMEVENT11_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHPMEVENT11_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHPMEVENT11_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>630</csr:linenumber>
       <csr:title>Machine performance-monitoring event selector</csr:title>
       <csr:offset>0x32B</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mhpmevent11</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineCounterSetup"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhpmevent11</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHPMEVENT11_MHPMEVENT11_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHPMEVENT11_MHPMEVENT11_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHPMEVENT11_MHPMEVENT11_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHPMEVENT11_MHPMEVENT11_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHPMEVENT11_MHPMEVENT11_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHPMEVENT11_MHPMEVENT11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHPMEVENT11_MHPMEVENT11_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHPMEVENT11_MHPMEVENT11_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>629</csr:linenumber>
         <csr:title>Machine performance-monitoring event selector</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineCounterSetup"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhpmevent12</csr:referenceName>
       <csr:identifier>mhpmevent12</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHPMEVENT12_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHPMEVENT12_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHPMEVENT12_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHPMEVENT12_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>644</csr:linenumber>
       <csr:title>Machine performance-monitoring event selector</csr:title>
       <csr:offset>0x32C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mhpmevent12</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineCounterSetup"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhpmevent12</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHPMEVENT12_MHPMEVENT12_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHPMEVENT12_MHPMEVENT12_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHPMEVENT12_MHPMEVENT12_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHPMEVENT12_MHPMEVENT12_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHPMEVENT12_MHPMEVENT12_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHPMEVENT12_MHPMEVENT12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHPMEVENT12_MHPMEVENT12_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHPMEVENT12_MHPMEVENT12_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>643</csr:linenumber>
         <csr:title>Machine performance-monitoring event selector</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineCounterSetup"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhpmevent13</csr:referenceName>
       <csr:identifier>mhpmevent13</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHPMEVENT13_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHPMEVENT13_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHPMEVENT13_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHPMEVENT13_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>658</csr:linenumber>
       <csr:title>Machine performance-monitoring event selector</csr:title>
       <csr:offset>0x32D</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mhpmevent13</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineCounterSetup"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhpmevent13</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHPMEVENT13_MHPMEVENT13_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHPMEVENT13_MHPMEVENT13_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHPMEVENT13_MHPMEVENT13_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHPMEVENT13_MHPMEVENT13_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHPMEVENT13_MHPMEVENT13_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHPMEVENT13_MHPMEVENT13_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHPMEVENT13_MHPMEVENT13_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHPMEVENT13_MHPMEVENT13_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>657</csr:linenumber>
         <csr:title>Machine performance-monitoring event selector</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineCounterSetup"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhpmevent14</csr:referenceName>
       <csr:identifier>mhpmevent14</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHPMEVENT14_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHPMEVENT14_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHPMEVENT14_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHPMEVENT14_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>672</csr:linenumber>
       <csr:title>Machine performance-monitoring event selector</csr:title>
       <csr:offset>0x32E</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mhpmevent14</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineCounterSetup"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhpmevent14</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHPMEVENT14_MHPMEVENT14_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHPMEVENT14_MHPMEVENT14_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHPMEVENT14_MHPMEVENT14_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHPMEVENT14_MHPMEVENT14_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHPMEVENT14_MHPMEVENT14_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHPMEVENT14_MHPMEVENT14_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHPMEVENT14_MHPMEVENT14_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHPMEVENT14_MHPMEVENT14_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>671</csr:linenumber>
         <csr:title>Machine performance-monitoring event selector</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineCounterSetup"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhpmevent15</csr:referenceName>
       <csr:identifier>mhpmevent15</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHPMEVENT15_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHPMEVENT15_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHPMEVENT15_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHPMEVENT15_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>686</csr:linenumber>
       <csr:title>Machine performance-monitoring event selector</csr:title>
       <csr:offset>0x32F</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mhpmevent15</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineCounterSetup"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhpmevent15</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHPMEVENT15_MHPMEVENT15_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHPMEVENT15_MHPMEVENT15_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHPMEVENT15_MHPMEVENT15_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHPMEVENT15_MHPMEVENT15_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHPMEVENT15_MHPMEVENT15_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHPMEVENT15_MHPMEVENT15_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHPMEVENT15_MHPMEVENT15_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHPMEVENT15_MHPMEVENT15_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>685</csr:linenumber>
         <csr:title>Machine performance-monitoring event selector</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineCounterSetup"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhpmevent16</csr:referenceName>
       <csr:identifier>mhpmevent16</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHPMEVENT16_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHPMEVENT16_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHPMEVENT16_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHPMEVENT16_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>700</csr:linenumber>
       <csr:title>Machine performance-monitoring event selector</csr:title>
       <csr:offset>0x330</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mhpmevent16</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineCounterSetup"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhpmevent16</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHPMEVENT16_MHPMEVENT16_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHPMEVENT16_MHPMEVENT16_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHPMEVENT16_MHPMEVENT16_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHPMEVENT16_MHPMEVENT16_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHPMEVENT16_MHPMEVENT16_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHPMEVENT16_MHPMEVENT16_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHPMEVENT16_MHPMEVENT16_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHPMEVENT16_MHPMEVENT16_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>699</csr:linenumber>
         <csr:title>Machine performance-monitoring event selector</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineCounterSetup"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhpmevent17</csr:referenceName>
       <csr:identifier>mhpmevent17</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHPMEVENT17_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHPMEVENT17_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHPMEVENT17_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHPMEVENT17_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>714</csr:linenumber>
       <csr:title>Machine performance-monitoring event selector</csr:title>
       <csr:offset>0x331</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mhpmevent17</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineCounterSetup"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhpmevent17</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHPMEVENT17_MHPMEVENT17_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHPMEVENT17_MHPMEVENT17_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHPMEVENT17_MHPMEVENT17_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHPMEVENT17_MHPMEVENT17_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHPMEVENT17_MHPMEVENT17_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHPMEVENT17_MHPMEVENT17_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHPMEVENT17_MHPMEVENT17_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHPMEVENT17_MHPMEVENT17_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>713</csr:linenumber>
         <csr:title>Machine performance-monitoring event selector</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineCounterSetup"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhpmevent18</csr:referenceName>
       <csr:identifier>mhpmevent18</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHPMEVENT18_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHPMEVENT18_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHPMEVENT18_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHPMEVENT18_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>728</csr:linenumber>
       <csr:title>Machine performance-monitoring event selector</csr:title>
       <csr:offset>0x332</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mhpmevent18</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineCounterSetup"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhpmevent18</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHPMEVENT18_MHPMEVENT18_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHPMEVENT18_MHPMEVENT18_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHPMEVENT18_MHPMEVENT18_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHPMEVENT18_MHPMEVENT18_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHPMEVENT18_MHPMEVENT18_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHPMEVENT18_MHPMEVENT18_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHPMEVENT18_MHPMEVENT18_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHPMEVENT18_MHPMEVENT18_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>727</csr:linenumber>
         <csr:title>Machine performance-monitoring event selector</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineCounterSetup"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhpmevent19</csr:referenceName>
       <csr:identifier>mhpmevent19</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHPMEVENT19_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHPMEVENT19_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHPMEVENT19_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHPMEVENT19_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>742</csr:linenumber>
       <csr:title>Machine performance-monitoring event selector</csr:title>
       <csr:offset>0x333</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mhpmevent19</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineCounterSetup"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhpmevent19</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHPMEVENT19_MHPMEVENT19_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHPMEVENT19_MHPMEVENT19_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHPMEVENT19_MHPMEVENT19_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHPMEVENT19_MHPMEVENT19_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHPMEVENT19_MHPMEVENT19_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHPMEVENT19_MHPMEVENT19_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHPMEVENT19_MHPMEVENT19_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHPMEVENT19_MHPMEVENT19_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>741</csr:linenumber>
         <csr:title>Machine performance-monitoring event selector</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineCounterSetup"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhpmevent20</csr:referenceName>
       <csr:identifier>mhpmevent20</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHPMEVENT20_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHPMEVENT20_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHPMEVENT20_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHPMEVENT20_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>756</csr:linenumber>
       <csr:title>Machine performance-monitoring event selector</csr:title>
       <csr:offset>0x334</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mhpmevent20</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineCounterSetup"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhpmevent20</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHPMEVENT20_MHPMEVENT20_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHPMEVENT20_MHPMEVENT20_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHPMEVENT20_MHPMEVENT20_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHPMEVENT20_MHPMEVENT20_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHPMEVENT20_MHPMEVENT20_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHPMEVENT20_MHPMEVENT20_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHPMEVENT20_MHPMEVENT20_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHPMEVENT20_MHPMEVENT20_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>755</csr:linenumber>
         <csr:title>Machine performance-monitoring event selector</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineCounterSetup"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhpmevent21</csr:referenceName>
       <csr:identifier>mhpmevent21</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHPMEVENT21_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHPMEVENT21_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHPMEVENT21_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHPMEVENT21_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>770</csr:linenumber>
       <csr:title>Machine performance-monitoring event selector</csr:title>
       <csr:offset>0x335</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mhpmevent21</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineCounterSetup"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhpmevent21</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHPMEVENT21_MHPMEVENT21_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHPMEVENT21_MHPMEVENT21_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHPMEVENT21_MHPMEVENT21_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHPMEVENT21_MHPMEVENT21_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHPMEVENT21_MHPMEVENT21_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHPMEVENT21_MHPMEVENT21_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHPMEVENT21_MHPMEVENT21_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHPMEVENT21_MHPMEVENT21_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>769</csr:linenumber>
         <csr:title>Machine performance-monitoring event selector</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineCounterSetup"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhpmevent22</csr:referenceName>
       <csr:identifier>mhpmevent22</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHPMEVENT22_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHPMEVENT22_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHPMEVENT22_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHPMEVENT22_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>784</csr:linenumber>
       <csr:title>Machine performance-monitoring event selector</csr:title>
       <csr:offset>0x336</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mhpmevent22</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineCounterSetup"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhpmevent22</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHPMEVENT22_MHPMEVENT22_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHPMEVENT22_MHPMEVENT22_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHPMEVENT22_MHPMEVENT22_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHPMEVENT22_MHPMEVENT22_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHPMEVENT22_MHPMEVENT22_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHPMEVENT22_MHPMEVENT22_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHPMEVENT22_MHPMEVENT22_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHPMEVENT22_MHPMEVENT22_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>783</csr:linenumber>
         <csr:title>Machine performance-monitoring event selector</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineCounterSetup"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhpmevent23</csr:referenceName>
       <csr:identifier>mhpmevent23</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHPMEVENT23_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHPMEVENT23_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHPMEVENT23_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHPMEVENT23_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>798</csr:linenumber>
       <csr:title>Machine performance-monitoring event selector</csr:title>
       <csr:offset>0x337</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mhpmevent23</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineCounterSetup"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhpmevent23</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHPMEVENT23_MHPMEVENT23_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHPMEVENT23_MHPMEVENT23_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHPMEVENT23_MHPMEVENT23_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHPMEVENT23_MHPMEVENT23_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHPMEVENT23_MHPMEVENT23_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHPMEVENT23_MHPMEVENT23_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHPMEVENT23_MHPMEVENT23_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHPMEVENT23_MHPMEVENT23_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>797</csr:linenumber>
         <csr:title>Machine performance-monitoring event selector</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineCounterSetup"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhpmevent24</csr:referenceName>
       <csr:identifier>mhpmevent24</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHPMEVENT24_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHPMEVENT24_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHPMEVENT24_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHPMEVENT24_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>812</csr:linenumber>
       <csr:title>Machine performance-monitoring event selector</csr:title>
       <csr:offset>0x338</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mhpmevent24</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineCounterSetup"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhpmevent24</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHPMEVENT24_MHPMEVENT24_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHPMEVENT24_MHPMEVENT24_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHPMEVENT24_MHPMEVENT24_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHPMEVENT24_MHPMEVENT24_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHPMEVENT24_MHPMEVENT24_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHPMEVENT24_MHPMEVENT24_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHPMEVENT24_MHPMEVENT24_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHPMEVENT24_MHPMEVENT24_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>811</csr:linenumber>
         <csr:title>Machine performance-monitoring event selector</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineCounterSetup"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhpmevent25</csr:referenceName>
       <csr:identifier>mhpmevent25</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHPMEVENT25_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHPMEVENT25_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHPMEVENT25_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHPMEVENT25_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>826</csr:linenumber>
       <csr:title>Machine performance-monitoring event selector</csr:title>
       <csr:offset>0x339</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mhpmevent25</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineCounterSetup"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhpmevent25</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHPMEVENT25_MHPMEVENT25_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHPMEVENT25_MHPMEVENT25_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHPMEVENT25_MHPMEVENT25_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHPMEVENT25_MHPMEVENT25_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHPMEVENT25_MHPMEVENT25_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHPMEVENT25_MHPMEVENT25_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHPMEVENT25_MHPMEVENT25_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHPMEVENT25_MHPMEVENT25_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>825</csr:linenumber>
         <csr:title>Machine performance-monitoring event selector</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineCounterSetup"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhpmevent26</csr:referenceName>
       <csr:identifier>mhpmevent26</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHPMEVENT26_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHPMEVENT26_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHPMEVENT26_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHPMEVENT26_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>840</csr:linenumber>
       <csr:title>Machine performance-monitoring event selector</csr:title>
       <csr:offset>0x33A</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mhpmevent26</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineCounterSetup"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhpmevent26</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHPMEVENT26_MHPMEVENT26_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHPMEVENT26_MHPMEVENT26_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHPMEVENT26_MHPMEVENT26_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHPMEVENT26_MHPMEVENT26_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHPMEVENT26_MHPMEVENT26_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHPMEVENT26_MHPMEVENT26_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHPMEVENT26_MHPMEVENT26_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHPMEVENT26_MHPMEVENT26_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>839</csr:linenumber>
         <csr:title>Machine performance-monitoring event selector</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineCounterSetup"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhpmevent27</csr:referenceName>
       <csr:identifier>mhpmevent27</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHPMEVENT27_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHPMEVENT27_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHPMEVENT27_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHPMEVENT27_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>854</csr:linenumber>
       <csr:title>Machine performance-monitoring event selector</csr:title>
       <csr:offset>0x33B</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mhpmevent27</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineCounterSetup"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhpmevent27</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHPMEVENT27_MHPMEVENT27_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHPMEVENT27_MHPMEVENT27_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHPMEVENT27_MHPMEVENT27_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHPMEVENT27_MHPMEVENT27_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHPMEVENT27_MHPMEVENT27_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHPMEVENT27_MHPMEVENT27_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHPMEVENT27_MHPMEVENT27_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHPMEVENT27_MHPMEVENT27_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>853</csr:linenumber>
         <csr:title>Machine performance-monitoring event selector</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineCounterSetup"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhpmevent28</csr:referenceName>
       <csr:identifier>mhpmevent28</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHPMEVENT28_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHPMEVENT28_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHPMEVENT28_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHPMEVENT28_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>868</csr:linenumber>
       <csr:title>Machine performance-monitoring event selector</csr:title>
       <csr:offset>0x33C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mhpmevent28</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineCounterSetup"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhpmevent28</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHPMEVENT28_MHPMEVENT28_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHPMEVENT28_MHPMEVENT28_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHPMEVENT28_MHPMEVENT28_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHPMEVENT28_MHPMEVENT28_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHPMEVENT28_MHPMEVENT28_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHPMEVENT28_MHPMEVENT28_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHPMEVENT28_MHPMEVENT28_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHPMEVENT28_MHPMEVENT28_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>867</csr:linenumber>
         <csr:title>Machine performance-monitoring event selector</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineCounterSetup"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhpmevent29</csr:referenceName>
       <csr:identifier>mhpmevent29</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHPMEVENT29_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHPMEVENT29_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHPMEVENT29_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHPMEVENT29_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>882</csr:linenumber>
       <csr:title>Machine performance-monitoring event selector</csr:title>
       <csr:offset>0x33D</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mhpmevent29</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineCounterSetup"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhpmevent29</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHPMEVENT29_MHPMEVENT29_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHPMEVENT29_MHPMEVENT29_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHPMEVENT29_MHPMEVENT29_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHPMEVENT29_MHPMEVENT29_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHPMEVENT29_MHPMEVENT29_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHPMEVENT29_MHPMEVENT29_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHPMEVENT29_MHPMEVENT29_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHPMEVENT29_MHPMEVENT29_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>881</csr:linenumber>
         <csr:title>Machine performance-monitoring event selector</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineCounterSetup"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhpmevent30</csr:referenceName>
       <csr:identifier>mhpmevent30</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHPMEVENT30_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHPMEVENT30_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHPMEVENT30_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHPMEVENT30_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>896</csr:linenumber>
       <csr:title>Machine performance-monitoring event selector</csr:title>
       <csr:offset>0x33E</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mhpmevent30</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineCounterSetup"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhpmevent30</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHPMEVENT30_MHPMEVENT30_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHPMEVENT30_MHPMEVENT30_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHPMEVENT30_MHPMEVENT30_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHPMEVENT30_MHPMEVENT30_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHPMEVENT30_MHPMEVENT30_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHPMEVENT30_MHPMEVENT30_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHPMEVENT30_MHPMEVENT30_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHPMEVENT30_MHPMEVENT30_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>895</csr:linenumber>
         <csr:title>Machine performance-monitoring event selector</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineCounterSetup"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhpmevent31</csr:referenceName>
       <csr:identifier>mhpmevent31</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHPMEVENT31_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHPMEVENT31_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHPMEVENT31_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHPMEVENT31_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>910</csr:linenumber>
       <csr:title>Machine performance-monitoring event selector</csr:title>
       <csr:offset>0x33F</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mhpmevent31</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineCounterSetup"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhpmevent31</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHPMEVENT31_MHPMEVENT31_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHPMEVENT31_MHPMEVENT31_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHPMEVENT31_MHPMEVENT31_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHPMEVENT31_MHPMEVENT31_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHPMEVENT31_MHPMEVENT31_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHPMEVENT31_MHPMEVENT31_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHPMEVENT31_MHPMEVENT31_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHPMEVENT31_MHPMEVENT31_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>909</csr:linenumber>
         <csr:title>Machine performance-monitoring event selector</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineCounterSetup"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mscratch</csr:referenceName>
       <csr:identifier>mscratch</csr:identifier>
       <csr:addressMacro>MINION_CSR_MSCRATCH_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MSCRATCH_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MSCRATCH_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MSCRATCH_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>922</csr:linenumber>
       <csr:title>Scratch register for machine trap handler</csr:title>
       <csr:offset>0x340</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mscratch</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineTrapHandling"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mscratch</csr:identifier>
         <csr:widthMacro>MINION_CSR_MSCRATCH_MSCRATCH_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MSCRATCH_MSCRATCH_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MSCRATCH_MSCRATCH_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MSCRATCH_MSCRATCH_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MSCRATCH_MSCRATCH_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MSCRATCH_MSCRATCH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MSCRATCH_MSCRATCH_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MSCRATCH_MSCRATCH_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>921</csr:linenumber>
         <csr:title>Scratch register for machine trap handler</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineTrapHandling"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mepc</csr:referenceName>
       <csr:identifier>mepc</csr:identifier>
       <csr:addressMacro>MINION_CSR_MEPC_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MEPC_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MEPC_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MEPC_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>934</csr:linenumber>
       <csr:title>Machine exception program counter</csr:title>
       <csr:offset>0x341</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mepc</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineTrapHandling"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mepc</csr:identifier>
         <csr:widthMacro>MINION_CSR_MEPC_MEPC_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MEPC_MEPC_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MEPC_MEPC_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MEPC_MEPC_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MEPC_MEPC_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MEPC_MEPC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MEPC_MEPC_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MEPC_MEPC_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>933</csr:linenumber>
         <csr:title>Machine exception program counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineTrapHandling"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mcause</csr:referenceName>
       <csr:identifier>mcause</csr:identifier>
       <csr:addressMacro>MINION_CSR_MCAUSE_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MCAUSE_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MCAUSE_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MCAUSE_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>946</csr:linenumber>
       <csr:title>Machine trap cause</csr:title>
       <csr:offset>0x342</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mcause</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineTrapHandling"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mcause</csr:identifier>
         <csr:widthMacro>MINION_CSR_MCAUSE_MCAUSE_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MCAUSE_MCAUSE_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MCAUSE_MCAUSE_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MCAUSE_MCAUSE_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MCAUSE_MCAUSE_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MCAUSE_MCAUSE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MCAUSE_MCAUSE_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MCAUSE_MCAUSE_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>945</csr:linenumber>
         <csr:title>Machine trap cause</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineTrapHandling"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mtval</csr:referenceName>
       <csr:identifier>mtval</csr:identifier>
       <csr:addressMacro>MINION_CSR_MTVAL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MTVAL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MTVAL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MTVAL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>958</csr:linenumber>
       <csr:title>Machine bad address or instruction</csr:title>
       <csr:offset>0x343</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mtval</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineTrapHandling"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mtval</csr:identifier>
         <csr:widthMacro>MINION_CSR_MTVAL_MTVAL_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MTVAL_MTVAL_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MTVAL_MTVAL_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MTVAL_MTVAL_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MTVAL_MTVAL_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MTVAL_MTVAL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MTVAL_MTVAL_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MTVAL_MTVAL_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>957</csr:linenumber>
         <csr:title>Machine bad address or instruction</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineTrapHandling"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mip</csr:referenceName>
       <csr:identifier>mip</csr:identifier>
       <csr:addressMacro>MINION_CSR_MIP_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MIP_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MIP_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MIP_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>970</csr:linenumber>
       <csr:title>Machine interrupt pending</csr:title>
       <csr:offset>0x344</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mip</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineTrapHandling"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mip</csr:identifier>
         <csr:widthMacro>MINION_CSR_MIP_MIP_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MIP_MIP_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MIP_MIP_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MIP_MIP_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MIP_MIP_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MIP_MIP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MIP_MIP_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MIP_MIP_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>969</csr:linenumber>
         <csr:title>Machine interrupt pending</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineTrapHandling"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.pmpcfg0</csr:referenceName>
       <csr:identifier>pmpcfg0</csr:identifier>
       <csr:addressMacro>MINION_CSR_PMPCFG0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_PMPCFG0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_PMPCFG0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_PMPCFG0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>985</csr:linenumber>
       <csr:title>Physical memory protection configuration</csr:title>
       <csr:offset>0x3A0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_pmpcfg0</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineMemoryProtection"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>pmpcfg0</csr:identifier>
         <csr:widthMacro>MINION_CSR_PMPCFG0_PMPCFG0_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_PMPCFG0_PMPCFG0_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_PMPCFG0_PMPCFG0_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_PMPCFG0_PMPCFG0_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_PMPCFG0_PMPCFG0_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_PMPCFG0_PMPCFG0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_PMPCFG0_PMPCFG0_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_PMPCFG0_PMPCFG0_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>984</csr:linenumber>
         <csr:title>Physical memory protection configuration</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineMemoryProtection"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.pmpcfg2</csr:referenceName>
       <csr:identifier>pmpcfg2</csr:identifier>
       <csr:addressMacro>MINION_CSR_PMPCFG2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_PMPCFG2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_PMPCFG2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_PMPCFG2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>1000</csr:linenumber>
       <csr:title>Physical memory protection configuration</csr:title>
       <csr:offset>0x3A2</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_pmpcfg2</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineMemoryProtection"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>pmpcfg2</csr:identifier>
         <csr:widthMacro>MINION_CSR_PMPCFG2_PMPCFG2_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_PMPCFG2_PMPCFG2_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_PMPCFG2_PMPCFG2_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_PMPCFG2_PMPCFG2_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_PMPCFG2_PMPCFG2_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_PMPCFG2_PMPCFG2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_PMPCFG2_PMPCFG2_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_PMPCFG2_PMPCFG2_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>999</csr:linenumber>
         <csr:title>Physical memory protection configuration</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineMemoryProtection"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.pmpaddr0</csr:referenceName>
       <csr:identifier>pmpaddr0</csr:identifier>
       <csr:addressMacro>MINION_CSR_PMPADDR0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_PMPADDR0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_PMPADDR0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_PMPADDR0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>1015</csr:linenumber>
       <csr:title>Physical memory protection address register</csr:title>
       <csr:offset>0x3B0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_pmpaddr0</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineMemoryProtection"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>pmpaddr0</csr:identifier>
         <csr:widthMacro>MINION_CSR_PMPADDR0_PMPADDR0_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_PMPADDR0_PMPADDR0_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_PMPADDR0_PMPADDR0_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_PMPADDR0_PMPADDR0_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_PMPADDR0_PMPADDR0_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_PMPADDR0_PMPADDR0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_PMPADDR0_PMPADDR0_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_PMPADDR0_PMPADDR0_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1014</csr:linenumber>
         <csr:title>Physical memory protection address register</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineMemoryProtection"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.pmpaddr1</csr:referenceName>
       <csr:identifier>pmpaddr1</csr:identifier>
       <csr:addressMacro>MINION_CSR_PMPADDR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_PMPADDR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_PMPADDR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_PMPADDR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>1030</csr:linenumber>
       <csr:title>Physical memory protection address register</csr:title>
       <csr:offset>0x3B1</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_pmpaddr1</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineMemoryProtection"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>pmpaddr1</csr:identifier>
         <csr:widthMacro>MINION_CSR_PMPADDR1_PMPADDR1_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_PMPADDR1_PMPADDR1_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_PMPADDR1_PMPADDR1_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_PMPADDR1_PMPADDR1_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_PMPADDR1_PMPADDR1_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_PMPADDR1_PMPADDR1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_PMPADDR1_PMPADDR1_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_PMPADDR1_PMPADDR1_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1029</csr:linenumber>
         <csr:title>Physical memory protection address register</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineMemoryProtection"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.pmpaddr2</csr:referenceName>
       <csr:identifier>pmpaddr2</csr:identifier>
       <csr:addressMacro>MINION_CSR_PMPADDR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_PMPADDR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_PMPADDR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_PMPADDR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>1045</csr:linenumber>
       <csr:title>Physical memory protection address register</csr:title>
       <csr:offset>0x3B2</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_pmpaddr2</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineMemoryProtection"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>pmpaddr2</csr:identifier>
         <csr:widthMacro>MINION_CSR_PMPADDR2_PMPADDR2_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_PMPADDR2_PMPADDR2_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_PMPADDR2_PMPADDR2_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_PMPADDR2_PMPADDR2_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_PMPADDR2_PMPADDR2_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_PMPADDR2_PMPADDR2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_PMPADDR2_PMPADDR2_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_PMPADDR2_PMPADDR2_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1044</csr:linenumber>
         <csr:title>Physical memory protection address register</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineMemoryProtection"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.pmpaddr3</csr:referenceName>
       <csr:identifier>pmpaddr3</csr:identifier>
       <csr:addressMacro>MINION_CSR_PMPADDR3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_PMPADDR3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_PMPADDR3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_PMPADDR3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>1060</csr:linenumber>
       <csr:title>Physical memory protection address register</csr:title>
       <csr:offset>0x3B3</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_pmpaddr3</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineMemoryProtection"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>pmpaddr3</csr:identifier>
         <csr:widthMacro>MINION_CSR_PMPADDR3_PMPADDR3_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_PMPADDR3_PMPADDR3_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_PMPADDR3_PMPADDR3_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_PMPADDR3_PMPADDR3_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_PMPADDR3_PMPADDR3_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_PMPADDR3_PMPADDR3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_PMPADDR3_PMPADDR3_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_PMPADDR3_PMPADDR3_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1059</csr:linenumber>
         <csr:title>Physical memory protection address register</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineMemoryProtection"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.pmpaddr4</csr:referenceName>
       <csr:identifier>pmpaddr4</csr:identifier>
       <csr:addressMacro>MINION_CSR_PMPADDR4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_PMPADDR4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_PMPADDR4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_PMPADDR4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>1075</csr:linenumber>
       <csr:title>Physical memory protection address register</csr:title>
       <csr:offset>0x3B4</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_pmpaddr4</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineMemoryProtection"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>pmpaddr4</csr:identifier>
         <csr:widthMacro>MINION_CSR_PMPADDR4_PMPADDR4_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_PMPADDR4_PMPADDR4_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_PMPADDR4_PMPADDR4_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_PMPADDR4_PMPADDR4_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_PMPADDR4_PMPADDR4_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_PMPADDR4_PMPADDR4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_PMPADDR4_PMPADDR4_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_PMPADDR4_PMPADDR4_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1074</csr:linenumber>
         <csr:title>Physical memory protection address register</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineMemoryProtection"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.pmpaddr5</csr:referenceName>
       <csr:identifier>pmpaddr5</csr:identifier>
       <csr:addressMacro>MINION_CSR_PMPADDR5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_PMPADDR5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_PMPADDR5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_PMPADDR5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>1090</csr:linenumber>
       <csr:title>Physical memory protection address register</csr:title>
       <csr:offset>0x3B5</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_pmpaddr5</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineMemoryProtection"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>pmpaddr5</csr:identifier>
         <csr:widthMacro>MINION_CSR_PMPADDR5_PMPADDR5_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_PMPADDR5_PMPADDR5_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_PMPADDR5_PMPADDR5_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_PMPADDR5_PMPADDR5_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_PMPADDR5_PMPADDR5_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_PMPADDR5_PMPADDR5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_PMPADDR5_PMPADDR5_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_PMPADDR5_PMPADDR5_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1089</csr:linenumber>
         <csr:title>Physical memory protection address register</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineMemoryProtection"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.pmpaddr6</csr:referenceName>
       <csr:identifier>pmpaddr6</csr:identifier>
       <csr:addressMacro>MINION_CSR_PMPADDR6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_PMPADDR6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_PMPADDR6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_PMPADDR6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>1105</csr:linenumber>
       <csr:title>Physical memory protection address register</csr:title>
       <csr:offset>0x3B6</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_pmpaddr6</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineMemoryProtection"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>pmpaddr6</csr:identifier>
         <csr:widthMacro>MINION_CSR_PMPADDR6_PMPADDR6_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_PMPADDR6_PMPADDR6_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_PMPADDR6_PMPADDR6_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_PMPADDR6_PMPADDR6_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_PMPADDR6_PMPADDR6_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_PMPADDR6_PMPADDR6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_PMPADDR6_PMPADDR6_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_PMPADDR6_PMPADDR6_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1104</csr:linenumber>
         <csr:title>Physical memory protection address register</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineMemoryProtection"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.pmpaddr7</csr:referenceName>
       <csr:identifier>pmpaddr7</csr:identifier>
       <csr:addressMacro>MINION_CSR_PMPADDR7_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_PMPADDR7_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_PMPADDR7_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_PMPADDR7_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>1120</csr:linenumber>
       <csr:title>Physical memory protection address register</csr:title>
       <csr:offset>0x3B7</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_pmpaddr7</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineMemoryProtection"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>pmpaddr7</csr:identifier>
         <csr:widthMacro>MINION_CSR_PMPADDR7_PMPADDR7_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_PMPADDR7_PMPADDR7_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_PMPADDR7_PMPADDR7_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_PMPADDR7_PMPADDR7_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_PMPADDR7_PMPADDR7_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_PMPADDR7_PMPADDR7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_PMPADDR7_PMPADDR7_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_PMPADDR7_PMPADDR7_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1119</csr:linenumber>
         <csr:title>Physical memory protection address register</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineMemoryProtection"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.pmpaddr8</csr:referenceName>
       <csr:identifier>pmpaddr8</csr:identifier>
       <csr:addressMacro>MINION_CSR_PMPADDR8_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_PMPADDR8_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_PMPADDR8_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_PMPADDR8_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>1135</csr:linenumber>
       <csr:title>Physical memory protection address register</csr:title>
       <csr:offset>0x3B8</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_pmpaddr8</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineMemoryProtection"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>pmpaddr8</csr:identifier>
         <csr:widthMacro>MINION_CSR_PMPADDR8_PMPADDR8_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_PMPADDR8_PMPADDR8_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_PMPADDR8_PMPADDR8_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_PMPADDR8_PMPADDR8_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_PMPADDR8_PMPADDR8_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_PMPADDR8_PMPADDR8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_PMPADDR8_PMPADDR8_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_PMPADDR8_PMPADDR8_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1134</csr:linenumber>
         <csr:title>Physical memory protection address register</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineMemoryProtection"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.pmpaddr9</csr:referenceName>
       <csr:identifier>pmpaddr9</csr:identifier>
       <csr:addressMacro>MINION_CSR_PMPADDR9_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_PMPADDR9_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_PMPADDR9_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_PMPADDR9_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>1150</csr:linenumber>
       <csr:title>Physical memory protection address register</csr:title>
       <csr:offset>0x3B9</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_pmpaddr9</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineMemoryProtection"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>pmpaddr9</csr:identifier>
         <csr:widthMacro>MINION_CSR_PMPADDR9_PMPADDR9_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_PMPADDR9_PMPADDR9_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_PMPADDR9_PMPADDR9_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_PMPADDR9_PMPADDR9_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_PMPADDR9_PMPADDR9_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_PMPADDR9_PMPADDR9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_PMPADDR9_PMPADDR9_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_PMPADDR9_PMPADDR9_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1149</csr:linenumber>
         <csr:title>Physical memory protection address register</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineMemoryProtection"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.pmpaddr10</csr:referenceName>
       <csr:identifier>pmpaddr10</csr:identifier>
       <csr:addressMacro>MINION_CSR_PMPADDR10_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_PMPADDR10_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_PMPADDR10_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_PMPADDR10_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>1165</csr:linenumber>
       <csr:title>Physical memory protection address register</csr:title>
       <csr:offset>0x3BA</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_pmpaddr10</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineMemoryProtection"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>pmpaddr10</csr:identifier>
         <csr:widthMacro>MINION_CSR_PMPADDR10_PMPADDR10_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_PMPADDR10_PMPADDR10_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_PMPADDR10_PMPADDR10_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_PMPADDR10_PMPADDR10_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_PMPADDR10_PMPADDR10_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_PMPADDR10_PMPADDR10_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_PMPADDR10_PMPADDR10_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_PMPADDR10_PMPADDR10_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1164</csr:linenumber>
         <csr:title>Physical memory protection address register</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineMemoryProtection"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.pmpaddr11</csr:referenceName>
       <csr:identifier>pmpaddr11</csr:identifier>
       <csr:addressMacro>MINION_CSR_PMPADDR11_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_PMPADDR11_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_PMPADDR11_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_PMPADDR11_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>1180</csr:linenumber>
       <csr:title>Physical memory protection address register</csr:title>
       <csr:offset>0x3BB</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_pmpaddr11</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineMemoryProtection"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>pmpaddr11</csr:identifier>
         <csr:widthMacro>MINION_CSR_PMPADDR11_PMPADDR11_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_PMPADDR11_PMPADDR11_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_PMPADDR11_PMPADDR11_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_PMPADDR11_PMPADDR11_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_PMPADDR11_PMPADDR11_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_PMPADDR11_PMPADDR11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_PMPADDR11_PMPADDR11_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_PMPADDR11_PMPADDR11_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1179</csr:linenumber>
         <csr:title>Physical memory protection address register</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineMemoryProtection"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.pmpaddr12</csr:referenceName>
       <csr:identifier>pmpaddr12</csr:identifier>
       <csr:addressMacro>MINION_CSR_PMPADDR12_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_PMPADDR12_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_PMPADDR12_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_PMPADDR12_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>1195</csr:linenumber>
       <csr:title>Physical memory protection address register</csr:title>
       <csr:offset>0x3BC</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_pmpaddr12</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineMemoryProtection"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>pmpaddr12</csr:identifier>
         <csr:widthMacro>MINION_CSR_PMPADDR12_PMPADDR12_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_PMPADDR12_PMPADDR12_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_PMPADDR12_PMPADDR12_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_PMPADDR12_PMPADDR12_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_PMPADDR12_PMPADDR12_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_PMPADDR12_PMPADDR12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_PMPADDR12_PMPADDR12_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_PMPADDR12_PMPADDR12_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1194</csr:linenumber>
         <csr:title>Physical memory protection address register</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineMemoryProtection"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.pmpaddr13</csr:referenceName>
       <csr:identifier>pmpaddr13</csr:identifier>
       <csr:addressMacro>MINION_CSR_PMPADDR13_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_PMPADDR13_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_PMPADDR13_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_PMPADDR13_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>1210</csr:linenumber>
       <csr:title>Physical memory protection address register</csr:title>
       <csr:offset>0x3BD</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_pmpaddr13</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineMemoryProtection"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>pmpaddr13</csr:identifier>
         <csr:widthMacro>MINION_CSR_PMPADDR13_PMPADDR13_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_PMPADDR13_PMPADDR13_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_PMPADDR13_PMPADDR13_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_PMPADDR13_PMPADDR13_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_PMPADDR13_PMPADDR13_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_PMPADDR13_PMPADDR13_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_PMPADDR13_PMPADDR13_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_PMPADDR13_PMPADDR13_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1209</csr:linenumber>
         <csr:title>Physical memory protection address register</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineMemoryProtection"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.pmpaddr14</csr:referenceName>
       <csr:identifier>pmpaddr14</csr:identifier>
       <csr:addressMacro>MINION_CSR_PMPADDR14_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_PMPADDR14_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_PMPADDR14_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_PMPADDR14_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>1225</csr:linenumber>
       <csr:title>Physical memory protection address register</csr:title>
       <csr:offset>0x3BE</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_pmpaddr14</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineMemoryProtection"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>pmpaddr14</csr:identifier>
         <csr:widthMacro>MINION_CSR_PMPADDR14_PMPADDR14_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_PMPADDR14_PMPADDR14_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_PMPADDR14_PMPADDR14_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_PMPADDR14_PMPADDR14_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_PMPADDR14_PMPADDR14_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_PMPADDR14_PMPADDR14_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_PMPADDR14_PMPADDR14_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_PMPADDR14_PMPADDR14_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1224</csr:linenumber>
         <csr:title>Physical memory protection address register</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineMemoryProtection"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.pmpaddr15</csr:referenceName>
       <csr:identifier>pmpaddr15</csr:identifier>
       <csr:addressMacro>MINION_CSR_PMPADDR15_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_PMPADDR15_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_PMPADDR15_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_PMPADDR15_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>1240</csr:linenumber>
       <csr:title>Physical memory protection address register</csr:title>
       <csr:offset>0x3BF</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_pmpaddr15</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineMemoryProtection"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>pmpaddr15</csr:identifier>
         <csr:widthMacro>MINION_CSR_PMPADDR15_PMPADDR15_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_PMPADDR15_PMPADDR15_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_PMPADDR15_PMPADDR15_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_PMPADDR15_PMPADDR15_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_PMPADDR15_PMPADDR15_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_PMPADDR15_PMPADDR15_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_PMPADDR15_PMPADDR15_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_PMPADDR15_PMPADDR15_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1239</csr:linenumber>
         <csr:title>Physical memory protection address register</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineMemoryProtection"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.tselect</csr:referenceName>
       <csr:identifier>tselect</csr:identifier>
       <csr:addressMacro>MINION_CSR_TSELECT_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_TSELECT_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_TSELECT_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_TSELECT_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>1255</csr:linenumber>
       <csr:title>Debug/Trace trigger register select</csr:title>
       <csr:offset>0x7A0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_tselect</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="RISC-V Debug"</csr:attribute>
        <csr:attribute>Group="DebugTraceRegisters"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>tselect</csr:identifier>
         <csr:widthMacro>MINION_CSR_TSELECT_TSELECT_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TSELECT_TSELECT_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TSELECT_TSELECT_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TSELECT_TSELECT_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TSELECT_TSELECT_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TSELECT_TSELECT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TSELECT_TSELECT_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TSELECT_TSELECT_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1254</csr:linenumber>
         <csr:title>Debug/Trace trigger register select</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Documentation_Source="RISC-V Debug"</csr:attribute>
          <csr:attribute>Group="DebugTraceRegisters"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.tdata1</csr:referenceName>
       <csr:identifier>tdata1</csr:identifier>
       <csr:addressMacro>MINION_CSR_TDATA1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_TDATA1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_TDATA1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_TDATA1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>1269</csr:linenumber>
       <csr:title>First Debug/Trace trigger data register</csr:title>
       <csr:offset>0x7A1</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_tdata1</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="RISC-V Debug"</csr:attribute>
        <csr:attribute>Group="DebugTraceRegisters"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>tdata1</csr:identifier>
         <csr:widthMacro>MINION_CSR_TDATA1_TDATA1_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TDATA1_TDATA1_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TDATA1_TDATA1_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TDATA1_TDATA1_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TDATA1_TDATA1_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TDATA1_TDATA1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TDATA1_TDATA1_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TDATA1_TDATA1_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1268</csr:linenumber>
         <csr:title>First Debug/Trace trigger data register</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Documentation_Source="RISC-V Debug"</csr:attribute>
          <csr:attribute>Group="DebugTraceRegisters"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.tdata2</csr:referenceName>
       <csr:identifier>tdata2</csr:identifier>
       <csr:addressMacro>MINION_CSR_TDATA2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_TDATA2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_TDATA2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_TDATA2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>1283</csr:linenumber>
       <csr:title>Second Debug/Trace trigger data register</csr:title>
       <csr:offset>0x7A2</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_tdata2</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="RISC-V Debug"</csr:attribute>
        <csr:attribute>Group="DebugTraceRegisters"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>tdata2</csr:identifier>
         <csr:widthMacro>MINION_CSR_TDATA2_TDATA2_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TDATA2_TDATA2_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TDATA2_TDATA2_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TDATA2_TDATA2_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TDATA2_TDATA2_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TDATA2_TDATA2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TDATA2_TDATA2_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TDATA2_TDATA2_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1282</csr:linenumber>
         <csr:title>Second Debug/Trace trigger data register</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Documentation_Source="RISC-V Debug"</csr:attribute>
          <csr:attribute>Group="DebugTraceRegisters"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.tdata3</csr:referenceName>
       <csr:identifier>tdata3</csr:identifier>
       <csr:addressMacro>MINION_CSR_TDATA3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_TDATA3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_TDATA3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_TDATA3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>1299</csr:linenumber>
       <csr:title>Third Debug/Trace trigger data register</csr:title>
       <csr:offset>0x7A3</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_tdata3</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="RISC-V Debug"</csr:attribute>
        <csr:attribute>Group="DebugTraceRegisters"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>tdata3</csr:identifier>
         <csr:widthMacro>MINION_CSR_TDATA3_TDATA3_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TDATA3_TDATA3_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TDATA3_TDATA3_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TDATA3_TDATA3_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TDATA3_TDATA3_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TDATA3_TDATA3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TDATA3_TDATA3_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TDATA3_TDATA3_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1298</csr:linenumber>
         <csr:title>Third Debug/Trace trigger data register</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Documentation_Source="RISC-V Debug"</csr:attribute>
          <csr:attribute>Group="DebugTraceRegisters"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.tinfo</csr:referenceName>
       <csr:identifier>tinfo</csr:identifier>
       <csr:addressMacro>MINION_CSR_TINFO_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_TINFO_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_TINFO_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_TINFO_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>1315</csr:linenumber>
       <csr:title>trigger info</csr:title>
       <csr:offset>0x7A4</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_tinfo</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="RISC-V Debug"</csr:attribute>
        <csr:attribute>Group="DebugTraceRegisters"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>tinfo</csr:identifier>
         <csr:widthMacro>MINION_CSR_TINFO_TINFO_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TINFO_TINFO_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TINFO_TINFO_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TINFO_TINFO_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TINFO_TINFO_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TINFO_TINFO_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TINFO_TINFO_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TINFO_TINFO_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1314</csr:linenumber>
         <csr:title>trigger info</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Documentation_Source="RISC-V Debug"</csr:attribute>
          <csr:attribute>Group="DebugTraceRegisters"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.dcsr</csr:referenceName>
       <csr:identifier>dcsr</csr:identifier>
       <csr:addressMacro>MINION_CSR_DCSR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_DCSR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_DCSR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_DCSR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>1329</csr:linenumber>
       <csr:title>Debug control and status register</csr:title>
       <csr:offset>0x7B0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_dcsr</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="RISC-V Debug"</csr:attribute>
        <csr:attribute>Group="DebugModeRegisters"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="debug"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>dcsr</csr:identifier>
         <csr:widthMacro>MINION_CSR_DCSR_DCSR_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_DCSR_DCSR_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_DCSR_DCSR_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_DCSR_DCSR_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_DCSR_DCSR_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_DCSR_DCSR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_DCSR_DCSR_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_DCSR_DCSR_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1328</csr:linenumber>
         <csr:title>Debug control and status register</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Documentation_Source="RISC-V Debug"</csr:attribute>
          <csr:attribute>Group="DebugModeRegisters"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="debug"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.dpc</csr:referenceName>
       <csr:identifier>dpc</csr:identifier>
       <csr:addressMacro>MINION_CSR_DPC_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_DPC_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_DPC_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_DPC_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>1343</csr:linenumber>
       <csr:title>Debug PC</csr:title>
       <csr:offset>0x7B1</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_dpc</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="RISC-V Debug"</csr:attribute>
        <csr:attribute>Group="DebugModeRegisters"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="debug"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>dpc</csr:identifier>
         <csr:widthMacro>MINION_CSR_DPC_DPC_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_DPC_DPC_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_DPC_DPC_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_DPC_DPC_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_DPC_DPC_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_DPC_DPC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_DPC_DPC_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_DPC_DPC_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1342</csr:linenumber>
         <csr:title>Debug PC</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Documentation_Source="RISC-V Debug"</csr:attribute>
          <csr:attribute>Group="DebugModeRegisters"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="debug"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.dscratch0</csr:referenceName>
       <csr:identifier>dscratch0</csr:identifier>
       <csr:addressMacro>MINION_CSR_DSCRATCH0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_DSCRATCH0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_DSCRATCH0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_DSCRATCH0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>1357</csr:linenumber>
       <csr:title>Debug scratch register</csr:title>
       <csr:offset>0x7B2</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_dscratch0</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="RISC-V Debug"</csr:attribute>
        <csr:attribute>Group="DebugModeRegisters"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="debug"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>dscratch0</csr:identifier>
         <csr:widthMacro>MINION_CSR_DSCRATCH0_DSCRATCH0_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_DSCRATCH0_DSCRATCH0_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_DSCRATCH0_DSCRATCH0_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_DSCRATCH0_DSCRATCH0_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_DSCRATCH0_DSCRATCH0_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_DSCRATCH0_DSCRATCH0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_DSCRATCH0_DSCRATCH0_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_DSCRATCH0_DSCRATCH0_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1356</csr:linenumber>
         <csr:title>Debug scratch register</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Documentation_Source="RISC-V Debug"</csr:attribute>
          <csr:attribute>Group="DebugModeRegisters"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="debug"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.ddata0</csr:referenceName>
       <csr:identifier>ddata0</csr:identifier>
       <csr:addressMacro>MINION_CSR_DDATA0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_DDATA0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_DDATA0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_DDATA0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>1371</csr:linenumber>
       <csr:title>Debug Data register</csr:title>
       <csr:offset>0x7B8</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_ddata0</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="RISC-V Debug"</csr:attribute>
        <csr:attribute>Group="DebugModeRegisters"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="debug"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ddata0</csr:identifier>
         <csr:widthMacro>MINION_CSR_DDATA0_DDATA0_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_DDATA0_DDATA0_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_DDATA0_DDATA0_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_DDATA0_DDATA0_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_DDATA0_DDATA0_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_DDATA0_DDATA0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_DDATA0_DDATA0_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_DDATA0_DDATA0_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1370</csr:linenumber>
         <csr:title>Debug Data register</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Documentation_Source="RISC-V Debug"</csr:attribute>
          <csr:attribute>Group="DebugModeRegisters"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="debug"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.matp</csr:referenceName>
       <csr:identifier>matp</csr:identifier>
       <csr:addressMacro>MINION_CSR_MATP_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MATP_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MATP_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MATP_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>1385</csr:linenumber>
       <csr:title>Machine address translation and protection</csr:title>
       <csr:offset>0x7C0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_matp</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="PRM-0"</csr:attribute>
        <csr:attribute>Group="ET_SpecificCSRs"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>matp</csr:identifier>
         <csr:widthMacro>MINION_CSR_MATP_MATP_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MATP_MATP_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MATP_MATP_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MATP_MATP_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MATP_MATP_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MATP_MATP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MATP_MATP_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MATP_MATP_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1384</csr:linenumber>
         <csr:title>Machine address translation and protection</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Documentation_Source="PRM-0"</csr:attribute>
          <csr:attribute>Group="ET_SpecificCSRs"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.minstmask</csr:referenceName>
       <csr:identifier>minstmask</csr:identifier>
       <csr:addressMacro>MINION_CSR_MINSTMASK_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MINSTMASK_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MINSTMASK_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MINSTMASK_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>1406</csr:linenumber>
       <csr:title>Mask to implement instruction in mcode</csr:title>
       <csr:offset>0x7CD</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_minstmask</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="PRM-0"</csr:attribute>
        <csr:attribute>Group="ET_SpecificCSRs"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>MINSTMASK and MINSTMATCH CSRs are used to cause a trap to M-code when the minion decodes a certain instruction pattern. The instruction pattern is applied *after* expanding RVC compressed instructions. Given a 32b instruction named inst, if the following expression evaluates to true then a trap to M-mode will be taken with mcause set to 0x1e and mtval holding the 32b of inst: ((inst[31:0] &amp; minstmask[31:0]) == (minstmatch[31:0] &amp; minstmask[31:0])) &amp;&amp; minstmask[32]. Instruction matching can be disabled by setting minstmask[32] to zero.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>minstmask</csr:identifier>
         <csr:widthMacro>MINION_CSR_MINSTMASK_MINSTMASK_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MINSTMASK_MINSTMASK_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MINSTMASK_MINSTMASK_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MINSTMASK_MINSTMASK_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MINSTMASK_MINSTMASK_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MINSTMASK_MINSTMASK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MINSTMASK_MINSTMASK_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MINSTMASK_MINSTMASK_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1405</csr:linenumber>
         <csr:title>Mask value</csr:title>
         <csr:msb>32</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>33</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.minstmatch</csr:referenceName>
       <csr:identifier>minstmatch</csr:identifier>
       <csr:addressMacro>MINION_CSR_MINSTMATCH_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MINSTMATCH_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MINSTMATCH_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MINSTMATCH_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>1428</csr:linenumber>
       <csr:title>Value to match to the instruction bits anded with minstmask to trap to mcode</csr:title>
       <csr:offset>0x7CE</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_minstmatch</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="PRM-0"</csr:attribute>
        <csr:attribute>Group="ET_SpecificCSRs"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>MINSTMASK and MINSTMATCH CSRs are used to cause a trap to M-code when the minion decodes a certain instruction pattern. The instruction pattern is applied *after* expanding RVC compressed instructions. Given a 32b instruction named inst, if the following expression evaluates to true then a trap to M-mode will be taken with mcause set to 0x1e and mtval holding the 32b of inst: ((inst[31:0] &amp; minstmask[31:0]) == (minstmatch[31:0] &amp; minstmask[31:0])) &amp;&amp; minstmask[32]. Instruction matching can be disabled by setting minstmask[32] to zero.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>minstmatch</csr:identifier>
         <csr:widthMacro>MINION_CSR_MINSTMATCH_MINSTMATCH_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MINSTMATCH_MINSTMATCH_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MINSTMATCH_MINSTMATCH_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MINSTMATCH_MINSTMATCH_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MINSTMATCH_MINSTMATCH_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MINSTMATCH_MINSTMATCH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MINSTMATCH_MINSTMATCH_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MINSTMATCH_MINSTMATCH_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1427</csr:linenumber>
         <csr:title>Instruction opcode match value (after RVC)</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.amofence_ctrl</csr:referenceName>
       <csr:identifier>amofence_ctrl</csr:identifier>
       <csr:addressMacro>MINION_CSR_AMOFENCE_CTRL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_AMOFENCE_CTRL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_AMOFENCE_CTRL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_AMOFENCE_CTRL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>1440</csr:linenumber>
       <csr:title>Chicken bits for acquire and release operations</csr:title>
       <csr:offset>0x7CF</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_amofence_ctrl</csr:typeName>
       <csr:attributes>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>amofence_ctrl</csr:identifier>
         <csr:widthMacro>MINION_CSR_AMOFENCE_CTRL_AMOFENCE_CTRL_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_AMOFENCE_CTRL_AMOFENCE_CTRL_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_AMOFENCE_CTRL_AMOFENCE_CTRL_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_AMOFENCE_CTRL_AMOFENCE_CTRL_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_AMOFENCE_CTRL_AMOFENCE_CTRL_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_AMOFENCE_CTRL_AMOFENCE_CTRL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_AMOFENCE_CTRL_AMOFENCE_CTRL_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_AMOFENCE_CTRL_AMOFENCE_CTRL_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1439</csr:linenumber>
         <csr:title>Chicken bits for acquire and release operations</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.cacheInvalidate</csr:referenceName>
       <csr:identifier>cacheInvalidate</csr:identifier>
       <csr:addressMacro>MINION_CSR_CACHEINVALIDATE_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_CACHEINVALIDATE_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_CACHEINVALIDATE_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_CACHEINVALIDATE_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>1468</csr:linenumber>
       <csr:title>Cache Invalidate</csr:title>
       <csr:offset>0x7D0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_cacheInvalidate</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="PRM-0"</csr:attribute>
        <csr:attribute>Group="ET_SpecificCSRs"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>This register can trigger invalidation of various cache structures used by the Minion core.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>i_cache_invalidate</csr:identifier>
         <csr:widthMacro>MINION_CSR_CACHEINVALIDATE_I_CACHE_INVALIDATE_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_CACHEINVALIDATE_I_CACHE_INVALIDATE_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_CACHEINVALIDATE_I_CACHE_INVALIDATE_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_CACHEINVALIDATE_I_CACHE_INVALIDATE_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_CACHEINVALIDATE_I_CACHE_INVALIDATE_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_CACHEINVALIDATE_I_CACHE_INVALIDATE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_CACHEINVALIDATE_I_CACHE_INVALIDATE_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_CACHEINVALIDATE_I_CACHE_INVALIDATE_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1457</csr:linenumber>
         <csr:title>Invalidate I-Cache</csr:title>
        <csr:description>
         <csr:p>Writing a 1 into bit 0 of this CSR invalidates the instruction cache connected to the Minion core that issues the instruction. </csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>tlb_ptw_invalidate</csr:identifier>
         <csr:widthMacro>MINION_CSR_CACHEINVALIDATE_TLB_PTW_INVALIDATE_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_CACHEINVALIDATE_TLB_PTW_INVALIDATE_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_CACHEINVALIDATE_TLB_PTW_INVALIDATE_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_CACHEINVALIDATE_TLB_PTW_INVALIDATE_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_CACHEINVALIDATE_TLB_PTW_INVALIDATE_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_CACHEINVALIDATE_TLB_PTW_INVALIDATE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_CACHEINVALIDATE_TLB_PTW_INVALIDATE_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_CACHEINVALIDATE_TLB_PTW_INVALIDATE_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1467</csr:linenumber>
         <csr:title>Invalidate Data TLB, Instruction TLB, PTW Cache</csr:title>
        <csr:description>
         <csr:p>Writing 0 into bit 0 does not affect the instruction cache. Writing a 1 into bit 1 of this CSR invalidates the data TLB, the instruction TLB, and the PTW (page table walker) cache connected to the Minion core that issues the instruction. Writing 0 into bit 1 does not affect the TLBs nor the PTW.</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.msleep_txfma_27</csr:referenceName>
       <csr:identifier>msleep_txfma_27</csr:identifier>
       <csr:addressMacro>MINION_CSR_MSLEEP_TXFMA_27_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MSLEEP_TXFMA_27_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MSLEEP_TXFMA_27_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MSLEEP_TXFMA_27_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>1482</csr:linenumber>
       <csr:title>power gate txfma and trans from 2 to 7</csr:title>
       <csr:offset>0x7D1</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_msleep_txfma_27</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="ET_SpecificCSRs"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>msleep_txfma_27</csr:identifier>
         <csr:widthMacro>MINION_CSR_MSLEEP_TXFMA_27_MSLEEP_TXFMA_27_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MSLEEP_TXFMA_27_MSLEEP_TXFMA_27_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MSLEEP_TXFMA_27_MSLEEP_TXFMA_27_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MSLEEP_TXFMA_27_MSLEEP_TXFMA_27_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MSLEEP_TXFMA_27_MSLEEP_TXFMA_27_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MSLEEP_TXFMA_27_MSLEEP_TXFMA_27_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MSLEEP_TXFMA_27_MSLEEP_TXFMA_27_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MSLEEP_TXFMA_27_MSLEEP_TXFMA_27_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1481</csr:linenumber>
         <csr:title>power gate txfma and trans from 2 to 7</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="ET_SpecificCSRs"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.menable_shadows</csr:referenceName>
       <csr:identifier>menable_shadows</csr:identifier>
       <csr:addressMacro>MINION_CSR_MENABLE_SHADOWS_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MENABLE_SHADOWS_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MENABLE_SHADOWS_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MENABLE_SHADOWS_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>1498</csr:linenumber>
       <csr:title>Enable some shadow registers in umode (hartid, sleep_txfma...)</csr:title>
       <csr:offset>0x7D2</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_menable_shadows</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="PRM-0"</csr:attribute>
        <csr:attribute>Group="ET_SpecificCSRs"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>This register controls the availability of the MHARTID register to U-mode and S-mode.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>menable_shadows</csr:identifier>
         <csr:widthMacro>MINION_CSR_MENABLE_SHADOWS_MENABLE_SHADOWS_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MENABLE_SHADOWS_MENABLE_SHADOWS_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MENABLE_SHADOWS_MENABLE_SHADOWS_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MENABLE_SHADOWS_MENABLE_SHADOWS_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MENABLE_SHADOWS_MENABLE_SHADOWS_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MENABLE_SHADOWS_MENABLE_SHADOWS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MENABLE_SHADOWS_MENABLE_SHADOWS_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MENABLE_SHADOWS_MENABLE_SHADOWS_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1497</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>When MENABLE_SHADOWS[0] is clear, attempts to read the HARTID register will cause an illegal instruction exception. When MENABLE_SHADOWS[0] is set, access to HARTID is permitted.</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.excl_mode</csr:referenceName>
       <csr:identifier>excl_mode</csr:identifier>
       <csr:addressMacro>MINION_CSR_EXCL_MODE_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_EXCL_MODE_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_EXCL_MODE_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_EXCL_MODE_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>1514</csr:linenumber>
       <csr:title>csr to allow exclusive access for a thread</csr:title>
       <csr:offset>0x7D3</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_excl_mode</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="PRM-0"</csr:attribute>
        <csr:attribute>Group="ET_SpecificCSRs"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>Sometimes, it is desirable for a hart to execute alone on the processor core (i.e., with all other harts stopped/paused). This can be achieved through an IPI-based mechanism, but it is slow (see at the end for details). To accelerate this operation the  CSR allows a hart to request exclusive access to the minion (halting the other thread).</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>excl_mode</csr:identifier>
         <csr:widthMacro>MINION_CSR_EXCL_MODE_EXCL_MODE_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_EXCL_MODE_EXCL_MODE_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_EXCL_MODE_EXCL_MODE_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_EXCL_MODE_EXCL_MODE_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_EXCL_MODE_EXCL_MODE_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_EXCL_MODE_EXCL_MODE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_EXCL_MODE_EXCL_MODE_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_EXCL_MODE_EXCL_MODE_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1513</csr:linenumber>
         <csr:title></csr:title>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mtxfma_sleep_traps</csr:referenceName>
       <csr:identifier>mtxfma_sleep_traps</csr:identifier>
       <csr:addressMacro>MINION_CSR_MTXFMA_SLEEP_TRAPS_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MTXFMA_SLEEP_TRAPS_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MTXFMA_SLEEP_TRAPS_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MTXFMA_SLEEP_TRAPS_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>1530</csr:linenumber>
       <csr:title>controls what instruction using the txfma will trap if sleep_txfma is on</csr:title>
       <csr:offset>0x7D4</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mtxfma_sleep_traps</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="ET_SpecificCSRs"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mtxfma_sleep_traps</csr:identifier>
         <csr:widthMacro>MINION_CSR_MTXFMA_SLEEP_TRAPS_MTXFMA_SLEEP_TRAPS_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MTXFMA_SLEEP_TRAPS_MTXFMA_SLEEP_TRAPS_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MTXFMA_SLEEP_TRAPS_MTXFMA_SLEEP_TRAPS_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MTXFMA_SLEEP_TRAPS_MTXFMA_SLEEP_TRAPS_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MTXFMA_SLEEP_TRAPS_MTXFMA_SLEEP_TRAPS_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MTXFMA_SLEEP_TRAPS_MTXFMA_SLEEP_TRAPS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MTXFMA_SLEEP_TRAPS_MTXFMA_SLEEP_TRAPS_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MTXFMA_SLEEP_TRAPS_MTXFMA_SLEEP_TRAPS_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1529</csr:linenumber>
         <csr:title>controls what instruction using the txfma will trap if sleep_txfma is on</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="ET_SpecificCSRs"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mbusaddr</csr:referenceName>
       <csr:identifier>mbusaddr</csr:identifier>
       <csr:addressMacro>MINION_CSR_MBUSADDR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MBUSADDR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MBUSADDR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MBUSADDR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>1541</csr:linenumber>
       <csr:title>Address that caused a dcache bus error</csr:title>
       <csr:offset>0x7D5</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_mbusaddr</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="PRM-0"</csr:attribute>
        <csr:attribute>Group="ET_SpecificCSRs"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mbusaddr</csr:identifier>
         <csr:widthMacro>MINION_CSR_MBUSADDR_MBUSADDR_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MBUSADDR_MBUSADDR_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MBUSADDR_MBUSADDR_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MBUSADDR_MBUSADDR_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MBUSADDR_MBUSADDR_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MBUSADDR_MBUSADDR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MBUSADDR_MBUSADDR_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MBUSADDR_MBUSADDR_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1540</csr:linenumber>
         <csr:title>Address that caused a dcache bus error</csr:title>
         <csr:msb>39</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>40</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mbuspc</csr:referenceName>
       <csr:identifier>mbuspc</csr:identifier>
       <csr:addressMacro>MINION_CSR_MBUSPC_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MBUSPC_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MBUSPC_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MBUSPC_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>1553</csr:linenumber>
       <csr:title>PC that got a dcache bus error</csr:title>
       <csr:offset>0x7D6</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mbuspc</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="ET_SimulationSpecific"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mbuspc</csr:identifier>
         <csr:widthMacro>MINION_CSR_MBUSPC_MBUSPC_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MBUSPC_MBUSPC_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MBUSPC_MBUSPC_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MBUSPC_MBUSPC_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MBUSPC_MBUSPC_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MBUSPC_MBUSPC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MBUSPC_MBUSPC_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MBUSPC_MBUSPC_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1552</csr:linenumber>
         <csr:title>PC that got a dcache bus error</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="ET_SimulationSpecific"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mcache_control</csr:referenceName>
       <csr:identifier>mcache_control</csr:identifier>
       <csr:addressMacro>MINION_CSR_MCACHE_CONTROL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MCACHE_CONTROL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MCACHE_CONTROL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MCACHE_CONTROL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>1588</csr:linenumber>
       <csr:title>Supervisory Scratchpad Control</csr:title>
       <csr:offset>0x7E0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_mcache_control</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="PRM-8"</csr:attribute>
        <csr:attribute>Group="ET_CacheControl"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>See PRM-8 for complete details. The mcache_control register is a 64b read/write register. The mcache_control register keeps track of and controls the Minion D-cache current operation state. A restricted view of the mcache_control register appears as ucache_control register in the U-level ISA.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>D1Split</csr:identifier>
         <csr:widthMacro>MINION_CSR_MCACHE_CONTROL_D1SPLIT_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MCACHE_CONTROL_D1SPLIT_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MCACHE_CONTROL_D1SPLIT_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MCACHE_CONTROL_D1SPLIT_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MCACHE_CONTROL_D1SPLIT_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MCACHE_CONTROL_D1SPLIT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MCACHE_CONTROL_D1SPLIT_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MCACHE_CONTROL_D1SPLIT_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1571</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>When D1Split is 0, the L1 dcache is dynamically shared among the two harts of the minion. In this mode, the value of SCPEnable is ignored.</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SCPEnable</csr:identifier>
         <csr:widthMacro>MINION_CSR_MCACHE_CONTROL_SCPENABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MCACHE_CONTROL_SCPENABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MCACHE_CONTROL_SCPENABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MCACHE_CONTROL_SCPENABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MCACHE_CONTROL_SCPENABLE_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MCACHE_CONTROL_SCPENABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MCACHE_CONTROL_SCPENABLE_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MCACHE_CONTROL_SCPENABLE_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1587</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Split Mode: When D1Split is 1 and SCPEnable is 0, the L1 dcache is hard-partitioned across the two harts and each hart can only access its own partition. In the first Esperanto implementation, hart0 will have access to sets 0-7 in the cache, while hart1 will have access to sets 14-15 in the cache. Sets 8-13 are inaccessible to either hart.</csr:p>
         <csr:p>Scratchpad Mode: When D1Split is 1 and SCPEnable is 1, the L1 dcache is hard-partitioned across the two harts and each hart can only access its own partition. In the first Esperanto implementation, hart0 will have access to sets 12-13 in the cache, while hart1 will have access to sets 14-15 in the cache. In addition, sets 0-11 are turned into a scratchpad area usable only by hart0 using tensor instructions.</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.co_evict_sw</csr:referenceName>
       <csr:identifier>co_evict_sw</csr:identifier>
       <csr:addressMacro>MINION_CSR_CO_EVICT_SW_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_CO_EVICT_SW_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_CO_EVICT_SW_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_CO_EVICT_SW_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>1636</csr:linenumber>
       <csr:title>Evict Set/Way Cache operation</csr:title>
       <csr:offset>0x7F9</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_co_evict_sw</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="PRM-8"</csr:attribute>
        <csr:attribute>Group="ET_CacheControl"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>M-code software can cause the eviction of a particular set-way in the L1 data cache. Using the PA found in cache &lt;L1&gt;[&lt;set&gt;,&lt;way&gt;], hardware writes-back (if needed) the line containing PA from all cache levels between &lt;L1&gt; and &lt;DestLevel-1&gt; to level &lt;DestLevel&gt;. The line containing PA is invalidated in all levels from &lt;L1&gt; through &lt;DestLevel-1&gt;. The operation is repeated as many times as indicated by xs[3:0]+1, linearly increasing the set and wrapping over to the next cache way if set overflows. When xs[63] is 1, then the n-th operation is skipped (i.e., the cache line is not operated upon) if the n-th tensor_mask bit is clear. If &lt;set&gt;,&lt;way&gt; specifies a line allocated to the scratchpad or a line that is hard-locked, then this operation is a NOP. If &lt;DestLevel&gt; is &lt;L1&gt; then this operation is a NOP.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>num_lines</csr:identifier>
         <csr:widthMacro>MINION_CSR_CO_EVICT_SW_NUM_LINES_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_CO_EVICT_SW_NUM_LINES_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_CO_EVICT_SW_NUM_LINES_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_CO_EVICT_SW_NUM_LINES_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_CO_EVICT_SW_NUM_LINES_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_CO_EVICT_SW_NUM_LINES_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_CO_EVICT_SW_NUM_LINES_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_CO_EVICT_SW_NUM_LINES_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1613</csr:linenumber>
         <csr:title>Number of Lines (minus 1)</csr:title>
         <csr:msb>3</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>5</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>way</csr:identifier>
         <csr:widthMacro>MINION_CSR_CO_EVICT_SW_WAY_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_CO_EVICT_SW_WAY_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_CO_EVICT_SW_WAY_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_CO_EVICT_SW_WAY_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_CO_EVICT_SW_WAY_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_CO_EVICT_SW_WAY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_CO_EVICT_SW_WAY_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_CO_EVICT_SW_WAY_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1617</csr:linenumber>
         <csr:title>Way</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>13</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>set</csr:identifier>
         <csr:widthMacro>MINION_CSR_CO_EVICT_SW_SET_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_CO_EVICT_SW_SET_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_CO_EVICT_SW_SET_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_CO_EVICT_SW_SET_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_CO_EVICT_SW_SET_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_CO_EVICT_SW_SET_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_CO_EVICT_SW_SET_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_CO_EVICT_SW_SET_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1621</csr:linenumber>
         <csr:title>Set</csr:title>
         <csr:msb>17</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>57</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>dest_level</csr:identifier>
         <csr:widthMacro>MINION_CSR_CO_EVICT_SW_DEST_LEVEL_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_CO_EVICT_SW_DEST_LEVEL_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_CO_EVICT_SW_DEST_LEVEL_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_CO_EVICT_SW_DEST_LEVEL_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_CO_EVICT_SW_DEST_LEVEL_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_CO_EVICT_SW_DEST_LEVEL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_CO_EVICT_SW_DEST_LEVEL_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_CO_EVICT_SW_DEST_LEVEL_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1631</csr:linenumber>
         <csr:title>Destination Level </csr:title>
        <csr:description>
         <csr:p>The values are as follows: </csr:p>
         <csr:p>00 - L1</csr:p>
         <csr:p>01 - L2</csr:p>
         <csr:p>10 - L3</csr:p>
         <csr:p>11 - MEM</csr:p>
        </csr:description>
         <csr:msb>59</csr:msb>
         <csr:lsb>58</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>62</csr:msb>
         <csr:lsb>60</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>use_tensor_mask</csr:identifier>
         <csr:widthMacro>MINION_CSR_CO_EVICT_SW_USE_TENSOR_MASK_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_CO_EVICT_SW_USE_TENSOR_MASK_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_CO_EVICT_SW_USE_TENSOR_MASK_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_CO_EVICT_SW_USE_TENSOR_MASK_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_CO_EVICT_SW_USE_TENSOR_MASK_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_CO_EVICT_SW_USE_TENSOR_MASK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_CO_EVICT_SW_USE_TENSOR_MASK_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_CO_EVICT_SW_USE_TENSOR_MASK_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1635</csr:linenumber>
         <csr:title>Use the tensor_mask CSR</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>63</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.co_flush_sw</csr:referenceName>
       <csr:identifier>co_flush_sw</csr:identifier>
       <csr:addressMacro>MINION_CSR_CO_FLUSH_SW_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_CO_FLUSH_SW_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_CO_FLUSH_SW_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_CO_FLUSH_SW_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>1684</csr:linenumber>
       <csr:title>Flush Set/Way Cache operation</csr:title>
       <csr:offset>0x7FB</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_co_flush_sw</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="PRM-8"</csr:attribute>
        <csr:attribute>Group="ET_CacheControl"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>M-code software can cause the flushing of a particular set-way in the L1 data cache. Using the PA found in cache &lt;L1&gt;[&lt;set&gt;,&lt;way&gt;], hardware writes-through (if needed) the line containing PA from all cache levels between &lt;L1&gt; and &lt;DestLevel-1&gt; to level &lt;DestLevel&gt;. At the end of the operation, levels &lt;L1&gt; through &lt;DestLevel-1&gt; will keep a clean copy of the line containing PA if it was already present.The operation is repeated as many times as indicated by xs[3:0]+1, linearly increasing the set and wrapping over to the next cache way if set overflows. When xs[63] is 1, then the n-th operation is skipped (i.e., the cache line is not operated upon) if the n-th tensor_mask bit is clear.If &lt;set&gt;,&lt;way&gt; specifies a line allocated to the scratchpad, then this operation is a NOP.If &lt;DestLevel&gt; is &lt;L1&gt; then this operation is a NOP.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>num_lines</csr:identifier>
         <csr:widthMacro>MINION_CSR_CO_FLUSH_SW_NUM_LINES_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_CO_FLUSH_SW_NUM_LINES_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_CO_FLUSH_SW_NUM_LINES_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_CO_FLUSH_SW_NUM_LINES_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_CO_FLUSH_SW_NUM_LINES_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_CO_FLUSH_SW_NUM_LINES_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_CO_FLUSH_SW_NUM_LINES_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_CO_FLUSH_SW_NUM_LINES_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1661</csr:linenumber>
         <csr:title>Number of Lines (minus 1)</csr:title>
         <csr:msb>3</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>5</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>way</csr:identifier>
         <csr:widthMacro>MINION_CSR_CO_FLUSH_SW_WAY_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_CO_FLUSH_SW_WAY_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_CO_FLUSH_SW_WAY_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_CO_FLUSH_SW_WAY_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_CO_FLUSH_SW_WAY_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_CO_FLUSH_SW_WAY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_CO_FLUSH_SW_WAY_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_CO_FLUSH_SW_WAY_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1665</csr:linenumber>
         <csr:title>Way</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>13</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>set</csr:identifier>
         <csr:widthMacro>MINION_CSR_CO_FLUSH_SW_SET_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_CO_FLUSH_SW_SET_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_CO_FLUSH_SW_SET_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_CO_FLUSH_SW_SET_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_CO_FLUSH_SW_SET_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_CO_FLUSH_SW_SET_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_CO_FLUSH_SW_SET_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_CO_FLUSH_SW_SET_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1669</csr:linenumber>
         <csr:title>Set</csr:title>
         <csr:msb>17</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>57</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>dest_level</csr:identifier>
         <csr:widthMacro>MINION_CSR_CO_FLUSH_SW_DEST_LEVEL_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_CO_FLUSH_SW_DEST_LEVEL_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_CO_FLUSH_SW_DEST_LEVEL_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_CO_FLUSH_SW_DEST_LEVEL_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_CO_FLUSH_SW_DEST_LEVEL_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_CO_FLUSH_SW_DEST_LEVEL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_CO_FLUSH_SW_DEST_LEVEL_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_CO_FLUSH_SW_DEST_LEVEL_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1679</csr:linenumber>
         <csr:title>Destination Level </csr:title>
        <csr:description>
         <csr:p>The values are as follows: </csr:p>
         <csr:p>00 - L1</csr:p>
         <csr:p>01 - L2</csr:p>
         <csr:p>10 - L3</csr:p>
         <csr:p>11 - MEM</csr:p>
        </csr:description>
         <csr:msb>59</csr:msb>
         <csr:lsb>58</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>62</csr:msb>
         <csr:lsb>60</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>use_tensor_mask</csr:identifier>
         <csr:widthMacro>MINION_CSR_CO_FLUSH_SW_USE_TENSOR_MASK_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_CO_FLUSH_SW_USE_TENSOR_MASK_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_CO_FLUSH_SW_USE_TENSOR_MASK_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_CO_FLUSH_SW_USE_TENSOR_MASK_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_CO_FLUSH_SW_USE_TENSOR_MASK_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_CO_FLUSH_SW_USE_TENSOR_MASK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_CO_FLUSH_SW_USE_TENSOR_MASK_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_CO_FLUSH_SW_USE_TENSOR_MASK_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1683</csr:linenumber>
         <csr:title>Use the tensor_mask CSR</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>63</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.co_lock_sw</csr:referenceName>
       <csr:identifier>co_lock_sw</csr:identifier>
       <csr:addressMacro>MINION_CSR_CO_LOCK_SW_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_CO_LOCK_SW_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_CO_LOCK_SW_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_CO_LOCK_SW_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>1708</csr:linenumber>
       <csr:title>Hard-Lock and Zero particular Set/Way Cache operation</csr:title>
       <csr:offset>0x7FD</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_co_lock_sw</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="PRM-8"</csr:attribute>
        <csr:attribute>Group="ET_CacheControl"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>The line at address {xs[39:6],6b0} is zeroed and locked into the L1 at the set derived from the current L1 indexing function, which depends on the value of mcache_control, and the way indicated by  tensxs[56:55]. If the requested set/way specifies a line that has been soft-locked using LockVA (see later), the soft-lock will be ignored (i.e., the line will be still cleared and hard-locked). Implementation: The line is marked as modified in the L1 cache, as is customary with any newly written line.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>5</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>pa</csr:identifier>
         <csr:widthMacro>MINION_CSR_CO_LOCK_SW_PA_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_CO_LOCK_SW_PA_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_CO_LOCK_SW_PA_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_CO_LOCK_SW_PA_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_CO_LOCK_SW_PA_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_CO_LOCK_SW_PA_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_CO_LOCK_SW_PA_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_CO_LOCK_SW_PA_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1703</csr:linenumber>
         <csr:title>Physical Address</csr:title>
         <csr:msb>39</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>54</csr:msb>
         <csr:lsb>40</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>way</csr:identifier>
         <csr:widthMacro>MINION_CSR_CO_LOCK_SW_WAY_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_CO_LOCK_SW_WAY_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_CO_LOCK_SW_WAY_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_CO_LOCK_SW_WAY_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_CO_LOCK_SW_WAY_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_CO_LOCK_SW_WAY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_CO_LOCK_SW_WAY_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_CO_LOCK_SW_WAY_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1707</csr:linenumber>
         <csr:title>Way</csr:title>
         <csr:msb>56</csr:msb>
         <csr:lsb>55</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>57</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.co_unlock_sw</csr:referenceName>
       <csr:identifier>co_unlock_sw</csr:identifier>
       <csr:addressMacro>MINION_CSR_CO_UNLOCK_SW_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_CO_UNLOCK_SW_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_CO_UNLOCK_SW_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_CO_UNLOCK_SW_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>1735</csr:linenumber>
       <csr:title>Unlock Set/Way Cache operation</csr:title>
       <csr:offset>0x7FF</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_co_unlock_sw</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="PRM-8"</csr:attribute>
        <csr:attribute>Group="ET_CacheControl"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>The line at the set indicated by set xs[9:6] and way indicated by xs[62:55] is unconditionally unlocked, whether the line was hard- or soft-locked. Applying this operation to a non-locked line does not cause any action.Only the N low-order bits of xs[62:55] are used to encode the cache way, where N is log2 of the associativity of the cache. Fields xs[9:6] and xs[56:55] specify the set and way of the L1 cache in C0 mode, ignoring the actual value of mcache_control. Implementation: Unlocking only removes the locked attribute from the particular set-way. It does not alter its modified state (which was set when the line was locked and zeroed).</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>5</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>set</csr:identifier>
         <csr:widthMacro>MINION_CSR_CO_UNLOCK_SW_SET_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_CO_UNLOCK_SW_SET_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_CO_UNLOCK_SW_SET_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_CO_UNLOCK_SW_SET_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_CO_UNLOCK_SW_SET_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_CO_UNLOCK_SW_SET_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_CO_UNLOCK_SW_SET_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_CO_UNLOCK_SW_SET_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1730</csr:linenumber>
         <csr:title>Set</csr:title>
         <csr:msb>9</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>54</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>way</csr:identifier>
         <csr:widthMacro>MINION_CSR_CO_UNLOCK_SW_WAY_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_CO_UNLOCK_SW_WAY_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_CO_UNLOCK_SW_WAY_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_CO_UNLOCK_SW_WAY_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_CO_UNLOCK_SW_WAY_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_CO_UNLOCK_SW_WAY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_CO_UNLOCK_SW_WAY_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_CO_UNLOCK_SW_WAY_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1734</csr:linenumber>
         <csr:title>Way</csr:title>
         <csr:msb>56</csr:msb>
         <csr:lsb>55</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>57</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.tensor_reduce</csr:referenceName>
       <csr:identifier>tensor_reduce</csr:identifier>
       <csr:addressMacro>MINION_CSR_TENSOR_REDUCE_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_TENSOR_REDUCE_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_TENSOR_REDUCE_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_TENSOR_REDUCE_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>1781</csr:linenumber>
       <csr:title>tensor_reduce control</csr:title>
       <csr:offset>0x800</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_tensor_reduce</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="PRM-10"</csr:attribute>
        <csr:attribute>Group="ET_TensorExtension"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>Tensor reductions instructions are the pseudo-instructions encoded as writes to CSR 0x800 (tensor_reduce). These instructions can be used to transfer and operate on tensor data among harts. It is the responsibility of the software to make sure that the appropriate conditions mentioned in PRM-10 are met when using these instructions otherwise the behavior of the system becomes undefined. The instructions covered here are: TensorSend, TensorRecv, TensorReduce, TensorBroadcast.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>tensor_op_encoding</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_REDUCE_TENSOR_OP_ENCODING_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_REDUCE_TENSOR_OP_ENCODING_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_REDUCE_TENSOR_OP_ENCODING_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_REDUCE_TENSOR_OP_ENCODING_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_REDUCE_TENSOR_OP_ENCODING_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_REDUCE_TENSOR_OP_ENCODING_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_REDUCE_TENSOR_OP_ENCODING_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_REDUCE_TENSOR_OP_ENCODING_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1760</csr:linenumber>
         <csr:title>Encoding to determine which Tensor Reduce Op</csr:title>
        <csr:description>
         <csr:p>See PRM-10 for complete details. </csr:p>
         <csr:p>00 - TensorSend</csr:p>
         <csr:p>01 - TensorRecv</csr:p>
         <csr:p>10 - TensorBroadcast</csr:p>
         <csr:p>11 - TensorReduce</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>minion_id</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_REDUCE_MINION_ID_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_REDUCE_MINION_ID_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_REDUCE_MINION_ID_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_REDUCE_MINION_ID_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_REDUCE_MINION_ID_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_REDUCE_MINION_ID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_REDUCE_MINION_ID_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_REDUCE_MINION_ID_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1764</csr:linenumber>
         <csr:title>Minion ID</csr:title>
         <csr:msb>15</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>num_regs</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_REDUCE_NUM_REGS_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_REDUCE_NUM_REGS_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_REDUCE_NUM_REGS_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_REDUCE_NUM_REGS_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_REDUCE_NUM_REGS_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_REDUCE_NUM_REGS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_REDUCE_NUM_REGS_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_REDUCE_NUM_REGS_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1768</csr:linenumber>
         <csr:title>Number of FP regs</csr:title>
         <csr:msb>22</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>23</csr:msb>
         <csr:lsb>23</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>sub_op</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_REDUCE_SUB_OP_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_REDUCE_SUB_OP_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_REDUCE_SUB_OP_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_REDUCE_SUB_OP_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_REDUCE_SUB_OP_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_REDUCE_SUB_OP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_REDUCE_SUB_OP_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_REDUCE_SUB_OP_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1776</csr:linenumber>
         <csr:title>Sub-operation to be performed</csr:title>
        <csr:description>
         <csr:p>Some pseudo-instructions like TensorRecv/TensorReduce/TensorBroadcast use this field to encode sub-operations to be performed. </csr:p>
        </csr:description>
         <csr:msb>27</csr:msb>
         <csr:lsb>24</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>56</csr:msb>
         <csr:lsb>28</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>start_reg</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_REDUCE_START_REG_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_REDUCE_START_REG_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_REDUCE_START_REG_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_REDUCE_START_REG_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_REDUCE_START_REG_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_REDUCE_START_REG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_REDUCE_START_REG_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_REDUCE_START_REG_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1780</csr:linenumber>
         <csr:title>Starting FP register</csr:title>
         <csr:msb>61</csr:msb>
         <csr:lsb>57</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>62</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.tensor_fma</csr:referenceName>
       <csr:identifier>tensor_fma</csr:identifier>
       <csr:addressMacro>MINION_CSR_TENSOR_FMA_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_TENSOR_FMA_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_TENSOR_FMA_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_TENSOR_FMA_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>1854</csr:linenumber>
       <csr:title>tensor_fma control</csr:title>
       <csr:offset>0x801</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_tensor_fma</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="PRM-10"</csr:attribute>
        <csr:attribute>Group="ET_TensorExtension"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>TensorFMA instructions are the pseudo-instructions encoded as writes to CSR 0x801 (tensor_fma). Bits [3:1] of the source operand value encodes one of the TensorFMA variants described below. When bits [3:1] do not encode one of the operations listed in this document then an illegal instruction exception trap is raised.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>set_clear</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_FMA_SET_CLEAR_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_FMA_SET_CLEAR_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_FMA_SET_CLEAR_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_FMA_SET_CLEAR_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_FMA_SET_CLEAR_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_FMA_SET_CLEAR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_FMA_SET_CLEAR_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_FMA_SET_CLEAR_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1805</csr:linenumber>
         <csr:title>Clear source FP registers before starting operation</csr:title>
        <csr:description>
         <csr:p>See PRM-10 for complete details.</csr:p>
         <csr:p>TensorFMA32/TensorFMA16A32 - If set to 1 then the source floating-point registers are cleared before starting the operation</csr:p>
         <csr:p>TensorIMA8A32 - If set to 0, initial value of TenC is added to the result</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>tensor_type</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_FMA_TENSOR_TYPE_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_FMA_TENSOR_TYPE_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_FMA_TENSOR_TYPE_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_FMA_TENSOR_TYPE_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_FMA_TENSOR_TYPE_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_FMA_TENSOR_TYPE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_FMA_TENSOR_TYPE_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_FMA_TENSOR_TYPE_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1814</csr:linenumber>
         <csr:title>Tensor Type</csr:title>
        <csr:description>
         <csr:p>See PRM-10 for complete details</csr:p>
         <csr:p>000 - TensorFMA32</csr:p>
         <csr:p>001 - TensorFMA16A32</csr:p>
         <csr:p>011 - TensorIMA8A32</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>l1scp_start_line_a</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_FMA_L1SCP_START_LINE_A_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_FMA_L1SCP_START_LINE_A_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_FMA_L1SCP_START_LINE_A_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_FMA_L1SCP_START_LINE_A_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_FMA_L1SCP_START_LINE_A_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_FMA_L1SCP_START_LINE_A_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_FMA_L1SCP_START_LINE_A_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_FMA_L1SCP_START_LINE_A_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1818</csr:linenumber>
         <csr:title>Starting L1 scratchpad cache line where matrix A is stored</csr:title>
         <csr:msb>9</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>11</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>l1scp_start_line_b</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_FMA_L1SCP_START_LINE_B_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_FMA_L1SCP_START_LINE_B_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_FMA_L1SCP_START_LINE_B_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_FMA_L1SCP_START_LINE_B_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_FMA_L1SCP_START_LINE_B_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_FMA_L1SCP_START_LINE_B_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_FMA_L1SCP_START_LINE_B_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_FMA_L1SCP_START_LINE_B_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1823</csr:linenumber>
         <csr:title>Starting L1 scratchpad cache line where matrix B is stored, ignored when xs[20] =1</csr:title>
         <csr:msb>17</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>19</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>loc_b</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_FMA_LOC_B_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_FMA_LOC_B_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_FMA_LOC_B_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_FMA_LOC_B_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_FMA_LOC_B_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_FMA_LOC_B_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_FMA_LOC_B_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_FMA_LOC_B_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1827</csr:linenumber>
         <csr:title>Location of matrix B (0=L1 scratchpad, 1=memory)</csr:title>
         <csr:msb>20</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>42</csr:msb>
         <csr:lsb>21</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>a_start_col</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_FMA_A_START_COL_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_FMA_A_START_COL_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_FMA_A_START_COL_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_FMA_A_START_COL_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_FMA_A_START_COL_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_FMA_A_START_COL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_FMA_A_START_COL_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_FMA_A_START_COL_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1832</csr:linenumber>
         <csr:title>A matrix starting column (inside the L1 scratchpad line) for the operation divided by SIZE</csr:title>
         <csr:msb>46</csr:msb>
         <csr:lsb>43</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>a_num_cols</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_FMA_A_NUM_COLS_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_FMA_A_NUM_COLS_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_FMA_A_NUM_COLS_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_FMA_A_NUM_COLS_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_FMA_A_NUM_COLS_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_FMA_A_NUM_COLS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_FMA_A_NUM_COLS_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_FMA_A_NUM_COLS_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1840</csr:linenumber>
         <csr:title>A matrix number of columns divided by SIZE (minus 1)</csr:title>
        <csr:description>
         <csr:p>TensorIMA8A32: SIZE = 4</csr:p>
         <csr:p>TensorFMA16A32: SIZE = 2</csr:p>
         <csr:p>TensorFMA32: SIZE = 1</csr:p>
        </csr:description>
         <csr:msb>50</csr:msb>
         <csr:lsb>47</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>a_num_rows</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_FMA_A_NUM_ROWS_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_FMA_A_NUM_ROWS_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_FMA_A_NUM_ROWS_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_FMA_A_NUM_ROWS_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_FMA_A_NUM_ROWS_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_FMA_A_NUM_ROWS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_FMA_A_NUM_ROWS_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_FMA_A_NUM_ROWS_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1844</csr:linenumber>
         <csr:title>A matrix number of rows (minus 1)</csr:title>
         <csr:msb>54</csr:msb>
         <csr:lsb>51</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>b_num_cols</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_FMA_B_NUM_COLS_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_FMA_B_NUM_COLS_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_FMA_B_NUM_COLS_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_FMA_B_NUM_COLS_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_FMA_B_NUM_COLS_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_FMA_B_NUM_COLS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_FMA_B_NUM_COLS_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_FMA_B_NUM_COLS_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1848</csr:linenumber>
         <csr:title>B matrix number of columns divided by 4 (minus 1)</csr:title>
         <csr:msb>56</csr:msb>
         <csr:lsb>55</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>62</csr:msb>
         <csr:lsb>57</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>use_tensor_mask</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_FMA_USE_TENSOR_MASK_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_FMA_USE_TENSOR_MASK_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_FMA_USE_TENSOR_MASK_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_FMA_USE_TENSOR_MASK_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_FMA_USE_TENSOR_MASK_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_FMA_USE_TENSOR_MASK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_FMA_USE_TENSOR_MASK_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_FMA_USE_TENSOR_MASK_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1853</csr:linenumber>
         <csr:title>Use tensor_mask CSR to skip operations in an A row granularity</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>63</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.tensor_conv_size</csr:referenceName>
       <csr:identifier>tensor_conv_size</csr:identifier>
       <csr:addressMacro>MINION_CSR_TENSOR_CONV_SIZE_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_TENSOR_CONV_SIZE_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_TENSOR_CONV_SIZE_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_TENSOR_CONV_SIZE_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>1885</csr:linenumber>
       <csr:title>convolution size: sets tensor_mask indirectly</csr:title>
       <csr:offset>0x802</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_tensor_conv_size</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="PRM-10"</csr:attribute>
        <csr:attribute>Group="ET_TensorExtension"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ncol</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_CONV_SIZE_NCOL_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_CONV_SIZE_NCOL_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_CONV_SIZE_NCOL_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_CONV_SIZE_NCOL_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_CONV_SIZE_NCOL_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_CONV_SIZE_NCOL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_CONV_SIZE_NCOL_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_CONV_SIZE_NCOL_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1866</csr:linenumber>
         <csr:title>Number of Columns</csr:title>
        <csr:description>
         <csr:p>Interpreted as unsigned integer</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>23</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>scol</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_CONV_SIZE_SCOL_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_CONV_SIZE_SCOL_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_CONV_SIZE_SCOL_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_CONV_SIZE_SCOL_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_CONV_SIZE_SCOL_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_CONV_SIZE_SCOL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_CONV_SIZE_SCOL_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_CONV_SIZE_SCOL_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1872</csr:linenumber>
         <csr:title>Column Step</csr:title>
        <csr:description>
         <csr:p>Interpreted as signed integer</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>24</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>nrow</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_CONV_SIZE_NROW_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_CONV_SIZE_NROW_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_CONV_SIZE_NROW_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_CONV_SIZE_NROW_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_CONV_SIZE_NROW_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_CONV_SIZE_NROW_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_CONV_SIZE_NROW_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_CONV_SIZE_NROW_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1878</csr:linenumber>
         <csr:title>Number of Rows</csr:title>
        <csr:description>
         <csr:p>Interpreted as unsigned integer</csr:p>
        </csr:description>
         <csr:msb>47</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>55</csr:msb>
         <csr:lsb>48</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>srow</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_CONV_SIZE_SROW_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_CONV_SIZE_SROW_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_CONV_SIZE_SROW_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_CONV_SIZE_SROW_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_CONV_SIZE_SROW_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_CONV_SIZE_SROW_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_CONV_SIZE_SROW_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_CONV_SIZE_SROW_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1884</csr:linenumber>
         <csr:title>Row Step</csr:title>
        <csr:description>
         <csr:p>Interpreted as signed integer</csr:p>
        </csr:description>
         <csr:msb>63</csr:msb>
         <csr:lsb>56</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.tensor_conv_ctrl</csr:referenceName>
       <csr:identifier>tensor_conv_ctrl</csr:identifier>
       <csr:addressMacro>MINION_CSR_TENSOR_CONV_CTRL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_TENSOR_CONV_CTRL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_TENSOR_CONV_CTRL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_TENSOR_CONV_CTRL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>1916</csr:linenumber>
       <csr:title>convolution control: sets tensor_mask indirectly</csr:title>
       <csr:offset>0x803</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_tensor_conv_ctrl</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="PRM-10"</csr:attribute>
        <csr:attribute>Group="ET_TensorExtension"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>This CSR encodes the location of a TensorLoad instruction inside a large 2D array, in terms of a starting row number and a starting column number of the array. The array dimensions are specified in the tensor_conv_size CSR. The starting row and column numbers can specify negative offsets to indicate that the TensorLoad is starting outside the 2D array. </csr:p>
         <csr:p>Reading this register returns a value of 0.</csr:p>
         <csr:p>When this register is written, the hardware computes a new value for tensor_mask indicating which TensorLoad/CacheOp accesses fall within the 2D array and which outside of it, as shown in tensor_mask CSR.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>colstart</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_CONV_CTRL_COLSTART_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_CONV_CTRL_COLSTART_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_CONV_CTRL_COLSTART_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_CONV_CTRL_COLSTART_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_CONV_CTRL_COLSTART_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_CONV_CTRL_COLSTART_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_CONV_CTRL_COLSTART_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_CONV_CTRL_COLSTART_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1909</csr:linenumber>
         <csr:title>Starting Column</csr:title>
        <csr:description>
         <csr:p>Interpreted as signed integer</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>rowstart</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_CONV_CTRL_ROWSTART_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_CONV_CTRL_ROWSTART_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_CONV_CTRL_ROWSTART_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_CONV_CTRL_ROWSTART_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_CONV_CTRL_ROWSTART_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_CONV_CTRL_ROWSTART_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_CONV_CTRL_ROWSTART_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_CONV_CTRL_ROWSTART_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1915</csr:linenumber>
         <csr:title>Starting Row</csr:title>
        <csr:description>
         <csr:p>Interpreted as signed integer</csr:p>
        </csr:description>
         <csr:msb>47</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>48</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.tensor_cooperation</csr:referenceName>
       <csr:identifier>tensor_cooperation</csr:identifier>
       <csr:addressMacro>MINION_CSR_TENSOR_COOPERATION_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_TENSOR_COOPERATION_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_TENSOR_COOPERATION_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_TENSOR_COOPERATION_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>1976</csr:linenumber>
       <csr:title>Cooperation Info used by TensorLoad</csr:title>
       <csr:offset>0x804</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_tensor_cooperation</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="PRM-10"</csr:attribute>
        <csr:attribute>Group="ET_TensorExtension"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>The tensor_coop CSR is used to reduce L2 bandwidth when several harts on different Minions (but only hart 0 of the Minion) in the same neighborhood are requesting the same cache line(s) using TensorLoad instructions. The fields coopneighmask and coopminmask define which hart 0s will participate in the cooperative TensorLoad. Cooperative TensorLoads, from hart 0s specified by the (coopid, coopneighmask, coopminmask) tuple must use the same address, TensorLoad variant, and tensor_mask value, otherwise it depends on the implementation which address/variant will be used for reading from memory, although it is guaranteed to be the address/variant of one of the participating cooperative TensorLoads. For the purposes of this operation, address means: Physical address if virtual memory is disabled. A cooperative TensorLoad instruction from a hart specified in the (coopid, coopneighmask, coopminmask) tuple cannot complete until all other harts specified in the same (coopid, coopneighmask, coopminmask) tuple have executed a cooperative TensorLoad instruction. Concurrently executing cooperative TensorLoads with the same coopid inside a neighborhood leads to undefined behavior. This means that inside a shire, multiple TensorLoads with the same coopid can execute concurrently only if their corresponding coopneighmask values do not overlap, otherwise the behavior of the system becomes undefined. If SW wants to re-use a coopid, it must use some external synchronization mechanism to guarantee that the execution of the last TensorLoad with the same coopid has completed across all cooperating harts before executing the new TensorLoad instruction.Note: Look for a separate document called Minion Shire Coop Toad which has some examples of TensorLoad-related thread synchronization cases. Reading the tensor_coop register returns a value of 0.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>coopneighmask</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_COOPERATION_COOPNEIGHMASK_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_COOPERATION_COOPNEIGHMASK_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_COOPERATION_COOPNEIGHMASK_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_COOPERATION_COOPNEIGHMASK_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_COOPERATION_COOPNEIGHMASK_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_COOPERATION_COOPNEIGHMASK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_COOPERATION_COOPNEIGHMASK_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_COOPERATION_COOPNEIGHMASK_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1960</csr:linenumber>
         <csr:title>Neighborhood cooperation mask</csr:title>
        <csr:description>
         <csr:p>Coopneighmask is a bit mask, where the n-th bit corresponds to the n-th neighborhood in a shire.</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>coopminmask</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_COOPERATION_COOPMINMASK_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_COOPERATION_COOPMINMASK_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_COOPERATION_COOPMINMASK_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_COOPERATION_COOPMINMASK_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_COOPERATION_COOPMINMASK_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_COOPERATION_COOPMINMASK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_COOPERATION_COOPMINMASK_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_COOPERATION_COOPMINMASK_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1967</csr:linenumber>
         <csr:title>Minion cooperation mask</csr:title>
        <csr:description>
         <csr:p>Coopminmask is a bit mask, where the n-th bit corresponds to the n-th Minion in a neighborhood.</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>coopid</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_COOPERATION_COOPID_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_COOPERATION_COOPID_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_COOPERATION_COOPID_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_COOPERATION_COOPID_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_COOPERATION_COOPID_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_COOPERATION_COOPID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_COOPERATION_COOPID_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_COOPERATION_COOPID_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1975</csr:linenumber>
         <csr:title>Cooperation ID</csr:title>
        <csr:description>
         <csr:p>Coopid is an integer, in the range 0-15, used by hardware to coordinate simultaneous cooperative loads across multiple minions and neighborhoods.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.tensor_mask</csr:referenceName>
       <csr:identifier>tensor_mask</csr:identifier>
       <csr:addressMacro>MINION_CSR_TENSOR_MASK_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_TENSOR_MASK_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_TENSOR_MASK_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_TENSOR_MASK_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>1996</csr:linenumber>
       <csr:title>Mask info used by TensorLoad </csr:title>
       <csr:offset>0x805</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_tensor_mask</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="PRM-10"</csr:attribute>
        <csr:attribute>Group="ET_TensorExtension"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>The TensorLoad, TensorFMA and CacheOp instructions can operate under the control of the tensor_mask CSR. The tensor_mask CSR contains one bit for each of the destination lines that TensorLoad can potentially write into the scratchpad. The value of the tensor_mask CSR can be set either directly or indirectly by writing into the tensor_conv_size or tensor_conv_ctrl CSRs, which will cause the computation of a mask that will be written into the tensor_mask CSR. See pseudo-code operation in PRM-10.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>tensormask</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_MASK_TENSORMASK_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_MASK_TENSORMASK_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_MASK_TENSORMASK_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_MASK_TENSORMASK_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_MASK_TENSORMASK_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_MASK_TENSORMASK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_MASK_TENSORMASK_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_MASK_TENSORMASK_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>1995</csr:linenumber>
         <csr:title>Tensor Mask</csr:title>
         <csr:msb>15</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.tensor_quant</csr:referenceName>
       <csr:identifier>tensor_quant</csr:identifier>
       <csr:addressMacro>MINION_CSR_TENSOR_QUANT_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_TENSOR_QUANT_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_TENSOR_QUANT_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_TENSOR_QUANT_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>2073</csr:linenumber>
       <csr:title>Quantization pseudo-instruction</csr:title>
       <csr:offset>0x806</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_tensor_quant</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="PRM-10"</csr:attribute>
        <csr:attribute>Group="ET_TensorExtension"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>The TensorQuant pseudo-instruction performs a sequence of up to 10 transformations to a matrix A. Each transformation is executed sequentially, starting with the transformation located in position 0 of the list (xs[3:0]) up to position 9 (xs[39:36]). Each transformation writes its result into A. If a transformation has the encoding 0 (LAST), no more transformations will be executed. Transformations that operate on floating-point values use the rounding mode specified in FRM.The A matrix is stored in N=(xs[54:51]+1)*(xs[56:55]+1)/2 consecutive floating-point registers starting from the register number specified in xs[61:57], wrapping around to f0 when reaching f31. There are currently 11 transformation functions, including LAST, encoded. See PRM-10 for more details. </csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>transform_0</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_0_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_0_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_0_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_0_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_0_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_0_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_0_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2020</csr:linenumber>
         <csr:title>Transformation 0</csr:title>
         <csr:msb>3</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>transform_1</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_1_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_1_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_1_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_1_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_1_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_1_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_1_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2024</csr:linenumber>
         <csr:title>Transformation 1</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>transform_2</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_2_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_2_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_2_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_2_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_2_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_2_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_2_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2028</csr:linenumber>
         <csr:title>Transformation 2</csr:title>
         <csr:msb>11</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>transform_3</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_3_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_3_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_3_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_3_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_3_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_3_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_3_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2032</csr:linenumber>
         <csr:title>Transformation 3</csr:title>
         <csr:msb>15</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>transform_4</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_4_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_4_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_4_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_4_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2036</csr:linenumber>
         <csr:title>Transformation 4</csr:title>
         <csr:msb>19</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>transform_5</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_5_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_5_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_5_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_5_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_5_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_5_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_5_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2040</csr:linenumber>
         <csr:title>Transformation 5</csr:title>
         <csr:msb>23</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>transform_6</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_6_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_6_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_6_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_6_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_6_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_6_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_6_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2044</csr:linenumber>
         <csr:title>Transformation 6</csr:title>
         <csr:msb>27</csr:msb>
         <csr:lsb>24</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>transform_7</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_7_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_7_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_7_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_7_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_7_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_7_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_7_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2048</csr:linenumber>
         <csr:title>Transformation 7</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>28</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>transform_8</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_8_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_8_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_8_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_8_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_8_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_8_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_8_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2052</csr:linenumber>
         <csr:title>Transformation 8</csr:title>
         <csr:msb>35</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>transform_9</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_9_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_9_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_9_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_9_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_9_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_9_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_QUANT_TRANSFORM_9_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2056</csr:linenumber>
         <csr:title>Transformation 9</csr:title>
         <csr:msb>39</csr:msb>
         <csr:lsb>36</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>44</csr:msb>
         <csr:lsb>40</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>l1scp_start_line</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_QUANT_L1SCP_START_LINE_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_QUANT_L1SCP_START_LINE_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_QUANT_L1SCP_START_LINE_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_QUANT_L1SCP_START_LINE_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_QUANT_L1SCP_START_LINE_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_QUANT_L1SCP_START_LINE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_QUANT_L1SCP_START_LINE_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_QUANT_L1SCP_START_LINE_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2060</csr:linenumber>
         <csr:title>L1 scratchpad cache line where the first vector is stored</csr:title>
         <csr:msb>50</csr:msb>
         <csr:lsb>45</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>a_matrix_num_rows</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_QUANT_A_MATRIX_NUM_ROWS_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_QUANT_A_MATRIX_NUM_ROWS_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_QUANT_A_MATRIX_NUM_ROWS_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_QUANT_A_MATRIX_NUM_ROWS_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_QUANT_A_MATRIX_NUM_ROWS_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_QUANT_A_MATRIX_NUM_ROWS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_QUANT_A_MATRIX_NUM_ROWS_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_QUANT_A_MATRIX_NUM_ROWS_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2064</csr:linenumber>
         <csr:title>A matrix number of rows (minus 1)</csr:title>
         <csr:msb>54</csr:msb>
         <csr:lsb>51</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>a_matrix_num_cols</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_QUANT_A_MATRIX_NUM_COLS_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_QUANT_A_MATRIX_NUM_COLS_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_QUANT_A_MATRIX_NUM_COLS_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_QUANT_A_MATRIX_NUM_COLS_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_QUANT_A_MATRIX_NUM_COLS_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_QUANT_A_MATRIX_NUM_COLS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_QUANT_A_MATRIX_NUM_COLS_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_QUANT_A_MATRIX_NUM_COLS_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2068</csr:linenumber>
         <csr:title>A matrix number of columns divided by 4 (minus 1)</csr:title>
         <csr:msb>56</csr:msb>
         <csr:lsb>55</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>start_reg</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_QUANT_START_REG_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_QUANT_START_REG_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_QUANT_START_REG_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_QUANT_START_REG_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_QUANT_START_REG_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_QUANT_START_REG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_QUANT_START_REG_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_QUANT_START_REG_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2072</csr:linenumber>
         <csr:title>Start register</csr:title>
         <csr:msb>61</csr:msb>
         <csr:lsb>57</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>62</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.tex_send</csr:referenceName>
       <csr:identifier>tex_send</csr:identifier>
       <csr:addressMacro>MINION_CSR_TEX_SEND_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_TEX_SEND_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_TEX_SEND_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_TEX_SEND_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>2091</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x807</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_tex_send</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="PRM-14"</csr:attribute>
        <csr:attribute>Group="ET_TensorExtension"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>Technically, this belongs to the Esperanto Texturization Extension. However, it is currently using offsets in Tensor Extension.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>tex_send</csr:identifier>
         <csr:widthMacro>MINION_CSR_TEX_SEND_TEX_SEND_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TEX_SEND_TEX_SEND_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TEX_SEND_TEX_SEND_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TEX_SEND_TEX_SEND_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TEX_SEND_TEX_SEND_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TEX_SEND_TEX_SEND_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TEX_SEND_TEX_SEND_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TEX_SEND_TEX_SEND_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2090</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Technically, this belongs to the Esperanto Texturization Extension. However, it is currently using offsets in Tensor Extension.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>Documentation_Source="PRM-14"</csr:attribute>
          <csr:attribute>Group="ET_TensorExtension"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.tensor_error</csr:referenceName>
       <csr:identifier>tensor_error</csr:identifier>
       <csr:addressMacro>MINION_CSR_TENSOR_ERROR_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_TENSOR_ERROR_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_TENSOR_ERROR_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_TENSOR_ERROR_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>2155</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x808</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_tensor_error</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="PRM-10"</csr:attribute>
        <csr:attribute>Group="ET_TensorExtension"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>The tensor_error register records miscellaneous error conditions occurred during the execution of tensor pseudo-instructions and cache management operations. When the execution of a tensor or cache management instruction generates a synchronous fault, the tensor_error register is updated with the fault condition and no trap is generated. Asynchronous faults (i.e., a bus errors) generated by tensor or cache management instructions are not captured in tensor_error and are not suppressed. The various fault bits in tensor_error register are never cleared by the hardware (i.e., the bits are sticky). It is the responsibility of the software to clear tensor_error. The value of tensor_error is guaranteed to be up-to-date only after executing a TensorWait instruction. Software is expected to, at least periodically, read the value of tensor_error to check for problems found during the execution of such instructions.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>wrong_tload_txform</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_ERROR_WRONG_TLOAD_TXFORM_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_ERROR_WRONG_TLOAD_TXFORM_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_ERROR_WRONG_TLOAD_TXFORM_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_ERROR_WRONG_TLOAD_TXFORM_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_ERROR_WRONG_TLOAD_TXFORM_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_ERROR_WRONG_TLOAD_TXFORM_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_ERROR_WRONG_TLOAD_TXFORM_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_ERROR_WRONG_TLOAD_TXFORM_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2116</csr:linenumber>
         <csr:title>TensorLoad configured with wrong transform field</csr:title>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:access>R/W0C</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>fcc_overflow</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_ERROR_FCC_OVERFLOW_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_ERROR_FCC_OVERFLOW_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_ERROR_FCC_OVERFLOW_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_ERROR_FCC_OVERFLOW_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_ERROR_FCC_OVERFLOW_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_ERROR_FCC_OVERFLOW_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_ERROR_FCC_OVERFLOW_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_ERROR_FCC_OVERFLOW_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2121</csr:linenumber>
         <csr:title>Fast Credit Counter Overflow</csr:title>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:access>R/W0C</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>l1_scp_disabled</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_ERROR_L1_SCP_DISABLED_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_ERROR_L1_SCP_DISABLED_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_ERROR_L1_SCP_DISABLED_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_ERROR_L1_SCP_DISABLED_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_ERROR_L1_SCP_DISABLED_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_ERROR_L1_SCP_DISABLED_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_ERROR_L1_SCP_DISABLED_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_ERROR_L1_SCP_DISABLED_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2126</csr:linenumber>
         <csr:title>L1 scratchpad disabled when operation requires it</csr:title>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:access>R/W0C</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>lock_sw_failed</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_ERROR_LOCK_SW_FAILED_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_ERROR_LOCK_SW_FAILED_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_ERROR_LOCK_SW_FAILED_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_ERROR_LOCK_SW_FAILED_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_ERROR_LOCK_SW_FAILED_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_ERROR_LOCK_SW_FAILED_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_ERROR_LOCK_SW_FAILED_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_ERROR_LOCK_SW_FAILED_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2131</csr:linenumber>
         <csr:title>LockSW failed</csr:title>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:access>R/W0C</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ill_tb_tfma_pair</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_ERROR_ILL_TB_TFMA_PAIR_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_ERROR_ILL_TB_TFMA_PAIR_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_ERROR_ILL_TB_TFMA_PAIR_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_ERROR_ILL_TB_TFMA_PAIR_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_ERROR_ILL_TB_TFMA_PAIR_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_ERROR_ILL_TB_TFMA_PAIR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_ERROR_ILL_TB_TFMA_PAIR_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_ERROR_ILL_TB_TFMA_PAIR_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2136</csr:linenumber>
         <csr:title>Invalid combination of TensorStore cooperation and size</csr:title>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:access>R/W0C</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>mem_fault</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_ERROR_MEM_FAULT_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_ERROR_MEM_FAULT_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_ERROR_MEM_FAULT_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_ERROR_MEM_FAULT_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_ERROR_MEM_FAULT_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_ERROR_MEM_FAULT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_ERROR_MEM_FAULT_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_ERROR_MEM_FAULT_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2143</csr:linenumber>
         <csr:title>Tensor Load/Store or Cache-op generated Memory Fault</csr:title>
        <csr:description>
         <csr:p>(e.g., page fault, access fault, etc.)</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:access>R/W0C</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>inv_comb_store_size</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_ERROR_INV_COMB_STORE_SIZE_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_ERROR_INV_COMB_STORE_SIZE_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_ERROR_INV_COMB_STORE_SIZE_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_ERROR_INV_COMB_STORE_SIZE_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_ERROR_INV_COMB_STORE_SIZE_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_ERROR_INV_COMB_STORE_SIZE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_ERROR_INV_COMB_STORE_SIZE_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_ERROR_INV_COMB_STORE_SIZE_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2149</csr:linenumber>
         <csr:title>Illegal tensor send/recv partner or illegal reduction operation specified</csr:title>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:access>R/W0C</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>illegal_tensor_send_rcv</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_ERROR_ILLEGAL_TENSOR_SEND_RCV_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_ERROR_ILLEGAL_TENSOR_SEND_RCV_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_ERROR_ILLEGAL_TENSOR_SEND_RCV_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_ERROR_ILLEGAL_TENSOR_SEND_RCV_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_ERROR_ILLEGAL_TENSOR_SEND_RCV_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_ERROR_ILLEGAL_TENSOR_SEND_RCV_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_ERROR_ILLEGAL_TENSOR_SEND_RCV_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_ERROR_ILLEGAL_TENSOR_SEND_RCV_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2154</csr:linenumber>
         <csr:title>illegal_tensor_send_rcv</csr:title>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:access>R/W0C</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.ucache_control</csr:referenceName>
       <csr:identifier>ucache_control</csr:identifier>
       <csr:addressMacro>MINION_CSR_UCACHE_CONTROL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_UCACHE_CONTROL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_UCACHE_CONTROL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_UCACHE_CONTROL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>2202</csr:linenumber>
       <csr:title>Scratchpad Control for DCache</csr:title>
       <csr:offset>0x810</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000200</csr:registerResetValue>
       <csr:typeName>Minion_csr_ucache_control</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="ET_CacheControl"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>User-level software, executing on thread 0 of a Minion core, can set the SCPEnable bit using the ucache_control CSR, which is an alias of the mcache_control register that only allows changing SCPEnable. Note that writes to SCPEnable while D1Split is zero or from thread 1 of a Minion core are ignored, and do not change the cache configuration. User-level software, from both threads of a Minion core, is also allowed to set the CacheOp control fields of ucache_control.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>D1Split</csr:identifier>
         <csr:widthMacro>MINION_CSR_UCACHE_CONTROL_D1SPLIT_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_UCACHE_CONTROL_D1SPLIT_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_UCACHE_CONTROL_D1SPLIT_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_UCACHE_CONTROL_D1SPLIT_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_UCACHE_CONTROL_D1SPLIT_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_UCACHE_CONTROL_D1SPLIT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_UCACHE_CONTROL_D1SPLIT_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_UCACHE_CONTROL_D1SPLIT_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2176</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Read-only shadow of mcache_control[0]</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SCPEnable</csr:identifier>
         <csr:widthMacro>MINION_CSR_UCACHE_CONTROL_SCPENABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_UCACHE_CONTROL_SCPENABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_UCACHE_CONTROL_SCPENABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_UCACHE_CONTROL_SCPENABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_UCACHE_CONTROL_SCPENABLE_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_UCACHE_CONTROL_SCPENABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_UCACHE_CONTROL_SCPENABLE_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_UCACHE_CONTROL_SCPENABLE_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2181</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Shadow of mcache_control[1]. Writeable by thread 0 when D1Split equals 1</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CacheOp_RepRate</csr:identifier>
         <csr:widthMacro>MINION_CSR_UCACHE_CONTROL_CACHEOP_REPRATE_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_UCACHE_CONTROL_CACHEOP_REPRATE_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_UCACHE_CONTROL_CACHEOP_REPRATE_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_UCACHE_CONTROL_CACHEOP_REPRATE_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_UCACHE_CONTROL_CACHEOP_REPRATE_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_UCACHE_CONTROL_CACHEOP_REPRATE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_UCACHE_CONTROL_CACHEOP_REPRATE_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_UCACHE_CONTROL_CACHEOP_REPRATE_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2192</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>CacheOp_RepRate is a 3 bit field that encodes the repeat rate at which the above cache operations can inject requests into the system. The 3 bit field encodes the log2 of the number of cycles to be inserted in between requests. Thus a value of 6 would represent that the cache op engine would wait 64 cycles before injecting the next cache op request into the system. A value of 0 indicates no delay and should be used for maximum throughput on the above operations.</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CacheOp_Max</csr:identifier>
         <csr:widthMacro>MINION_CSR_UCACHE_CONTROL_CACHEOP_MAX_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_UCACHE_CONTROL_CACHEOP_MAX_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_UCACHE_CONTROL_CACHEOP_MAX_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_UCACHE_CONTROL_CACHEOP_MAX_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_UCACHE_CONTROL_CACHEOP_MAX_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_UCACHE_CONTROL_CACHEOP_MAX_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_UCACHE_CONTROL_CACHEOP_MAX_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_UCACHE_CONTROL_CACHEOP_MAX_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2201</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>CacheOp_Max is a 5 bit field that encodes the number of outstanding requests that the above instructions may issue from a given minion. Encoding 0 indicates no limit. Other values, from 1 to 31, encode the maximum number of requests injected into the L2/L3</csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>8</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.co_prefetch_va</csr:referenceName>
       <csr:identifier>co_prefetch_va</csr:identifier>
       <csr:addressMacro>MINION_CSR_CO_PREFETCH_VA_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_CO_PREFETCH_VA_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_CO_PREFETCH_VA_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_CO_PREFETCH_VA_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>2234</csr:linenumber>
       <csr:title>user level prefetch cache operation</csr:title>
       <csr:offset>0x81F</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_co_prefetch_va</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="PRM-8"</csr:attribute>
        <csr:attribute>Group="ET_CacheControl"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>User-level software can prefetch a particular address from memory with this Cache op pseudo-instruction.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>num_lines</csr:identifier>
         <csr:widthMacro>MINION_CSR_CO_PREFETCH_VA_NUM_LINES_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_CO_PREFETCH_VA_NUM_LINES_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_CO_PREFETCH_VA_NUM_LINES_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_CO_PREFETCH_VA_NUM_LINES_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_CO_PREFETCH_VA_NUM_LINES_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_CO_PREFETCH_VA_NUM_LINES_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_CO_PREFETCH_VA_NUM_LINES_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_CO_PREFETCH_VA_NUM_LINES_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2215</csr:linenumber>
         <csr:title>Number of Lines (minus 1)</csr:title>
         <csr:msb>3</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>5</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>va</csr:identifier>
         <csr:widthMacro>MINION_CSR_CO_PREFETCH_VA_VA_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_CO_PREFETCH_VA_VA_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_CO_PREFETCH_VA_VA_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_CO_PREFETCH_VA_VA_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_CO_PREFETCH_VA_VA_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_CO_PREFETCH_VA_VA_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_CO_PREFETCH_VA_VA_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_CO_PREFETCH_VA_VA_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2219</csr:linenumber>
         <csr:title>Virtual Address[47:6]</csr:title>
         <csr:msb>47</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>57</csr:msb>
         <csr:lsb>48</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>dest_level</csr:identifier>
         <csr:widthMacro>MINION_CSR_CO_PREFETCH_VA_DEST_LEVEL_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_CO_PREFETCH_VA_DEST_LEVEL_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_CO_PREFETCH_VA_DEST_LEVEL_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_CO_PREFETCH_VA_DEST_LEVEL_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_CO_PREFETCH_VA_DEST_LEVEL_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_CO_PREFETCH_VA_DEST_LEVEL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_CO_PREFETCH_VA_DEST_LEVEL_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_CO_PREFETCH_VA_DEST_LEVEL_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2229</csr:linenumber>
         <csr:title>Destination Level</csr:title>
        <csr:description>
         <csr:p>The values are as follows: </csr:p>
         <csr:p>00 - L1</csr:p>
         <csr:p>01 - L2</csr:p>
         <csr:p>10 - L3</csr:p>
         <csr:p>11 - MEM</csr:p>
        </csr:description>
         <csr:msb>59</csr:msb>
         <csr:lsb>58</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>62</csr:msb>
         <csr:lsb>60</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>use_tensor_mask</csr:identifier>
         <csr:widthMacro>MINION_CSR_CO_PREFETCH_VA_USE_TENSOR_MASK_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_CO_PREFETCH_VA_USE_TENSOR_MASK_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_CO_PREFETCH_VA_USE_TENSOR_MASK_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_CO_PREFETCH_VA_USE_TENSOR_MASK_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_CO_PREFETCH_VA_USE_TENSOR_MASK_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_CO_PREFETCH_VA_USE_TENSOR_MASK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_CO_PREFETCH_VA_USE_TENSOR_MASK_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_CO_PREFETCH_VA_USE_TENSOR_MASK_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2233</csr:linenumber>
         <csr:title>Use the tensor_mask CSR</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>63</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.flb</csr:referenceName>
       <csr:identifier>flb</csr:identifier>
       <csr:addressMacro>MINION_CSR_FLB_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_FLB_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_FLB_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_FLB_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>2258</csr:linenumber>
       <csr:title>Fast Local Barrier</csr:title>
       <csr:offset>0x820</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_flb</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="ET_FastLocalBarrier"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>The FLBarrier pseudo-instruction allows one minion to join one of the 32 barriers. The instruction atomically increments the barrier counter specified in xs[4:0]. After incrementing, the barrier counter is compared to the value xs[12:5]+1. On match, xd is set to 1 and the barrier counter is reset to zero. Otherwise, xd is set to 0. Notice that if software erroneously provides an xs[12:5] value smaller than the current value in the barrier counter, the atomic increment will still unconditionally happen and xd will be set to 0.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>barrier_number</csr:identifier>
         <csr:widthMacro>MINION_CSR_FLB_BARRIER_NUMBER_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_FLB_BARRIER_NUMBER_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_FLB_BARRIER_NUMBER_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_FLB_BARRIER_NUMBER_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_FLB_BARRIER_NUMBER_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_FLB_BARRIER_NUMBER_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_FLB_BARRIER_NUMBER_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_FLB_BARRIER_NUMBER_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2253</csr:linenumber>
         <csr:title>Barrier Number</csr:title>
         <csr:msb>4</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>match_value</csr:identifier>
         <csr:widthMacro>MINION_CSR_FLB_MATCH_VALUE_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_FLB_MATCH_VALUE_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_FLB_MATCH_VALUE_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_FLB_MATCH_VALUE_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_FLB_MATCH_VALUE_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_FLB_MATCH_VALUE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_FLB_MATCH_VALUE_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_FLB_MATCH_VALUE_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2257</csr:linenumber>
         <csr:title>Match Value - 1</csr:title>
         <csr:msb>12</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.fcc</csr:referenceName>
       <csr:identifier>fcc</csr:identifier>
       <csr:addressMacro>MINION_CSR_FCC_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_FCC_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_FCC_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_FCC_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>2275</csr:linenumber>
       <csr:title>Fast Credit Counter</csr:title>
       <csr:offset>0x821</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_fcc</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="ET_FastCreditCounter"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>Writing this register will block if the selected credit counter value is zero, until a credit or an interrupt is received. If the selected counter value is larger than zero, then it atomically decrements by one. Note that accesses that do not write the register, such as CSRRS/CSRRC with x0, or CSRSSI/CSRRCI with 0, do not block nor decrement the counter.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>counter_index</csr:identifier>
         <csr:widthMacro>MINION_CSR_FCC_COUNTER_INDEX_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_FCC_COUNTER_INDEX_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_FCC_COUNTER_INDEX_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_FCC_COUNTER_INDEX_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_FCC_COUNTER_INDEX_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_FCC_COUNTER_INDEX_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_FCC_COUNTER_INDEX_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_FCC_COUNTER_INDEX_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2274</csr:linenumber>
         <csr:title>Selected Credit Counter Index</csr:title>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.stall</csr:referenceName>
       <csr:identifier>stall</csr:identifier>
       <csr:addressMacro>MINION_CSR_STALL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_STALL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_STALL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_STALL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>2308</csr:linenumber>
       <csr:title>Stall CSR (wait for redirect)</csr:title>
       <csr:offset>0x822</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_stall</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="ET_SpecificCSRs"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>When read, this u-mode CSR stalls the hart, similarly to issuing a WFI in m-mode. If an interrupt is delivered to the core, caused by writing the IPI_REDIRECT_TRIGGER ESR with a bit corresponding to the hart set, and the IPI_REDIRECT_FILTER ESR has the bit corresponding to the hart set, and the hart was in U-mode, then the hart will vector to the location configured in the IPI_REDIRECT_PC ESR. If the hart was not stalled on the STALL CSR or the hart is not in u-mode, then the hart will trap with cause 0x10. Reading this register returns a 0x0 value.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>stall</csr:identifier>
         <csr:widthMacro>MINION_CSR_STALL_STALL_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_STALL_STALL_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_STALL_STALL_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_STALL_STALL_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_STALL_STALL_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_STALL_STALL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_STALL_STALL_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_STALL_STALL_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2307</csr:linenumber>
         <csr:title>Stall CSR (wait for redirect)</csr:title>
        <csr:description>
         <csr:p>When read, this u-mode CSR stalls the hart, similarly to issuing a WFI in m-mode. If an interrupt is delivered to the core, caused by writing the IPI_REDIRECT_TRIGGER ESR with a bit corresponding to the hart set, and the IPI_REDIRECT_FILTER ESR has the bit corresponding to the hart set, and the hart was in U-mode, then the hart will vector to the location configured in the IPI_REDIRECT_PC ESR. If the hart was not stalled on the STALL CSR or the hart is not in u-mode, then the hart will trap with cause 0x10. Reading this register returns a 0x0 value.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>Group="ET_SpecificCSRs"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.tensor_wait</csr:referenceName>
       <csr:identifier>tensor_wait</csr:identifier>
       <csr:addressMacro>MINION_CSR_TENSOR_WAIT_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_TENSOR_WAIT_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_TENSOR_WAIT_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_TENSOR_WAIT_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>2335</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x830</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_tensor_wait</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="PRM-10"</csr:attribute>
        <csr:attribute>Group="ET_TensorExtension"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>Due to the high concurrency offered by the different Esperanto Tensor instructions, it is sometimes necessary for software to wait for a previously issued tensor instruction (or cacheop) before proceeding. To this end, the TensorWait CSR register is provided. The full table of event ID(s) is available in PRM-10. To wait for the completion of an L1 prefetch instruction, Software must execute a TensorWait with ID=6, followed by a FENCE instruction. At most one event can be waited-for concurrently. Software uses any of the CSR write instructions to write the ID into the TensorWait CSR. If specified event is still in progress, then the write blocks until the event finishes (or an interrupt occurs). Otherwise it behaves like a NOP. Returns value 0 in 'xd'.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>event_id</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_WAIT_EVENT_ID_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_WAIT_EVENT_ID_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_WAIT_EVENT_ID_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_WAIT_EVENT_ID_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_WAIT_EVENT_ID_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_WAIT_EVENT_ID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_WAIT_EVENT_ID_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_WAIT_EVENT_ID_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2334</csr:linenumber>
         <csr:title>ID of the event to wait for</csr:title>
        <csr:description>
         <csr:p>See PRM-10 for the complete table. Examples:</csr:p>
         <csr:p>0 - TensorLoad_0</csr:p>
         <csr:p>1 - TensorLoad_1</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.tensor_load</csr:referenceName>
       <csr:identifier>tensor_load</csr:identifier>
       <csr:addressMacro>MINION_CSR_TENSOR_LOAD_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_TENSOR_LOAD_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_TENSOR_LOAD_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_TENSOR_LOAD_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>2392</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x83F</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_tensor_load</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="PRM-10"</csr:attribute>
        <csr:attribute>Group="ET_TensorExtension"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>TensorLoad is a pseudo-instruction that loads data from memory (bypassing the L1) into the L1 scratchpad. The data to be loaded is specified using a base address, a stride, and a count of cache lines to be loaded specified in xs. The data is written into the L1 scratchpad at the provided starting cache line (xs[58:53]). TensorLoad supports cooperative operation with the other Minions in the same neighborhood. The tensor_mask CSR controls which cache lines are loaded from memory. Tensor Load operations implicitly use x31[47:6] for the stride value, x31[0] for ID. For more information, please refer to PRM-10. </csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>num_lines</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_LOAD_NUM_LINES_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_LOAD_NUM_LINES_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_LOAD_NUM_LINES_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_LOAD_NUM_LINES_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_LOAD_NUM_LINES_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_LOAD_NUM_LINES_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_LOAD_NUM_LINES_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_LOAD_NUM_LINES_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2354</csr:linenumber>
         <csr:title>Number of Lines (minus 1)</csr:title>
         <csr:msb>3</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>5</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>va</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_LOAD_VA_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_LOAD_VA_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_LOAD_VA_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_LOAD_VA_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_LOAD_VA_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_LOAD_VA_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_LOAD_VA_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_LOAD_VA_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2360</csr:linenumber>
         <csr:title>Virtual Address </csr:title>
        <csr:description>
         <csr:p>Lower 6-bits omitted</csr:p>
        </csr:description>
         <csr:msb>47</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>51</csr:msb>
         <csr:lsb>48</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>is_tensor_b</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_LOAD_IS_TENSOR_B_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_LOAD_IS_TENSOR_B_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_LOAD_IS_TENSOR_B_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_LOAD_IS_TENSOR_B_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_LOAD_IS_TENSOR_B_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_LOAD_IS_TENSOR_B_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_LOAD_IS_TENSOR_B_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_LOAD_IS_TENSOR_B_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2366</csr:linenumber>
         <csr:title>Is Tensor B?</csr:title>
        <csr:description>
         <csr:p>if (TensorLoadSetupB) value = 1, else value = 0</csr:p>
        </csr:description>
         <csr:msb>52</csr:msb>
         <csr:lsb>52</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>l1_scp_start_cl</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_LOAD_L1_SCP_START_CL_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_LOAD_L1_SCP_START_CL_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_LOAD_L1_SCP_START_CL_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_LOAD_L1_SCP_START_CL_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_LOAD_L1_SCP_START_CL_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_LOAD_L1_SCP_START_CL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_LOAD_L1_SCP_START_CL_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_LOAD_L1_SCP_START_CL_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2370</csr:linenumber>
         <csr:title>L1 Scratchpad starting cache line</csr:title>
         <csr:msb>58</csr:msb>
         <csr:lsb>53</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>tensor_load_variant</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_LOAD_TENSOR_LOAD_VARIANT_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_LOAD_TENSOR_LOAD_VARIANT_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_LOAD_TENSOR_LOAD_VARIANT_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_LOAD_TENSOR_LOAD_VARIANT_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_LOAD_TENSOR_LOAD_VARIANT_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_LOAD_TENSOR_LOAD_VARIANT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_LOAD_TENSOR_LOAD_VARIANT_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_LOAD_TENSOR_LOAD_VARIANT_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2383</csr:linenumber>
         <csr:title>Tensor Load variant</csr:title>
        <csr:description>
         <csr:p>Look at PRM-10 for complete details.  Some examples shown below (potentially incomplete)</csr:p>
         <csr:p>000 - TensorLoad</csr:p>
         <csr:p>001 - TensorLoadInterleave8</csr:p>
         <csr:p>010 - TensorLoadInterleave16</csr:p>
         <csr:p>101 - TensorLoadTranspose8</csr:p>
         <csr:p>110 - TensorLoadTranspose16</csr:p>
         <csr:p>111 - TensorLoadTranspose32</csr:p>
        </csr:description>
         <csr:msb>61</csr:msb>
         <csr:lsb>59</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>coop_tload</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_LOAD_COOP_TLOAD_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_LOAD_COOP_TLOAD_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_LOAD_COOP_TLOAD_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_LOAD_COOP_TLOAD_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_LOAD_COOP_TLOAD_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_LOAD_COOP_TLOAD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_LOAD_COOP_TLOAD_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_LOAD_COOP_TLOAD_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2387</csr:linenumber>
         <csr:title>Cooperative TensorLoad</csr:title>
         <csr:msb>62</csr:msb>
         <csr:lsb>62</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>use_tensor_mask</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_LOAD_USE_TENSOR_MASK_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_LOAD_USE_TENSOR_MASK_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_LOAD_USE_TENSOR_MASK_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_LOAD_USE_TENSOR_MASK_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_LOAD_USE_TENSOR_MASK_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_LOAD_USE_TENSOR_MASK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_LOAD_USE_TENSOR_MASK_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_LOAD_USE_TENSOR_MASK_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2391</csr:linenumber>
         <csr:title>Use the tensor_mask CSR</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>63</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.gsc_progress</csr:referenceName>
       <csr:identifier>gsc_progress</csr:identifier>
       <csr:addressMacro>MINION_CSR_GSC_PROGRESS_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_GSC_PROGRESS_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_GSC_PROGRESS_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_GSC_PROGRESS_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>2414</csr:linenumber>
       <csr:title>Gather/Scatter Progress</csr:title>
       <csr:offset>0x840</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_gsc_progress</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="PRM-0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>The Gather/Scatter Progress (GSC_PROGRESS) register is a 3-bit read/write register, holding an integer value. The value of the register denotes the next element to be processed by a Gather or Scatter SIMD operation.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>gsc_progress</csr:identifier>
         <csr:widthMacro>MINION_CSR_GSC_PROGRESS_GSC_PROGRESS_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_GSC_PROGRESS_GSC_PROGRESS_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_GSC_PROGRESS_GSC_PROGRESS_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_GSC_PROGRESS_GSC_PROGRESS_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_GSC_PROGRESS_GSC_PROGRESS_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_GSC_PROGRESS_GSC_PROGRESS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_GSC_PROGRESS_GSC_PROGRESS_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_GSC_PROGRESS_GSC_PROGRESS_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2413</csr:linenumber>
         <csr:title>Gather/Scatter Progress value N</csr:title>
        <csr:description>
         <csr:p>When a gather or scatter operation is interrupted halfway through its execution while processing the n-th element of a vector, and the processing of the n-th element is not complete, then the GSC_PROGRESS register is written with the value n. When a gather or scatter instruction executes successfully the value of GSC_PROGRESS is set to 0.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.tensor_load_l2scp</csr:referenceName>
       <csr:identifier>tensor_load_l2scp</csr:identifier>
       <csr:addressMacro>MINION_CSR_TENSOR_LOAD_L2SCP_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_TENSOR_LOAD_L2SCP_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_TENSOR_LOAD_L2SCP_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_TENSOR_LOAD_L2SCP_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>2448</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x85F</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_tensor_load_l2scp</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="PRM-10"</csr:attribute>
        <csr:attribute>Group="ET_TensorExtension"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>See PRM-10 for complete details. Translates the given VA to a PA, issues a read request to the next hierarchy level after L2 and writes the data in the L2 scratchpad position specified by the instruction. If NumLines &gt; 0, it adds the stride in the x31 register to the VA, increments the L2 scratchpad destination by 1 and repeats the operation as many times as indicated by the NumLines field. Always returns 0 in xd. Implicitly uses register x31[47:6] for the stride value, x31[0] for ID</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>num_lines</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_LOAD_L2SCP_NUM_LINES_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_LOAD_L2SCP_NUM_LINES_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_LOAD_L2SCP_NUM_LINES_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_LOAD_L2SCP_NUM_LINES_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_LOAD_L2SCP_NUM_LINES_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_LOAD_L2SCP_NUM_LINES_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_LOAD_L2SCP_NUM_LINES_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_LOAD_L2SCP_NUM_LINES_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2431</csr:linenumber>
         <csr:title>NumLines (minus 1)</csr:title>
         <csr:msb>3</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>l2scp_start_line_7_6</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_LOAD_L2SCP_L2SCP_START_LINE_7_6_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_LOAD_L2SCP_L2SCP_START_LINE_7_6_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_LOAD_L2SCP_L2SCP_START_LINE_7_6_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_LOAD_L2SCP_L2SCP_START_LINE_7_6_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_LOAD_L2SCP_L2SCP_START_LINE_7_6_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_LOAD_L2SCP_L2SCP_START_LINE_7_6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_LOAD_L2SCP_L2SCP_START_LINE_7_6_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_LOAD_L2SCP_L2SCP_START_LINE_7_6_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2435</csr:linenumber>
         <csr:title>L2 Scratchpad starting cache line (PhysAddr[7:6])</csr:title>
         <csr:msb>5</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>va</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_LOAD_L2SCP_VA_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_LOAD_L2SCP_VA_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_LOAD_L2SCP_VA_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_LOAD_L2SCP_VA_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_LOAD_L2SCP_VA_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_LOAD_L2SCP_VA_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_LOAD_L2SCP_VA_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_LOAD_L2SCP_VA_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2439</csr:linenumber>
         <csr:title>Virtual Address (bits [47:6])</csr:title>
         <csr:msb>47</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>l2scp_start_line_22_8</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_LOAD_L2SCP_L2SCP_START_LINE_22_8_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_LOAD_L2SCP_L2SCP_START_LINE_22_8_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_LOAD_L2SCP_L2SCP_START_LINE_22_8_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_LOAD_L2SCP_L2SCP_START_LINE_22_8_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_LOAD_L2SCP_L2SCP_START_LINE_22_8_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_LOAD_L2SCP_L2SCP_START_LINE_22_8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_LOAD_L2SCP_L2SCP_START_LINE_22_8_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_LOAD_L2SCP_L2SCP_START_LINE_22_8_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2443</csr:linenumber>
         <csr:title>L2 scratchpad starting cache line (PhysAddr[22:8])</csr:title>
         <csr:msb>62</csr:msb>
         <csr:lsb>48</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>use_tensor_mask</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_LOAD_L2SCP_USE_TENSOR_MASK_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_LOAD_L2SCP_USE_TENSOR_MASK_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_LOAD_L2SCP_USE_TENSOR_MASK_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_LOAD_L2SCP_USE_TENSOR_MASK_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_LOAD_L2SCP_USE_TENSOR_MASK_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_LOAD_L2SCP_USE_TENSOR_MASK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_LOAD_L2SCP_USE_TENSOR_MASK_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_LOAD_L2SCP_USE_TENSOR_MASK_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2447</csr:linenumber>
         <csr:title>Use the tensor_mask CSR</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>63</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.tensor_store</csr:referenceName>
       <csr:identifier>tensor_store</csr:identifier>
       <csr:addressMacro>MINION_CSR_TENSOR_STORE_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_TENSOR_STORE_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_TENSOR_STORE_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_TENSOR_STORE_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>2496</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x87F</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_tensor_store</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="PRM-10"</csr:attribute>
        <csr:attribute>Group="ET_TensorExtension"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>3</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>va</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_STORE_VA_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_STORE_VA_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_STORE_VA_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_STORE_VA_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_STORE_VA_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_STORE_VA_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_STORE_VA_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_STORE_VA_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2460</csr:linenumber>
         <csr:title>Virtual Address</csr:title>
        <csr:description>
         <csr:p>For TensorStore bits 47:4 are used for VA. For TensorStoreFromSCP bits 47:6 are used for VA. Lower order bits are omitted. </csr:p>
        </csr:description>
         <csr:msb>47</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>tensor_op_encoding</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_STORE_TENSOR_OP_ENCODING_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_STORE_TENSOR_OP_ENCODING_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_STORE_TENSOR_OP_ENCODING_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_STORE_TENSOR_OP_ENCODING_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_STORE_TENSOR_OP_ENCODING_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_STORE_TENSOR_OP_ENCODING_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_STORE_TENSOR_OP_ENCODING_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_STORE_TENSOR_OP_ENCODING_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2466</csr:linenumber>
         <csr:title>Encoding to determine which Tensor Store Op</csr:title>
        <csr:description>
         <csr:p>0 - TensorStore; 1 - TensorStoreFromSCP</csr:p>
        </csr:description>
         <csr:msb>48</csr:msb>
         <csr:lsb>48</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>num_coop_minions</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_STORE_NUM_COOP_MINIONS_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_STORE_NUM_COOP_MINIONS_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_STORE_NUM_COOP_MINIONS_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_STORE_NUM_COOP_MINIONS_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_STORE_NUM_COOP_MINIONS_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_STORE_NUM_COOP_MINIONS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_STORE_NUM_COOP_MINIONS_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_STORE_NUM_COOP_MINIONS_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2472</csr:linenumber>
         <csr:title>Number of minions to cooperate with (minus 1)</csr:title>
        <csr:description>
         <csr:p>Used for TensorStore only. Unused for TensorStoreFromSCP.</csr:p>
        </csr:description>
         <csr:msb>50</csr:msb>
         <csr:lsb>49</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>num_rows</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_STORE_NUM_ROWS_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_STORE_NUM_ROWS_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_STORE_NUM_ROWS_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_STORE_NUM_ROWS_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_STORE_NUM_ROWS_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_STORE_NUM_ROWS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_STORE_NUM_ROWS_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_STORE_NUM_ROWS_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2479</csr:linenumber>
         <csr:title>Number of Rows/Lines</csr:title>
        <csr:description>
         <csr:p>For TensorStore, A-matrix number of rows (minus 1), for TensorStoreFromSCP number of lines (minus 1)</csr:p>
        </csr:description>
         <csr:msb>54</csr:msb>
         <csr:lsb>51</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>start_size</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_STORE_START_SIZE_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_STORE_START_SIZE_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_STORE_START_SIZE_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_STORE_START_SIZE_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_STORE_START_SIZE_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_STORE_START_SIZE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_STORE_START_SIZE_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_STORE_START_SIZE_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2491</csr:linenumber>
         <csr:title>Start Register/L1SCP Starting Cacheline</csr:title>
        <csr:description>
         <csr:p>For TensorStore:</csr:p>
         <csr:p>[61:57] - Start Register</csr:p>
         <csr:p>[56:55] - A-Matrix row size in groups of 16B (minus 1); MUST be a power of 2</csr:p>
         <csr:p>For TensorStoreFromSCP:</csr:p>
         <csr:p>[61:56] - L1SCP Starting Cache Line</csr:p>
         <csr:p>[55]: Reserved</csr:p>
        </csr:description>
         <csr:msb>61</csr:msb>
         <csr:lsb>55</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>stride</csr:identifier>
         <csr:widthMacro>MINION_CSR_TENSOR_STORE_STRIDE_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TENSOR_STORE_STRIDE_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TENSOR_STORE_STRIDE_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TENSOR_STORE_STRIDE_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TENSOR_STORE_STRIDE_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TENSOR_STORE_STRIDE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TENSOR_STORE_STRIDE_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TENSOR_STORE_STRIDE_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2495</csr:linenumber>
         <csr:title>Register/L1SCP stride (minus 1)</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>62</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.co_evict_va</csr:referenceName>
       <csr:identifier>co_evict_va</csr:identifier>
       <csr:addressMacro>MINION_CSR_CO_EVICT_VA_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_CO_EVICT_VA_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_CO_EVICT_VA_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_CO_EVICT_VA_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>2543</csr:linenumber>
       <csr:title>User-level Evict VA Cache operation</csr:title>
       <csr:offset>0x89F</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_co_evict_va</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="PRM-8"</csr:attribute>
        <csr:attribute>Group="ET_CacheControl"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>User-level software can cause the eviction of a particular address from the L1 data cache. Translates the given VA to a PA and writes-back (if needed) the line containing PA from all cache levels between &lt;L1&gt; and &lt;DestLevel-1&gt; to level &lt;DestLevel&gt;. The line containing PA is invalidated in all levels from &lt;L1&gt; through &lt;DestLevel-1&gt;.If NumLines &gt; 0, the stride located in register x31 is added to the VA and the operation is repeated as many times as indicated by the NumLines field. When xs[63] is 1, then the n-th operation is skipped (i.e., the cache line is not operated upon) if the n-th tensor_mask bit is clear. If the VA specifies a line that is hard-locked, then this operation is a NOP. If &lt;DestLevel&gt; is &lt;L1&gt; then this operation is a NOP.If address translation is disabled the Virtual Address field in xs specifies a Physical Address. If the Physical Address is outside the SoC address space then this operation is a NOP. The ID field in x31 is used to identify the operation for the purposes of the TensorWait pseudo-instruction.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>num_lines</csr:identifier>
         <csr:widthMacro>MINION_CSR_CO_EVICT_VA_NUM_LINES_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_CO_EVICT_VA_NUM_LINES_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_CO_EVICT_VA_NUM_LINES_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_CO_EVICT_VA_NUM_LINES_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_CO_EVICT_VA_NUM_LINES_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_CO_EVICT_VA_NUM_LINES_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_CO_EVICT_VA_NUM_LINES_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_CO_EVICT_VA_NUM_LINES_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2524</csr:linenumber>
         <csr:title>Number of Lines (minus 1)</csr:title>
         <csr:msb>3</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>5</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>va</csr:identifier>
         <csr:widthMacro>MINION_CSR_CO_EVICT_VA_VA_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_CO_EVICT_VA_VA_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_CO_EVICT_VA_VA_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_CO_EVICT_VA_VA_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_CO_EVICT_VA_VA_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_CO_EVICT_VA_VA_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_CO_EVICT_VA_VA_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_CO_EVICT_VA_VA_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2528</csr:linenumber>
         <csr:title>Virtual Address[47:6]</csr:title>
         <csr:msb>47</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>57</csr:msb>
         <csr:lsb>48</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>dest_level</csr:identifier>
         <csr:widthMacro>MINION_CSR_CO_EVICT_VA_DEST_LEVEL_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_CO_EVICT_VA_DEST_LEVEL_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_CO_EVICT_VA_DEST_LEVEL_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_CO_EVICT_VA_DEST_LEVEL_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_CO_EVICT_VA_DEST_LEVEL_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_CO_EVICT_VA_DEST_LEVEL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_CO_EVICT_VA_DEST_LEVEL_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_CO_EVICT_VA_DEST_LEVEL_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2538</csr:linenumber>
         <csr:title>Destination Level</csr:title>
        <csr:description>
         <csr:p>The values are as follows: </csr:p>
         <csr:p>00 - L1</csr:p>
         <csr:p>01 - L2</csr:p>
         <csr:p>10 - L3</csr:p>
         <csr:p>11 - MEM</csr:p>
        </csr:description>
         <csr:msb>59</csr:msb>
         <csr:lsb>58</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>62</csr:msb>
         <csr:lsb>60</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>use_tensor_mask</csr:identifier>
         <csr:widthMacro>MINION_CSR_CO_EVICT_VA_USE_TENSOR_MASK_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_CO_EVICT_VA_USE_TENSOR_MASK_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_CO_EVICT_VA_USE_TENSOR_MASK_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_CO_EVICT_VA_USE_TENSOR_MASK_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_CO_EVICT_VA_USE_TENSOR_MASK_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_CO_EVICT_VA_USE_TENSOR_MASK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_CO_EVICT_VA_USE_TENSOR_MASK_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_CO_EVICT_VA_USE_TENSOR_MASK_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2542</csr:linenumber>
         <csr:title>Use the tensor_mask CSR</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>63</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.co_flush_va</csr:referenceName>
       <csr:identifier>co_flush_va</csr:identifier>
       <csr:addressMacro>MINION_CSR_CO_FLUSH_VA_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_CO_FLUSH_VA_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_CO_FLUSH_VA_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_CO_FLUSH_VA_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>2589</csr:linenumber>
       <csr:title>User-level Flush VA Cache operation</csr:title>
       <csr:offset>0x8BF</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_co_flush_va</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="PRM-8"</csr:attribute>
        <csr:attribute>Group="ET_CacheControl"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>User-level software can cause the flushing of a particular address from the L1 data cache. Translates the given VA to a PA, and writes-through (if needed) the line containing PA from all cache levels between &lt;L1&gt; and &lt;DestLevel-1&gt; to level &lt;DestLevel&gt;. At the end of the operation, levels &lt;L1&gt; through &lt;DestLevel-1&gt; will keep a clean copy of the line containing PA. If NumLines &gt; 0, the stride located in register x31 is added to the VA and the operation is repeated as many times as indicated by the NumLines field. When xs[63] is 1, then the n-th operation is skipped (i.e., the cache line is not operated upon) if the n-th tensor_mask bit is clear. If &lt;DestLevel&gt; is &lt;L1&gt; then this operation is a NOP. If address translation is disabled the Virtual Address field in xs specifies a Physical Address. If the Physical Address is outside the SoC address space then this operation is a NOP. The ID field in x31 is used to identify the operation for the purposes of the TensorWait pseudo-instruction.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>num_lines</csr:identifier>
         <csr:widthMacro>MINION_CSR_CO_FLUSH_VA_NUM_LINES_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_CO_FLUSH_VA_NUM_LINES_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_CO_FLUSH_VA_NUM_LINES_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_CO_FLUSH_VA_NUM_LINES_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_CO_FLUSH_VA_NUM_LINES_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_CO_FLUSH_VA_NUM_LINES_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_CO_FLUSH_VA_NUM_LINES_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_CO_FLUSH_VA_NUM_LINES_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2570</csr:linenumber>
         <csr:title>Number of Lines (minus 1)</csr:title>
         <csr:msb>3</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>5</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>va</csr:identifier>
         <csr:widthMacro>MINION_CSR_CO_FLUSH_VA_VA_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_CO_FLUSH_VA_VA_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_CO_FLUSH_VA_VA_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_CO_FLUSH_VA_VA_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_CO_FLUSH_VA_VA_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_CO_FLUSH_VA_VA_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_CO_FLUSH_VA_VA_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_CO_FLUSH_VA_VA_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2574</csr:linenumber>
         <csr:title>Virtual Address[47:6]</csr:title>
         <csr:msb>47</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>57</csr:msb>
         <csr:lsb>48</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>dest_level</csr:identifier>
         <csr:widthMacro>MINION_CSR_CO_FLUSH_VA_DEST_LEVEL_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_CO_FLUSH_VA_DEST_LEVEL_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_CO_FLUSH_VA_DEST_LEVEL_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_CO_FLUSH_VA_DEST_LEVEL_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_CO_FLUSH_VA_DEST_LEVEL_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_CO_FLUSH_VA_DEST_LEVEL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_CO_FLUSH_VA_DEST_LEVEL_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_CO_FLUSH_VA_DEST_LEVEL_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2584</csr:linenumber>
         <csr:title>Destination Level</csr:title>
        <csr:description>
         <csr:p>The values are as follows: </csr:p>
         <csr:p>00 - L1</csr:p>
         <csr:p>01 - L2</csr:p>
         <csr:p>10 - L3</csr:p>
         <csr:p>11 - MEM</csr:p>
        </csr:description>
         <csr:msb>59</csr:msb>
         <csr:lsb>58</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>62</csr:msb>
         <csr:lsb>60</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>use_tensor_mask</csr:identifier>
         <csr:widthMacro>MINION_CSR_CO_FLUSH_VA_USE_TENSOR_MASK_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_CO_FLUSH_VA_USE_TENSOR_MASK_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_CO_FLUSH_VA_USE_TENSOR_MASK_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_CO_FLUSH_VA_USE_TENSOR_MASK_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_CO_FLUSH_VA_USE_TENSOR_MASK_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_CO_FLUSH_VA_USE_TENSOR_MASK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_CO_FLUSH_VA_USE_TENSOR_MASK_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_CO_FLUSH_VA_USE_TENSOR_MASK_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2588</csr:linenumber>
         <csr:title>Use the tensor_mask CSR</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>63</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.umsg_port0</csr:referenceName>
       <csr:identifier>umsg_port0</csr:identifier>
       <csr:addressMacro>MINION_CSR_UMSG_PORT0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_UMSG_PORT0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_UMSG_PORT0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_UMSG_PORT0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>2603</csr:linenumber>
       <csr:title>user level control for msg port0</csr:title>
       <csr:offset>0x8CC</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_umsg_port0</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="ET_Messaging"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>umsg_port0</csr:identifier>
         <csr:widthMacro>MINION_CSR_UMSG_PORT0_UMSG_PORT0_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_UMSG_PORT0_UMSG_PORT0_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_UMSG_PORT0_UMSG_PORT0_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_UMSG_PORT0_UMSG_PORT0_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_UMSG_PORT0_UMSG_PORT0_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_UMSG_PORT0_UMSG_PORT0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_UMSG_PORT0_UMSG_PORT0_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_UMSG_PORT0_UMSG_PORT0_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2602</csr:linenumber>
         <csr:title>user level control for msg port0</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="ET_Messaging"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.umsg_port1</csr:referenceName>
       <csr:identifier>umsg_port1</csr:identifier>
       <csr:addressMacro>MINION_CSR_UMSG_PORT1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_UMSG_PORT1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_UMSG_PORT1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_UMSG_PORT1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>2617</csr:linenumber>
       <csr:title>user level control for msg port1</csr:title>
       <csr:offset>0x8CD</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_umsg_port1</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="ET_Messaging"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>umsg_port1</csr:identifier>
         <csr:widthMacro>MINION_CSR_UMSG_PORT1_UMSG_PORT1_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_UMSG_PORT1_UMSG_PORT1_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_UMSG_PORT1_UMSG_PORT1_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_UMSG_PORT1_UMSG_PORT1_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_UMSG_PORT1_UMSG_PORT1_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_UMSG_PORT1_UMSG_PORT1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_UMSG_PORT1_UMSG_PORT1_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_UMSG_PORT1_UMSG_PORT1_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2616</csr:linenumber>
         <csr:title>user level control for msg port1</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="ET_Messaging"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.umsg_port2</csr:referenceName>
       <csr:identifier>umsg_port2</csr:identifier>
       <csr:addressMacro>MINION_CSR_UMSG_PORT2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_UMSG_PORT2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_UMSG_PORT2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_UMSG_PORT2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>2631</csr:linenumber>
       <csr:title>user level control for msg port2</csr:title>
       <csr:offset>0x8CE</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_umsg_port2</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="ET_Messaging"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>umsg_port2</csr:identifier>
         <csr:widthMacro>MINION_CSR_UMSG_PORT2_UMSG_PORT2_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_UMSG_PORT2_UMSG_PORT2_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_UMSG_PORT2_UMSG_PORT2_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_UMSG_PORT2_UMSG_PORT2_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_UMSG_PORT2_UMSG_PORT2_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_UMSG_PORT2_UMSG_PORT2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_UMSG_PORT2_UMSG_PORT2_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_UMSG_PORT2_UMSG_PORT2_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2630</csr:linenumber>
         <csr:title>user level control for msg port2</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="ET_Messaging"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.umsg_port3</csr:referenceName>
       <csr:identifier>umsg_port3</csr:identifier>
       <csr:addressMacro>MINION_CSR_UMSG_PORT3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_UMSG_PORT3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_UMSG_PORT3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_UMSG_PORT3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>2645</csr:linenumber>
       <csr:title>user level control for msg port3</csr:title>
       <csr:offset>0x8CF</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_umsg_port3</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="ET_Messaging"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>umsg_port3</csr:identifier>
         <csr:widthMacro>MINION_CSR_UMSG_PORT3_UMSG_PORT3_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_UMSG_PORT3_UMSG_PORT3_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_UMSG_PORT3_UMSG_PORT3_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_UMSG_PORT3_UMSG_PORT3_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_UMSG_PORT3_UMSG_PORT3_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_UMSG_PORT3_UMSG_PORT3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_UMSG_PORT3_UMSG_PORT3_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_UMSG_PORT3_UMSG_PORT3_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2644</csr:linenumber>
         <csr:title>user level control for msg port3</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="ET_Messaging"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.validation0</csr:referenceName>
       <csr:identifier>validation0</csr:identifier>
       <csr:addressMacro>MINION_CSR_VALIDATION0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_VALIDATION0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_VALIDATION0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_VALIDATION0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>2663</csr:linenumber>
       <csr:title>CSR used by validation in simulation. </csr:title>
       <csr:offset>0x8D0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_validation0</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Wiki Page"</csr:attribute>
        <csr:attribute>Group="ET_SimulationSpecific"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>Non synthesized. Not available/present in Silicon.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>validation0</csr:identifier>
         <csr:widthMacro>MINION_CSR_VALIDATION0_VALIDATION0_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_VALIDATION0_VALIDATION0_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_VALIDATION0_VALIDATION0_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_VALIDATION0_VALIDATION0_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_VALIDATION0_VALIDATION0_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_VALIDATION0_VALIDATION0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_VALIDATION0_VALIDATION0_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_VALIDATION0_VALIDATION0_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2662</csr:linenumber>
         <csr:title>CSR used by validation in simulation. </csr:title>
        <csr:description>
         <csr:p>Non synthesized. Not available/present in Silicon.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>Documentation_Source="Wiki Page"</csr:attribute>
          <csr:attribute>Group="ET_SimulationSpecific"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.validation1</csr:referenceName>
       <csr:identifier>validation1</csr:identifier>
       <csr:addressMacro>MINION_CSR_VALIDATION1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_VALIDATION1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_VALIDATION1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_VALIDATION1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>2681</csr:linenumber>
       <csr:title>CSR used by validation in simulation. </csr:title>
       <csr:offset>0x8D1</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_validation1</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Wiki Page"</csr:attribute>
        <csr:attribute>Group="ET_SimulationSpecific"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>Non synthesized. Not available/present in Silicon.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>validation1</csr:identifier>
         <csr:widthMacro>MINION_CSR_VALIDATION1_VALIDATION1_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_VALIDATION1_VALIDATION1_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_VALIDATION1_VALIDATION1_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_VALIDATION1_VALIDATION1_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_VALIDATION1_VALIDATION1_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_VALIDATION1_VALIDATION1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_VALIDATION1_VALIDATION1_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_VALIDATION1_VALIDATION1_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2680</csr:linenumber>
         <csr:title>CSR used by validation in simulation. </csr:title>
        <csr:description>
         <csr:p>Non synthesized. Not available/present in Silicon.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>Documentation_Source="Wiki Page"</csr:attribute>
          <csr:attribute>Group="ET_SimulationSpecific"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.validation2</csr:referenceName>
       <csr:identifier>validation2</csr:identifier>
       <csr:addressMacro>MINION_CSR_VALIDATION2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_VALIDATION2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_VALIDATION2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_VALIDATION2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>2699</csr:linenumber>
       <csr:title>CSR used by validation in simulation. </csr:title>
       <csr:offset>0x8D2</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_validation2</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Wiki Page"</csr:attribute>
        <csr:attribute>Group="ET_SimulationSpecific"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>Non synthesized. Not available/present in Silicon.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>validation2</csr:identifier>
         <csr:widthMacro>MINION_CSR_VALIDATION2_VALIDATION2_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_VALIDATION2_VALIDATION2_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_VALIDATION2_VALIDATION2_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_VALIDATION2_VALIDATION2_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_VALIDATION2_VALIDATION2_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_VALIDATION2_VALIDATION2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_VALIDATION2_VALIDATION2_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_VALIDATION2_VALIDATION2_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2698</csr:linenumber>
         <csr:title>CSR used by validation in simulation. </csr:title>
        <csr:description>
         <csr:p>Non synthesized. Not available/present in Silicon.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>Documentation_Source="Wiki Page"</csr:attribute>
          <csr:attribute>Group="ET_SimulationSpecific"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.validation3</csr:referenceName>
       <csr:identifier>validation3</csr:identifier>
       <csr:addressMacro>MINION_CSR_VALIDATION3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_VALIDATION3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_VALIDATION3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_VALIDATION3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>2717</csr:linenumber>
       <csr:title>CSR used by validation in simulation. </csr:title>
       <csr:offset>0x8D3</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_validation3</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="Wiki Page"</csr:attribute>
        <csr:attribute>Group="ET_SimulationSpecific"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>Non synthesized. Not available/present in Silicon.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>validation3</csr:identifier>
         <csr:widthMacro>MINION_CSR_VALIDATION3_VALIDATION3_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_VALIDATION3_VALIDATION3_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_VALIDATION3_VALIDATION3_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_VALIDATION3_VALIDATION3_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_VALIDATION3_VALIDATION3_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_VALIDATION3_VALIDATION3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_VALIDATION3_VALIDATION3_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_VALIDATION3_VALIDATION3_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2716</csr:linenumber>
         <csr:title>CSR used by validation in simulation. </csr:title>
        <csr:description>
         <csr:p>Non synthesized. Not available/present in Silicon.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>Documentation_Source="Wiki Page"</csr:attribute>
          <csr:attribute>Group="ET_SimulationSpecific"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.sleep_txfma_27</csr:referenceName>
       <csr:identifier>sleep_txfma_27</csr:identifier>
       <csr:addressMacro>MINION_CSR_SLEEP_TXFMA_27_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_SLEEP_TXFMA_27_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_SLEEP_TXFMA_27_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_SLEEP_TXFMA_27_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>2731</csr:linenumber>
       <csr:title>Shadow of msleep_txfma_27</csr:title>
       <csr:offset>0x8D5</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_sleep_txfma_27</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="ET_SpecificCSRs"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>sleep_txfma_27</csr:identifier>
         <csr:widthMacro>MINION_CSR_SLEEP_TXFMA_27_SLEEP_TXFMA_27_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_SLEEP_TXFMA_27_SLEEP_TXFMA_27_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_SLEEP_TXFMA_27_SLEEP_TXFMA_27_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_SLEEP_TXFMA_27_SLEEP_TXFMA_27_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_SLEEP_TXFMA_27_SLEEP_TXFMA_27_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_SLEEP_TXFMA_27_SLEEP_TXFMA_27_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_SLEEP_TXFMA_27_SLEEP_TXFMA_27_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_SLEEP_TXFMA_27_SLEEP_TXFMA_27_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2730</csr:linenumber>
         <csr:title>Shadow of msleep_txfma_27</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="ET_SpecificCSRs"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.co_lock_va</csr:referenceName>
       <csr:identifier>co_lock_va</csr:identifier>
       <csr:addressMacro>MINION_CSR_CO_LOCK_VA_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_CO_LOCK_VA_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_CO_LOCK_VA_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_CO_LOCK_VA_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>2753</csr:linenumber>
       <csr:title>User-Level Lock VA Cache operation</csr:title>
       <csr:offset>0x8DF</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_co_lock_va</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="PRM-8"</csr:attribute>
        <csr:attribute>Group="ET_CacheControl"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>User-level software can soft-lock and zero a cache line with this Cache op pseudo-instruction. </csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>num_lines</csr:identifier>
         <csr:widthMacro>MINION_CSR_CO_LOCK_VA_NUM_LINES_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_CO_LOCK_VA_NUM_LINES_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_CO_LOCK_VA_NUM_LINES_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_CO_LOCK_VA_NUM_LINES_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_CO_LOCK_VA_NUM_LINES_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_CO_LOCK_VA_NUM_LINES_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_CO_LOCK_VA_NUM_LINES_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_CO_LOCK_VA_NUM_LINES_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2744</csr:linenumber>
         <csr:title>Number of Lines (minus 1)</csr:title>
         <csr:msb>3</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>5</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>va</csr:identifier>
         <csr:widthMacro>MINION_CSR_CO_LOCK_VA_VA_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_CO_LOCK_VA_VA_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_CO_LOCK_VA_VA_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_CO_LOCK_VA_VA_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_CO_LOCK_VA_VA_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_CO_LOCK_VA_VA_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_CO_LOCK_VA_VA_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_CO_LOCK_VA_VA_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2748</csr:linenumber>
         <csr:title>Virtual Address[47:6]</csr:title>
         <csr:msb>47</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>62</csr:msb>
         <csr:lsb>48</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>use_tensor_mask</csr:identifier>
         <csr:widthMacro>MINION_CSR_CO_LOCK_VA_USE_TENSOR_MASK_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_CO_LOCK_VA_USE_TENSOR_MASK_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_CO_LOCK_VA_USE_TENSOR_MASK_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_CO_LOCK_VA_USE_TENSOR_MASK_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_CO_LOCK_VA_USE_TENSOR_MASK_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_CO_LOCK_VA_USE_TENSOR_MASK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_CO_LOCK_VA_USE_TENSOR_MASK_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_CO_LOCK_VA_USE_TENSOR_MASK_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2752</csr:linenumber>
         <csr:title>Use the tensor_mask CSR</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>63</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.co_unlock_va</csr:referenceName>
       <csr:identifier>co_unlock_va</csr:identifier>
       <csr:addressMacro>MINION_CSR_CO_UNLOCK_VA_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_CO_UNLOCK_VA_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_CO_UNLOCK_VA_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_CO_UNLOCK_VA_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>2775</csr:linenumber>
       <csr:title>User-Level Unlock VA Cache operation</csr:title>
       <csr:offset>0x8FF</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_co_unlock_va</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="PRM-8"</csr:attribute>
        <csr:attribute>Group="ET_CacheControl"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>User-level software can unlock a soft-locked cache line with this Cache op pseudo-instruction. </csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>num_lines</csr:identifier>
         <csr:widthMacro>MINION_CSR_CO_UNLOCK_VA_NUM_LINES_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_CO_UNLOCK_VA_NUM_LINES_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_CO_UNLOCK_VA_NUM_LINES_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_CO_UNLOCK_VA_NUM_LINES_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_CO_UNLOCK_VA_NUM_LINES_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_CO_UNLOCK_VA_NUM_LINES_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_CO_UNLOCK_VA_NUM_LINES_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_CO_UNLOCK_VA_NUM_LINES_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2766</csr:linenumber>
         <csr:title>Number of Lines (minus 1)</csr:title>
         <csr:msb>3</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>5</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>va</csr:identifier>
         <csr:widthMacro>MINION_CSR_CO_UNLOCK_VA_VA_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_CO_UNLOCK_VA_VA_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_CO_UNLOCK_VA_VA_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_CO_UNLOCK_VA_VA_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_CO_UNLOCK_VA_VA_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_CO_UNLOCK_VA_VA_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_CO_UNLOCK_VA_VA_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_CO_UNLOCK_VA_VA_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2770</csr:linenumber>
         <csr:title>Virtual Address[47:6]</csr:title>
         <csr:msb>47</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>62</csr:msb>
         <csr:lsb>48</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>use_tensor_mask</csr:identifier>
         <csr:widthMacro>MINION_CSR_CO_UNLOCK_VA_USE_TENSOR_MASK_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_CO_UNLOCK_VA_USE_TENSOR_MASK_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_CO_UNLOCK_VA_USE_TENSOR_MASK_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_CO_UNLOCK_VA_USE_TENSOR_MASK_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_CO_UNLOCK_VA_USE_TENSOR_MASK_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_CO_UNLOCK_VA_USE_TENSOR_MASK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_CO_UNLOCK_VA_USE_TENSOR_MASK_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_CO_UNLOCK_VA_USE_TENSOR_MASK_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2774</csr:linenumber>
         <csr:title>Use the tensor_mask CSR</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>63</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.smsg_port0</csr:referenceName>
       <csr:identifier>smsg_port0</csr:identifier>
       <csr:addressMacro>MINION_CSR_SMSG_PORT0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_SMSG_PORT0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_SMSG_PORT0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_SMSG_PORT0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>2787</csr:linenumber>
       <csr:title>super level control for msg port0</csr:title>
       <csr:offset>0x9CC</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_smsg_port0</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="ET_Messaging"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="supervisor"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>smsg_port0</csr:identifier>
         <csr:widthMacro>MINION_CSR_SMSG_PORT0_SMSG_PORT0_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_SMSG_PORT0_SMSG_PORT0_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_SMSG_PORT0_SMSG_PORT0_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_SMSG_PORT0_SMSG_PORT0_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_SMSG_PORT0_SMSG_PORT0_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_SMSG_PORT0_SMSG_PORT0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_SMSG_PORT0_SMSG_PORT0_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_SMSG_PORT0_SMSG_PORT0_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2786</csr:linenumber>
         <csr:title>super level control for msg port0</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="ET_Messaging"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="supervisor"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.smsg_port1</csr:referenceName>
       <csr:identifier>smsg_port1</csr:identifier>
       <csr:addressMacro>MINION_CSR_SMSG_PORT1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_SMSG_PORT1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_SMSG_PORT1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_SMSG_PORT1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>2799</csr:linenumber>
       <csr:title>super level control for msg port1</csr:title>
       <csr:offset>0x9CD</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_smsg_port1</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="ET_Messaging"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="supervisor"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>smsg_port1</csr:identifier>
         <csr:widthMacro>MINION_CSR_SMSG_PORT1_SMSG_PORT1_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_SMSG_PORT1_SMSG_PORT1_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_SMSG_PORT1_SMSG_PORT1_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_SMSG_PORT1_SMSG_PORT1_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_SMSG_PORT1_SMSG_PORT1_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_SMSG_PORT1_SMSG_PORT1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_SMSG_PORT1_SMSG_PORT1_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_SMSG_PORT1_SMSG_PORT1_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2798</csr:linenumber>
         <csr:title>super level control for msg port1</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="ET_Messaging"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="supervisor"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.smsg_port2</csr:referenceName>
       <csr:identifier>smsg_port2</csr:identifier>
       <csr:addressMacro>MINION_CSR_SMSG_PORT2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_SMSG_PORT2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_SMSG_PORT2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_SMSG_PORT2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>2811</csr:linenumber>
       <csr:title>super level control for msg port2</csr:title>
       <csr:offset>0x9CE</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_smsg_port2</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="ET_Messaging"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="supervisor"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>smsg_port2</csr:identifier>
         <csr:widthMacro>MINION_CSR_SMSG_PORT2_SMSG_PORT2_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_SMSG_PORT2_SMSG_PORT2_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_SMSG_PORT2_SMSG_PORT2_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_SMSG_PORT2_SMSG_PORT2_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_SMSG_PORT2_SMSG_PORT2_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_SMSG_PORT2_SMSG_PORT2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_SMSG_PORT2_SMSG_PORT2_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_SMSG_PORT2_SMSG_PORT2_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2810</csr:linenumber>
         <csr:title>super level control for msg port2</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="ET_Messaging"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="supervisor"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.smsg_port3</csr:referenceName>
       <csr:identifier>smsg_port3</csr:identifier>
       <csr:addressMacro>MINION_CSR_SMSG_PORT3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_SMSG_PORT3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_SMSG_PORT3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_SMSG_PORT3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>2823</csr:linenumber>
       <csr:title>super level control for msg port3</csr:title>
       <csr:offset>0x9CF</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_smsg_port3</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="ET_Messaging"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="supervisor"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>smsg_port3</csr:identifier>
         <csr:widthMacro>MINION_CSR_SMSG_PORT3_SMSG_PORT3_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_SMSG_PORT3_SMSG_PORT3_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_SMSG_PORT3_SMSG_PORT3_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_SMSG_PORT3_SMSG_PORT3_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_SMSG_PORT3_SMSG_PORT3_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_SMSG_PORT3_SMSG_PORT3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_SMSG_PORT3_SMSG_PORT3_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_SMSG_PORT3_SMSG_PORT3_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2822</csr:linenumber>
         <csr:title>super level control for msg port3</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="ET_Messaging"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="supervisor"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mcycle</csr:referenceName>
       <csr:identifier>mcycle</csr:identifier>
       <csr:addressMacro>MINION_CSR_MCYCLE_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MCYCLE_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MCYCLE_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MCYCLE_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>2840</csr:linenumber>
       <csr:title>Machine cycle counter</csr:title>
       <csr:offset>0xB00</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_mcycle</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="PRM-0"</csr:attribute>
        <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mcycle</csr:identifier>
         <csr:widthMacro>MINION_CSR_MCYCLE_MCYCLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MCYCLE_MCYCLE_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MCYCLE_MCYCLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MCYCLE_MCYCLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MCYCLE_MCYCLE_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MCYCLE_MCYCLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MCYCLE_MCYCLE_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MCYCLE_MCYCLE_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2839</csr:linenumber>
         <csr:title>Machine cycle counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Documentation_Source="PRM-0"</csr:attribute>
          <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.minstret</csr:referenceName>
       <csr:identifier>minstret</csr:identifier>
       <csr:addressMacro>MINION_CSR_MINSTRET_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MINSTRET_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MINSTRET_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MINSTRET_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>2857</csr:linenumber>
       <csr:title>Machine instructions-retired counter</csr:title>
       <csr:offset>0xB02</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_minstret</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="PRM-0"</csr:attribute>
        <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>minstret</csr:identifier>
         <csr:widthMacro>MINION_CSR_MINSTRET_MINSTRET_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MINSTRET_MINSTRET_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MINSTRET_MINSTRET_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MINSTRET_MINSTRET_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MINSTRET_MINSTRET_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MINSTRET_MINSTRET_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MINSTRET_MINSTRET_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MINSTRET_MINSTRET_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2856</csr:linenumber>
         <csr:title>Machine instructions-retired counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Documentation_Source="PRM-0"</csr:attribute>
          <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhpmcounter3</csr:referenceName>
       <csr:identifier>mhpmcounter3</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHPMCOUNTER3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHPMCOUNTER3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHPMCOUNTER3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHPMCOUNTER3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>2870</csr:linenumber>
       <csr:title>Machine performance-monitoring counter</csr:title>
       <csr:offset>0xB03</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_mhpmcounter3</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhpmcounter3</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHPMCOUNTER3_MHPMCOUNTER3_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHPMCOUNTER3_MHPMCOUNTER3_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHPMCOUNTER3_MHPMCOUNTER3_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHPMCOUNTER3_MHPMCOUNTER3_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHPMCOUNTER3_MHPMCOUNTER3_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHPMCOUNTER3_MHPMCOUNTER3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHPMCOUNTER3_MHPMCOUNTER3_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHPMCOUNTER3_MHPMCOUNTER3_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2869</csr:linenumber>
         <csr:title>Machine performance-monitoring counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhpmcounter4</csr:referenceName>
       <csr:identifier>mhpmcounter4</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHPMCOUNTER4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHPMCOUNTER4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHPMCOUNTER4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHPMCOUNTER4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>2883</csr:linenumber>
       <csr:title>Machine performance-monitoring counter</csr:title>
       <csr:offset>0xB04</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_mhpmcounter4</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhpmcounter4</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHPMCOUNTER4_MHPMCOUNTER4_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHPMCOUNTER4_MHPMCOUNTER4_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHPMCOUNTER4_MHPMCOUNTER4_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHPMCOUNTER4_MHPMCOUNTER4_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHPMCOUNTER4_MHPMCOUNTER4_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHPMCOUNTER4_MHPMCOUNTER4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHPMCOUNTER4_MHPMCOUNTER4_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHPMCOUNTER4_MHPMCOUNTER4_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2882</csr:linenumber>
         <csr:title>Machine performance-monitoring counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhpmcounter5</csr:referenceName>
       <csr:identifier>mhpmcounter5</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHPMCOUNTER5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHPMCOUNTER5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHPMCOUNTER5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHPMCOUNTER5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>2896</csr:linenumber>
       <csr:title>Machine performance-monitoring counter</csr:title>
       <csr:offset>0xB05</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_mhpmcounter5</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhpmcounter5</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHPMCOUNTER5_MHPMCOUNTER5_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHPMCOUNTER5_MHPMCOUNTER5_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHPMCOUNTER5_MHPMCOUNTER5_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHPMCOUNTER5_MHPMCOUNTER5_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHPMCOUNTER5_MHPMCOUNTER5_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHPMCOUNTER5_MHPMCOUNTER5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHPMCOUNTER5_MHPMCOUNTER5_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHPMCOUNTER5_MHPMCOUNTER5_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2895</csr:linenumber>
         <csr:title>Machine performance-monitoring counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhpmcounter6</csr:referenceName>
       <csr:identifier>mhpmcounter6</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHPMCOUNTER6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHPMCOUNTER6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHPMCOUNTER6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHPMCOUNTER6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>2909</csr:linenumber>
       <csr:title>Machine performance-monitoring counter</csr:title>
       <csr:offset>0xB06</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_mhpmcounter6</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhpmcounter6</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHPMCOUNTER6_MHPMCOUNTER6_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHPMCOUNTER6_MHPMCOUNTER6_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHPMCOUNTER6_MHPMCOUNTER6_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHPMCOUNTER6_MHPMCOUNTER6_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHPMCOUNTER6_MHPMCOUNTER6_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHPMCOUNTER6_MHPMCOUNTER6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHPMCOUNTER6_MHPMCOUNTER6_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHPMCOUNTER6_MHPMCOUNTER6_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2908</csr:linenumber>
         <csr:title>Machine performance-monitoring counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhpmcounter7</csr:referenceName>
       <csr:identifier>mhpmcounter7</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHPMCOUNTER7_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHPMCOUNTER7_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHPMCOUNTER7_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHPMCOUNTER7_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>2922</csr:linenumber>
       <csr:title>Machine performance-monitoring counter</csr:title>
       <csr:offset>0xB07</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_mhpmcounter7</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhpmcounter7</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHPMCOUNTER7_MHPMCOUNTER7_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHPMCOUNTER7_MHPMCOUNTER7_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHPMCOUNTER7_MHPMCOUNTER7_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHPMCOUNTER7_MHPMCOUNTER7_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHPMCOUNTER7_MHPMCOUNTER7_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHPMCOUNTER7_MHPMCOUNTER7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHPMCOUNTER7_MHPMCOUNTER7_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHPMCOUNTER7_MHPMCOUNTER7_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2921</csr:linenumber>
         <csr:title>Machine performance-monitoring counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhpmcounter8</csr:referenceName>
       <csr:identifier>mhpmcounter8</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHPMCOUNTER8_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHPMCOUNTER8_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHPMCOUNTER8_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHPMCOUNTER8_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>2935</csr:linenumber>
       <csr:title>Machine performance-monitoring counter</csr:title>
       <csr:offset>0xB08</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_mhpmcounter8</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhpmcounter8</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHPMCOUNTER8_MHPMCOUNTER8_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHPMCOUNTER8_MHPMCOUNTER8_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHPMCOUNTER8_MHPMCOUNTER8_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHPMCOUNTER8_MHPMCOUNTER8_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHPMCOUNTER8_MHPMCOUNTER8_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHPMCOUNTER8_MHPMCOUNTER8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHPMCOUNTER8_MHPMCOUNTER8_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHPMCOUNTER8_MHPMCOUNTER8_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2934</csr:linenumber>
         <csr:title>Machine performance-monitoring counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhpmcounter9</csr:referenceName>
       <csr:identifier>mhpmcounter9</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHPMCOUNTER9_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHPMCOUNTER9_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHPMCOUNTER9_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHPMCOUNTER9_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>2949</csr:linenumber>
       <csr:title>Machine performance-monitoring counter</csr:title>
       <csr:offset>0xB09</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mhpmcounter9</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhpmcounter9</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHPMCOUNTER9_MHPMCOUNTER9_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHPMCOUNTER9_MHPMCOUNTER9_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHPMCOUNTER9_MHPMCOUNTER9_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHPMCOUNTER9_MHPMCOUNTER9_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHPMCOUNTER9_MHPMCOUNTER9_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHPMCOUNTER9_MHPMCOUNTER9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHPMCOUNTER9_MHPMCOUNTER9_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHPMCOUNTER9_MHPMCOUNTER9_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2948</csr:linenumber>
         <csr:title>Machine performance-monitoring counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhpmcounter10</csr:referenceName>
       <csr:identifier>mhpmcounter10</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHPMCOUNTER10_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHPMCOUNTER10_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHPMCOUNTER10_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHPMCOUNTER10_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>2963</csr:linenumber>
       <csr:title>Machine performance-monitoring counter</csr:title>
       <csr:offset>0xB0A</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mhpmcounter10</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhpmcounter10</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHPMCOUNTER10_MHPMCOUNTER10_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHPMCOUNTER10_MHPMCOUNTER10_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHPMCOUNTER10_MHPMCOUNTER10_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHPMCOUNTER10_MHPMCOUNTER10_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHPMCOUNTER10_MHPMCOUNTER10_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHPMCOUNTER10_MHPMCOUNTER10_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHPMCOUNTER10_MHPMCOUNTER10_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHPMCOUNTER10_MHPMCOUNTER10_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2962</csr:linenumber>
         <csr:title>Machine performance-monitoring counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhpmcounter11</csr:referenceName>
       <csr:identifier>mhpmcounter11</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHPMCOUNTER11_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHPMCOUNTER11_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHPMCOUNTER11_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHPMCOUNTER11_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>2977</csr:linenumber>
       <csr:title>Machine performance-monitoring counter</csr:title>
       <csr:offset>0xB0B</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mhpmcounter11</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhpmcounter11</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHPMCOUNTER11_MHPMCOUNTER11_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHPMCOUNTER11_MHPMCOUNTER11_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHPMCOUNTER11_MHPMCOUNTER11_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHPMCOUNTER11_MHPMCOUNTER11_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHPMCOUNTER11_MHPMCOUNTER11_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHPMCOUNTER11_MHPMCOUNTER11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHPMCOUNTER11_MHPMCOUNTER11_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHPMCOUNTER11_MHPMCOUNTER11_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2976</csr:linenumber>
         <csr:title>Machine performance-monitoring counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhpmcounter12</csr:referenceName>
       <csr:identifier>mhpmcounter12</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHPMCOUNTER12_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHPMCOUNTER12_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHPMCOUNTER12_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHPMCOUNTER12_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>2991</csr:linenumber>
       <csr:title>Machine performance-monitoring counter</csr:title>
       <csr:offset>0xB0C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mhpmcounter12</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhpmcounter12</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHPMCOUNTER12_MHPMCOUNTER12_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHPMCOUNTER12_MHPMCOUNTER12_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHPMCOUNTER12_MHPMCOUNTER12_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHPMCOUNTER12_MHPMCOUNTER12_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHPMCOUNTER12_MHPMCOUNTER12_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHPMCOUNTER12_MHPMCOUNTER12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHPMCOUNTER12_MHPMCOUNTER12_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHPMCOUNTER12_MHPMCOUNTER12_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>2990</csr:linenumber>
         <csr:title>Machine performance-monitoring counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhpmcounter13</csr:referenceName>
       <csr:identifier>mhpmcounter13</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHPMCOUNTER13_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHPMCOUNTER13_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHPMCOUNTER13_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHPMCOUNTER13_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3005</csr:linenumber>
       <csr:title>Machine performance-monitoring counter</csr:title>
       <csr:offset>0xB0D</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mhpmcounter13</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhpmcounter13</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHPMCOUNTER13_MHPMCOUNTER13_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHPMCOUNTER13_MHPMCOUNTER13_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHPMCOUNTER13_MHPMCOUNTER13_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHPMCOUNTER13_MHPMCOUNTER13_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHPMCOUNTER13_MHPMCOUNTER13_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHPMCOUNTER13_MHPMCOUNTER13_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHPMCOUNTER13_MHPMCOUNTER13_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHPMCOUNTER13_MHPMCOUNTER13_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3004</csr:linenumber>
         <csr:title>Machine performance-monitoring counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhpmcounter14</csr:referenceName>
       <csr:identifier>mhpmcounter14</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHPMCOUNTER14_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHPMCOUNTER14_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHPMCOUNTER14_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHPMCOUNTER14_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3019</csr:linenumber>
       <csr:title>Machine performance-monitoring counter</csr:title>
       <csr:offset>0xB0E</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mhpmcounter14</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhpmcounter14</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHPMCOUNTER14_MHPMCOUNTER14_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHPMCOUNTER14_MHPMCOUNTER14_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHPMCOUNTER14_MHPMCOUNTER14_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHPMCOUNTER14_MHPMCOUNTER14_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHPMCOUNTER14_MHPMCOUNTER14_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHPMCOUNTER14_MHPMCOUNTER14_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHPMCOUNTER14_MHPMCOUNTER14_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHPMCOUNTER14_MHPMCOUNTER14_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3018</csr:linenumber>
         <csr:title>Machine performance-monitoring counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhpmcounter15</csr:referenceName>
       <csr:identifier>mhpmcounter15</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHPMCOUNTER15_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHPMCOUNTER15_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHPMCOUNTER15_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHPMCOUNTER15_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3033</csr:linenumber>
       <csr:title>Machine performance-monitoring counter</csr:title>
       <csr:offset>0xB0F</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mhpmcounter15</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhpmcounter15</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHPMCOUNTER15_MHPMCOUNTER15_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHPMCOUNTER15_MHPMCOUNTER15_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHPMCOUNTER15_MHPMCOUNTER15_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHPMCOUNTER15_MHPMCOUNTER15_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHPMCOUNTER15_MHPMCOUNTER15_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHPMCOUNTER15_MHPMCOUNTER15_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHPMCOUNTER15_MHPMCOUNTER15_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHPMCOUNTER15_MHPMCOUNTER15_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3032</csr:linenumber>
         <csr:title>Machine performance-monitoring counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhpmcounter16</csr:referenceName>
       <csr:identifier>mhpmcounter16</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHPMCOUNTER16_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHPMCOUNTER16_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHPMCOUNTER16_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHPMCOUNTER16_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3047</csr:linenumber>
       <csr:title>Machine performance-monitoring counter</csr:title>
       <csr:offset>0xB10</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mhpmcounter16</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhpmcounter16</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHPMCOUNTER16_MHPMCOUNTER16_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHPMCOUNTER16_MHPMCOUNTER16_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHPMCOUNTER16_MHPMCOUNTER16_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHPMCOUNTER16_MHPMCOUNTER16_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHPMCOUNTER16_MHPMCOUNTER16_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHPMCOUNTER16_MHPMCOUNTER16_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHPMCOUNTER16_MHPMCOUNTER16_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHPMCOUNTER16_MHPMCOUNTER16_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3046</csr:linenumber>
         <csr:title>Machine performance-monitoring counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhpmcounter17</csr:referenceName>
       <csr:identifier>mhpmcounter17</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHPMCOUNTER17_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHPMCOUNTER17_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHPMCOUNTER17_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHPMCOUNTER17_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3061</csr:linenumber>
       <csr:title>Machine performance-monitoring counter</csr:title>
       <csr:offset>0xB11</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mhpmcounter17</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhpmcounter17</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHPMCOUNTER17_MHPMCOUNTER17_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHPMCOUNTER17_MHPMCOUNTER17_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHPMCOUNTER17_MHPMCOUNTER17_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHPMCOUNTER17_MHPMCOUNTER17_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHPMCOUNTER17_MHPMCOUNTER17_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHPMCOUNTER17_MHPMCOUNTER17_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHPMCOUNTER17_MHPMCOUNTER17_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHPMCOUNTER17_MHPMCOUNTER17_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3060</csr:linenumber>
         <csr:title>Machine performance-monitoring counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhpmcounter18</csr:referenceName>
       <csr:identifier>mhpmcounter18</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHPMCOUNTER18_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHPMCOUNTER18_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHPMCOUNTER18_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHPMCOUNTER18_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3075</csr:linenumber>
       <csr:title>Machine performance-monitoring counter</csr:title>
       <csr:offset>0xB12</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mhpmcounter18</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhpmcounter18</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHPMCOUNTER18_MHPMCOUNTER18_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHPMCOUNTER18_MHPMCOUNTER18_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHPMCOUNTER18_MHPMCOUNTER18_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHPMCOUNTER18_MHPMCOUNTER18_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHPMCOUNTER18_MHPMCOUNTER18_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHPMCOUNTER18_MHPMCOUNTER18_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHPMCOUNTER18_MHPMCOUNTER18_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHPMCOUNTER18_MHPMCOUNTER18_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3074</csr:linenumber>
         <csr:title>Machine performance-monitoring counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhpmcounter19</csr:referenceName>
       <csr:identifier>mhpmcounter19</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHPMCOUNTER19_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHPMCOUNTER19_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHPMCOUNTER19_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHPMCOUNTER19_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3089</csr:linenumber>
       <csr:title>Machine performance-monitoring counter</csr:title>
       <csr:offset>0xB13</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mhpmcounter19</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhpmcounter19</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHPMCOUNTER19_MHPMCOUNTER19_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHPMCOUNTER19_MHPMCOUNTER19_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHPMCOUNTER19_MHPMCOUNTER19_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHPMCOUNTER19_MHPMCOUNTER19_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHPMCOUNTER19_MHPMCOUNTER19_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHPMCOUNTER19_MHPMCOUNTER19_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHPMCOUNTER19_MHPMCOUNTER19_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHPMCOUNTER19_MHPMCOUNTER19_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3088</csr:linenumber>
         <csr:title>Machine performance-monitoring counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhpmcounter20</csr:referenceName>
       <csr:identifier>mhpmcounter20</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHPMCOUNTER20_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHPMCOUNTER20_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHPMCOUNTER20_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHPMCOUNTER20_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3103</csr:linenumber>
       <csr:title>Machine performance-monitoring counter</csr:title>
       <csr:offset>0xB14</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mhpmcounter20</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhpmcounter20</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHPMCOUNTER20_MHPMCOUNTER20_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHPMCOUNTER20_MHPMCOUNTER20_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHPMCOUNTER20_MHPMCOUNTER20_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHPMCOUNTER20_MHPMCOUNTER20_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHPMCOUNTER20_MHPMCOUNTER20_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHPMCOUNTER20_MHPMCOUNTER20_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHPMCOUNTER20_MHPMCOUNTER20_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHPMCOUNTER20_MHPMCOUNTER20_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3102</csr:linenumber>
         <csr:title>Machine performance-monitoring counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhpmcounter21</csr:referenceName>
       <csr:identifier>mhpmcounter21</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHPMCOUNTER21_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHPMCOUNTER21_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHPMCOUNTER21_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHPMCOUNTER21_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3117</csr:linenumber>
       <csr:title>Machine performance-monitoring counter</csr:title>
       <csr:offset>0xB15</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mhpmcounter21</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhpmcounter21</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHPMCOUNTER21_MHPMCOUNTER21_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHPMCOUNTER21_MHPMCOUNTER21_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHPMCOUNTER21_MHPMCOUNTER21_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHPMCOUNTER21_MHPMCOUNTER21_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHPMCOUNTER21_MHPMCOUNTER21_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHPMCOUNTER21_MHPMCOUNTER21_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHPMCOUNTER21_MHPMCOUNTER21_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHPMCOUNTER21_MHPMCOUNTER21_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3116</csr:linenumber>
         <csr:title>Machine performance-monitoring counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhpmcounter22</csr:referenceName>
       <csr:identifier>mhpmcounter22</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHPMCOUNTER22_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHPMCOUNTER22_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHPMCOUNTER22_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHPMCOUNTER22_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3131</csr:linenumber>
       <csr:title>Machine performance-monitoring counter</csr:title>
       <csr:offset>0xB16</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mhpmcounter22</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhpmcounter22</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHPMCOUNTER22_MHPMCOUNTER22_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHPMCOUNTER22_MHPMCOUNTER22_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHPMCOUNTER22_MHPMCOUNTER22_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHPMCOUNTER22_MHPMCOUNTER22_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHPMCOUNTER22_MHPMCOUNTER22_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHPMCOUNTER22_MHPMCOUNTER22_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHPMCOUNTER22_MHPMCOUNTER22_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHPMCOUNTER22_MHPMCOUNTER22_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3130</csr:linenumber>
         <csr:title>Machine performance-monitoring counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhpmcounter23</csr:referenceName>
       <csr:identifier>mhpmcounter23</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHPMCOUNTER23_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHPMCOUNTER23_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHPMCOUNTER23_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHPMCOUNTER23_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3145</csr:linenumber>
       <csr:title>Machine performance-monitoring counter</csr:title>
       <csr:offset>0xB17</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mhpmcounter23</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhpmcounter23</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHPMCOUNTER23_MHPMCOUNTER23_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHPMCOUNTER23_MHPMCOUNTER23_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHPMCOUNTER23_MHPMCOUNTER23_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHPMCOUNTER23_MHPMCOUNTER23_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHPMCOUNTER23_MHPMCOUNTER23_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHPMCOUNTER23_MHPMCOUNTER23_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHPMCOUNTER23_MHPMCOUNTER23_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHPMCOUNTER23_MHPMCOUNTER23_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3144</csr:linenumber>
         <csr:title>Machine performance-monitoring counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhpmcounter24</csr:referenceName>
       <csr:identifier>mhpmcounter24</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHPMCOUNTER24_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHPMCOUNTER24_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHPMCOUNTER24_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHPMCOUNTER24_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3159</csr:linenumber>
       <csr:title>Machine performance-monitoring counter</csr:title>
       <csr:offset>0xB18</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mhpmcounter24</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhpmcounter24</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHPMCOUNTER24_MHPMCOUNTER24_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHPMCOUNTER24_MHPMCOUNTER24_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHPMCOUNTER24_MHPMCOUNTER24_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHPMCOUNTER24_MHPMCOUNTER24_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHPMCOUNTER24_MHPMCOUNTER24_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHPMCOUNTER24_MHPMCOUNTER24_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHPMCOUNTER24_MHPMCOUNTER24_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHPMCOUNTER24_MHPMCOUNTER24_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3158</csr:linenumber>
         <csr:title>Machine performance-monitoring counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhpmcounter25</csr:referenceName>
       <csr:identifier>mhpmcounter25</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHPMCOUNTER25_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHPMCOUNTER25_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHPMCOUNTER25_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHPMCOUNTER25_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3173</csr:linenumber>
       <csr:title>Machine performance-monitoring counter</csr:title>
       <csr:offset>0xB19</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mhpmcounter25</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhpmcounter25</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHPMCOUNTER25_MHPMCOUNTER25_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHPMCOUNTER25_MHPMCOUNTER25_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHPMCOUNTER25_MHPMCOUNTER25_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHPMCOUNTER25_MHPMCOUNTER25_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHPMCOUNTER25_MHPMCOUNTER25_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHPMCOUNTER25_MHPMCOUNTER25_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHPMCOUNTER25_MHPMCOUNTER25_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHPMCOUNTER25_MHPMCOUNTER25_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3172</csr:linenumber>
         <csr:title>Machine performance-monitoring counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhpmcounter26</csr:referenceName>
       <csr:identifier>mhpmcounter26</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHPMCOUNTER26_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHPMCOUNTER26_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHPMCOUNTER26_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHPMCOUNTER26_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3187</csr:linenumber>
       <csr:title>Machine performance-monitoring counter</csr:title>
       <csr:offset>0xB1A</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mhpmcounter26</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhpmcounter26</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHPMCOUNTER26_MHPMCOUNTER26_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHPMCOUNTER26_MHPMCOUNTER26_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHPMCOUNTER26_MHPMCOUNTER26_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHPMCOUNTER26_MHPMCOUNTER26_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHPMCOUNTER26_MHPMCOUNTER26_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHPMCOUNTER26_MHPMCOUNTER26_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHPMCOUNTER26_MHPMCOUNTER26_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHPMCOUNTER26_MHPMCOUNTER26_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3186</csr:linenumber>
         <csr:title>Machine performance-monitoring counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhpmcounter27</csr:referenceName>
       <csr:identifier>mhpmcounter27</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHPMCOUNTER27_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHPMCOUNTER27_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHPMCOUNTER27_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHPMCOUNTER27_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3201</csr:linenumber>
       <csr:title>Machine performance-monitoring counter</csr:title>
       <csr:offset>0xB1B</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mhpmcounter27</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhpmcounter27</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHPMCOUNTER27_MHPMCOUNTER27_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHPMCOUNTER27_MHPMCOUNTER27_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHPMCOUNTER27_MHPMCOUNTER27_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHPMCOUNTER27_MHPMCOUNTER27_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHPMCOUNTER27_MHPMCOUNTER27_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHPMCOUNTER27_MHPMCOUNTER27_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHPMCOUNTER27_MHPMCOUNTER27_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHPMCOUNTER27_MHPMCOUNTER27_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3200</csr:linenumber>
         <csr:title>Machine performance-monitoring counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhpmcounter28</csr:referenceName>
       <csr:identifier>mhpmcounter28</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHPMCOUNTER28_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHPMCOUNTER28_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHPMCOUNTER28_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHPMCOUNTER28_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3215</csr:linenumber>
       <csr:title>Machine performance-monitoring counter</csr:title>
       <csr:offset>0xB1C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mhpmcounter28</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhpmcounter28</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHPMCOUNTER28_MHPMCOUNTER28_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHPMCOUNTER28_MHPMCOUNTER28_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHPMCOUNTER28_MHPMCOUNTER28_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHPMCOUNTER28_MHPMCOUNTER28_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHPMCOUNTER28_MHPMCOUNTER28_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHPMCOUNTER28_MHPMCOUNTER28_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHPMCOUNTER28_MHPMCOUNTER28_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHPMCOUNTER28_MHPMCOUNTER28_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3214</csr:linenumber>
         <csr:title>Machine performance-monitoring counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhpmcounter29</csr:referenceName>
       <csr:identifier>mhpmcounter29</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHPMCOUNTER29_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHPMCOUNTER29_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHPMCOUNTER29_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHPMCOUNTER29_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3229</csr:linenumber>
       <csr:title>Machine performance-monitoring counter</csr:title>
       <csr:offset>0xB1D</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mhpmcounter29</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhpmcounter29</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHPMCOUNTER29_MHPMCOUNTER29_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHPMCOUNTER29_MHPMCOUNTER29_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHPMCOUNTER29_MHPMCOUNTER29_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHPMCOUNTER29_MHPMCOUNTER29_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHPMCOUNTER29_MHPMCOUNTER29_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHPMCOUNTER29_MHPMCOUNTER29_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHPMCOUNTER29_MHPMCOUNTER29_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHPMCOUNTER29_MHPMCOUNTER29_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3228</csr:linenumber>
         <csr:title>Machine performance-monitoring counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhpmcounter30</csr:referenceName>
       <csr:identifier>mhpmcounter30</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHPMCOUNTER30_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHPMCOUNTER30_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHPMCOUNTER30_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHPMCOUNTER30_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3243</csr:linenumber>
       <csr:title>Machine performance-monitoring counter</csr:title>
       <csr:offset>0xB1E</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mhpmcounter30</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhpmcounter30</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHPMCOUNTER30_MHPMCOUNTER30_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHPMCOUNTER30_MHPMCOUNTER30_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHPMCOUNTER30_MHPMCOUNTER30_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHPMCOUNTER30_MHPMCOUNTER30_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHPMCOUNTER30_MHPMCOUNTER30_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHPMCOUNTER30_MHPMCOUNTER30_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHPMCOUNTER30_MHPMCOUNTER30_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHPMCOUNTER30_MHPMCOUNTER30_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3242</csr:linenumber>
         <csr:title>Machine performance-monitoring counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhpmcounter31</csr:referenceName>
       <csr:identifier>mhpmcounter31</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHPMCOUNTER31_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHPMCOUNTER31_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHPMCOUNTER31_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHPMCOUNTER31_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3257</csr:linenumber>
       <csr:title>Machine performance-monitoring counter</csr:title>
       <csr:offset>0xB1F</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Minion_csr_mhpmcounter31</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhpmcounter31</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHPMCOUNTER31_MHPMCOUNTER31_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHPMCOUNTER31_MHPMCOUNTER31_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHPMCOUNTER31_MHPMCOUNTER31_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHPMCOUNTER31_MHPMCOUNTER31_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHPMCOUNTER31_MHPMCOUNTER31_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHPMCOUNTER31_MHPMCOUNTER31_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHPMCOUNTER31_MHPMCOUNTER31_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHPMCOUNTER31_MHPMCOUNTER31_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3256</csr:linenumber>
         <csr:title>Machine performance-monitoring counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineCounterTimers"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.cycle</csr:referenceName>
       <csr:identifier>cycle</csr:identifier>
       <csr:addressMacro>MINION_CSR_CYCLE_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_CYCLE_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_CYCLE_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_CYCLE_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3273</csr:linenumber>
       <csr:title>Cycle counter for RDCYCLE instruction</csr:title>
       <csr:offset>0xC00</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_cycle</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="UserCounterTimers"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>cycle</csr:identifier>
         <csr:widthMacro>MINION_CSR_CYCLE_CYCLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_CYCLE_CYCLE_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_CYCLE_CYCLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_CYCLE_CYCLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_CYCLE_CYCLE_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_CYCLE_CYCLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_CYCLE_CYCLE_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_CYCLE_CYCLE_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3272</csr:linenumber>
         <csr:title>Cycle counter for RDCYCLE instruction</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="UserCounterTimers"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.time</csr:referenceName>
       <csr:identifier>time</csr:identifier>
       <csr:addressMacro>MINION_CSR_TIME_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_TIME_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_TIME_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_TIME_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3289</csr:linenumber>
       <csr:title>Timer for RDTIME instruction</csr:title>
       <csr:offset>0xC01</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_time</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="UserCounterTimers"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>time</csr:identifier>
         <csr:widthMacro>MINION_CSR_TIME_TIME_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_TIME_TIME_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_TIME_TIME_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_TIME_TIME_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_TIME_TIME_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_TIME_TIME_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_TIME_TIME_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_TIME_TIME_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3288</csr:linenumber>
         <csr:title>Timer for RDTIME instruction</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="UserCounterTimers"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.instret</csr:referenceName>
       <csr:identifier>instret</csr:identifier>
       <csr:addressMacro>MINION_CSR_INSTRET_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_INSTRET_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_INSTRET_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_INSTRET_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3305</csr:linenumber>
       <csr:title>Instructions-retired counter for RDINSTRET instr</csr:title>
       <csr:offset>0xC02</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_instret</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="UserCounterTimers"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>instret</csr:identifier>
         <csr:widthMacro>MINION_CSR_INSTRET_INSTRET_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_INSTRET_INSTRET_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_INSTRET_INSTRET_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_INSTRET_INSTRET_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_INSTRET_INSTRET_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_INSTRET_INSTRET_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_INSTRET_INSTRET_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_INSTRET_INSTRET_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3304</csr:linenumber>
         <csr:title>Instructions-retired counter for RDINSTRET instr</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="UserCounterTimers"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.hpmcounter3</csr:referenceName>
       <csr:identifier>hpmcounter3</csr:identifier>
       <csr:addressMacro>MINION_CSR_HPMCOUNTER3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_HPMCOUNTER3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_HPMCOUNTER3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_HPMCOUNTER3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3321</csr:linenumber>
       <csr:title>Performance-Monitoring counter</csr:title>
       <csr:offset>0xC03</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_hpmcounter3</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="UserCounterTimers"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>hpmcounter3</csr:identifier>
         <csr:widthMacro>MINION_CSR_HPMCOUNTER3_HPMCOUNTER3_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_HPMCOUNTER3_HPMCOUNTER3_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_HPMCOUNTER3_HPMCOUNTER3_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_HPMCOUNTER3_HPMCOUNTER3_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_HPMCOUNTER3_HPMCOUNTER3_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_HPMCOUNTER3_HPMCOUNTER3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_HPMCOUNTER3_HPMCOUNTER3_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_HPMCOUNTER3_HPMCOUNTER3_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3320</csr:linenumber>
         <csr:title>Performance-Monitoring counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="UserCounterTimers"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.hpmcounter4</csr:referenceName>
       <csr:identifier>hpmcounter4</csr:identifier>
       <csr:addressMacro>MINION_CSR_HPMCOUNTER4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_HPMCOUNTER4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_HPMCOUNTER4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_HPMCOUNTER4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3337</csr:linenumber>
       <csr:title>Performance-Monitoring counter</csr:title>
       <csr:offset>0xC04</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_hpmcounter4</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="UserCounterTimers"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>hpmcounter4</csr:identifier>
         <csr:widthMacro>MINION_CSR_HPMCOUNTER4_HPMCOUNTER4_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_HPMCOUNTER4_HPMCOUNTER4_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_HPMCOUNTER4_HPMCOUNTER4_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_HPMCOUNTER4_HPMCOUNTER4_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_HPMCOUNTER4_HPMCOUNTER4_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_HPMCOUNTER4_HPMCOUNTER4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_HPMCOUNTER4_HPMCOUNTER4_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_HPMCOUNTER4_HPMCOUNTER4_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3336</csr:linenumber>
         <csr:title>Performance-Monitoring counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="UserCounterTimers"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.hpmcounter5</csr:referenceName>
       <csr:identifier>hpmcounter5</csr:identifier>
       <csr:addressMacro>MINION_CSR_HPMCOUNTER5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_HPMCOUNTER5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_HPMCOUNTER5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_HPMCOUNTER5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3353</csr:linenumber>
       <csr:title>Performance-Monitoring counter</csr:title>
       <csr:offset>0xC05</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_hpmcounter5</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="UserCounterTimers"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>hpmcounter5</csr:identifier>
         <csr:widthMacro>MINION_CSR_HPMCOUNTER5_HPMCOUNTER5_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_HPMCOUNTER5_HPMCOUNTER5_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_HPMCOUNTER5_HPMCOUNTER5_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_HPMCOUNTER5_HPMCOUNTER5_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_HPMCOUNTER5_HPMCOUNTER5_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_HPMCOUNTER5_HPMCOUNTER5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_HPMCOUNTER5_HPMCOUNTER5_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_HPMCOUNTER5_HPMCOUNTER5_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3352</csr:linenumber>
         <csr:title>Performance-Monitoring counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="UserCounterTimers"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.hpmcounter6</csr:referenceName>
       <csr:identifier>hpmcounter6</csr:identifier>
       <csr:addressMacro>MINION_CSR_HPMCOUNTER6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_HPMCOUNTER6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_HPMCOUNTER6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_HPMCOUNTER6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3369</csr:linenumber>
       <csr:title>Performance-Monitoring counter</csr:title>
       <csr:offset>0xC06</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_hpmcounter6</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="UserCounterTimers"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>hpmcounter6</csr:identifier>
         <csr:widthMacro>MINION_CSR_HPMCOUNTER6_HPMCOUNTER6_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_HPMCOUNTER6_HPMCOUNTER6_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_HPMCOUNTER6_HPMCOUNTER6_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_HPMCOUNTER6_HPMCOUNTER6_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_HPMCOUNTER6_HPMCOUNTER6_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_HPMCOUNTER6_HPMCOUNTER6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_HPMCOUNTER6_HPMCOUNTER6_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_HPMCOUNTER6_HPMCOUNTER6_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3368</csr:linenumber>
         <csr:title>Performance-Monitoring counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="UserCounterTimers"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.hpmcounter7</csr:referenceName>
       <csr:identifier>hpmcounter7</csr:identifier>
       <csr:addressMacro>MINION_CSR_HPMCOUNTER7_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_HPMCOUNTER7_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_HPMCOUNTER7_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_HPMCOUNTER7_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3385</csr:linenumber>
       <csr:title>Performance-Monitoring counter</csr:title>
       <csr:offset>0xC07</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_hpmcounter7</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="UserCounterTimers"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>hpmcounter7</csr:identifier>
         <csr:widthMacro>MINION_CSR_HPMCOUNTER7_HPMCOUNTER7_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_HPMCOUNTER7_HPMCOUNTER7_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_HPMCOUNTER7_HPMCOUNTER7_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_HPMCOUNTER7_HPMCOUNTER7_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_HPMCOUNTER7_HPMCOUNTER7_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_HPMCOUNTER7_HPMCOUNTER7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_HPMCOUNTER7_HPMCOUNTER7_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_HPMCOUNTER7_HPMCOUNTER7_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3384</csr:linenumber>
         <csr:title>Performance-Monitoring counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="UserCounterTimers"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.hpmcounter8</csr:referenceName>
       <csr:identifier>hpmcounter8</csr:identifier>
       <csr:addressMacro>MINION_CSR_HPMCOUNTER8_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_HPMCOUNTER8_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_HPMCOUNTER8_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_HPMCOUNTER8_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3401</csr:linenumber>
       <csr:title>Performance-Monitoring counter</csr:title>
       <csr:offset>0xC08</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_hpmcounter8</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="UserCounterTimers"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>hpmcounter8</csr:identifier>
         <csr:widthMacro>MINION_CSR_HPMCOUNTER8_HPMCOUNTER8_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_HPMCOUNTER8_HPMCOUNTER8_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_HPMCOUNTER8_HPMCOUNTER8_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_HPMCOUNTER8_HPMCOUNTER8_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_HPMCOUNTER8_HPMCOUNTER8_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_HPMCOUNTER8_HPMCOUNTER8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_HPMCOUNTER8_HPMCOUNTER8_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_HPMCOUNTER8_HPMCOUNTER8_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3400</csr:linenumber>
         <csr:title>Performance-Monitoring counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="UserCounterTimers"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.hpmcounter9</csr:referenceName>
       <csr:identifier>hpmcounter9</csr:identifier>
       <csr:addressMacro>MINION_CSR_HPMCOUNTER9_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_HPMCOUNTER9_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_HPMCOUNTER9_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_HPMCOUNTER9_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3419</csr:linenumber>
       <csr:title>Performance-Monitoring counter</csr:title>
       <csr:offset>0xC09</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_hpmcounter9</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="UserCounterTimers"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>hpmcounter9</csr:identifier>
         <csr:widthMacro>MINION_CSR_HPMCOUNTER9_HPMCOUNTER9_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_HPMCOUNTER9_HPMCOUNTER9_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_HPMCOUNTER9_HPMCOUNTER9_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_HPMCOUNTER9_HPMCOUNTER9_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_HPMCOUNTER9_HPMCOUNTER9_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_HPMCOUNTER9_HPMCOUNTER9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_HPMCOUNTER9_HPMCOUNTER9_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_HPMCOUNTER9_HPMCOUNTER9_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3418</csr:linenumber>
         <csr:title>Performance-Monitoring counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="UserCounterTimers"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.hpmcounter10</csr:referenceName>
       <csr:identifier>hpmcounter10</csr:identifier>
       <csr:addressMacro>MINION_CSR_HPMCOUNTER10_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_HPMCOUNTER10_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_HPMCOUNTER10_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_HPMCOUNTER10_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3437</csr:linenumber>
       <csr:title>Performance-Monitoring counter</csr:title>
       <csr:offset>0xC0A</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_hpmcounter10</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="UserCounterTimers"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>hpmcounter10</csr:identifier>
         <csr:widthMacro>MINION_CSR_HPMCOUNTER10_HPMCOUNTER10_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_HPMCOUNTER10_HPMCOUNTER10_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_HPMCOUNTER10_HPMCOUNTER10_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_HPMCOUNTER10_HPMCOUNTER10_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_HPMCOUNTER10_HPMCOUNTER10_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_HPMCOUNTER10_HPMCOUNTER10_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_HPMCOUNTER10_HPMCOUNTER10_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_HPMCOUNTER10_HPMCOUNTER10_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3436</csr:linenumber>
         <csr:title>Performance-Monitoring counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="UserCounterTimers"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.hpmcounter11</csr:referenceName>
       <csr:identifier>hpmcounter11</csr:identifier>
       <csr:addressMacro>MINION_CSR_HPMCOUNTER11_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_HPMCOUNTER11_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_HPMCOUNTER11_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_HPMCOUNTER11_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3455</csr:linenumber>
       <csr:title>Performance-Monitoring counter</csr:title>
       <csr:offset>0xC0B</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_hpmcounter11</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="UserCounterTimers"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>hpmcounter11</csr:identifier>
         <csr:widthMacro>MINION_CSR_HPMCOUNTER11_HPMCOUNTER11_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_HPMCOUNTER11_HPMCOUNTER11_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_HPMCOUNTER11_HPMCOUNTER11_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_HPMCOUNTER11_HPMCOUNTER11_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_HPMCOUNTER11_HPMCOUNTER11_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_HPMCOUNTER11_HPMCOUNTER11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_HPMCOUNTER11_HPMCOUNTER11_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_HPMCOUNTER11_HPMCOUNTER11_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3454</csr:linenumber>
         <csr:title>Performance-Monitoring counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="UserCounterTimers"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.hpmcounter12</csr:referenceName>
       <csr:identifier>hpmcounter12</csr:identifier>
       <csr:addressMacro>MINION_CSR_HPMCOUNTER12_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_HPMCOUNTER12_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_HPMCOUNTER12_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_HPMCOUNTER12_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3473</csr:linenumber>
       <csr:title>Performance-Monitoring counter</csr:title>
       <csr:offset>0xC0C</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_hpmcounter12</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="UserCounterTimers"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>hpmcounter12</csr:identifier>
         <csr:widthMacro>MINION_CSR_HPMCOUNTER12_HPMCOUNTER12_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_HPMCOUNTER12_HPMCOUNTER12_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_HPMCOUNTER12_HPMCOUNTER12_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_HPMCOUNTER12_HPMCOUNTER12_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_HPMCOUNTER12_HPMCOUNTER12_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_HPMCOUNTER12_HPMCOUNTER12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_HPMCOUNTER12_HPMCOUNTER12_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_HPMCOUNTER12_HPMCOUNTER12_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3472</csr:linenumber>
         <csr:title>Performance-Monitoring counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="UserCounterTimers"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.hpmcounter13</csr:referenceName>
       <csr:identifier>hpmcounter13</csr:identifier>
       <csr:addressMacro>MINION_CSR_HPMCOUNTER13_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_HPMCOUNTER13_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_HPMCOUNTER13_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_HPMCOUNTER13_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3491</csr:linenumber>
       <csr:title>Performance-Monitoring counter</csr:title>
       <csr:offset>0xC0D</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_hpmcounter13</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="UserCounterTimers"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>hpmcounter13</csr:identifier>
         <csr:widthMacro>MINION_CSR_HPMCOUNTER13_HPMCOUNTER13_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_HPMCOUNTER13_HPMCOUNTER13_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_HPMCOUNTER13_HPMCOUNTER13_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_HPMCOUNTER13_HPMCOUNTER13_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_HPMCOUNTER13_HPMCOUNTER13_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_HPMCOUNTER13_HPMCOUNTER13_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_HPMCOUNTER13_HPMCOUNTER13_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_HPMCOUNTER13_HPMCOUNTER13_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3490</csr:linenumber>
         <csr:title>Performance-Monitoring counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="UserCounterTimers"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.hpmcounter14</csr:referenceName>
       <csr:identifier>hpmcounter14</csr:identifier>
       <csr:addressMacro>MINION_CSR_HPMCOUNTER14_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_HPMCOUNTER14_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_HPMCOUNTER14_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_HPMCOUNTER14_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3509</csr:linenumber>
       <csr:title>Performance-Monitoring counter</csr:title>
       <csr:offset>0xC0E</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_hpmcounter14</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="UserCounterTimers"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>hpmcounter14</csr:identifier>
         <csr:widthMacro>MINION_CSR_HPMCOUNTER14_HPMCOUNTER14_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_HPMCOUNTER14_HPMCOUNTER14_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_HPMCOUNTER14_HPMCOUNTER14_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_HPMCOUNTER14_HPMCOUNTER14_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_HPMCOUNTER14_HPMCOUNTER14_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_HPMCOUNTER14_HPMCOUNTER14_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_HPMCOUNTER14_HPMCOUNTER14_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_HPMCOUNTER14_HPMCOUNTER14_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3508</csr:linenumber>
         <csr:title>Performance-Monitoring counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="UserCounterTimers"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.hpmcounter15</csr:referenceName>
       <csr:identifier>hpmcounter15</csr:identifier>
       <csr:addressMacro>MINION_CSR_HPMCOUNTER15_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_HPMCOUNTER15_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_HPMCOUNTER15_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_HPMCOUNTER15_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3527</csr:linenumber>
       <csr:title>Performance-Monitoring counter</csr:title>
       <csr:offset>0xC0F</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_hpmcounter15</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="UserCounterTimers"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>hpmcounter15</csr:identifier>
         <csr:widthMacro>MINION_CSR_HPMCOUNTER15_HPMCOUNTER15_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_HPMCOUNTER15_HPMCOUNTER15_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_HPMCOUNTER15_HPMCOUNTER15_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_HPMCOUNTER15_HPMCOUNTER15_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_HPMCOUNTER15_HPMCOUNTER15_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_HPMCOUNTER15_HPMCOUNTER15_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_HPMCOUNTER15_HPMCOUNTER15_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_HPMCOUNTER15_HPMCOUNTER15_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3526</csr:linenumber>
         <csr:title>Performance-Monitoring counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="UserCounterTimers"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.hpmcounter16</csr:referenceName>
       <csr:identifier>hpmcounter16</csr:identifier>
       <csr:addressMacro>MINION_CSR_HPMCOUNTER16_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_HPMCOUNTER16_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_HPMCOUNTER16_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_HPMCOUNTER16_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3545</csr:linenumber>
       <csr:title>Performance-Monitoring counter</csr:title>
       <csr:offset>0xC10</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_hpmcounter16</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="UserCounterTimers"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>hpmcounter16</csr:identifier>
         <csr:widthMacro>MINION_CSR_HPMCOUNTER16_HPMCOUNTER16_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_HPMCOUNTER16_HPMCOUNTER16_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_HPMCOUNTER16_HPMCOUNTER16_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_HPMCOUNTER16_HPMCOUNTER16_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_HPMCOUNTER16_HPMCOUNTER16_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_HPMCOUNTER16_HPMCOUNTER16_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_HPMCOUNTER16_HPMCOUNTER16_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_HPMCOUNTER16_HPMCOUNTER16_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3544</csr:linenumber>
         <csr:title>Performance-Monitoring counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="UserCounterTimers"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.hpmcounter17</csr:referenceName>
       <csr:identifier>hpmcounter17</csr:identifier>
       <csr:addressMacro>MINION_CSR_HPMCOUNTER17_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_HPMCOUNTER17_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_HPMCOUNTER17_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_HPMCOUNTER17_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3563</csr:linenumber>
       <csr:title>Performance-Monitoring counter</csr:title>
       <csr:offset>0xC11</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_hpmcounter17</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="UserCounterTimers"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>hpmcounter17</csr:identifier>
         <csr:widthMacro>MINION_CSR_HPMCOUNTER17_HPMCOUNTER17_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_HPMCOUNTER17_HPMCOUNTER17_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_HPMCOUNTER17_HPMCOUNTER17_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_HPMCOUNTER17_HPMCOUNTER17_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_HPMCOUNTER17_HPMCOUNTER17_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_HPMCOUNTER17_HPMCOUNTER17_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_HPMCOUNTER17_HPMCOUNTER17_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_HPMCOUNTER17_HPMCOUNTER17_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3562</csr:linenumber>
         <csr:title>Performance-Monitoring counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="UserCounterTimers"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.hpmcounter18</csr:referenceName>
       <csr:identifier>hpmcounter18</csr:identifier>
       <csr:addressMacro>MINION_CSR_HPMCOUNTER18_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_HPMCOUNTER18_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_HPMCOUNTER18_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_HPMCOUNTER18_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3581</csr:linenumber>
       <csr:title>Performance-Monitoring counter</csr:title>
       <csr:offset>0xC12</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_hpmcounter18</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="UserCounterTimers"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>hpmcounter18</csr:identifier>
         <csr:widthMacro>MINION_CSR_HPMCOUNTER18_HPMCOUNTER18_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_HPMCOUNTER18_HPMCOUNTER18_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_HPMCOUNTER18_HPMCOUNTER18_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_HPMCOUNTER18_HPMCOUNTER18_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_HPMCOUNTER18_HPMCOUNTER18_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_HPMCOUNTER18_HPMCOUNTER18_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_HPMCOUNTER18_HPMCOUNTER18_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_HPMCOUNTER18_HPMCOUNTER18_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3580</csr:linenumber>
         <csr:title>Performance-Monitoring counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="UserCounterTimers"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.hpmcounter19</csr:referenceName>
       <csr:identifier>hpmcounter19</csr:identifier>
       <csr:addressMacro>MINION_CSR_HPMCOUNTER19_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_HPMCOUNTER19_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_HPMCOUNTER19_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_HPMCOUNTER19_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3599</csr:linenumber>
       <csr:title>Performance-Monitoring counter</csr:title>
       <csr:offset>0xC13</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_hpmcounter19</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="UserCounterTimers"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>hpmcounter19</csr:identifier>
         <csr:widthMacro>MINION_CSR_HPMCOUNTER19_HPMCOUNTER19_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_HPMCOUNTER19_HPMCOUNTER19_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_HPMCOUNTER19_HPMCOUNTER19_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_HPMCOUNTER19_HPMCOUNTER19_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_HPMCOUNTER19_HPMCOUNTER19_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_HPMCOUNTER19_HPMCOUNTER19_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_HPMCOUNTER19_HPMCOUNTER19_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_HPMCOUNTER19_HPMCOUNTER19_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3598</csr:linenumber>
         <csr:title>Performance-Monitoring counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="UserCounterTimers"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.hpmcounter20</csr:referenceName>
       <csr:identifier>hpmcounter20</csr:identifier>
       <csr:addressMacro>MINION_CSR_HPMCOUNTER20_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_HPMCOUNTER20_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_HPMCOUNTER20_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_HPMCOUNTER20_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3617</csr:linenumber>
       <csr:title>Performance-Monitoring counter</csr:title>
       <csr:offset>0xC14</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_hpmcounter20</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="UserCounterTimers"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>hpmcounter20</csr:identifier>
         <csr:widthMacro>MINION_CSR_HPMCOUNTER20_HPMCOUNTER20_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_HPMCOUNTER20_HPMCOUNTER20_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_HPMCOUNTER20_HPMCOUNTER20_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_HPMCOUNTER20_HPMCOUNTER20_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_HPMCOUNTER20_HPMCOUNTER20_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_HPMCOUNTER20_HPMCOUNTER20_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_HPMCOUNTER20_HPMCOUNTER20_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_HPMCOUNTER20_HPMCOUNTER20_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3616</csr:linenumber>
         <csr:title>Performance-Monitoring counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="UserCounterTimers"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.hpmcounter21</csr:referenceName>
       <csr:identifier>hpmcounter21</csr:identifier>
       <csr:addressMacro>MINION_CSR_HPMCOUNTER21_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_HPMCOUNTER21_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_HPMCOUNTER21_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_HPMCOUNTER21_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3635</csr:linenumber>
       <csr:title>Performance-Monitoring counter</csr:title>
       <csr:offset>0xC15</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_hpmcounter21</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="UserCounterTimers"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>hpmcounter21</csr:identifier>
         <csr:widthMacro>MINION_CSR_HPMCOUNTER21_HPMCOUNTER21_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_HPMCOUNTER21_HPMCOUNTER21_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_HPMCOUNTER21_HPMCOUNTER21_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_HPMCOUNTER21_HPMCOUNTER21_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_HPMCOUNTER21_HPMCOUNTER21_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_HPMCOUNTER21_HPMCOUNTER21_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_HPMCOUNTER21_HPMCOUNTER21_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_HPMCOUNTER21_HPMCOUNTER21_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3634</csr:linenumber>
         <csr:title>Performance-Monitoring counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="UserCounterTimers"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.hpmcounter22</csr:referenceName>
       <csr:identifier>hpmcounter22</csr:identifier>
       <csr:addressMacro>MINION_CSR_HPMCOUNTER22_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_HPMCOUNTER22_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_HPMCOUNTER22_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_HPMCOUNTER22_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3653</csr:linenumber>
       <csr:title>Performance-Monitoring counter</csr:title>
       <csr:offset>0xC16</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_hpmcounter22</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="UserCounterTimers"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>hpmcounter22</csr:identifier>
         <csr:widthMacro>MINION_CSR_HPMCOUNTER22_HPMCOUNTER22_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_HPMCOUNTER22_HPMCOUNTER22_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_HPMCOUNTER22_HPMCOUNTER22_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_HPMCOUNTER22_HPMCOUNTER22_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_HPMCOUNTER22_HPMCOUNTER22_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_HPMCOUNTER22_HPMCOUNTER22_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_HPMCOUNTER22_HPMCOUNTER22_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_HPMCOUNTER22_HPMCOUNTER22_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3652</csr:linenumber>
         <csr:title>Performance-Monitoring counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="UserCounterTimers"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.hpmcounter23</csr:referenceName>
       <csr:identifier>hpmcounter23</csr:identifier>
       <csr:addressMacro>MINION_CSR_HPMCOUNTER23_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_HPMCOUNTER23_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_HPMCOUNTER23_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_HPMCOUNTER23_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3671</csr:linenumber>
       <csr:title>Performance-Monitoring counter</csr:title>
       <csr:offset>0xC17</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_hpmcounter23</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="UserCounterTimers"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>hpmcounter23</csr:identifier>
         <csr:widthMacro>MINION_CSR_HPMCOUNTER23_HPMCOUNTER23_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_HPMCOUNTER23_HPMCOUNTER23_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_HPMCOUNTER23_HPMCOUNTER23_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_HPMCOUNTER23_HPMCOUNTER23_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_HPMCOUNTER23_HPMCOUNTER23_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_HPMCOUNTER23_HPMCOUNTER23_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_HPMCOUNTER23_HPMCOUNTER23_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_HPMCOUNTER23_HPMCOUNTER23_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3670</csr:linenumber>
         <csr:title>Performance-Monitoring counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="UserCounterTimers"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.hpmcounter24</csr:referenceName>
       <csr:identifier>hpmcounter24</csr:identifier>
       <csr:addressMacro>MINION_CSR_HPMCOUNTER24_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_HPMCOUNTER24_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_HPMCOUNTER24_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_HPMCOUNTER24_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3689</csr:linenumber>
       <csr:title>Performance-Monitoring counter</csr:title>
       <csr:offset>0xC18</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_hpmcounter24</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="UserCounterTimers"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>hpmcounter24</csr:identifier>
         <csr:widthMacro>MINION_CSR_HPMCOUNTER24_HPMCOUNTER24_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_HPMCOUNTER24_HPMCOUNTER24_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_HPMCOUNTER24_HPMCOUNTER24_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_HPMCOUNTER24_HPMCOUNTER24_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_HPMCOUNTER24_HPMCOUNTER24_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_HPMCOUNTER24_HPMCOUNTER24_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_HPMCOUNTER24_HPMCOUNTER24_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_HPMCOUNTER24_HPMCOUNTER24_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3688</csr:linenumber>
         <csr:title>Performance-Monitoring counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="UserCounterTimers"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.hpmcounter25</csr:referenceName>
       <csr:identifier>hpmcounter25</csr:identifier>
       <csr:addressMacro>MINION_CSR_HPMCOUNTER25_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_HPMCOUNTER25_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_HPMCOUNTER25_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_HPMCOUNTER25_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3707</csr:linenumber>
       <csr:title>Performance-Monitoring counter</csr:title>
       <csr:offset>0xC19</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_hpmcounter25</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="UserCounterTimers"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>hpmcounter25</csr:identifier>
         <csr:widthMacro>MINION_CSR_HPMCOUNTER25_HPMCOUNTER25_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_HPMCOUNTER25_HPMCOUNTER25_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_HPMCOUNTER25_HPMCOUNTER25_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_HPMCOUNTER25_HPMCOUNTER25_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_HPMCOUNTER25_HPMCOUNTER25_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_HPMCOUNTER25_HPMCOUNTER25_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_HPMCOUNTER25_HPMCOUNTER25_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_HPMCOUNTER25_HPMCOUNTER25_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3706</csr:linenumber>
         <csr:title>Performance-Monitoring counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="UserCounterTimers"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.hpmcounter26</csr:referenceName>
       <csr:identifier>hpmcounter26</csr:identifier>
       <csr:addressMacro>MINION_CSR_HPMCOUNTER26_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_HPMCOUNTER26_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_HPMCOUNTER26_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_HPMCOUNTER26_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3725</csr:linenumber>
       <csr:title>Performance-Monitoring counter</csr:title>
       <csr:offset>0xC1A</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_hpmcounter26</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="UserCounterTimers"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>hpmcounter26</csr:identifier>
         <csr:widthMacro>MINION_CSR_HPMCOUNTER26_HPMCOUNTER26_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_HPMCOUNTER26_HPMCOUNTER26_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_HPMCOUNTER26_HPMCOUNTER26_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_HPMCOUNTER26_HPMCOUNTER26_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_HPMCOUNTER26_HPMCOUNTER26_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_HPMCOUNTER26_HPMCOUNTER26_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_HPMCOUNTER26_HPMCOUNTER26_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_HPMCOUNTER26_HPMCOUNTER26_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3724</csr:linenumber>
         <csr:title>Performance-Monitoring counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="UserCounterTimers"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.hpmcounter27</csr:referenceName>
       <csr:identifier>hpmcounter27</csr:identifier>
       <csr:addressMacro>MINION_CSR_HPMCOUNTER27_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_HPMCOUNTER27_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_HPMCOUNTER27_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_HPMCOUNTER27_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3743</csr:linenumber>
       <csr:title>Performance-Monitoring counter</csr:title>
       <csr:offset>0xC1B</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_hpmcounter27</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="UserCounterTimers"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>hpmcounter27</csr:identifier>
         <csr:widthMacro>MINION_CSR_HPMCOUNTER27_HPMCOUNTER27_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_HPMCOUNTER27_HPMCOUNTER27_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_HPMCOUNTER27_HPMCOUNTER27_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_HPMCOUNTER27_HPMCOUNTER27_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_HPMCOUNTER27_HPMCOUNTER27_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_HPMCOUNTER27_HPMCOUNTER27_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_HPMCOUNTER27_HPMCOUNTER27_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_HPMCOUNTER27_HPMCOUNTER27_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3742</csr:linenumber>
         <csr:title>Performance-Monitoring counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="UserCounterTimers"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.hpmcounter28</csr:referenceName>
       <csr:identifier>hpmcounter28</csr:identifier>
       <csr:addressMacro>MINION_CSR_HPMCOUNTER28_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_HPMCOUNTER28_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_HPMCOUNTER28_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_HPMCOUNTER28_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3761</csr:linenumber>
       <csr:title>Performance-Monitoring counter</csr:title>
       <csr:offset>0xC1C</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_hpmcounter28</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="UserCounterTimers"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>hpmcounter28</csr:identifier>
         <csr:widthMacro>MINION_CSR_HPMCOUNTER28_HPMCOUNTER28_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_HPMCOUNTER28_HPMCOUNTER28_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_HPMCOUNTER28_HPMCOUNTER28_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_HPMCOUNTER28_HPMCOUNTER28_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_HPMCOUNTER28_HPMCOUNTER28_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_HPMCOUNTER28_HPMCOUNTER28_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_HPMCOUNTER28_HPMCOUNTER28_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_HPMCOUNTER28_HPMCOUNTER28_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3760</csr:linenumber>
         <csr:title>Performance-Monitoring counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="UserCounterTimers"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.hpmcounter29</csr:referenceName>
       <csr:identifier>hpmcounter29</csr:identifier>
       <csr:addressMacro>MINION_CSR_HPMCOUNTER29_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_HPMCOUNTER29_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_HPMCOUNTER29_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_HPMCOUNTER29_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3779</csr:linenumber>
       <csr:title>Performance-Monitoring counter</csr:title>
       <csr:offset>0xC1D</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_hpmcounter29</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="UserCounterTimers"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>hpmcounter29</csr:identifier>
         <csr:widthMacro>MINION_CSR_HPMCOUNTER29_HPMCOUNTER29_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_HPMCOUNTER29_HPMCOUNTER29_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_HPMCOUNTER29_HPMCOUNTER29_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_HPMCOUNTER29_HPMCOUNTER29_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_HPMCOUNTER29_HPMCOUNTER29_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_HPMCOUNTER29_HPMCOUNTER29_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_HPMCOUNTER29_HPMCOUNTER29_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_HPMCOUNTER29_HPMCOUNTER29_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3778</csr:linenumber>
         <csr:title>Performance-Monitoring counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="UserCounterTimers"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.hpmcounter30</csr:referenceName>
       <csr:identifier>hpmcounter30</csr:identifier>
       <csr:addressMacro>MINION_CSR_HPMCOUNTER30_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_HPMCOUNTER30_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_HPMCOUNTER30_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_HPMCOUNTER30_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3797</csr:linenumber>
       <csr:title>Performance-Monitoring counter</csr:title>
       <csr:offset>0xC1E</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_hpmcounter30</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="UserCounterTimers"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>hpmcounter30</csr:identifier>
         <csr:widthMacro>MINION_CSR_HPMCOUNTER30_HPMCOUNTER30_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_HPMCOUNTER30_HPMCOUNTER30_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_HPMCOUNTER30_HPMCOUNTER30_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_HPMCOUNTER30_HPMCOUNTER30_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_HPMCOUNTER30_HPMCOUNTER30_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_HPMCOUNTER30_HPMCOUNTER30_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_HPMCOUNTER30_HPMCOUNTER30_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_HPMCOUNTER30_HPMCOUNTER30_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3796</csr:linenumber>
         <csr:title>Performance-Monitoring counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="UserCounterTimers"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.hpmcounter31</csr:referenceName>
       <csr:identifier>hpmcounter31</csr:identifier>
       <csr:addressMacro>MINION_CSR_HPMCOUNTER31_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_HPMCOUNTER31_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_HPMCOUNTER31_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_HPMCOUNTER31_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3815</csr:linenumber>
       <csr:title>Performance-Monitoring counter</csr:title>
       <csr:offset>0xC1F</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_hpmcounter31</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="UserCounterTimers"</csr:attribute>
        <csr:attribute>Is_Implemented?="0"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>hpmcounter31</csr:identifier>
         <csr:widthMacro>MINION_CSR_HPMCOUNTER31_HPMCOUNTER31_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_HPMCOUNTER31_HPMCOUNTER31_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_HPMCOUNTER31_HPMCOUNTER31_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_HPMCOUNTER31_HPMCOUNTER31_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_HPMCOUNTER31_HPMCOUNTER31_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_HPMCOUNTER31_HPMCOUNTER31_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_HPMCOUNTER31_HPMCOUNTER31_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_HPMCOUNTER31_HPMCOUNTER31_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3814</csr:linenumber>
         <csr:title>Performance-Monitoring counter</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="UserCounterTimers"</csr:attribute>
          <csr:attribute>Is_Implemented?="0"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.nb_fcc</csr:referenceName>
       <csr:identifier>nb_fcc</csr:identifier>
       <csr:addressMacro>MINION_CSR_NB_FCC_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_NB_FCC_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_NB_FCC_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_NB_FCC_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3845</csr:linenumber>
       <csr:title>non blocking read of FCC registers</csr:title>
       <csr:offset>0xCC0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000000000000000</csr:registerResetValue>
       <csr:typeName>Minion_csr_nb_fcc</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="PRM-0"</csr:attribute>
        <csr:attribute>Group="ET_FastCreditCounter"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>Reading from this read-only register returns the current value in the two credit counters of the hart. This operation is non-blocking.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>credit_0</csr:identifier>
         <csr:widthMacro>MINION_CSR_NB_FCC_CREDIT_0_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_NB_FCC_CREDIT_0_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_NB_FCC_CREDIT_0_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_NB_FCC_CREDIT_0_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_NB_FCC_CREDIT_0_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_NB_FCC_CREDIT_0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_NB_FCC_CREDIT_0_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_NB_FCC_CREDIT_0_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3835</csr:linenumber>
         <csr:title>Credit Counter 0 value</csr:title>
        <csr:description>
         <csr:p>Returns the value of the hart's first credit counter in bits [15:0]</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>credit_1</csr:identifier>
         <csr:widthMacro>MINION_CSR_NB_FCC_CREDIT_1_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_NB_FCC_CREDIT_1_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_NB_FCC_CREDIT_1_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_NB_FCC_CREDIT_1_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_NB_FCC_CREDIT_1_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_NB_FCC_CREDIT_1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_NB_FCC_CREDIT_1_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_NB_FCC_CREDIT_1_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3844</csr:linenumber>
         <csr:title>Credit Counter 1 value</csr:title>
        <csr:description>
         <csr:p>Returns the value of the hart's second credit counter in bits [31:16]</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>63</csr:msb>
         <csr:lsb>32</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.porthead0</csr:referenceName>
       <csr:identifier>porthead0</csr:identifier>
       <csr:addressMacro>MINION_CSR_PORTHEAD0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_PORTHEAD0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_PORTHEAD0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_PORTHEAD0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3860</csr:linenumber>
       <csr:title>user level head port for msg port0</csr:title>
       <csr:offset>0xCC8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Minion_csr_porthead0</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="ET_Messaging"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>porthead0</csr:identifier>
         <csr:widthMacro>MINION_CSR_PORTHEAD0_PORTHEAD0_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_PORTHEAD0_PORTHEAD0_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_PORTHEAD0_PORTHEAD0_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_PORTHEAD0_PORTHEAD0_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_PORTHEAD0_PORTHEAD0_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_PORTHEAD0_PORTHEAD0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_PORTHEAD0_PORTHEAD0_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_PORTHEAD0_PORTHEAD0_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3859</csr:linenumber>
         <csr:title>user level head port for msg port0</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="ET_Messaging"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.porthead1</csr:referenceName>
       <csr:identifier>porthead1</csr:identifier>
       <csr:addressMacro>MINION_CSR_PORTHEAD1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_PORTHEAD1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_PORTHEAD1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_PORTHEAD1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3875</csr:linenumber>
       <csr:title>user level head port for msg port1</csr:title>
       <csr:offset>0xCC9</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Minion_csr_porthead1</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="ET_Messaging"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>porthead1</csr:identifier>
         <csr:widthMacro>MINION_CSR_PORTHEAD1_PORTHEAD1_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_PORTHEAD1_PORTHEAD1_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_PORTHEAD1_PORTHEAD1_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_PORTHEAD1_PORTHEAD1_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_PORTHEAD1_PORTHEAD1_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_PORTHEAD1_PORTHEAD1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_PORTHEAD1_PORTHEAD1_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_PORTHEAD1_PORTHEAD1_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3874</csr:linenumber>
         <csr:title>user level head port for msg port1</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="ET_Messaging"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.porthead2</csr:referenceName>
       <csr:identifier>porthead2</csr:identifier>
       <csr:addressMacro>MINION_CSR_PORTHEAD2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_PORTHEAD2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_PORTHEAD2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_PORTHEAD2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3890</csr:linenumber>
       <csr:title>user level head port for msg port2</csr:title>
       <csr:offset>0xCCA</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Minion_csr_porthead2</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="ET_Messaging"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>porthead2</csr:identifier>
         <csr:widthMacro>MINION_CSR_PORTHEAD2_PORTHEAD2_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_PORTHEAD2_PORTHEAD2_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_PORTHEAD2_PORTHEAD2_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_PORTHEAD2_PORTHEAD2_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_PORTHEAD2_PORTHEAD2_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_PORTHEAD2_PORTHEAD2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_PORTHEAD2_PORTHEAD2_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_PORTHEAD2_PORTHEAD2_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3889</csr:linenumber>
         <csr:title>user level head port for msg port2</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="ET_Messaging"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.porthead3</csr:referenceName>
       <csr:identifier>porthead3</csr:identifier>
       <csr:addressMacro>MINION_CSR_PORTHEAD3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_PORTHEAD3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_PORTHEAD3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_PORTHEAD3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3905</csr:linenumber>
       <csr:title>user level head port for msg port3</csr:title>
       <csr:offset>0xCCB</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Minion_csr_porthead3</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="ET_Messaging"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>porthead3</csr:identifier>
         <csr:widthMacro>MINION_CSR_PORTHEAD3_PORTHEAD3_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_PORTHEAD3_PORTHEAD3_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_PORTHEAD3_PORTHEAD3_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_PORTHEAD3_PORTHEAD3_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_PORTHEAD3_PORTHEAD3_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_PORTHEAD3_PORTHEAD3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_PORTHEAD3_PORTHEAD3_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_PORTHEAD3_PORTHEAD3_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3904</csr:linenumber>
         <csr:title>user level head port for msg port3</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="ET_Messaging"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.portheadnb0</csr:referenceName>
       <csr:identifier>portheadnb0</csr:identifier>
       <csr:addressMacro>MINION_CSR_PORTHEADNB0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_PORTHEADNB0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_PORTHEADNB0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_PORTHEADNB0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3920</csr:linenumber>
       <csr:title>user level headnb nonblocking port for msg port0</csr:title>
       <csr:offset>0xCCC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Minion_csr_portheadnb0</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="ET_Messaging"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>portheadnb0</csr:identifier>
         <csr:widthMacro>MINION_CSR_PORTHEADNB0_PORTHEADNB0_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_PORTHEADNB0_PORTHEADNB0_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_PORTHEADNB0_PORTHEADNB0_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_PORTHEADNB0_PORTHEADNB0_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_PORTHEADNB0_PORTHEADNB0_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_PORTHEADNB0_PORTHEADNB0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_PORTHEADNB0_PORTHEADNB0_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_PORTHEADNB0_PORTHEADNB0_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3919</csr:linenumber>
         <csr:title>user level headnb nonblocking port for msg port0</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="ET_Messaging"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.portheadnb1</csr:referenceName>
       <csr:identifier>portheadnb1</csr:identifier>
       <csr:addressMacro>MINION_CSR_PORTHEADNB1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_PORTHEADNB1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_PORTHEADNB1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_PORTHEADNB1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3935</csr:linenumber>
       <csr:title>user level headnb nonblocking port for msg port1</csr:title>
       <csr:offset>0xCCD</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Minion_csr_portheadnb1</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="ET_Messaging"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>portheadnb1</csr:identifier>
         <csr:widthMacro>MINION_CSR_PORTHEADNB1_PORTHEADNB1_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_PORTHEADNB1_PORTHEADNB1_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_PORTHEADNB1_PORTHEADNB1_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_PORTHEADNB1_PORTHEADNB1_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_PORTHEADNB1_PORTHEADNB1_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_PORTHEADNB1_PORTHEADNB1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_PORTHEADNB1_PORTHEADNB1_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_PORTHEADNB1_PORTHEADNB1_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3934</csr:linenumber>
         <csr:title>user level headnb nonblocking port for msg port1</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="ET_Messaging"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.portheadnb2</csr:referenceName>
       <csr:identifier>portheadnb2</csr:identifier>
       <csr:addressMacro>MINION_CSR_PORTHEADNB2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_PORTHEADNB2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_PORTHEADNB2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_PORTHEADNB2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3950</csr:linenumber>
       <csr:title>user level headnb nonblocking port for msg port2</csr:title>
       <csr:offset>0xCCE</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Minion_csr_portheadnb2</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="ET_Messaging"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>portheadnb2</csr:identifier>
         <csr:widthMacro>MINION_CSR_PORTHEADNB2_PORTHEADNB2_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_PORTHEADNB2_PORTHEADNB2_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_PORTHEADNB2_PORTHEADNB2_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_PORTHEADNB2_PORTHEADNB2_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_PORTHEADNB2_PORTHEADNB2_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_PORTHEADNB2_PORTHEADNB2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_PORTHEADNB2_PORTHEADNB2_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_PORTHEADNB2_PORTHEADNB2_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3949</csr:linenumber>
         <csr:title>user level headnb nonblocking port for msg port2</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="ET_Messaging"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.portheadnb3</csr:referenceName>
       <csr:identifier>portheadnb3</csr:identifier>
       <csr:addressMacro>MINION_CSR_PORTHEADNB3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_PORTHEADNB3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_PORTHEADNB3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_PORTHEADNB3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3965</csr:linenumber>
       <csr:title>user level headnb nonblocking port for msg port3</csr:title>
       <csr:offset>0xCCF</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Minion_csr_portheadnb3</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="ET_Messaging"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>portheadnb3</csr:identifier>
         <csr:widthMacro>MINION_CSR_PORTHEADNB3_PORTHEADNB3_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_PORTHEADNB3_PORTHEADNB3_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_PORTHEADNB3_PORTHEADNB3_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_PORTHEADNB3_PORTHEADNB3_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_PORTHEADNB3_PORTHEADNB3_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_PORTHEADNB3_PORTHEADNB3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_PORTHEADNB3_PORTHEADNB3_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_PORTHEADNB3_PORTHEADNB3_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3964</csr:linenumber>
         <csr:title>user level headnb nonblocking port for msg port3</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="ET_Messaging"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.hartid</csr:referenceName>
       <csr:identifier>hartid</csr:identifier>
       <csr:addressMacro>MINION_CSR_HARTID_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_HARTID_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_HARTID_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_HARTID_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>3994</csr:linenumber>
       <csr:title>Shadow of mhartid</csr:title>
       <csr:offset>0xCD0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Minion_csr_hartid</csr:typeName>
       <csr:attributes>
        <csr:attribute>Documentation_Source="PRM-0"</csr:attribute>
        <csr:attribute>Group="ET_SpecificCSRs"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>This register is a read-only shadow of the MHARTID register, and permits U-mode and S-mode code to read the ID of the hardware thread running the code. Attempting to read the HARTID register when MENABLE_SHADOWS[0] is 0 will cause an illegal instruction exception.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>hartid</csr:identifier>
         <csr:widthMacro>MINION_CSR_HARTID_HARTID_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_HARTID_HARTID_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_HARTID_HARTID_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_HARTID_HARTID_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_HARTID_HARTID_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_HARTID_HARTID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_HARTID_HARTID_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_HARTID_HARTID_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>3993</csr:linenumber>
         <csr:title>Shadow of mhartid</csr:title>
        <csr:description>
         <csr:p>This register is a read-only shadow of the MHARTID register, and permits U-mode and S-mode code to read the ID of the hardware thread running the code. Attempting to read the HARTID register when MENABLE_SHADOWS[0] is 0 will cause an illegal instruction exception.</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>Documentation_Source="PRM-0"</csr:attribute>
          <csr:attribute>Group="ET_SpecificCSRs"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="user"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mvendorid</csr:referenceName>
       <csr:identifier>mvendorid</csr:identifier>
       <csr:addressMacro>MINION_CSR_MVENDORID_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MVENDORID_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MVENDORID_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MVENDORID_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>4010</csr:linenumber>
       <csr:title>Vendor ID</csr:title>
       <csr:offset>0xF11</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000000005e5</csr:registerResetValue>
       <csr:typeName>Minion_csr_mvendorid</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineInformation"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mvendorid</csr:identifier>
         <csr:widthMacro>MINION_CSR_MVENDORID_MVENDORID_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MVENDORID_MVENDORID_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MVENDORID_MVENDORID_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MVENDORID_MVENDORID_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MVENDORID_MVENDORID_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MVENDORID_MVENDORID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MVENDORID_MVENDORID_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MVENDORID_MVENDORID_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>4009</csr:linenumber>
         <csr:title>Vendor ID</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineInformation"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000000005e5</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.marchid</csr:referenceName>
       <csr:identifier>marchid</csr:identifier>
       <csr:addressMacro>MINION_CSR_MARCHID_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MARCHID_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MARCHID_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MARCHID_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>4026</csr:linenumber>
       <csr:title>Architecture ID</csr:title>
       <csr:offset>0xF12</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x8000000000000001</csr:registerResetValue>
       <csr:typeName>Minion_csr_marchid</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineInformation"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>marchid</csr:identifier>
         <csr:widthMacro>MINION_CSR_MARCHID_MARCHID_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MARCHID_MARCHID_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MARCHID_MARCHID_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MARCHID_MARCHID_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MARCHID_MARCHID_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MARCHID_MARCHID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MARCHID_MARCHID_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MARCHID_MARCHID_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>4025</csr:linenumber>
         <csr:title>Architecture ID</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineInformation"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x8000000000000001</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mimpid</csr:referenceName>
       <csr:identifier>mimpid</csr:identifier>
       <csr:addressMacro>MINION_CSR_MIMPID_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MIMPID_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MIMPID_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MIMPID_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>4041</csr:linenumber>
       <csr:title>Implementation ID</csr:title>
       <csr:offset>0xF13</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Minion_csr_mimpid</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineInformation"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mimpid</csr:identifier>
         <csr:widthMacro>MINION_CSR_MIMPID_MIMPID_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MIMPID_MIMPID_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MIMPID_MIMPID_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MIMPID_MIMPID_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MIMPID_MIMPID_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MIMPID_MIMPID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MIMPID_MIMPID_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MIMPID_MIMPID_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>4040</csr:linenumber>
         <csr:title>Implementation ID</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineInformation"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.mhartid</csr:referenceName>
       <csr:identifier>mhartid</csr:identifier>
       <csr:addressMacro>MINION_CSR_MHARTID_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_MHARTID_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_MHARTID_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_MHARTID_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>4062</csr:linenumber>
       <csr:title>Hardware Thread ID</csr:title>
       <csr:offset>0xF14</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Minion_csr_mhartid</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="MachineInformation"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description>
         <csr:p>Unique HART-ID for all HARTs in the SOC. Value = (ShireID * 64) + (NeighID * 4) + (CoreID * 2) + HartID (within core)</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>mhartid</csr:identifier>
         <csr:widthMacro>MINION_CSR_MHARTID_MHARTID_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_MHARTID_MHARTID_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_MHARTID_MHARTID_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_MHARTID_MHARTID_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_MHARTID_MHARTID_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_MHARTID_MHARTID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_MHARTID_MHARTID_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_MHARTID_MHARTID_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>4061</csr:linenumber>
         <csr:title>Hardware Thread ID</csr:title>
        <csr:description>
         <csr:p>Unique HART-ID for all HARTs in the SOC. Value = (ShireID * 64) + (NeighID * 4) + (CoreID * 2) + HartID (within core)</csr:p>
        </csr:description>
         <csr:fieldAttributes>
          <csr:attribute>Group="MachineInformation"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>minion_csr.dcache_debug</csr:referenceName>
       <csr:identifier>dcache_debug</csr:identifier>
       <csr:addressMacro>MINION_CSR_DCACHE_DEBUG_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>MINION_CSR_DCACHE_DEBUG_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>MINION_CSR_DCACHE_DEBUG_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>MINION_CSR_DCACHE_DEBUG_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>minion_csr.csr</csr:filename>
       <csr:linenumber>4077</csr:linenumber>
       <csr:title>Dcache submodule status</csr:title>
       <csr:offset>0xFC0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:typeName>Minion_csr_dcache_debug</csr:typeName>
       <csr:attributes>
        <csr:attribute>Group="ET_SpecificCSRs"</csr:attribute>
        <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
       </csr:attributes>
        <csr:description></csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>true</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>dcache_debug</csr:identifier>
         <csr:widthMacro>MINION_CSR_DCACHE_DEBUG_DCACHE_DEBUG_WIDTH</csr:widthMacro>
         <csr:msbMacro>MINION_CSR_DCACHE_DEBUG_DCACHE_DEBUG_MSB</csr:msbMacro>
         <csr:lsbMacro>MINION_CSR_DCACHE_DEBUG_DCACHE_DEBUG_LSB</csr:lsbMacro>
         <csr:rangeMacro>MINION_CSR_DCACHE_DEBUG_DCACHE_DEBUG_RANGE</csr:rangeMacro>
         <csr:resetMacro>MINION_CSR_DCACHE_DEBUG_DCACHE_DEBUG_RESET</csr:resetMacro>
         <csr:maskMacro>MINION_CSR_DCACHE_DEBUG_DCACHE_DEBUG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>MINION_CSR_DCACHE_DEBUG_DCACHE_DEBUG_GET</csr:getMacro>
         <csr:setMacro>MINION_CSR_DCACHE_DEBUG_DCACHE_DEBUG_SET</csr:setMacro>
         <csr:filename>minion_csr.csr</csr:filename>
         <csr:linenumber>4076</csr:linenumber>
         <csr:title>Dcache submodule status</csr:title>
         <csr:fieldAttributes>
          <csr:attribute>Group="ET_SpecificCSRs"</csr:attribute>
          <csr:attribute>RISCV_Privilege_Level="machine"</csr:attribute>
         </csr:fieldAttributes>
         <csr:msb>63</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
     </csr:definitions>
    </csr:csrObject>
   </csr:csrData>
  </xml>
  <div id="docheader">
   <h2>Addressmap Information for 'minion_csr'</h2>
   <table id="optiontable" border="1" cellpadding="1">
    <tr>
     <td>
      <div id="globalFileInfoCheckBoxDiv">
       <label for="globalFileInfoCheckBox">Input File Information</label>
       <input id="globalFileInfoCheckBox" type="checkbox" onclick="globalFileInfoCheckBox_click();"/>
      </div>
     </td>
     <td>
      <div id="globalHeaderFileInfoCheckBoxDiv">
       <label for="globalHeaderFileInfoCheckBox">Header File Information</label>
       <input id="globalHeaderFileInfoCheckBox" type="checkbox" onclick="globalHeaderFileInfoCheckBox_click();"/>
      </div>
     </td>
     <td>
      <div id="globalEnumInfoCheckBoxDiv">
       <label for="globalEnumInfoCheckBox">Enum Information</label>
       <input id="globalEnumInfoCheckBox" type="checkbox" onclick="globalEnumInfoCheckBox_click();"/>
      </div>
     </td>
    </tr>
   </table>
  </div>
  <div id="docinfo"></div>
  <div id="docroot"></div>
  <div id="docfooter"></div>
 </body>
</html>
