<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-u300 › include › mach › coh901318.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>coh901318.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *</span>
<span class="cm"> * include/linux/coh901318.h</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2007-2009 ST-Ericsson</span>
<span class="cm"> * License terms: GNU General Public License (GPL) version 2</span>
<span class="cm"> * DMA driver for COH 901 318</span>
<span class="cm"> * Author: Per Friden &lt;per.friden@stericsson.com&gt;</span>
<span class="cm"> */</span>

<span class="cp">#ifndef COH901318_H</span>
<span class="cp">#define COH901318_H</span>

<span class="cp">#include &lt;linux/device.h&gt;</span>
<span class="cp">#include &lt;linux/dmaengine.h&gt;</span>

<span class="cp">#define MAX_DMA_PACKET_SIZE_SHIFT 11</span>
<span class="cp">#define MAX_DMA_PACKET_SIZE (1 &lt;&lt; MAX_DMA_PACKET_SIZE_SHIFT)</span>

<span class="cm">/**</span>
<span class="cm"> * struct coh901318_lli - linked list item for DMAC</span>
<span class="cm"> * @control: control settings for DMAC</span>
<span class="cm"> * @src_addr: transfer source address</span>
<span class="cm"> * @dst_addr: transfer destination address</span>
<span class="cm"> * @link_addr:  physical address to next lli</span>
<span class="cm"> * @virt_link_addr: virtual address of next lli (only used by pool_free)</span>
<span class="cm"> * @phy_this: physical address of current lli (only used by pool_free)</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">coh901318_lli</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">control</span><span class="p">;</span>
	<span class="n">dma_addr_t</span> <span class="n">src_addr</span><span class="p">;</span>
	<span class="n">dma_addr_t</span> <span class="n">dst_addr</span><span class="p">;</span>
	<span class="n">dma_addr_t</span> <span class="n">link_addr</span><span class="p">;</span>

	<span class="kt">void</span> <span class="o">*</span><span class="n">virt_link_addr</span><span class="p">;</span>
	<span class="n">dma_addr_t</span> <span class="n">phy_this</span><span class="p">;</span>
<span class="p">};</span>
<span class="cm">/**</span>
<span class="cm"> * struct coh901318_params - parameters for DMAC configuration</span>
<span class="cm"> * @config: DMA config register</span>
<span class="cm"> * @ctrl_lli_last: DMA control register for the last lli in the list</span>
<span class="cm"> * @ctrl_lli: DMA control register for an lli</span>
<span class="cm"> * @ctrl_lli_chained: DMA control register for a chained lli</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">coh901318_params</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">config</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ctrl_lli_last</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ctrl_lli</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ctrl_lli_chained</span><span class="p">;</span>
<span class="p">};</span>
<span class="cm">/**</span>
<span class="cm"> * struct coh_dma_channel - dma channel base</span>
<span class="cm"> * @name: ascii name of dma channel</span>
<span class="cm"> * @number: channel id number</span>
<span class="cm"> * @desc_nbr_max: number of preallocated descriptors</span>
<span class="cm"> * @priority_high: prio of channel, 0 low otherwise high.</span>
<span class="cm"> * @param: configuration parameters</span>
<span class="cm"> * @dev_addr: physical address of periphal connected to channel</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">coh_dma_channel</span> <span class="p">{</span>
	<span class="k">const</span> <span class="kt">char</span> <span class="n">name</span><span class="p">[</span><span class="mi">32</span><span class="p">];</span>
	<span class="k">const</span> <span class="kt">int</span> <span class="n">number</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">int</span> <span class="n">desc_nbr_max</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">int</span> <span class="n">priority_high</span><span class="p">;</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">coh901318_params</span> <span class="n">param</span><span class="p">;</span>
	<span class="k">const</span> <span class="n">dma_addr_t</span> <span class="n">dev_addr</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> * dma_access_memory_state_t - register dma for memory access</span>
<span class="cm"> *</span>
<span class="cm"> * @dev: The dma device</span>
<span class="cm"> * @active:  1 means dma intends to access memory</span>
<span class="cm"> *           0 means dma wont access memory</span>
<span class="cm"> */</span>
<span class="k">typedef</span> <span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">dma_access_memory_state_t</span><span class="p">)(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
					  <span class="n">bool</span> <span class="n">active</span><span class="p">);</span>

<span class="cm">/**</span>
<span class="cm"> * struct powersave - DMA power save structure</span>
<span class="cm"> * @lock: lock protecting data in this struct</span>
<span class="cm"> * @started_channels: bit mask indicating active dma channels</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">powersave</span> <span class="p">{</span>
	<span class="n">spinlock_t</span> <span class="n">lock</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">started_channels</span><span class="p">;</span>
<span class="p">};</span>
<span class="cm">/**</span>
<span class="cm"> * struct coh901318_platform - platform arch structure</span>
<span class="cm"> * @chans_slave: specifying dma slave channels</span>
<span class="cm"> * @chans_memcpy: specifying dma memcpy channels</span>
<span class="cm"> * @access_memory_state: requesting DMA memory access (on / off)</span>
<span class="cm"> * @chan_conf: dma channel configurations</span>
<span class="cm"> * @max_channels: max number of dma chanenls</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">coh901318_platform</span> <span class="p">{</span>
	<span class="k">const</span> <span class="kt">int</span> <span class="o">*</span><span class="n">chans_slave</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">int</span> <span class="o">*</span><span class="n">chans_memcpy</span><span class="p">;</span>
	<span class="k">const</span> <span class="n">dma_access_memory_state_t</span> <span class="n">access_memory_state</span><span class="p">;</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">coh_dma_channel</span> <span class="o">*</span><span class="n">chan_conf</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">int</span> <span class="n">max_channels</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#ifdef CONFIG_COH901318</span>
<span class="cm">/**</span>
<span class="cm"> * coh901318_filter_id() - DMA channel filter function</span>
<span class="cm"> * @chan: dma channel handle</span>
<span class="cm"> * @chan_id: id of dma channel to be filter out</span>
<span class="cm"> *</span>
<span class="cm"> * In dma_request_channel() it specifies what channel id to be requested</span>
<span class="cm"> */</span>
<span class="n">bool</span> <span class="n">coh901318_filter_id</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">chan_id</span><span class="p">);</span>
<span class="cp">#else</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="n">bool</span> <span class="nf">coh901318_filter_id</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">chan_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> * DMA Controller - this access the static mappings of the coh901318 dma.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#define COH901318_MOD32_MASK					(0x1F)</span>
<span class="cp">#define COH901318_WORD_MASK					(0xFFFFFFFF)</span>
<span class="cm">/* INT_STATUS - Interrupt Status Registers 32bit (R/-) */</span>
<span class="cp">#define COH901318_INT_STATUS1					(0x0000)</span>
<span class="cp">#define COH901318_INT_STATUS2					(0x0004)</span>
<span class="cm">/* TC_INT_STATUS - Terminal Count Interrupt Status Registers 32bit (R/-) */</span>
<span class="cp">#define COH901318_TC_INT_STATUS1				(0x0008)</span>
<span class="cp">#define COH901318_TC_INT_STATUS2				(0x000C)</span>
<span class="cm">/* TC_INT_CLEAR - Terminal Count Interrupt Clear Registers 32bit (-/W) */</span>
<span class="cp">#define COH901318_TC_INT_CLEAR1					(0x0010)</span>
<span class="cp">#define COH901318_TC_INT_CLEAR2					(0x0014)</span>
<span class="cm">/* RAW_TC_INT_STATUS - Raw Term Count Interrupt Status Registers 32bit (R/-) */</span>
<span class="cp">#define COH901318_RAW_TC_INT_STATUS1				(0x0018)</span>
<span class="cp">#define COH901318_RAW_TC_INT_STATUS2				(0x001C)</span>
<span class="cm">/* BE_INT_STATUS - Bus Error Interrupt Status Registers 32bit (R/-) */</span>
<span class="cp">#define COH901318_BE_INT_STATUS1				(0x0020)</span>
<span class="cp">#define COH901318_BE_INT_STATUS2				(0x0024)</span>
<span class="cm">/* BE_INT_CLEAR - Bus Error Interrupt Clear Registers 32bit (-/W) */</span>
<span class="cp">#define COH901318_BE_INT_CLEAR1					(0x0028)</span>
<span class="cp">#define COH901318_BE_INT_CLEAR2					(0x002C)</span>
<span class="cm">/* RAW_BE_INT_STATUS - Raw Term Count Interrupt Status Registers 32bit (R/-) */</span>
<span class="cp">#define COH901318_RAW_BE_INT_STATUS1				(0x0030)</span>
<span class="cp">#define COH901318_RAW_BE_INT_STATUS2				(0x0034)</span>

<span class="cm">/*</span>
<span class="cm"> * CX_CFG - Channel Configuration Registers 32bit (R/W)</span>
<span class="cm"> */</span>
<span class="cp">#define COH901318_CX_CFG					(0x0100)</span>
<span class="cp">#define COH901318_CX_CFG_SPACING				(0x04)</span>
<span class="cm">/* Channel enable activates tha dma job */</span>
<span class="cp">#define COH901318_CX_CFG_CH_ENABLE				(0x00000001)</span>
<span class="cp">#define COH901318_CX_CFG_CH_DISABLE				(0x00000000)</span>
<span class="cm">/* Request Mode */</span>
<span class="cp">#define COH901318_CX_CFG_RM_MASK				(0x00000006)</span>
<span class="cp">#define COH901318_CX_CFG_RM_MEMORY_TO_MEMORY			(0x0 &lt;&lt; 1)</span>
<span class="cp">#define COH901318_CX_CFG_RM_PRIMARY_TO_MEMORY			(0x1 &lt;&lt; 1)</span>
<span class="cp">#define COH901318_CX_CFG_RM_MEMORY_TO_PRIMARY			(0x1 &lt;&lt; 1)</span>
<span class="cp">#define COH901318_CX_CFG_RM_PRIMARY_TO_SECONDARY		(0x3 &lt;&lt; 1)</span>
<span class="cp">#define COH901318_CX_CFG_RM_SECONDARY_TO_PRIMARY		(0x3 &lt;&lt; 1)</span>
<span class="cm">/* Linked channel request field. RM must == 11 */</span>
<span class="cp">#define COH901318_CX_CFG_LCRF_SHIFT				3</span>
<span class="cp">#define COH901318_CX_CFG_LCRF_MASK				(0x000001F8)</span>
<span class="cp">#define COH901318_CX_CFG_LCR_DISABLE				(0x00000000)</span>
<span class="cm">/* Terminal Counter Interrupt Request Mask */</span>
<span class="cp">#define COH901318_CX_CFG_TC_IRQ_ENABLE				(0x00000200)</span>
<span class="cp">#define COH901318_CX_CFG_TC_IRQ_DISABLE				(0x00000000)</span>
<span class="cm">/* Bus Error interrupt Mask */</span>
<span class="cp">#define COH901318_CX_CFG_BE_IRQ_ENABLE				(0x00000400)</span>
<span class="cp">#define COH901318_CX_CFG_BE_IRQ_DISABLE				(0x00000000)</span>

<span class="cm">/*</span>
<span class="cm"> * CX_STAT - Channel Status Registers 32bit (R/-)</span>
<span class="cm"> */</span>
<span class="cp">#define COH901318_CX_STAT					(0x0200)</span>
<span class="cp">#define COH901318_CX_STAT_SPACING				(0x04)</span>
<span class="cp">#define COH901318_CX_STAT_RBE_IRQ_IND				(0x00000008)</span>
<span class="cp">#define COH901318_CX_STAT_RTC_IRQ_IND				(0x00000004)</span>
<span class="cp">#define COH901318_CX_STAT_ACTIVE				(0x00000002)</span>
<span class="cp">#define COH901318_CX_STAT_ENABLED				(0x00000001)</span>

<span class="cm">/*</span>
<span class="cm"> * CX_CTRL - Channel Control Registers 32bit (R/W)</span>
<span class="cm"> */</span>
<span class="cp">#define COH901318_CX_CTRL					(0x0400)</span>
<span class="cp">#define COH901318_CX_CTRL_SPACING				(0x10)</span>
<span class="cm">/* Transfer Count Enable */</span>
<span class="cp">#define COH901318_CX_CTRL_TC_ENABLE				(0x00001000)</span>
<span class="cp">#define COH901318_CX_CTRL_TC_DISABLE				(0x00000000)</span>
<span class="cm">/* Transfer Count Value 0 - 4095 */</span>
<span class="cp">#define COH901318_CX_CTRL_TC_VALUE_MASK				(0x00000FFF)</span>
<span class="cm">/* Burst count */</span>
<span class="cp">#define COH901318_CX_CTRL_BURST_COUNT_MASK			(0x0000E000)</span>
<span class="cp">#define COH901318_CX_CTRL_BURST_COUNT_64_BYTES			(0x7 &lt;&lt; 13)</span>
<span class="cp">#define COH901318_CX_CTRL_BURST_COUNT_48_BYTES			(0x6 &lt;&lt; 13)</span>
<span class="cp">#define COH901318_CX_CTRL_BURST_COUNT_32_BYTES			(0x5 &lt;&lt; 13)</span>
<span class="cp">#define COH901318_CX_CTRL_BURST_COUNT_16_BYTES			(0x4 &lt;&lt; 13)</span>
<span class="cp">#define COH901318_CX_CTRL_BURST_COUNT_8_BYTES			(0x3 &lt;&lt; 13)</span>
<span class="cp">#define COH901318_CX_CTRL_BURST_COUNT_4_BYTES			(0x2 &lt;&lt; 13)</span>
<span class="cp">#define COH901318_CX_CTRL_BURST_COUNT_2_BYTES			(0x1 &lt;&lt; 13)</span>
<span class="cp">#define COH901318_CX_CTRL_BURST_COUNT_1_BYTE			(0x0 &lt;&lt; 13)</span>
<span class="cm">/* Source bus size  */</span>
<span class="cp">#define COH901318_CX_CTRL_SRC_BUS_SIZE_MASK			(0x00030000)</span>
<span class="cp">#define COH901318_CX_CTRL_SRC_BUS_SIZE_32_BITS			(0x2 &lt;&lt; 16)</span>
<span class="cp">#define COH901318_CX_CTRL_SRC_BUS_SIZE_16_BITS			(0x1 &lt;&lt; 16)</span>
<span class="cp">#define COH901318_CX_CTRL_SRC_BUS_SIZE_8_BITS			(0x0 &lt;&lt; 16)</span>
<span class="cm">/* Source address increment */</span>
<span class="cp">#define COH901318_CX_CTRL_SRC_ADDR_INC_ENABLE			(0x00040000)</span>
<span class="cp">#define COH901318_CX_CTRL_SRC_ADDR_INC_DISABLE			(0x00000000)</span>
<span class="cm">/* Destination Bus Size */</span>
<span class="cp">#define COH901318_CX_CTRL_DST_BUS_SIZE_MASK			(0x00180000)</span>
<span class="cp">#define COH901318_CX_CTRL_DST_BUS_SIZE_32_BITS			(0x2 &lt;&lt; 19)</span>
<span class="cp">#define COH901318_CX_CTRL_DST_BUS_SIZE_16_BITS			(0x1 &lt;&lt; 19)</span>
<span class="cp">#define COH901318_CX_CTRL_DST_BUS_SIZE_8_BITS			(0x0 &lt;&lt; 19)</span>
<span class="cm">/* Destination address increment */</span>
<span class="cp">#define COH901318_CX_CTRL_DST_ADDR_INC_ENABLE			(0x00200000)</span>
<span class="cp">#define COH901318_CX_CTRL_DST_ADDR_INC_DISABLE			(0x00000000)</span>
<span class="cm">/* Master Mode (Master2 is only connected to MSL) */</span>
<span class="cp">#define COH901318_CX_CTRL_MASTER_MODE_MASK			(0x00C00000)</span>
<span class="cp">#define COH901318_CX_CTRL_MASTER_MODE_M2R_M1W			(0x3 &lt;&lt; 22)</span>
<span class="cp">#define COH901318_CX_CTRL_MASTER_MODE_M1R_M2W			(0x2 &lt;&lt; 22)</span>
<span class="cp">#define COH901318_CX_CTRL_MASTER_MODE_M2RW			(0x1 &lt;&lt; 22)</span>
<span class="cp">#define COH901318_CX_CTRL_MASTER_MODE_M1RW			(0x0 &lt;&lt; 22)</span>
<span class="cm">/* Terminal Count flag to PER enable */</span>
<span class="cp">#define COH901318_CX_CTRL_TCP_ENABLE				(0x01000000)</span>
<span class="cp">#define COH901318_CX_CTRL_TCP_DISABLE				(0x00000000)</span>
<span class="cm">/* Terminal Count flags to CPU enable */</span>
<span class="cp">#define COH901318_CX_CTRL_TC_IRQ_ENABLE				(0x02000000)</span>
<span class="cp">#define COH901318_CX_CTRL_TC_IRQ_DISABLE			(0x00000000)</span>
<span class="cm">/* Hand shake to peripheral */</span>
<span class="cp">#define COH901318_CX_CTRL_HSP_ENABLE				(0x04000000)</span>
<span class="cp">#define COH901318_CX_CTRL_HSP_DISABLE				(0x00000000)</span>
<span class="cp">#define COH901318_CX_CTRL_HSS_ENABLE				(0x08000000)</span>
<span class="cp">#define COH901318_CX_CTRL_HSS_DISABLE				(0x00000000)</span>
<span class="cm">/* DMA mode */</span>
<span class="cp">#define COH901318_CX_CTRL_DDMA_MASK				(0x30000000)</span>
<span class="cp">#define COH901318_CX_CTRL_DDMA_LEGACY				(0x0 &lt;&lt; 28)</span>
<span class="cp">#define COH901318_CX_CTRL_DDMA_DEMAND_DMA1			(0x1 &lt;&lt; 28)</span>
<span class="cp">#define COH901318_CX_CTRL_DDMA_DEMAND_DMA2			(0x2 &lt;&lt; 28)</span>
<span class="cm">/* Primary Request Data Destination */</span>
<span class="cp">#define COH901318_CX_CTRL_PRDD_MASK				(0x40000000)</span>
<span class="cp">#define COH901318_CX_CTRL_PRDD_DEST				(0x1 &lt;&lt; 30)</span>
<span class="cp">#define COH901318_CX_CTRL_PRDD_SOURCE				(0x0 &lt;&lt; 30)</span>

<span class="cm">/*</span>
<span class="cm"> * CX_SRC_ADDR - Channel Source Address Registers 32bit (R/W)</span>
<span class="cm"> */</span>
<span class="cp">#define COH901318_CX_SRC_ADDR					(0x0404)</span>
<span class="cp">#define COH901318_CX_SRC_ADDR_SPACING				(0x10)</span>

<span class="cm">/*</span>
<span class="cm"> * CX_DST_ADDR - Channel Destination Address Registers 32bit R/W</span>
<span class="cm"> */</span>
<span class="cp">#define COH901318_CX_DST_ADDR					(0x0408)</span>
<span class="cp">#define COH901318_CX_DST_ADDR_SPACING				(0x10)</span>

<span class="cm">/*</span>
<span class="cm"> * CX_LNK_ADDR - Channel Link Address Registers 32bit (R/W)</span>
<span class="cm"> */</span>
<span class="cp">#define COH901318_CX_LNK_ADDR					(0x040C)</span>
<span class="cp">#define COH901318_CX_LNK_ADDR_SPACING				(0x10)</span>
<span class="cp">#define COH901318_CX_LNK_LINK_IMMEDIATE				(0x00000001)</span>
<span class="cp">#endif </span><span class="cm">/* COH901318_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
