Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Feb  4 01:40:51 2022
| Host         : timeMachine running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   346 |
|    Minimum number of control sets                        |   346 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   758 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   346 |
| >= 0 to < 4        |    15 |
| >= 4 to < 6        |    63 |
| >= 6 to < 8        |    22 |
| >= 8 to < 10       |    32 |
| >= 10 to < 12      |     7 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |    40 |
| >= 16              |   165 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             988 |          336 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             573 |          243 |
| Yes          | No                    | No                     |            3457 |         1026 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            3920 |         1033 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                      Enable Signal                                                                                      |                                                                            Set/Reset Signal                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/p_1_in                                                                           | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_payload_i[31]_i_1_n_0                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                         |                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                    | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                            |                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                             |                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                     | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                     |                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                     |                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                     |                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                     |                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                         |                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                         |                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                         |                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/reset                                                           |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                         |                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                             | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_valid_i_reg_3[0]                                                               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                      |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_arbiter.s_ready_i_reg[0][0]         | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_arbiter.s_ready_i_reg[0]_1[0]       | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_arbiter.s_ready_i_reg[0]_2[0]       | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_2[0]                                                           | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_arbiter.s_ready_i_reg[0]_3[0]       | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                 |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_arbiter.s_ready_i_reg[0]_4[0]       | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_4                                                                                                       | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/full_n_reg_5                                                                                                             | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_arbiter.s_ready_i_reg[0]_5[0]       | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_arbiter.s_ready_i_reg[0]_6[0]       | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[1][0]   | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_arbiter.s_ready_i_reg[0]_0[0]       | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/full_n_reg_5                                                                                                              | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/fifo_resp/push                                                                                                                    |                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_4                                                                                                         | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                       | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[2]_0                                                                             | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_2                                                                                                        | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[1]_0                                                                             | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/fifo_resp/push                                                                                                                     |                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_2                                                                                                          | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/p_30_in                                                                                                                | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                  |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/p_30_in                                                                                                                 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[3]_i_1_n_0                              | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                        |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                    |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                    |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                        |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                   | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[3]_i_1__0_n_0                           | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.splitter_aw_si/m_ready_d_reg[0]_0                                                          | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                        | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                   | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                            | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.splitter_aw_si/m_ready_d_reg[0]_0                                                          | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                   | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_ready_d_reg[0][0]                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[1][0]  | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[25][0] | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ar_active_reg                                                      | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[27][0] | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                    | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                            |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[49][0] | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[51][0] | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[1][0]  | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                      | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[9][0]  | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[11][0] | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/gen_master_slots[1].w_issuing_cnt_reg[12]_2[0]                                   | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                     | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                   |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                       | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                   |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__3_n_2                                                                                        | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                       | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                   |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__3_n_4                                                                                       | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                       | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                     | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                   |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                             | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_0[0]                                                                            |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                   | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                            |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                            | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_0[0]                                                                           |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                  | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                             | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                     |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/CTRL_s_axi_U/waddr                                                                                                                                        |                                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/empty_49_reg_16530                                                                                                                                       |                                                                                                                                                                        |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[28][0]                                                                                                       |                                                                                                                                                                        |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/empty_49_reg_16530                                                                                                                                       | design_1_i/backward_fcc_0/inst/empty_49_reg_1653[13]_i_1_n_4                                                                                                           |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/dx_t_addr_1_reg_15980                                                                                                                                    |                                                                                                                                                                        |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[17][0]                                                                                                       |                                                                                                                                                                        |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/ap_CS_fsm_pp5_stage0                                                                                                                                     |                                                                                                                                                                        |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/ap_CS_fsm_state96                                                                                                                                        |                                                                                                                                                                        |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[8][0]                                                                                                        |                                                                                                                                                                        |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/ap_CS_fsm_state56                                                                                                                                        |                                                                                                                                                                        |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/p_60_in                                                                                                                                                  |                                                                                                                                                                        |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/y_t_addr_1_reg_945[6]_i_1_n_2                                                                                                                             |                                                                                                                                                                        |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/control_s_axi_U/waddr                                                                                                                                    |                                                                                                                                                                        |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[44]_2[0]                                                                                                    |                                                                                                                                                                        |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[36]_2[0]                                                                                                    |                                                                                                                                                                        |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[8]_1[0]                                                                                                     |                                                                                                                                                                        |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[17]_2[0]                                                                                                    |                                                                                                                                                                        |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                            |                                                                                                                                                                        |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mOutPtr[7]_i_1_n_2                                                                                                      | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                |                                                                                                                                                                        |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                  | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                             |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                            |                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                |                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                |                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                            |                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/mOutPtr[7]_i_1__0_n_2                                                                                                    | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                             | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                 |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                  | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                  | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                             |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                |                                                                                                                                                                        |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                  | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                            |                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/p_30_in                                                                                                                 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/bus_equal_gen.len_cnt_reg[6][0]                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                             |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         | design_1_i/backward_fcc_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U2/backward_fcc_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0] |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/p_30_in                                                                                                                | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/bus_equal_gen.len_cnt_reg[6][0]                                                                       |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/mOutPtr[7]_i_1__0_n_4                                                                                                   | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mOutPtr[7]_i_1_n_4                                                                                                     | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         | design_1_i/forward_fcc_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U2/forward_fcc_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[44]_0[0]                                                                                                    |                                                                                                                                                                        |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                      |                                                                                                                                                                        |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[17]_0[0]                                                                                                    |                                                                                                                                                                        |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[17]_0[0]                                                                                                     |                                                                                                                                                                        |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[36]_0[0]                                                                                                    |                                                                                                                                                                        |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[28]_0[0]                                                                                                     |                                                                                                                                                                        |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/wreq_throttle/throttl_cnt[8]_i_1_n_4                                                                                                        | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                  |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[8]_0[0]                                                                                                      |                                                                                                                                                                        |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/ap_CS_fsm_pp4_stage0                                                                                                                                      |                                                                                                                                                                        |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/wreq_throttle/throttl_cnt[8]_i_1_n_2                                                                                                         | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                   |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                               | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                               |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                                                            | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_1[0]                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                   |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                                                             | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_1[0]                                                                            |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/full_n_reg_8[0]                                                                                                           | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_1[0]                                                                                            |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                   |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/full_n_reg_8[0]                                                                                                          | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_1[0]                                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                      |                                                                                                                                                                        |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                      |                                                                                                                                                                        |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                              |                                                                                                                                                                        |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[13]_i_2_n_0                                            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[13]_i_1_n_0                           |                6 |             14 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                       |                                                                                                                                                                        |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/E[0]                                                                             |                                                                                                                                                                        |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                 |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                              |                                                                                                                                                                        |                5 |             14 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                             |                                                                                                                                                                        |                5 |             14 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[28]_2[0]                                                                                                    |                                                                                                                                                                        |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i[13]_i_1_n_0                                                         | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                 |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[13]_i_1_n_0                                                         | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                 |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/empty_35_reg_8920                                                                                                                                         |                                                                                                                                                                        |                5 |             14 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                       |                                                                                                                                                                        |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                              |                                                                                                                                                                        |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                 |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                 |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                 |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/x_t_U/backward_fcc_x_t_ram_U/E[0]                                                                                                                        | design_1_i/backward_fcc_0/inst/i_1_reg_567                                                                                                                             |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                 |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/ap_CS_fsm_state83                                                                                                                                        |                                                                                                                                                                        |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                 |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                 |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/add_ln55_reg_16730                                                                                                                                       |                                                                                                                                                                        |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                 |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                 |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                 |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/j_reg_578[31]_i_2_n_4                                                                                                                                    |                                                                                                                                                                        |                5 |             14 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                 |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                 |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                      |                                                                                                                                                                        |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                    | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                             |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                 |                5 |             14 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                              |                                                                                                                                                                        |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                 |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                 |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                 |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/addr_cmp_reg_17410                                                                                                                                       |                                                                                                                                                                        |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/p_1_in                                                                           |                                                                                                                                                                        |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                  |                                                                                                                                                                        |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/reuse_addr_reg_fu_132[31]_i_1_n_4                                                                                                                        | design_1_i/backward_fcc_0/inst/ap_NS_fsm[57]                                                                                                                           |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/ap_CS_fsm_state59                                                                                                                                        |                                                                                                                                                                        |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                   |                                                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                             |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                   |                                                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/ap_CS_fsm_pp8_stage0                                                                                                                                     |                                                                                                                                                                        |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[28]_1[0]                                                                                                    |                                                                                                                                                                        |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                     | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                   |                4 |             20 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/empty_n_reg_0[0]                                                                                                          | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                   |                4 |             20 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/empty_n_reg_0[0]                                                                                                         | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                  |                4 |             20 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/empty_n_reg_1[0]                                                                                                        | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                  |                4 |             20 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                              |                                                                                                                                                                        |               10 |             22 |         2.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         | design_1_i/forward_fcc_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U2/forward_fcc_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]     |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         | design_1_i/backward_fcc_0/inst/fmul_32ns_32ns_32_4_max_dsp_1_U2/backward_fcc_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]   |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                              |                                                                                                                                                                        |                9 |             22 |         2.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                              |                                                                                                                                                                        |                8 |             22 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                              |                                                                                                                                                                        |                8 |             22 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                |                                                                                                                                                                        |                8 |             28 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                            |                                                                                                                                                                        |                9 |             28 |         3.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                            |                                                                                                                                                                        |                9 |             28 |         3.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                            |                                                                                                                                                                        |                7 |             28 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                              |                                                                                                                                                                        |                7 |             28 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                |                                                                                                                                                                        |               10 |             28 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                              |                                                                                                                                                                        |                7 |             28 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                            |                                                                                                                                                                        |                8 |             28 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg[0]                                                                                     | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                  |                9 |             30 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg[0]                                                                                     | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/wreq_handling_reg[0]                                                                                   |                8 |             30 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                  | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                  |                6 |             30 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/CTRL_s_axi_U/ar_hs                                                                                                                                        | design_1_i/forward_fcc_0/inst/CTRL_s_axi_U/rdata[31]_i_1_n_2                                                                                                           |               15 |             30 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/j_1_reg_612[31]_i_1_n_4                                                                                                                                  | design_1_i/backward_fcc_0/inst/ap_CS_fsm_state83                                                                                                                       |               10 |             30 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_0[0]                                                                                    | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/wreq_handling_reg[0]                                                                                    |                8 |             30 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                   | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                   |                6 |             30 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_0[0]                                                                                    | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                   |               10 |             30 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/full_n_reg_8[0]                                                                                                           | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                   |                6 |             31 |         5.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/ap_NS_fsm[51]                                                                                                                                            |                                                                                                                                                                        |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/full_n_reg_8[0]                                                                                                          | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                  |                6 |             31 |         5.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/i_2_reg_5890                                                                                                                                             | design_1_i/backward_fcc_0/inst/ap_CS_fsm_state76                                                                                                                       |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         | design_1_i/forward_fcc_0/inst/ap_NS_fsm137_out                                                                                                                         |               14 |             31 |         2.21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/add_ln38_reg_9210                                                                                                                                         |                                                                                                                                                                        |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/ap_CS_fsm_state107                                                                                                                                       | design_1_i/backward_fcc_0/inst/ap_CS_fsm_state79                                                                                                                       |                7 |             31 |         4.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                                                             | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                   |                7 |             31 |         4.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/ap_CS_fsm_state37                                                                                                                                         |                                                                                                                                                                        |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                                                            | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                  |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/ap_CS_fsm_state49                                                                                                                                         | design_1_i/forward_fcc_0/inst/ap_NS_fsm140_out                                                                                                                         |                7 |             31 |         4.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[56]_0[0]                                                                                                    |                                                                                                                                                                        |                9 |             31 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/i_1_reg_3670                                                                                                                                              | design_1_i/forward_fcc_0/inst/i_1_reg_367[0]_i_1_n_2                                                                                                                   |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/CTRL_s_axi_U/int_b[31]_i_1_n_2                                                                                                                            | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                   |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/CTRL_s_axi_U/int_w[31]_i_1_n_2                                                                                                                            | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                   |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/CTRL_s_axi_U/int_x[31]_i_1_n_2                                                                                                                            | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                   |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/control_s_axi_U/int_b[31]_i_1_n_4                                                                                                                        | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                  |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/CTRL_s_axi_U/int_xdimension[31]_i_1_n_2                                                                                                                   | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                   |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/CTRL_s_axi_U/int_y[31]_i_1_n_2                                                                                                                            | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                   |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/next_beat                                                                                                                |                                                                                                                                                                        |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/control_s_axi_U/int_w[31]_i_1_n_4                                                                                                                        | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                  |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/ap_CS_fsm_state24                                                                                                                                        |                                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/CTRL_s_axi_U/int_ydimension[31]_i_1_n_2                                                                                                                   | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                   |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/reuse_select_reg_17510                                                                                                                                   |                                                                                                                                                                        |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/reg_7080                                                                                                                                                 |                                                                                                                                                                        |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         | design_1_i/backward_fcc_0/inst/ap_NS_fsm[57]                                                                                                                           |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/ap_CS_fsm_state13                                                                                                                                        |                                                                                                                                                                        |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/ap_CS_fsm_state2                                                                                                                                         |                                                                                                                                                                        |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/ap_CS_fsm_state26                                                                                                                                        |                                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/w_t_U/backward_fcc_w_t_ram_U/ap_CS_fsm_reg[60]                                                                                                           |                                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/next_beat                                                                                                               |                                                                                                                                                                        |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/control_s_axi_U/int_dy[31]_i_1_n_4                                                                                                                       | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                  |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                   | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                             |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/control_s_axi_U/int_xdimension[31]_i_1_n_4                                                                                                               | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                  |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                    |                                                                                                                                                                        |               25 |             32 |         1.28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/control_s_axi_U/int_lr[31]_i_1_n_4                                                                                                                       | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                  |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/i_reg_5450                                                                                                                                               | design_1_i/backward_fcc_0/inst/ap_CS_fsm_state59                                                                                                                       |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/reg_7010                                                                                                                                                 |                                                                                                                                                                        |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/ap_CS_fsm_state13                                                                                                                                         |                                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/control_s_axi_U/rdata[31]_i_2_n_4                                                                                                                        | design_1_i/backward_fcc_0/inst/control_s_axi_U/rdata[31]_i_1_n_4                                                                                                       |               22 |             32 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/control_s_axi_U/int_x[31]_i_1_n_4                                                                                                                        | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                  |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[8]_0[0]                                                                                                     |                                                                                                                                                                        |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/control_s_axi_U/int_ydimension[31]_i_1_n_4                                                                                                               | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                  |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/p_30_in                                                                                                                 |                                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/add1714_reg_354[31]_i_1_n_2                                                                                                                               | design_1_i/forward_fcc_0/inst/ap_NS_fsm137_out                                                                                                                         |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/mul_reg_926[31]_i_1_n_2                                                                                                                                   |                                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/reg_3980                                                                                                                                                  |                                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[44]_1[0]                                                                                                    |                                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/ap_NS_fsm140_out                                                                                                                                          |                                                                                                                                                                        |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/ap_CS_fsm_state26                                                                                                                                         |                                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/ap_CS_fsm_state24                                                                                                                                         |                                                                                                                                                                        |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/ap_CS_fsm_state2                                                                                                                                          |                                                                                                                                                                        |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                         |                                                                                                                                                                        |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/control_s_axi_U/int_dx[31]_i_1_n_4                                                                                                                       | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                  |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/p_30_in                                                                                                                |                                                                                                                                                                        |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[36]_1[0]                                                                                                    |                                                                                                                                                                        |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                     | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[13]_i_1_n_0                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[17]_1[0]                                                                                                    |                                                                                                                                                                        |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                   |                                                                                                                                                                        |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                         |                                                                                                                                                                        |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                   |                                                                                                                                                                        |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[28]_0[0]                                                                                                    |                                                                                                                                                                        |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                             |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                    |                                                                                                                                                                        |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                    |                                                                                                                                                                        |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                       |                                                                                                                                                                        |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rdata/exitcond4410_reg_850_reg[0][0]                                                                                             |                                                                                                                                                                        |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/reg_6910                                                                                                                                                 |                                                                                                                                                                        |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rdata/exitcond4511_reg_809_reg[0][0]                                                                                             |                                                                                                                                                                        |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                             |               17 |             33 |         1.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/pop                                                                                                                     | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                  |                6 |             33 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/pop                                                                                                                      | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                   |                6 |             33 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                            | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                  |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                             | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                   |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/pop                                                                                                                    | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                  |                9 |             36 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/pop                                                                                                                     | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                   |                8 |             36 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                     | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                 |               13 |             38 |         2.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                     | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                 |               12 |             38 |         3.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/push                                                                                                                    | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                  |                7 |             41 |         5.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/push                                                                                                                   | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                  |               12 |             41 |         3.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/push                                                                                                                    | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                   |                7 |             41 |         5.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/push                                                                                                                     | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                   |               10 |             41 |         4.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                       |                                                                                                                                                                        |                8 |             45 |         5.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                              |                                                                                                                                                                        |                9 |             45 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                  |                                                                                                                                                                        |               14 |             45 |         3.21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in                                                                           |                                                                                                                                                                        |               13 |             45 |         3.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0[0]                      |                                                                                                                                                                        |               12 |             45 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                       |                                                                                                                                                                        |               14 |             45 |         3.21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                              |                                                                                                                                                                        |               14 |             45 |         3.21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                  |                                                                                                                                                                        |               12 |             45 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                  |                                                                                                                                                                        |               18 |             47 |         2.61 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in                                                                           |                                                                                                                                                                        |               17 |             47 |         2.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                 |               30 |             54 |         1.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/empty_n_reg_1[0]                                                                                                          | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                   |               14 |             60 |         4.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/empty_n_reg_1[0]                                                                                                         | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                  |               15 |             60 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                     |                                                                                                                                                                        |               24 |             62 |         2.58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/push                                                                                                                    |                                                                                                                                                                        |                8 |             62 |         7.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                   |                                                                                                                                                                        |               20 |             62 |         3.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/push                                                                                                                      |                                                                                                                                                                        |                8 |             62 |         7.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/loop_index_reg_3780                                                                                                     | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/rs_wreq/E[0]                                                                                                      |               16 |             62 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                     |                                                                                                                                                                        |               18 |             62 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                   |                                                                                                                                                                        |               23 |             62 |         2.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rdata/loop_index17_reg_3200                                                                                                      | design_1_i/forward_fcc_0/inst/ap_CS_fsm_state32                                                                                                                        |               16 |             62 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rdata/loop_index23_reg_3090                                                                                                      | design_1_i/forward_fcc_0/inst/ap_CS_fsm_state19                                                                                                                        |               16 |             62 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rdata/loop_index29_reg_2980                                                                                                      | design_1_i/forward_fcc_0/inst/ap_CS_fsm_state8                                                                                                                         |               16 |             62 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/loop_index44_reg_6230                                                                                                  | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[56]                                                                                        |               16 |             62 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rreq/push                                                                                                                     |                                                                                                                                                                        |                8 |             62 |         7.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rdata/loop_index62_reg_5120                                                                                                     | design_1_i/backward_fcc_0/inst/ap_CS_fsm_state32                                                                                                                       |               16 |             62 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rdata/loop_index56_reg_5230                                                                                                     | design_1_i/backward_fcc_0/inst/ap_CS_fsm_state42                                                                                                                       |               16 |             62 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rdata/loop_index68_reg_5010                                                                                                     | design_1_i/backward_fcc_0/inst/ap_CS_fsm_state19                                                                                                                       |               16 |             62 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rdata/loop_index74_reg_4900                                                                                                     | design_1_i/backward_fcc_0/inst/ap_CS_fsm_state8                                                                                                                        |               16 |             62 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rdata/loop_index50_reg_5340                                                                                                     | design_1_i/backward_fcc_0/inst/ap_CS_fsm_state52                                                                                                                       |               16 |             62 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                    |                                                                                                                                                                        |               20 |             62 |         3.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                    |                                                                                                                                                                        |               19 |             62 |         3.26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/rs_wreq/E[0]                                                                                                                       |                                                                                                                                                                        |               20 |             62 |         3.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                    |                                                                                                                                                                        |               21 |             62 |         2.95 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/fifo_wreq/push                                                                                                                     |                                                                                                                                                                        |                8 |             62 |         7.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/loop_index38_reg_6340                                                                                                  | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/fifo_resp_to_user/gmem_AWADDR1                                                                                   |               16 |             62 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/buff_wdata/loop_index_reg_6450                                                                                                    | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/rs_wreq/s_ready_t_reg_1                                                                                          |               16 |             62 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/ap_CS_fsm_state68                                                                                                                                        |                                                                                                                                                                        |               17 |             63 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg                                                                                         | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                   |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                      | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                   |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                     | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                  |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_0[0]                                                                                   | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                  |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                  |               20 |             73 |         3.65 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                   |               19 |             73 |         3.84 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq                                                                                                | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                  |               17 |             73 |         4.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq                                                                                                 | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                   |               16 |             73 |         4.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/j_reg_578[31]_i_2_n_4                                                                                                                                    | design_1_i/backward_fcc_0/inst/indvar_flatten_reg_556                                                                                                                  |               25 |             95 |         3.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         | design_1_i/forward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                   |               48 |            132 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/forward_fcc_0/inst/ap_CS_fsm_state1                                                                                                                                          |                                                                                                                                                                        |               44 |            184 |         4.18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         | design_1_i/backward_fcc_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0]                                                                                                  |               81 |            189 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/backward_fcc_0/inst/ap_CS_fsm_state1                                                                                                                                         |                                                                                                                                                                        |               77 |            247 |         3.21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                         |                                                                                                                                                                        |              337 |           1005 |         2.98 |
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


