static void * T_1 F_1 ( int V_1 , T_2 V_2 , T_2 V_3 ,\r\nT_2 V_4 , T_2 V_5 )\r\n{\r\nvoid * V_6 ;\r\nT_2 V_7 ;\r\nif ( V_5 > V_8 . V_9 )\r\nV_5 = V_8 . V_9 ;\r\nV_7 = F_2 ( V_2 , V_3 , V_4 , V_5 , V_1 ) ;\r\nif ( ! V_7 )\r\nreturn NULL ;\r\nif ( F_3 ( V_7 , V_2 ) )\r\nreturn NULL ;\r\nV_6 = F_4 ( V_7 ) ;\r\nmemset ( V_6 , 0 , V_2 ) ;\r\nF_5 ( V_6 , V_2 , 0 , 0 ) ;\r\nreturn V_6 ;\r\n}\r\nvoid T_1 F_6 ( unsigned long V_7 , unsigned long V_2 )\r\n{\r\nunsigned long V_10 , V_11 ;\r\nF_7 ( F_8 ( V_7 ) , V_2 ) ;\r\nV_10 = F_9 ( V_7 ) ;\r\nV_11 = F_10 ( V_7 + V_2 ) ;\r\nfor (; V_10 < V_11 ; V_10 ++ ) {\r\nF_11 ( F_12 ( V_10 ) , 0 ) ;\r\nV_12 ++ ;\r\n}\r\n}\r\nstatic void T_1 F_13 ( unsigned long V_13 , unsigned long V_11 )\r\n{\r\nint V_14 ;\r\nwhile ( V_13 < V_11 ) {\r\nV_14 = F_14 ( V_15 - 1UL , F_15 ( V_13 ) ) ;\r\nwhile ( V_13 + ( 1UL << V_14 ) > V_11 )\r\nV_14 -- ;\r\nF_11 ( F_12 ( V_13 ) , V_14 ) ;\r\nV_13 += ( 1UL << V_14 ) ;\r\n}\r\n}\r\nstatic unsigned long T_1 F_16 ( T_3 V_13 ,\r\nT_3 V_11 )\r\n{\r\nunsigned long V_16 = F_9 ( V_13 ) ;\r\nunsigned long V_17 = F_17 (unsigned long,\r\nPFN_DOWN(end), max_low_pfn) ;\r\nif ( V_16 > V_17 )\r\nreturn 0 ;\r\nF_13 ( V_16 , V_17 ) ;\r\nreturn V_17 - V_16 ;\r\n}\r\nstatic unsigned long T_1 F_18 ( void )\r\n{\r\nunsigned long V_18 = 0 ;\r\nT_3 V_13 , V_11 ;\r\nT_2 V_19 ;\r\nF_19 ( 0 , - 1 ) ;\r\nF_20 (i, NUMA_NO_NODE, &start, &end, NULL)\r\nV_18 += F_16 ( V_13 , V_11 ) ;\r\n#ifdef F_21\r\n{\r\nT_3 V_2 ;\r\nV_2 = F_22 ( & V_13 ) ;\r\nif ( V_2 )\r\nV_18 += F_16 ( V_13 , V_13 + V_2 ) ;\r\nV_2 = F_23 ( & V_13 ) ;\r\nif ( V_2 )\r\nV_18 += F_16 ( V_13 , V_13 + V_2 ) ;\r\n}\r\n#endif\r\nreturn V_18 ;\r\n}\r\nvoid F_24 ( T_4 * V_20 )\r\n{\r\nstruct V_21 * V_22 ;\r\nfor ( V_22 = V_20 -> V_23 ; V_22 < V_20 -> V_23 + V_24 ; V_22 ++ )\r\nV_22 -> V_25 = 0 ;\r\n}\r\nvoid T_1 F_25 ( void )\r\n{\r\nstruct V_26 * V_20 ;\r\nif ( V_27 )\r\nreturn;\r\nF_26 (pgdat)\r\nF_24 ( V_20 ) ;\r\nV_27 = 1 ;\r\n}\r\nunsigned long T_1 F_27 ( void )\r\n{\r\nunsigned long V_28 ;\r\nF_25 () ;\r\nV_28 = F_18 () ;\r\nV_12 += V_28 ;\r\nreturn V_28 ;\r\n}\r\nvoid T_1 F_28 ( T_4 * V_20 , unsigned long V_29 ,\r\nunsigned long V_2 )\r\n{\r\nF_29 ( V_29 , V_2 ) ;\r\n}\r\nvoid T_1 F_30 ( unsigned long V_7 , unsigned long V_2 )\r\n{\r\nF_29 ( V_7 , V_2 ) ;\r\n}\r\nstatic void * T_1 F_31 ( unsigned long V_2 ,\r\nunsigned long V_3 ,\r\nunsigned long V_4 ,\r\nunsigned long V_5 )\r\n{\r\nvoid * V_6 ;\r\nif ( F_32 ( F_33 () ) )\r\nreturn F_34 ( V_2 , V_30 ) ;\r\nV_31:\r\nV_6 = F_1 ( V_32 , V_2 , V_3 , V_4 , V_5 ) ;\r\nif ( V_6 )\r\nreturn V_6 ;\r\nif ( V_4 != 0 ) {\r\nV_4 = 0 ;\r\ngoto V_31;\r\n}\r\nreturn NULL ;\r\n}\r\nvoid * T_1 F_35 ( unsigned long V_2 , unsigned long V_3 ,\r\nunsigned long V_4 )\r\n{\r\nunsigned long V_5 = - 1UL ;\r\nreturn F_31 ( V_2 , V_3 , V_4 , V_5 ) ;\r\n}\r\nstatic void * T_1 F_36 ( unsigned long V_2 , unsigned long V_3 ,\r\nunsigned long V_4 , unsigned long V_5 )\r\n{\r\nvoid * V_33 = F_31 ( V_2 , V_3 , V_4 , V_5 ) ;\r\nif ( V_33 )\r\nreturn V_33 ;\r\nF_37 ( V_34 L_1 , V_2 ) ;\r\nF_38 ( L_2 ) ;\r\nreturn NULL ;\r\n}\r\nvoid * T_1 F_39 ( unsigned long V_2 , unsigned long V_3 ,\r\nunsigned long V_4 )\r\n{\r\nunsigned long V_5 = - 1UL ;\r\nreturn F_36 ( V_2 , V_3 , V_4 , V_5 ) ;\r\n}\r\nvoid * T_1 F_40 ( T_4 * V_20 ,\r\nunsigned long V_2 ,\r\nunsigned long V_3 ,\r\nunsigned long V_4 ,\r\nunsigned long V_5 )\r\n{\r\nvoid * V_6 ;\r\nV_35:\r\nV_6 = F_1 ( V_20 -> V_36 , V_2 , V_3 ,\r\nV_4 , V_5 ) ;\r\nif ( V_6 )\r\nreturn V_6 ;\r\nV_6 = F_1 ( V_32 , V_2 , V_3 ,\r\nV_4 , V_5 ) ;\r\nif ( V_6 )\r\nreturn V_6 ;\r\nif ( V_4 ) {\r\nV_4 = 0 ;\r\ngoto V_35;\r\n}\r\nreturn NULL ;\r\n}\r\nvoid * T_1 F_41 ( T_4 * V_20 , unsigned long V_2 ,\r\nunsigned long V_3 , unsigned long V_4 )\r\n{\r\nif ( F_32 ( F_33 () ) )\r\nreturn F_42 ( V_2 , V_30 , V_20 -> V_36 ) ;\r\nreturn F_40 ( V_20 , V_2 , V_3 , V_4 , 0 ) ;\r\n}\r\nstatic void * T_1 F_43 ( T_4 * V_20 , unsigned long V_2 ,\r\nunsigned long V_3 , unsigned long V_4 ,\r\nunsigned long V_5 )\r\n{\r\nvoid * V_6 ;\r\nV_6 = F_40 ( V_20 , V_2 , V_3 , V_4 , V_5 ) ;\r\nif ( V_6 )\r\nreturn V_6 ;\r\nF_37 ( V_34 L_1 , V_2 ) ;\r\nF_38 ( L_2 ) ;\r\nreturn NULL ;\r\n}\r\nvoid * T_1 F_44 ( T_4 * V_20 , unsigned long V_2 ,\r\nunsigned long V_3 , unsigned long V_4 )\r\n{\r\nif ( F_32 ( F_33 () ) )\r\nreturn F_42 ( V_2 , V_30 , V_20 -> V_36 ) ;\r\nreturn F_43 ( V_20 , V_2 , V_3 , V_4 , 0 ) ;\r\n}\r\nvoid * T_1 F_45 ( T_4 * V_20 , unsigned long V_2 ,\r\nunsigned long V_3 , unsigned long V_4 )\r\n{\r\nreturn F_44 ( V_20 , V_2 , V_3 , V_4 ) ;\r\n}\r\nvoid * T_1 F_46 ( unsigned long V_2 , unsigned long V_3 ,\r\nunsigned long V_4 )\r\n{\r\nreturn F_36 ( V_2 , V_3 , V_4 , V_37 ) ;\r\n}\r\nvoid * T_1 F_47 ( unsigned long V_2 ,\r\nunsigned long V_3 ,\r\nunsigned long V_4 )\r\n{\r\nreturn F_31 ( V_2 , V_3 , V_4 ,\r\nV_37 ) ;\r\n}\r\nvoid * T_1 F_48 ( T_4 * V_20 , unsigned long V_2 ,\r\nunsigned long V_3 , unsigned long V_4 )\r\n{\r\nif ( F_32 ( F_33 () ) )\r\nreturn F_42 ( V_2 , V_30 , V_20 -> V_36 ) ;\r\nreturn F_43 ( V_20 , V_2 , V_3 , V_4 ,\r\nV_37 ) ;\r\n}
