\doxysection{stm32f4xx\+\_\+ll\+\_\+tim.\+h}
\hypertarget{stm32f4xx__ll__tim_8h_source}{}\label{stm32f4xx__ll__tim_8h_source}\index{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_ll\_tim.h@{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_ll\_tim.h}}
\mbox{\hyperlink{stm32f4xx__ll__tim_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00018}00018\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00019}00019\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00020}00020\ \textcolor{preprocessor}{\#ifndef\ \_\_STM32F4xx\_LL\_TIM\_H}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00021}00021\ \textcolor{preprocessor}{\#define\ \_\_STM32F4xx\_LL\_TIM\_H}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00022}00022\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00023}00023\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00024}00024\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00025}00025\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00026}00026\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00027}00027\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00028}00028\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00029}00029\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00033}00033\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00034}00034\ \textcolor{preprocessor}{\#if\ defined\ (TIM1)\ ||\ defined\ (TIM2)\ ||\ defined\ (TIM3)\ ||\ defined\ (TIM4)\ ||\ defined\ (TIM5)\ ||\ defined\ (TIM6)\ ||\ defined\ (TIM7)\ ||\ defined\ (TIM8)\ ||\ defined\ (TIM9)\ ||\ defined\ (TIM10)\ ||\ defined\ (TIM11)\ ||\ defined\ (TIM12)\ ||\ defined\ (TIM13)\ ||\ defined\ (TIM14)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00035}00035\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00039}00039\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00040}00040\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00041}00041\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00045}00045\ \textcolor{keyword}{static}\ \textcolor{keyword}{const}\ uint8\_t\ OFFSET\_TAB\_CCMRx[]\ =}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00046}00046\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00047}00047\ \ \ 0x00U,\ \ \ \textcolor{comment}{/*\ 0:\ TIMx\_CH1\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00048}00048\ \ \ 0x00U,\ \ \ \textcolor{comment}{/*\ 1:\ TIMx\_CH1N\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00049}00049\ \ \ 0x00U,\ \ \ \textcolor{comment}{/*\ 2:\ TIMx\_CH2\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00050}00050\ \ \ 0x00U,\ \ \ \textcolor{comment}{/*\ 3:\ TIMx\_CH2N\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00051}00051\ \ \ 0x04U,\ \ \ \textcolor{comment}{/*\ 4:\ TIMx\_CH3\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00052}00052\ \ \ 0x04U,\ \ \ \textcolor{comment}{/*\ 5:\ TIMx\_CH3N\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00053}00053\ \ \ 0x04U\ \ \ \ \textcolor{comment}{/*\ 6:\ TIMx\_CH4\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00054}00054\ \};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00055}00055\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00056}00056\ \textcolor{keyword}{static}\ \textcolor{keyword}{const}\ uint8\_t\ SHIFT\_TAB\_OCxx[]\ =}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00057}00057\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00058}00058\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 0:\ OC1M,\ OC1FE,\ OC1PE\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00059}00059\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 1:\ -\/\ NA\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00060}00060\ \ \ 8U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 2:\ OC2M,\ OC2FE,\ OC2PE\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00061}00061\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 3:\ -\/\ NA\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00062}00062\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 4:\ OC3M,\ OC3FE,\ OC3PE\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00063}00063\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 5:\ -\/\ NA\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00064}00064\ \ \ 8U\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 6:\ OC4M,\ OC4FE,\ OC4PE\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00065}00065\ \};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00066}00066\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00067}00067\ \textcolor{keyword}{static}\ \textcolor{keyword}{const}\ uint8\_t\ SHIFT\_TAB\_ICxx[]\ =}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00068}00068\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00069}00069\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 0:\ CC1S,\ IC1PSC,\ IC1F\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00070}00070\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 1:\ -\/\ NA\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00071}00071\ \ \ 8U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 2:\ CC2S,\ IC2PSC,\ IC2F\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00072}00072\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 3:\ -\/\ NA\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00073}00073\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 4:\ CC3S,\ IC3PSC,\ IC3F\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00074}00074\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 5:\ -\/\ NA\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00075}00075\ \ \ 8U\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 6:\ CC4S,\ IC4PSC,\ IC4F\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00076}00076\ \};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00077}00077\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00078}00078\ \textcolor{keyword}{static}\ \textcolor{keyword}{const}\ uint8\_t\ SHIFT\_TAB\_CCxP[]\ =}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00079}00079\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00080}00080\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 0:\ CC1P\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00081}00081\ \ \ 2U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 1:\ CC1NP\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00082}00082\ \ \ 4U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 2:\ CC2P\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00083}00083\ \ \ 6U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 3:\ CC2NP\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00084}00084\ \ \ 8U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 4:\ CC3P\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00085}00085\ \ \ 10U,\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 5:\ CC3NP\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00086}00086\ \ \ 12U\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 6:\ CC4P\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00087}00087\ \};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00088}00088\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00089}00089\ \textcolor{keyword}{static}\ \textcolor{keyword}{const}\ uint8\_t\ SHIFT\_TAB\_OISx[]\ =}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00090}00090\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00091}00091\ \ \ 0U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 0:\ OIS1\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00092}00092\ \ \ 1U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 1:\ OIS1N\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00093}00093\ \ \ 2U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 2:\ OIS2\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00094}00094\ \ \ 3U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 3:\ OIS2N\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00095}00095\ \ \ 4U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 4:\ OIS3\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00096}00096\ \ \ 5U,\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 5:\ OIS3N\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00097}00097\ \ \ 6U\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ 6:\ OIS4\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00098}00098\ \};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00102}00102\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00103}00103\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00107}00107\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00108}00108\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00109}00109\ \textcolor{comment}{/*\ Remap\ mask\ definitions\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00110}00110\ \textcolor{preprocessor}{\#define\ TIMx\_OR\_RMP\_SHIFT\ \ 16U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00111}00111\ \textcolor{preprocessor}{\#define\ TIMx\_OR\_RMP\_MASK\ \ \ 0x0000FFFFU}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00112}00112\ \textcolor{preprocessor}{\#define\ TIM2\_OR\_RMP\_MASK\ \ \ (TIM\_OR\_ITR1\_RMP\ <<\ TIMx\_OR\_RMP\_SHIFT)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00113}00113\ \textcolor{preprocessor}{\#define\ TIM5\_OR\_RMP\_MASK\ \ \ (TIM\_OR\_TI4\_RMP\ <<\ TIMx\_OR\_RMP\_SHIFT)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00114}00114\ \textcolor{preprocessor}{\#define\ TIM11\_OR\_RMP\_MASK\ \ (TIM\_OR\_TI1\_RMP\ <<\ TIMx\_OR\_RMP\_SHIFT)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00115}00115\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00116}00116\ \textcolor{comment}{/*\ Mask\ used\ to\ set\ the\ TDG[x:0]\ of\ the\ DTG\ bits\ of\ the\ TIMx\_BDTR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00117}00117\ \textcolor{preprocessor}{\#define\ DT\_DELAY\_1\ ((uint8\_t)0x7F)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00118}00118\ \textcolor{preprocessor}{\#define\ DT\_DELAY\_2\ ((uint8\_t)0x3F)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00119}00119\ \textcolor{preprocessor}{\#define\ DT\_DELAY\_3\ ((uint8\_t)0x1F)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00120}00120\ \textcolor{preprocessor}{\#define\ DT\_DELAY\_4\ ((uint8\_t)0x1F)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00121}00121\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00122}00122\ \textcolor{comment}{/*\ Mask\ used\ to\ set\ the\ DTG[7:5]\ bits\ of\ the\ DTG\ bits\ of\ the\ TIMx\_BDTR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00123}00123\ \textcolor{preprocessor}{\#define\ DT\_RANGE\_1\ ((uint8\_t)0x00)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00124}00124\ \textcolor{preprocessor}{\#define\ DT\_RANGE\_2\ ((uint8\_t)0x80)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00125}00125\ \textcolor{preprocessor}{\#define\ DT\_RANGE\_3\ ((uint8\_t)0xC0)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00126}00126\ \textcolor{preprocessor}{\#define\ DT\_RANGE\_4\ ((uint8\_t)0xE0)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00127}00127\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00128}00128\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00132}00132\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00133}00133\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00148}00148\ \textcolor{preprocessor}{\#define\ TIM\_GET\_CHANNEL\_INDEX(\ \_\_CHANNEL\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00149}00149\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ ==\ LL\_TIM\_CHANNEL\_CH1)\ ?\ 0U\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00150}00150\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_TIM\_CHANNEL\_CH1N)\ ?\ 1U\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00151}00151\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_TIM\_CHANNEL\_CH2)\ ?\ 2U\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00152}00152\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_TIM\_CHANNEL\_CH2N)\ ?\ 3U\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00153}00153\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_TIM\_CHANNEL\_CH3)\ ?\ 4U\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00154}00154\ \textcolor{preprocessor}{\ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_TIM\_CHANNEL\_CH3N)\ ?\ 5U\ :\ 6U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00155}00155\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00164}00164\ \textcolor{preprocessor}{\#define\ TIM\_CALC\_DTS(\_\_TIMCLK\_\_,\ \_\_CKD\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00165}00165\ \textcolor{preprocessor}{\ \ (((\_\_CKD\_\_)\ ==\ LL\_TIM\_CLOCKDIVISION\_DIV1)\ ?\ ((uint64\_t)1000000000000U/(\_\_TIMCLK\_\_))\ \ \ \ \ \ \ \ \ :\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00166}00166\ \textcolor{preprocessor}{\ \ \ ((\_\_CKD\_\_)\ ==\ LL\_TIM\_CLOCKDIVISION\_DIV2)\ ?\ ((uint64\_t)1000000000000U/((\_\_TIMCLK\_\_)\ >>\ 1U))\ :\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00167}00167\ \textcolor{preprocessor}{\ \ \ ((uint64\_t)1000000000000U/((\_\_TIMCLK\_\_)\ >>\ 2U)))}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00171}00171\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00172}00172\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00173}00173\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00174}00174\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00178}00178\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00182}00182\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00183}00183\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00184}00184\ \ \ uint16\_t\ Prescaler;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00189}00189\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00190}00190\ \ \ uint32\_t\ CounterMode;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00195}00195\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00196}00196\ \ \ uint32\_t\ Autoreload;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00204}00204\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00205}00205\ \ \ uint32\_t\ ClockDivision;\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00210}00210\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00211}00211\ \ \ uint32\_t\ RepetitionCounter;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00224}00224\ \}\ LL\_TIM\_InitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00225}00225\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00229}00229\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00230}00230\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00231}00231\ \ \ uint32\_t\ OCMode;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00236}00236\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00237}00237\ \ \ uint32\_t\ OCState;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00242}00242\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00243}00243\ \ \ uint32\_t\ OCNState;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00248}00248\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00249}00249\ \ \ uint32\_t\ CompareValue;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00254}00254\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00255}00255\ \ \ uint32\_t\ OCPolarity;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00260}00260\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00261}00261\ \ \ uint32\_t\ OCNPolarity;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00266}00266\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00267}00267\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00268}00268\ \ \ uint32\_t\ OCIdleState;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00273}00273\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00274}00274\ \ \ uint32\_t\ OCNIdleState;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00279}00279\ \}\ LL\_TIM\_OC\_InitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00280}00280\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00284}00284\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00285}00285\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00286}00286\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00287}00287\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00288}00288\ \ \ uint32\_t\ ICPolarity;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00293}00293\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00294}00294\ \ \ uint32\_t\ ICActiveInput;\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00299}00299\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00300}00300\ \ \ uint32\_t\ ICPrescaler;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00305}00305\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00306}00306\ \ \ uint32\_t\ ICFilter;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00311}00311\ \}\ LL\_TIM\_IC\_InitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00312}00312\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00313}00313\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00317}00317\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00318}00318\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00319}00319\ \ \ uint32\_t\ EncoderMode;\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00324}00324\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00325}00325\ \ \ uint32\_t\ IC1Polarity;\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00330}00330\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00331}00331\ \ \ uint32\_t\ IC1ActiveInput;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00336}00336\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00337}00337\ \ \ uint32\_t\ IC1Prescaler;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00342}00342\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00343}00343\ \ \ uint32\_t\ IC1Filter;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00348}00348\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00349}00349\ \ \ uint32\_t\ IC2Polarity;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00354}00354\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00355}00355\ \ \ uint32\_t\ IC2ActiveInput;\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00360}00360\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00361}00361\ \ \ uint32\_t\ IC2Prescaler;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00366}00366\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00367}00367\ \ \ uint32\_t\ IC2Filter;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00372}00372\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00373}00373\ \}\ LL\_TIM\_ENCODER\_InitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00374}00374\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00378}00378\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00379}00379\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00380}00380\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00381}00381\ \ \ uint32\_t\ IC1Polarity;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00386}00386\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00387}00387\ \ \ uint32\_t\ IC1Prescaler;\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00394}00394\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00395}00395\ \ \ uint32\_t\ IC1Filter;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00401}00401\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00402}00402\ \ \ uint32\_t\ CommutationDelay;\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00409}00409\ \}\ LL\_TIM\_HALLSENSOR\_InitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00410}00410\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00414}00414\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00415}00415\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00416}00416\ \ \ uint32\_t\ OSSRState;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00424}00424\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00425}00425\ \ \ uint32\_t\ OSSIState;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00433}00433\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00434}00434\ \ \ uint32\_t\ LockLevel;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00439}00439\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00440}00440\ \ \ uint8\_t\ DeadTime;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00449}00449\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00450}00450\ \ \ uint16\_t\ BreakState;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00458}00458\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00459}00459\ \ \ uint32\_t\ BreakPolarity;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00467}00467\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00468}00468\ \ \ uint32\_t\ AutomaticOutput;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00476}00476\ \}\ LL\_TIM\_BDTR\_InitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00477}00477\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00481}00481\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00482}00482\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00483}00483\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00487}00487\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00492}00492\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_UIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_UIF\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00493}00493\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_CC1IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC1IF\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00494}00494\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_CC2IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC2IF\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00495}00495\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_CC3IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC3IF\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00496}00496\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_CC4IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC4IF\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00497}00497\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_COMIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_COMIF\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00498}00498\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_TIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_TIF\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00499}00499\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_BIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_BIF\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00500}00500\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_CC1OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC1OF\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00501}00501\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_CC2OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC2OF\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00502}00502\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_CC3OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC3OF\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00503}00503\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SR\_CC4OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC4OF\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00507}00507\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00508}00508\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00512}00512\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00513}00513\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BKE\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00517}00517\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00521}00521\ \textcolor{preprocessor}{\#define\ LL\_TIM\_AUTOMATICOUTPUT\_DISABLE\ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00522}00522\ \textcolor{preprocessor}{\#define\ LL\_TIM\_AUTOMATICOUTPUT\_ENABLE\ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_AOE\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00526}00526\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00527}00527\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00532}00532\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DIER\_UIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_UIE\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00533}00533\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DIER\_CC1IE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC1IE\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00534}00534\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DIER\_CC2IE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC2IE\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00535}00535\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DIER\_CC3IE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC3IE\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00536}00536\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DIER\_CC4IE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC4IE\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00537}00537\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DIER\_COMIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_COMIE\ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00538}00538\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DIER\_TIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_TIE\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00539}00539\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DIER\_BIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_BIE\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00543}00543\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00547}00547\ \textcolor{preprocessor}{\#define\ LL\_TIM\_UPDATESOURCE\_REGULAR\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00548}00548\ \textcolor{preprocessor}{\#define\ LL\_TIM\_UPDATESOURCE\_COUNTER\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_URS\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00552}00552\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00556}00556\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ONEPULSEMODE\_SINGLE\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_OPM\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00557}00557\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ONEPULSEMODE\_REPETITIVE\ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00561}00561\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00565}00565\ \textcolor{preprocessor}{\#define\ LL\_TIM\_COUNTERMODE\_UP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00566}00566\ \textcolor{preprocessor}{\#define\ LL\_TIM\_COUNTERMODE\_DOWN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_DIR\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00567}00567\ \textcolor{preprocessor}{\#define\ LL\_TIM\_COUNTERMODE\_CENTER\_DOWN\ \ \ \ \ \ \ \ \ TIM\_CR1\_CMS\_0\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00568}00568\ \textcolor{preprocessor}{\#define\ LL\_TIM\_COUNTERMODE\_CENTER\_UP\ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_CMS\_1\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00569}00569\ \textcolor{preprocessor}{\#define\ LL\_TIM\_COUNTERMODE\_CENTER\_UP\_DOWN\ \ \ \ \ \ TIM\_CR1\_CMS\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00573}00573\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00577}00577\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CLOCKDIVISION\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00578}00578\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CLOCKDIVISION\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_CKD\_0\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00579}00579\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CLOCKDIVISION\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_CKD\_1\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00583}00583\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00587}00587\ \textcolor{preprocessor}{\#define\ LL\_TIM\_COUNTERDIRECTION\_UP\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00588}00588\ \textcolor{preprocessor}{\#define\ LL\_TIM\_COUNTERDIRECTION\_DOWN\ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_DIR\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00592}00592\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00596}00596\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CCUPDATESOURCE\_COMG\_ONLY\ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00597}00597\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CCUPDATESOURCE\_COMG\_AND\_TRGI\ \ \ \ TIM\_CR2\_CCUS\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00601}00601\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00605}00605\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CCDMAREQUEST\_CC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00606}00606\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CCDMAREQUEST\_UPDATE\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_CCDS\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00610}00610\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00614}00614\ \textcolor{preprocessor}{\#define\ LL\_TIM\_LOCKLEVEL\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00615}00615\ \textcolor{preprocessor}{\#define\ LL\_TIM\_LOCKLEVEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_LOCK\_0\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00616}00616\ \textcolor{preprocessor}{\#define\ LL\_TIM\_LOCKLEVEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_LOCK\_1\ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00617}00617\ \textcolor{preprocessor}{\#define\ LL\_TIM\_LOCKLEVEL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_LOCK\ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00621}00621\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00625}00625\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CHANNEL\_CH1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1E\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00626}00626\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CHANNEL\_CH1N\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1NE\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00627}00627\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CHANNEL\_CH2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC2E\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00628}00628\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CHANNEL\_CH2N\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC2NE\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00629}00629\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CHANNEL\_CH3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC3E\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00630}00630\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CHANNEL\_CH3N\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC3NE\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00631}00631\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CHANNEL\_CH4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC4E\ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00635}00635\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00636}00636\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00640}00640\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCSTATE\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00641}00641\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCSTATE\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1E\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00645}00645\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00646}00646\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00650}00650\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_FROZEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00651}00651\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_ACTIVE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1M\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00652}00652\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_INACTIVE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1M\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00653}00653\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_TOGGLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_1\ |\ TIM\_CCMR1\_OC1M\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00654}00654\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_FORCED\_INACTIVE\ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1M\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00655}00655\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_FORCED\_ACTIVE\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_2\ |\ TIM\_CCMR1\_OC1M\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00656}00656\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_PWM1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_2\ |\ TIM\_CCMR1\_OC1M\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00657}00657\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCMODE\_PWM2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_OC1M\_2\ |\ TIM\_CCMR1\_OC1M\_1\ |\ TIM\_CCMR1\_OC1M\_0)\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00661}00661\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00665}00665\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCPOLARITY\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00666}00666\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCPOLARITY\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1P\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00670}00670\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00674}00674\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCIDLESTATE\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00675}00675\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OCIDLESTATE\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS1\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00679}00679\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00680}00680\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00684}00684\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ACTIVEINPUT\_DIRECTTI\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_CC1S\_0\ <<\ 16U)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00685}00685\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ACTIVEINPUT\_INDIRECTTI\ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_CC1S\_1\ <<\ 16U)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00686}00686\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ACTIVEINPUT\_TRC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_CC1S\ <<\ 16U)\ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00690}00690\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00694}00694\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ICPSC\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00695}00695\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ICPSC\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_IC1PSC\_0\ <<\ 16U)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00696}00696\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ICPSC\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_IC1PSC\_1\ <<\ 16U)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00697}00697\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ICPSC\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_IC1PSC\ <<\ 16U)\ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00701}00701\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00705}00705\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00706}00706\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV1\_N2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_IC1F\_0\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00707}00707\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV1\_N4\ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_IC1F\_1\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00708}00708\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV1\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_1\ |\ TIM\_CCMR1\_IC1F\_0)\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00709}00709\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV2\_N6\ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_IC1F\_2\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00710}00710\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV2\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_2\ |\ TIM\_CCMR1\_IC1F\_0)\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00711}00711\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV4\_N6\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_2\ |\ TIM\_CCMR1\_IC1F\_1)\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00712}00712\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV4\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_2\ |\ TIM\_CCMR1\_IC1F\_1\ |\ TIM\_CCMR1\_IC1F\_0)\ <<\ 16U)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00713}00713\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV8\_N6\ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_IC1F\_3\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00714}00714\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV8\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_3\ |\ TIM\_CCMR1\_IC1F\_0)\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00715}00715\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV16\_N5\ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_3\ |\ TIM\_CCMR1\_IC1F\_1)\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00716}00716\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV16\_N6\ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_3\ |\ TIM\_CCMR1\_IC1F\_1\ |\ TIM\_CCMR1\_IC1F\_0)\ <<\ 16U)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00717}00717\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV16\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_3\ |\ TIM\_CCMR1\_IC1F\_2)\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00718}00718\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV32\_N5\ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_3\ |\ TIM\_CCMR1\_IC1F\_2\ |\ TIM\_CCMR1\_IC1F\_0)\ <<\ 16U)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00719}00719\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV32\_N6\ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_CCMR1\_IC1F\_3\ |\ TIM\_CCMR1\_IC1F\_2\ |\ TIM\_CCMR1\_IC1F\_1)\ <<\ 16U)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00720}00720\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_FILTER\_FDIV32\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCMR1\_IC1F\ <<\ 16U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00724}00724\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00728}00728\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_POLARITY\_RISING\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00729}00729\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_POLARITY\_FALLING\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1P\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00730}00730\ \textcolor{preprocessor}{\#define\ LL\_TIM\_IC\_POLARITY\_BOTHEDGE\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CCER\_CC1P\ |\ TIM\_CCER\_CC1NP)\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00734}00734\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00738}00738\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CLOCKSOURCE\_INTERNAL\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00739}00739\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CLOCKSOURCE\_EXT\_MODE1\ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_SMS\_2\ |\ TIM\_SMCR\_SMS\_1\ |\ TIM\_SMCR\_SMS\_0)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00740}00740\ \textcolor{preprocessor}{\#define\ LL\_TIM\_CLOCKSOURCE\_EXT\_MODE2\ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ECE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00744}00744\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00748}00748\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ENCODERMODE\_X2\_TI1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_SMS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00749}00749\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ENCODERMODE\_X2\_TI2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_SMS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00750}00750\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ENCODERMODE\_X4\_TI12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_SMS\_1\ |\ TIM\_SMCR\_SMS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00754}00754\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00758}00758\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO\_RESET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00759}00759\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00760}00760\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO\_UPDATE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00761}00761\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO\_CC1IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS\_1\ |\ TIM\_CR2\_MMS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00762}00762\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO\_OC1REF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00763}00763\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO\_OC2REF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS\_2\ |\ TIM\_CR2\_MMS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00764}00764\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO\_OC3REF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS\_2\ |\ TIM\_CR2\_MMS\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00765}00765\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TRGO\_OC4REF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_CR2\_MMS\_2\ |\ TIM\_CR2\_MMS\_1\ |\ TIM\_CR2\_MMS\_0)\ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00769}00769\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00770}00770\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00774}00774\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SLAVEMODE\_DISABLED\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00775}00775\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SLAVEMODE\_RESET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_SMS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00776}00776\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SLAVEMODE\_GATED\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_SMS\_2\ |\ TIM\_SMCR\_SMS\_0)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00777}00777\ \textcolor{preprocessor}{\#define\ LL\_TIM\_SLAVEMODE\_TRIGGER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_SMS\_2\ |\ TIM\_SMCR\_SMS\_1)\ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00781}00781\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00785}00785\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TS\_ITR0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00786}00786\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TS\_ITR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_TS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00787}00787\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TS\_ITR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_TS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00788}00788\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TS\_ITR3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_TS\_0\ |\ TIM\_SMCR\_TS\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00789}00789\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TS\_TI1F\_ED\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_TS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00790}00790\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TS\_TI1FP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_TS\_2\ |\ TIM\_SMCR\_TS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00791}00791\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TS\_TI2FP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_TS\_2\ |\ TIM\_SMCR\_TS\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00792}00792\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TS\_ETRF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_TS\_2\ |\ TIM\_SMCR\_TS\_1\ |\ TIM\_SMCR\_TS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00796}00796\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00800}00800\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_POLARITY\_NONINVERTED\ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00801}00801\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_POLARITY\_INVERTED\ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETP\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00805}00805\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00809}00809\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_PRESCALER\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00810}00810\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_PRESCALER\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETPS\_0\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00811}00811\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_PRESCALER\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETPS\_1\ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00812}00812\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_PRESCALER\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETPS\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00816}00816\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00820}00820\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00821}00821\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV1\_N2\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETF\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00822}00822\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV1\_N4\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETF\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00823}00823\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV1\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_1\ |\ TIM\_SMCR\_ETF\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00824}00824\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV2\_N6\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETF\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00825}00825\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV2\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_2\ |\ TIM\_SMCR\_ETF\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00826}00826\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV4\_N6\ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_2\ |\ TIM\_SMCR\_ETF\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00827}00827\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV4\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_2\ |\ TIM\_SMCR\_ETF\_1\ |\ TIM\_SMCR\_ETF\_0)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00828}00828\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV8\_N6\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETF\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00829}00829\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV8\_N8\ \ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_3\ |\ TIM\_SMCR\_ETF\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00830}00830\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV16\_N5\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_3\ |\ TIM\_SMCR\_ETF\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00831}00831\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV16\_N6\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_3\ |\ TIM\_SMCR\_ETF\_1\ |\ TIM\_SMCR\_ETF\_0)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00832}00832\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV16\_N8\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_3\ |\ TIM\_SMCR\_ETF\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00833}00833\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV32\_N5\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_3\ |\ TIM\_SMCR\_ETF\_2\ |\ TIM\_SMCR\_ETF\_0)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00834}00834\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV32\_N6\ \ \ \ \ \ \ \ \ \ \ \ (TIM\_SMCR\_ETF\_3\ |\ TIM\_SMCR\_ETF\_2\ |\ TIM\_SMCR\_ETF\_1)\ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00835}00835\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ETR\_FILTER\_FDIV32\_N8\ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00839}00839\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00840}00840\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00844}00844\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_POLARITY\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00845}00845\ \textcolor{preprocessor}{\#define\ LL\_TIM\_BREAK\_POLARITY\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BKP\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00849}00849\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00850}00850\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00851}00851\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00852}00852\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00856}00856\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OSSI\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00857}00857\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OSSI\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_OSSI\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00861}00861\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00865}00865\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OSSR\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00866}00866\ \textcolor{preprocessor}{\#define\ LL\_TIM\_OSSR\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_OSSR\ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00870}00870\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00871}00871\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00875}00875\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CR1\ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00876}00876\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CR2\ \ \ \ \ \ \ \ \ \ \ TIM\_DCR\_DBA\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00877}00877\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_SMCR\ \ \ \ \ \ \ \ \ \ TIM\_DCR\_DBA\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00878}00878\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_DIER\ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_1\ |\ \ TIM\_DCR\_DBA\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00879}00879\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_SR\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DCR\_DBA\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00880}00880\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_EGR\ \ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_2\ |\ TIM\_DCR\_DBA\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00881}00881\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CCMR1\ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_2\ |\ TIM\_DCR\_DBA\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00882}00882\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CCMR2\ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_2\ |\ TIM\_DCR\_DBA\_1\ |\ TIM\_DCR\_DBA\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00883}00883\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CCER\ \ \ \ \ \ \ \ \ \ TIM\_DCR\_DBA\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00884}00884\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CNT\ \ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_3\ |\ TIM\_DCR\_DBA\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00885}00885\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_PSC\ \ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_3\ |\ TIM\_DCR\_DBA\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00886}00886\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_ARR\ \ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_3\ |\ TIM\_DCR\_DBA\_1\ |\ TIM\_DCR\_DBA\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00887}00887\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_RCR\ \ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_3\ |\ TIM\_DCR\_DBA\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00888}00888\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CCR1\ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_3\ |\ TIM\_DCR\_DBA\_2\ |\ TIM\_DCR\_DBA\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00889}00889\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CCR2\ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_3\ |\ TIM\_DCR\_DBA\_2\ |\ TIM\_DCR\_DBA\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00890}00890\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CCR3\ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_3\ |\ TIM\_DCR\_DBA\_2\ |\ TIM\_DCR\_DBA\_1\ |\ TIM\_DCR\_DBA\_0)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00891}00891\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_CCR4\ \ \ \ \ \ \ \ \ \ TIM\_DCR\_DBA\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00892}00892\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_BASEADDR\_BDTR\ \ \ \ \ \ \ \ \ \ (TIM\_DCR\_DBA\_4\ |\ TIM\_DCR\_DBA\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00896}00896\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00900}00900\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_1TRANSFER\ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00901}00901\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_2TRANSFERS\ \ \ \ \ \ TIM\_DCR\_DBL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00902}00902\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_3TRANSFERS\ \ \ \ \ \ TIM\_DCR\_DBL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00903}00903\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_4TRANSFERS\ \ \ \ \ \ (TIM\_DCR\_DBL\_1\ |\ \ TIM\_DCR\_DBL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00904}00904\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_5TRANSFERS\ \ \ \ \ \ TIM\_DCR\_DBL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00905}00905\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_6TRANSFERS\ \ \ \ \ \ (TIM\_DCR\_DBL\_2\ |\ TIM\_DCR\_DBL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00906}00906\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_7TRANSFERS\ \ \ \ \ \ (TIM\_DCR\_DBL\_2\ |\ TIM\_DCR\_DBL\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00907}00907\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_8TRANSFERS\ \ \ \ \ \ (TIM\_DCR\_DBL\_2\ |\ TIM\_DCR\_DBL\_1\ |\ TIM\_DCR\_DBL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00908}00908\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_9TRANSFERS\ \ \ \ \ \ TIM\_DCR\_DBL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00909}00909\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_10TRANSFERS\ \ \ \ \ (TIM\_DCR\_DBL\_3\ |\ TIM\_DCR\_DBL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00910}00910\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_11TRANSFERS\ \ \ \ \ (TIM\_DCR\_DBL\_3\ |\ TIM\_DCR\_DBL\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00911}00911\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_12TRANSFERS\ \ \ \ \ (TIM\_DCR\_DBL\_3\ |\ TIM\_DCR\_DBL\_1\ |\ TIM\_DCR\_DBL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00912}00912\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_13TRANSFERS\ \ \ \ \ (TIM\_DCR\_DBL\_3\ |\ TIM\_DCR\_DBL\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00913}00913\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_14TRANSFERS\ \ \ \ \ (TIM\_DCR\_DBL\_3\ |\ TIM\_DCR\_DBL\_2\ |\ TIM\_DCR\_DBL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00914}00914\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_15TRANSFERS\ \ \ \ \ (TIM\_DCR\_DBL\_3\ |\ TIM\_DCR\_DBL\_2\ |\ TIM\_DCR\_DBL\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00915}00915\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_16TRANSFERS\ \ \ \ \ (TIM\_DCR\_DBL\_3\ |\ TIM\_DCR\_DBL\_2\ |\ TIM\_DCR\_DBL\_1\ |\ TIM\_DCR\_DBL\_0)\ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00916}00916\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_17TRANSFERS\ \ \ \ \ TIM\_DCR\_DBL\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00917}00917\ \textcolor{preprocessor}{\#define\ LL\_TIM\_DMABURST\_LENGTH\_18TRANSFERS\ \ \ \ \ (TIM\_DCR\_DBL\_4\ |\ \ TIM\_DCR\_DBL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00921}00921\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00922}00922\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00926}00926\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM2\_ITR1\_RMP\_TIM8\_TRGO\ \ \ \ TIM2\_OR\_RMP\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00927}00927\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM2\_ITR1\_RMP\_ETH\_PTP\ \ \ \ \ \ (TIM\_OR\_ITR1\_RMP\_0\ |\ TIM2\_OR\_RMP\_MASK)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00928}00928\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM2\_ITR1\_RMP\_OTG\_FS\_SOF\ \ \ (TIM\_OR\_ITR1\_RMP\_1\ |\ TIM2\_OR\_RMP\_MASK)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00929}00929\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM2\_ITR1\_RMP\_OTG\_HS\_SOF\ \ \ (TIM\_OR\_ITR1\_RMP\ |\ TIM2\_OR\_RMP\_MASK)\ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00933}00933\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00937}00937\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM5\_TI4\_RMP\_GPIO\ \ \ \ \ \ \ \ TIM5\_OR\_RMP\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00938}00938\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM5\_TI4\_RMP\_LSI\ \ \ \ \ \ \ \ \ (TIM\_OR\_TI4\_RMP\_0\ |\ TIM5\_OR\_RMP\_MASK)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00939}00939\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM5\_TI4\_RMP\_LSE\ \ \ \ \ \ \ \ \ (TIM\_OR\_TI4\_RMP\_1\ |\ TIM5\_OR\_RMP\_MASK)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00940}00940\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM5\_TI4\_RMP\_RTC\ \ \ \ \ \ \ \ \ (TIM\_OR\_TI4\_RMP\ |\ TIM5\_OR\_RMP\_MASK)\ \ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00944}00944\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00948}00948\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM11\_TI1\_RMP\_GPIO\ \ \ \ \ \ \ \ TIM11\_OR\_RMP\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00949}00949\ \textcolor{preprocessor}{\#if\ defined(SPDIFRX)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00950}00950\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM11\_TI1\_RMP\_SPDIFRX\ \ \ \ \ (TIM\_OR\_TI1\_RMP\_0\ |\ TIM11\_OR\_RMP\_MASK)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00951}00951\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00952}00952\ \textcolor{comment}{/*\ Legacy\ define\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00953}00953\ \textcolor{preprocessor}{\#define\ \ LL\_TIM\_TIM11\_TI1\_RMP\_GPIO1\ \ \ \ \ \ LL\_TIM\_TIM11\_TI1\_RMP\_SPDIFRX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00954}00954\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00955}00955\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00956}00956\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM11\_TI1\_RMP\_GPIO1\ \ \ \ \ \ \ (TIM\_OR\_TI1\_RMP\_0\ |\ TIM11\_OR\_RMP\_MASK)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00957}00957\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPDIFRX\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00958}00958\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM11\_TI1\_RMP\_GPIO2\ \ \ \ \ \ \ (TIM\_OR\_TI1\_RMP\ \ \ |\ TIM11\_OR\_RMP\_MASK)\ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00959}00959\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM11\_TI1\_RMP\_HSE\_RTC\ \ \ \ \ (TIM\_OR\_TI1\_RMP\_1\ |\ TIM11\_OR\_RMP\_MASK)\ \ \ \ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00963}00963\ \textcolor{preprocessor}{\#if\ defined(LPTIM\_OR\_TIM1\_ITR2\_RMP)\ \&\&\ defined(LPTIM\_OR\_TIM5\_ITR1\_RMP)\ \&\&\ defined(LPTIM\_OR\_TIM9\_ITR1\_RMP)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00964}00964\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00965}00965\ \textcolor{preprocessor}{\#define\ LL\_TIM\_LPTIM\_REMAP\_MASK\ \ \ \ \ \ \ \ \ \ \ 0x10000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00966}00966\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00967}00967\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM9\_ITR1\_RMP\_TIM3\_TRGO\ \ \ \ LL\_TIM\_LPTIM\_REMAP\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00968}00968\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM9\_ITR1\_RMP\_LPTIM\ \ \ \ \ \ \ (LL\_TIM\_LPTIM\_REMAP\_MASK\ |\ LPTIM\_OR\_TIM9\_ITR1\_RMP)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00969}00969\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00970}00970\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM5\_ITR1\_RMP\_TIM3\_TRGO\ \ \ \ LL\_TIM\_LPTIM\_REMAP\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00971}00971\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM5\_ITR1\_RMP\_LPTIM\ \ \ \ \ \ \ (LL\_TIM\_LPTIM\_REMAP\_MASK\ |\ LPTIM\_OR\_TIM5\_ITR1\_RMP)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00972}00972\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00973}00973\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM1\_ITR2\_RMP\_TIM3\_TRGO\ \ \ \ LL\_TIM\_LPTIM\_REMAP\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00974}00974\ \textcolor{preprocessor}{\#define\ LL\_TIM\_TIM1\_ITR2\_RMP\_LPTIM\ \ \ \ \ \ \ (LL\_TIM\_LPTIM\_REMAP\_MASK\ |\ LPTIM\_OR\_TIM1\_ITR2\_RMP)\ \ \ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00975}00975\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00976}00976\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPTIM\_OR\_TIM1\_ITR2\_RMP\ \&\&\ \ LPTIM\_OR\_TIM5\_ITR1\_RMP\ \&\&\ LPTIM\_OR\_TIM9\_ITR1\_RMP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00977}00977\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00978}00978\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00982}00982\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00983}00983\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00987}00987\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00998}00998\ \textcolor{preprocessor}{\#define\ LL\_TIM\_WriteReg(\_\_INSTANCE\_\_,\ \_\_REG\_\_,\ \_\_VALUE\_\_)\ WRITE\_REG((\_\_INSTANCE\_\_)-\/>\_\_REG\_\_,\ (\_\_VALUE\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l00999}00999\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01006}01006\ \textcolor{preprocessor}{\#define\ LL\_TIM\_ReadReg(\_\_INSTANCE\_\_,\ \_\_REG\_\_)\ READ\_REG((\_\_INSTANCE\_\_)-\/>\_\_REG\_\_)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01010}01010\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01022}01022\ \textcolor{preprocessor}{\#define\ \_\_LL\_TIM\_CALC\_DEADTIME(\_\_TIMCLK\_\_,\ \_\_CKD\_\_,\ \_\_DT\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01023}01023\ \textcolor{preprocessor}{\ \ (\ (((uint64\_t)((\_\_DT\_\_)*1000U))\ <\ ((DT\_DELAY\_1+1U)\ *\ TIM\_CALC\_DTS((\_\_TIMCLK\_\_),\ (\_\_CKD\_\_))))\ \ \ \ ?\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01024}01024\ \textcolor{preprocessor}{\ \ \ \ (uint8\_t)(((uint64\_t)((\_\_DT\_\_)*1000U)\ /\ TIM\_CALC\_DTS((\_\_TIMCLK\_\_),\ (\_\_CKD\_\_)))\ \ \&\ DT\_DELAY\_1)\ :\ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01025}01025\ \textcolor{preprocessor}{\ \ \ \ (((uint64\_t)((\_\_DT\_\_)*1000U))\ <\ ((64U\ +\ (DT\_DELAY\_2+1U))\ *\ 2U\ *\ TIM\_CALC\_DTS((\_\_TIMCLK\_\_),\ (\_\_CKD\_\_))))\ \ ?\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01026}01026\ \textcolor{preprocessor}{\ \ \ \ (uint8\_t)(DT\_RANGE\_2\ |\ ((uint8\_t)((uint8\_t)((((uint64\_t)((\_\_DT\_\_)*1000U))/\ TIM\_CALC\_DTS((\_\_TIMCLK\_\_),\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01027}01027\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_CKD\_\_)))\ >>\ 1U)\ -\/\ (uint8\_t)\ 64)\ \&\ DT\_DELAY\_2))\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01028}01028\ \textcolor{preprocessor}{\ \ \ \ (((uint64\_t)((\_\_DT\_\_)*1000U))\ <\ ((32U\ +\ (DT\_DELAY\_3+1U))\ *\ 8U\ *\ TIM\_CALC\_DTS((\_\_TIMCLK\_\_),\ (\_\_CKD\_\_))))\ \ ?\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01029}01029\ \textcolor{preprocessor}{\ \ \ \ (uint8\_t)(DT\_RANGE\_3\ |\ ((uint8\_t)((uint8\_t)(((((uint64\_t)(\_\_DT\_\_)*1000U))/\ TIM\_CALC\_DTS((\_\_TIMCLK\_\_),\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01030}01030\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_CKD\_\_)))\ >>\ 3U)\ -\/\ (uint8\_t)\ 32)\ \&\ DT\_DELAY\_3))\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01031}01031\ \textcolor{preprocessor}{\ \ \ \ (((uint64\_t)((\_\_DT\_\_)*1000U))\ <\ ((32U\ +\ (DT\_DELAY\_4+1U))\ *\ 16U\ *\ TIM\_CALC\_DTS((\_\_TIMCLK\_\_),\ (\_\_CKD\_\_))))\ ?\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01032}01032\ \textcolor{preprocessor}{\ \ \ \ (uint8\_t)(DT\_RANGE\_4\ |\ ((uint8\_t)((uint8\_t)(((((uint64\_t)(\_\_DT\_\_)*1000U))/\ TIM\_CALC\_DTS((\_\_TIMCLK\_\_),\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01033}01033\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_CKD\_\_)))\ >>\ 4U)\ -\/\ (uint8\_t)\ 32)\ \&\ DT\_DELAY\_4))\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01034}01034\ \textcolor{preprocessor}{\ \ \ \ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01035}01035\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01043}01043\ \textcolor{preprocessor}{\#define\ \_\_LL\_TIM\_CALC\_PSC(\_\_TIMCLK\_\_,\ \_\_CNTCLK\_\_)\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01044}01044\ \textcolor{preprocessor}{\ \ (((\_\_TIMCLK\_\_)\ >=\ (\_\_CNTCLK\_\_))\ ?\ (uint32\_t)((((\_\_TIMCLK\_\_)\ +\ (\_\_CNTCLK\_\_)/2U)/(\_\_CNTCLK\_\_))\ -\/\ 1U)\ :\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01045}01045\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01054}01054\ \textcolor{preprocessor}{\#define\ \_\_LL\_TIM\_CALC\_ARR(\_\_TIMCLK\_\_,\ \_\_PSC\_\_,\ \_\_FREQ\_\_)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01055}01055\ \textcolor{preprocessor}{\ \ ((((\_\_TIMCLK\_\_)/((\_\_PSC\_\_)\ +\ 1U))\ >=\ (\_\_FREQ\_\_))\ ?\ (((\_\_TIMCLK\_\_)/((\_\_FREQ\_\_)\ *\ ((\_\_PSC\_\_)\ +\ 1U)))\ -\/\ 1U)\ :\ 0U)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01056}01056\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01066}01066\ \textcolor{preprocessor}{\#define\ \_\_LL\_TIM\_CALC\_DELAY(\_\_TIMCLK\_\_,\ \_\_PSC\_\_,\ \_\_DELAY\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01067}01067\ \textcolor{preprocessor}{\ \ ((uint32\_t)(((uint64\_t)(\_\_TIMCLK\_\_)\ *\ (uint64\_t)(\_\_DELAY\_\_))\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01068}01068\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ /\ ((uint64\_t)1000000U\ *\ (uint64\_t)((\_\_PSC\_\_)\ +\ 1U))))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01069}01069\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01080}01080\ \textcolor{preprocessor}{\#define\ \_\_LL\_TIM\_CALC\_PULSE(\_\_TIMCLK\_\_,\ \_\_PSC\_\_,\ \_\_DELAY\_\_,\ \_\_PULSE\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01081}01081\ \textcolor{preprocessor}{\ \ ((uint32\_t)(\_\_LL\_TIM\_CALC\_DELAY((\_\_TIMCLK\_\_),\ (\_\_PSC\_\_),\ (\_\_PULSE\_\_))\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01082}01082\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ +\ \_\_LL\_TIM\_CALC\_DELAY((\_\_TIMCLK\_\_),\ (\_\_PSC\_\_),\ (\_\_DELAY\_\_))))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01083}01083\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01094}01094\ \textcolor{preprocessor}{\#define\ \_\_LL\_TIM\_GET\_ICPSC\_RATIO(\_\_ICPSC\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01095}01095\ \textcolor{preprocessor}{\ \ ((uint32\_t)(0x01U\ <<\ (((\_\_ICPSC\_\_)\ >>\ 16U)\ >>\ TIM\_CCMR1\_IC1PSC\_Pos)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01096}01096\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01097}01097\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01101}01101\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01102}01102\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01106}01106\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01116}01116\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableCounter(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01117}01117\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01118}01118\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d86355e5e3b399ed45e1ca83abed2a}{TIM\_CR1\_CEN}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01119}01119\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01120}01120\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01127}01127\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableCounter(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01128}01128\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01129}01129\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d86355e5e3b399ed45e1ca83abed2a}{TIM\_CR1\_CEN}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01130}01130\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01131}01131\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01138}01138\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledCounter(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01139}01139\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01140}01140\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d86355e5e3b399ed45e1ca83abed2a}{TIM\_CR1\_CEN}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d86355e5e3b399ed45e1ca83abed2a}{TIM\_CR1\_CEN}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01141}01141\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01142}01142\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01149}01149\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableUpdateEvent(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01150}01150\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01151}01151\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f2a9f0cf7b60e3c623af451f141f3c}{TIM\_CR1\_UDIS}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01152}01152\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01153}01153\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01160}01160\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableUpdateEvent(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01161}01161\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01162}01162\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f2a9f0cf7b60e3c623af451f141f3c}{TIM\_CR1\_UDIS}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01163}01163\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01164}01164\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01171}01171\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledUpdateEvent(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01172}01172\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01173}01173\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f2a9f0cf7b60e3c623af451f141f3c}{TIM\_CR1\_UDIS}})\ ==\ (uint32\_t)\mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01174}01174\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01175}01175\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01192}01192\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetUpdateSource(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ UpdateSource)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01193}01193\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01194}01194\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06c997c2c23e8bef7ca07579762c113b}{TIM\_CR1\_URS}},\ UpdateSource);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01195}01195\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01196}01196\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01205}01205\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_GetUpdateSource(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01206}01206\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01207}01207\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06c997c2c23e8bef7ca07579762c113b}{TIM\_CR1\_URS}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01208}01208\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01209}01209\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01219}01219\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetOnePulseMode(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ OnePulseMode)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01220}01220\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01221}01221\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d3d1488296350af6d36fbbf71905d29}{TIM\_CR1\_OPM}},\ OnePulseMode);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01222}01222\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01223}01223\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01232}01232\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_GetOnePulseMode(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01233}01233\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01234}01234\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d3d1488296350af6d36fbbf71905d29}{TIM\_CR1\_OPM}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01235}01235\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01236}01236\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01256}01256\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetCounterMode(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ CounterMode)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01257}01257\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01258}01258\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea10770904af189f3aaeb97b45722aa}{TIM\_CR1\_DIR}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga352b3c389bde13dd6049de0afdd874f1}{TIM\_CR1\_CMS}}),\ CounterMode);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01259}01259\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01260}01260\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01276}01276\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_GetCounterMode(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01277}01277\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01278}01278\ \ \ uint32\_t\ counter\_mode;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01279}01279\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01280}01280\ \ \ counter\_mode\ =\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga352b3c389bde13dd6049de0afdd874f1}{TIM\_CR1\_CMS}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01281}01281\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01282}01282\ \ \ \textcolor{keywordflow}{if}\ (counter\_mode\ ==\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01283}01283\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01284}01284\ \ \ \ \ counter\_mode\ =\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea10770904af189f3aaeb97b45722aa}{TIM\_CR1\_DIR}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01285}01285\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01286}01286\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01287}01287\ \ \ \textcolor{keywordflow}{return}\ counter\_mode;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01288}01288\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01289}01289\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01296}01296\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableARRPreload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01297}01297\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01298}01298\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{TIM\_CR1\_ARPE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01299}01299\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01300}01300\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01307}01307\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableARRPreload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01308}01308\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01309}01309\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{TIM\_CR1\_ARPE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01310}01310\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01311}01311\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01318}01318\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledARRPreload(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01319}01319\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01320}01320\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{TIM\_CR1\_ARPE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{TIM\_CR1\_ARPE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01321}01321\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01322}01322\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01337}01337\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetClockDivision(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ ClockDivision)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01338}01338\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01339}01339\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacacc4ff7e5b75fd2e4e6b672ccd33a72}{TIM\_CR1\_CKD}},\ ClockDivision);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01340}01340\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01341}01341\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01355}01355\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_GetClockDivision(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01356}01356\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01357}01357\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacacc4ff7e5b75fd2e4e6b672ccd33a72}{TIM\_CR1\_CKD}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01358}01358\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01359}01359\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01369}01369\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetCounter(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Counter)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01370}01370\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01371}01371\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a6095a27d764d06750fc0d642e08f8b2a}{CNT}},\ Counter);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01372}01372\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01373}01373\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01382}01382\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_GetCounter(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01383}01383\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01384}01384\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a6095a27d764d06750fc0d642e08f8b2a}{CNT}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01385}01385\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01386}01386\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01395}01395\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_GetDirection(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01396}01396\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01397}01397\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea10770904af189f3aaeb97b45722aa}{TIM\_CR1\_DIR}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01398}01398\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01399}01399\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01411}01411\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetPrescaler(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Prescaler)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01412}01412\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01413}01413\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9d4c753f09cbffdbe5c55008f0e8b180}{PSC}},\ Prescaler);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01414}01414\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01415}01415\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01422}01422\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_GetPrescaler(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01423}01423\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01424}01424\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a9d4c753f09cbffdbe5c55008f0e8b180}{PSC}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01425}01425\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01426}01426\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01438}01438\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetAutoReload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ AutoReload)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01439}01439\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01440}01440\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af17f19bb4aeea3cc14fa73dfa7772cb8}{ARR}},\ AutoReload);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01441}01441\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01442}01442\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01451}01451\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_GetAutoReload(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01452}01452\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01453}01453\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af17f19bb4aeea3cc14fa73dfa7772cb8}{ARR}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01454}01454\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01455}01455\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01465}01465\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetRepetitionCounter(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ RepetitionCounter)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01466}01466\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01467}01467\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_aa1b1b7107fcf35abe39d20f5dfc230ee}{RCR}},\ RepetitionCounter);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01468}01468\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01469}01469\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01478}01478\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_GetRepetitionCounter(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01479}01479\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01480}01480\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_aa1b1b7107fcf35abe39d20f5dfc230ee}{RCR}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01481}01481\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01482}01482\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01486}01486\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01501}01501\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_CC\_EnablePreload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01502}01502\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01503}01503\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae22c9c1197107d6fa629f419a29541e}{TIM\_CR2\_CCPC}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01504}01504\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01505}01505\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01514}01514\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_CC\_DisablePreload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01515}01515\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01516}01516\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae22c9c1197107d6fa629f419a29541e}{TIM\_CR2\_CCPC}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01517}01517\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01518}01518\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01525}01525\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_CC\_IsEnabledPreload(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01526}01526\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01527}01527\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae22c9c1197107d6fa629f419a29541e}{TIM\_CR2\_CCPC}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae22c9c1197107d6fa629f419a29541e}{TIM\_CR2\_CCPC}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01528}01528\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01529}01529\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01541}01541\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_CC\_SetUpdate(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ CCUpdateSource)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01542}01542\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01543}01543\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0328c1339b2b1633ef7a8db4c02d0d5}{TIM\_CR2\_CCUS}},\ CCUpdateSource);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01544}01544\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01545}01545\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01555}01555\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_CC\_SetDMAReqTrigger(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ DMAReqTrigger)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01556}01556\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01557}01557\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade656832d3ec303a2a7a422638dd560e}{TIM\_CR2\_CCDS}},\ DMAReqTrigger);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01558}01558\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01559}01559\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01568}01568\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_CC\_GetDMAReqTrigger(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01569}01569\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01570}01570\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade656832d3ec303a2a7a422638dd560e}{TIM\_CR2\_CCDS}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01571}01571\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01572}01572\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01587}01587\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_CC\_SetLockLevel(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ LockLevel)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01588}01588\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01589}01589\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e4215d17f0548dfcf0b15fe4d0f4651}{TIM\_BDTR\_LOCK}},\ LockLevel);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01590}01590\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01591}01591\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01612}01612\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_CC\_EnableChannel(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channels)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01613}01613\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01614}01614\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}},\ Channels);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01615}01615\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01616}01616\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01637}01637\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_CC\_DisableChannel(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channels)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01638}01638\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01639}01639\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}},\ Channels);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01640}01640\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01641}01641\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01662}01662\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_CC\_IsEnabledChannel(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channels)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01663}01663\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01664}01664\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}},\ Channels)\ ==\ (Channels))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01665}01665\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01666}01666\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01670}01670\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01699}01699\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_ConfigOutput(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ Configuration)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01700}01700\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01701}01701\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01702}01702\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01703}01703\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(*pReg,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}}\ <<\ SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01704}01704\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}},\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}}\ <<\ SHIFT\_TAB\_CCxP[iChannel]),}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01705}01705\ \ \ \ \ \ \ \ \ \ \ \ \ \ (Configuration\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}})\ <<\ SHIFT\_TAB\_CCxP[iChannel]);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01706}01706\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b26bf058f88d771c33aff85ec89358}{TIM\_CR2\_OIS1}}\ <<\ SHIFT\_TAB\_OISx[iChannel]),}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01707}01707\ \ \ \ \ \ \ \ \ \ \ \ \ \ (Configuration\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b26bf058f88d771c33aff85ec89358}{TIM\_CR2\_OIS1}})\ <<\ SHIFT\_TAB\_OISx[iChannel]);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01708}01708\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01709}01709\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01734}01734\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_SetMode(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ Mode)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01735}01735\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01736}01736\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01737}01737\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01738}01738\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*pReg,\ ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ddb3dc889733e71d812baa3873cb13b}{TIM\_CCMR1\_OC1M}}\ \ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}})\ <<\ SHIFT\_TAB\_OCxx[iChannel]),\ Mode\ <<\ SHIFT\_TAB\_OCxx[iChannel]);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01739}01739\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01740}01740\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01763}01763\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_OC\_GetMode(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01764}01764\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01765}01765\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01766}01766\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01767}01767\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*pReg,\ ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ddb3dc889733e71d812baa3873cb13b}{TIM\_CCMR1\_OC1M}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}})\ <<\ SHIFT\_TAB\_OCxx[iChannel]))\ >>\ SHIFT\_TAB\_OCxx[iChannel]);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01768}01768\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01769}01769\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01793}01793\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_SetPolarity(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ Polarity)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01794}01794\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01795}01795\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01796}01796\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}},\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}}\ <<\ SHIFT\_TAB\_CCxP[iChannel]),\ \ Polarity\ <<\ SHIFT\_TAB\_CCxP[iChannel]);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01797}01797\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01798}01798\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01821}01821\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_OC\_GetPolarity(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01822}01822\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01823}01823\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01824}01824\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}},\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}}\ <<\ SHIFT\_TAB\_CCxP[iChannel]))\ >>\ SHIFT\_TAB\_CCxP[iChannel]);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01825}01825\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01826}01826\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01854}01854\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_SetIdleState(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ IdleState)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01855}01855\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01856}01856\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01857}01857\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b26bf058f88d771c33aff85ec89358}{TIM\_CR2\_OIS1}}\ <<\ SHIFT\_TAB\_OISx[iChannel]),\ \ IdleState\ <<\ SHIFT\_TAB\_OISx[iChannel]);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01858}01858\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01859}01859\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01882}01882\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_OC\_GetIdleState(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01883}01883\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01884}01884\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01885}01885\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b26bf058f88d771c33aff85ec89358}{TIM\_CR2\_OIS1}}\ <<\ SHIFT\_TAB\_OISx[iChannel]))\ >>\ SHIFT\_TAB\_OISx[iChannel]);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01886}01886\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01887}01887\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01903}01903\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_EnableFast(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01904}01904\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01905}01905\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01906}01906\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01907}01907\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(*pReg,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c5878e85ce02c22d8a374deebd1b6e}{TIM\_CCMR1\_OC1FE}}\ <<\ SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01908}01908\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01909}01909\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01910}01910\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01925}01925\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_DisableFast(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01926}01926\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01927}01927\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01928}01928\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01929}01929\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(*pReg,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c5878e85ce02c22d8a374deebd1b6e}{TIM\_CCMR1\_OC1FE}}\ <<\ SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01930}01930\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01931}01931\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01932}01932\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01947}01947\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_OC\_IsEnabledFast(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01948}01948\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01949}01949\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01950}01950\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01951}01951\ \ \ uint32\_t\ bitfield\ =\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c5878e85ce02c22d8a374deebd1b6e}{TIM\_CCMR1\_OC1FE}}\ <<\ SHIFT\_TAB\_OCxx[iChannel];}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01952}01952\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*pReg,\ bitfield)\ ==\ bitfield)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01953}01953\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01954}01954\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01969}01969\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_EnablePreload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01970}01970\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01971}01971\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01972}01972\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01973}01973\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(*pReg,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa54ddf87a4b339881a8d5368ec80eb}{TIM\_CCMR1\_OC1PE}}\ <<\ SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01974}01974\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01975}01975\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01990}01990\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_DisablePreload(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01991}01991\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01992}01992\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01993}01993\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01994}01994\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(*pReg,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa54ddf87a4b339881a8d5368ec80eb}{TIM\_CCMR1\_OC1PE}}\ <<\ SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01995}01995\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l01996}01996\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02011}02011\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_OC\_IsEnabledPreload(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02012}02012\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02013}02013\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02014}02014\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02015}02015\ \ \ uint32\_t\ bitfield\ =\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa54ddf87a4b339881a8d5368ec80eb}{TIM\_CCMR1\_OC1PE}}\ <<\ SHIFT\_TAB\_OCxx[iChannel];}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02016}02016\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*pReg,\ bitfield)\ ==\ bitfield)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02017}02017\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02018}02018\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02036}02036\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_EnableClear(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02037}02037\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02038}02038\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02039}02039\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02040}02040\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(*pReg,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f44c50cf9928d2afab014e2ca29baba}{TIM\_CCMR1\_OC1CE}}\ <<\ SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02041}02041\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02042}02042\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02059}02059\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_DisableClear(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02060}02060\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02061}02061\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02062}02062\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02063}02063\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(*pReg,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f44c50cf9928d2afab014e2ca29baba}{TIM\_CCMR1\_OC1CE}}\ <<\ SHIFT\_TAB\_OCxx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02064}02064\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02065}02065\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02084}02084\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_OC\_IsEnabledClear(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02085}02085\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02086}02086\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02087}02087\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02088}02088\ \ \ uint32\_t\ bitfield\ =\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f44c50cf9928d2afab014e2ca29baba}{TIM\_CCMR1\_OC1CE}}\ <<\ SHIFT\_TAB\_OCxx[iChannel];}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02089}02089\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*pReg,\ bitfield)\ ==\ bitfield)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02090}02090\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02091}02091\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02103}02103\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_SetDeadTime(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ DeadTime)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02104}02104\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02105}02105\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcf985e9c78f15e1e44b2bc4d2bafc67}{TIM\_BDTR\_DTG}},\ DeadTime);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02106}02106\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02107}02107\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02120}02120\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_SetCompareCH1(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ CompareValue)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02121}02121\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02122}02122\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adab1e24ef769bbcb3e3769feae192ffb}{CCR1}},\ CompareValue);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02123}02123\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02124}02124\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02137}02137\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_SetCompareCH2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ CompareValue)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02138}02138\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02139}02139\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab90aa584f07eeeac364a67f5e05faa93}{CCR2}},\ CompareValue);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02140}02140\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02141}02141\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02154}02154\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_SetCompareCH3(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ CompareValue)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02155}02155\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02156}02156\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a27a478cc47a3dff478555ccb985b06a2}{CCR3}},\ CompareValue);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02157}02157\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02158}02158\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02171}02171\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_SetCompareCH4(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ CompareValue)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02172}02172\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02173}02173\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a85fdb75569bd7ea26fa48544786535be}{CCR4}},\ CompareValue);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02174}02174\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02175}02175\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02187}02187\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_OC\_GetCompareCH1(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02188}02188\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02189}02189\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adab1e24ef769bbcb3e3769feae192ffb}{CCR1}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02190}02190\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02191}02191\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02203}02203\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_OC\_GetCompareCH2(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02204}02204\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02205}02205\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab90aa584f07eeeac364a67f5e05faa93}{CCR2}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02206}02206\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02207}02207\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02219}02219\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_OC\_GetCompareCH3(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02220}02220\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02221}02221\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a27a478cc47a3dff478555ccb985b06a2}{CCR3}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02222}02222\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02223}02223\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02235}02235\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_OC\_GetCompareCH4(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02236}02236\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02237}02237\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a85fdb75569bd7ea26fa48544786535be}{CCR4}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02238}02238\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02239}02239\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02243}02243\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02282}02282\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_IC\_Config(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ Configuration)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02283}02283\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02284}02284\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02285}02285\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02286}02286\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*pReg,\ ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ee123675d8b8f98b5a6eeeccf37912}{TIM\_CCMR1\_IC1F}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46b7186665f5308cd2ca52acfb63e72}{TIM\_CCMR1\_IC1PSC}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}})\ <<\ SHIFT\_TAB\_ICxx[iChannel]),}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02287}02287\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Configuration\ >>\ 16U)\ \&\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ee123675d8b8f98b5a6eeeccf37912}{TIM\_CCMR1\_IC1F}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46b7186665f5308cd2ca52acfb63e72}{TIM\_CCMR1\_IC1PSC}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}}))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02288}02288\ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ SHIFT\_TAB\_ICxx[iChannel]);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02289}02289\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}},\ ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{TIM\_CCER\_CC1NP}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}})\ <<\ SHIFT\_TAB\_CCxP[iChannel]),}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02290}02290\ \ \ \ \ \ \ \ \ \ \ \ \ \ (Configuration\ \&\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{TIM\_CCER\_CC1NP}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}}))\ <<\ SHIFT\_TAB\_CCxP[iChannel]);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02291}02291\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02292}02292\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02311}02311\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_IC\_SetActiveInput(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ ICActiveInput)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02312}02312\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02313}02313\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02314}02314\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02315}02315\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*pReg,\ ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}})\ <<\ SHIFT\_TAB\_ICxx[iChannel]),\ (ICActiveInput\ >>\ 16U)\ <<\ SHIFT\_TAB\_ICxx[iChannel]);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02316}02316\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02317}02317\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02335}02335\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IC\_GetActiveInput(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02336}02336\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02337}02337\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02338}02338\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02339}02339\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*pReg,\ ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\_CCMR1\_CC1S}})\ <<\ SHIFT\_TAB\_ICxx[iChannel]))\ >>\ SHIFT\_TAB\_ICxx[iChannel])\ <<\ 16U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02340}02340\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02341}02341\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02361}02361\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_IC\_SetPrescaler(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ ICPrescaler)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02362}02362\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02363}02363\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02364}02364\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02365}02365\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*pReg,\ ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46b7186665f5308cd2ca52acfb63e72}{TIM\_CCMR1\_IC1PSC}})\ <<\ SHIFT\_TAB\_ICxx[iChannel]),\ (ICPrescaler\ >>\ 16U)\ <<\ SHIFT\_TAB\_ICxx[iChannel]);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02366}02366\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02367}02367\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02386}02386\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IC\_GetPrescaler(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02387}02387\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02388}02388\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02389}02389\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02390}02390\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*pReg,\ ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46b7186665f5308cd2ca52acfb63e72}{TIM\_CCMR1\_IC1PSC}})\ <<\ SHIFT\_TAB\_ICxx[iChannel]))\ >>\ SHIFT\_TAB\_ICxx[iChannel])\ <<\ 16U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02391}02391\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02392}02392\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02424}02424\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_IC\_SetFilter(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ ICFilter)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02425}02425\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02426}02426\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02427}02427\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02428}02428\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*pReg,\ ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ee123675d8b8f98b5a6eeeccf37912}{TIM\_CCMR1\_IC1F}})\ <<\ SHIFT\_TAB\_ICxx[iChannel]),\ (ICFilter\ >>\ 16U)\ <<\ SHIFT\_TAB\_ICxx[iChannel]);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02429}02429\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02430}02430\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02461}02461\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IC\_GetFilter(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02462}02462\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02463}02463\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02464}02464\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *pReg\ =\ (\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *)((uint32\_t)((uint32\_t)(\&TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}})\ +\ OFFSET\_TAB\_CCMRx[iChannel]));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02465}02465\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*pReg,\ ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ee123675d8b8f98b5a6eeeccf37912}{TIM\_CCMR1\_IC1F}})\ <<\ SHIFT\_TAB\_ICxx[iChannel]))\ >>\ SHIFT\_TAB\_ICxx[iChannel])\ <<\ 16U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02466}02466\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02467}02467\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02490}02490\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_IC\_SetPolarity(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ uint32\_t\ ICPolarity)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02491}02491\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02492}02492\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02493}02493\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}},\ ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{TIM\_CCER\_CC1NP}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}})\ <<\ SHIFT\_TAB\_CCxP[iChannel]),}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02494}02494\ \ \ \ \ \ \ \ \ \ \ \ \ \ ICPolarity\ <<\ SHIFT\_TAB\_CCxP[iChannel]);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02495}02495\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02496}02496\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02518}02518\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IC\_GetPolarity(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02519}02519\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02520}02520\ \ \ uint8\_t\ iChannel\ =\ TIM\_GET\_CHANNEL\_INDEX(Channel);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02521}02521\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}},\ ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{TIM\_CCER\_CC1NP}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\_CCER\_CC1P}})\ <<\ SHIFT\_TAB\_CCxP[iChannel]))\ >>}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02522}02522\ \ \ \ \ \ \ \ \ \ \ SHIFT\_TAB\_CCxP[iChannel]);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02523}02523\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02524}02524\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02533}02533\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_IC\_EnableXORCombination(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02534}02534\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02535}02535\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad07504497b70af628fa1aee8fe7ef63c}{TIM\_CR2\_TI1S}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02536}02536\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02537}02537\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02546}02546\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_IC\_DisableXORCombination(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02547}02547\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02548}02548\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad07504497b70af628fa1aee8fe7ef63c}{TIM\_CR2\_TI1S}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02549}02549\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02550}02550\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02559}02559\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IC\_IsEnabledXORCombination(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02560}02560\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02561}02561\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad07504497b70af628fa1aee8fe7ef63c}{TIM\_CR2\_TI1S}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad07504497b70af628fa1aee8fe7ef63c}{TIM\_CR2\_TI1S}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02562}02562\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02563}02563\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02575}02575\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IC\_GetCaptureCH1(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02576}02576\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02577}02577\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_adab1e24ef769bbcb3e3769feae192ffb}{CCR1}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02578}02578\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02579}02579\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02591}02591\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IC\_GetCaptureCH2(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02592}02592\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02593}02593\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_ab90aa584f07eeeac364a67f5e05faa93}{CCR2}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02594}02594\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02595}02595\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02607}02607\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IC\_GetCaptureCH3(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02608}02608\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02609}02609\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a27a478cc47a3dff478555ccb985b06a2}{CCR3}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02610}02610\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02611}02611\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02623}02623\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IC\_GetCaptureCH4(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02624}02624\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02625}02625\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macro_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a85fdb75569bd7ea26fa48544786535be}{CCR4}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02626}02626\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02627}02627\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02631}02631\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02644}02644\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableExternalClock(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02645}02645\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02646}02646\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\_SMCR\_ECE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02647}02647\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02648}02648\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02657}02657\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableExternalClock(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02658}02658\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02659}02659\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\_SMCR\_ECE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02660}02660\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02661}02661\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02670}02670\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledExternalClock(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02671}02671\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02672}02672\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\_SMCR\_ECE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\_SMCR\_ECE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02673}02673\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02674}02674\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02694}02694\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetClockSource(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ ClockSource)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02695}02695\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02696}02696\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\_SMCR\_ECE}},\ ClockSource);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02697}02697\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02698}02698\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02711}02711\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetEncoderMode(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ EncoderMode)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02712}02712\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02713}02713\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}},\ EncoderMode);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02714}02714\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02715}02715\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02719}02719\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02740}02740\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetTriggerOutput(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ TimerSynchronization)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02741}02741\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02742}02742\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa6987d980e5c4c71c7d0faa1eb97a45}{TIM\_CR2\_MMS}},\ TimerSynchronization);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02743}02743\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02744}02744\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02758}02758\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetSlaveMode(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ SlaveMode)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02759}02759\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02760}02760\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\_SMCR\_SMS}},\ SlaveMode);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02761}02761\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02762}02762\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02780}02780\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetTriggerInput(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ TriggerInput)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02781}02781\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02782}02782\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8680e719bca2b672d850504220ae51fc}{TIM\_SMCR\_TS}},\ TriggerInput);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02783}02783\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02784}02784\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02793}02793\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableMasterSlaveMode(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02794}02794\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02795}02795\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52101db4ca2c7b3003f1b16a49b2032c}{TIM\_SMCR\_MSM}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02796}02796\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02797}02797\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02806}02806\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableMasterSlaveMode(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02807}02807\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02808}02808\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52101db4ca2c7b3003f1b16a49b2032c}{TIM\_SMCR\_MSM}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02809}02809\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02810}02810\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02819}02819\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledMasterSlaveMode(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02820}02820\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02821}02821\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52101db4ca2c7b3003f1b16a49b2032c}{TIM\_SMCR\_MSM}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52101db4ca2c7b3003f1b16a49b2032c}{TIM\_SMCR\_MSM}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02822}02822\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02823}02823\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02859}02859\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ConfigETR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ ETRPolarity,\ uint32\_t\ ETRPrescaler,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02860}02860\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ ETRFilter)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02861}02861\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02862}02862\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5f335c3d7a4f82d1e91dc1511e3322}{TIM\_SMCR\_ETP}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ebb9e631876435e276211d88e797386}{TIM\_SMCR\_ETPS}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2ed8b32d9eb8eea251bd1dac4f34668}{TIM\_SMCR\_ETF}},\ ETRPolarity\ |\ ETRPrescaler\ |\ ETRFilter);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02863}02863\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02864}02864\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02868}02868\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02880}02880\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableBRK(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02881}02881\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02882}02882\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02883}02883\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74250b040dd9fd9c09dcc54cdd6d86d8}{TIM\_BDTR\_BKE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02884}02884\ \ \ \textcolor{comment}{/*\ Note:\ Any\ write\ operation\ to\ this\ bit\ takes\ a\ delay\ of\ 1\ APB\ clock\ cycle\ to\ become\ effective.\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02885}02885\ \ \ tmpreg\ =\ \mbox{\hyperlink{group___exported__macro_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02886}02886\ \ \ (void)(tmpreg);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02887}02887\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02888}02888\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02897}02897\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableBRK(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02898}02898\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02899}02899\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02900}02900\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74250b040dd9fd9c09dcc54cdd6d86d8}{TIM\_BDTR\_BKE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02901}02901\ \ \ \textcolor{comment}{/*\ Note:\ Any\ write\ operation\ to\ this\ bit\ takes\ a\ delay\ of\ 1\ APB\ clock\ cycle\ to\ become\ effective.\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02902}02902\ \ \ tmpreg\ =\ \mbox{\hyperlink{group___exported__macro_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02903}02903\ \ \ (void)(tmpreg);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02904}02904\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02905}02905\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02917}02917\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ConfigBRK(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ BreakPolarity)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02918}02918\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02919}02919\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02920}02920\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3247abbbf0d00260be051d176d88020e}{TIM\_BDTR\_BKP}},\ BreakPolarity);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02921}02921\ \ \ \textcolor{comment}{/*\ Note:\ Any\ write\ operation\ to\ BKP\ bit\ takes\ a\ delay\ of\ 1\ APB\ clock\ cycle\ to\ become\ effective.\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02922}02922\ \ \ tmpreg\ =\ \mbox{\hyperlink{group___exported__macro_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02923}02923\ \ \ (void)(tmpreg);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02924}02924\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02925}02925\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02941}02941\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetOffStates(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ OffStateIdle,\ uint32\_t\ OffStateRun)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02942}02942\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02943}02943\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1cf04e70ccf3d4aba5afcf2496a411a}{TIM\_BDTR\_OSSI}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9435f36d53c6be1107e57ab6a82c16e}{TIM\_BDTR\_OSSR}},\ OffStateIdle\ |\ OffStateRun);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02944}02944\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02945}02945\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02954}02954\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableAutomaticOutput(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02955}02955\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02956}02956\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59f15008050f91fa3ecc9eaaa971a509}{TIM\_BDTR\_AOE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02957}02957\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02958}02958\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02967}02967\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableAutomaticOutput(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02968}02968\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02969}02969\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59f15008050f91fa3ecc9eaaa971a509}{TIM\_BDTR\_AOE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02970}02970\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02971}02971\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02980}02980\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledAutomaticOutput(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02981}02981\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02982}02982\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59f15008050f91fa3ecc9eaaa971a509}{TIM\_BDTR\_AOE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59f15008050f91fa3ecc9eaaa971a509}{TIM\_BDTR\_AOE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02983}02983\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02984}02984\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02995}02995\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableAllOutputs(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02996}02996\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02997}02997\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga277a096614829feba2d0a4fbb7d3dffc}{TIM\_BDTR\_MOE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02998}02998\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l02999}02999\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03010}03010\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableAllOutputs(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03011}03011\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03012}03012\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga277a096614829feba2d0a4fbb7d3dffc}{TIM\_BDTR\_MOE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03013}03013\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03014}03014\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03023}03023\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledAllOutputs(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03024}03024\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03025}03025\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga277a096614829feba2d0a4fbb7d3dffc}{TIM\_BDTR\_MOE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga277a096614829feba2d0a4fbb7d3dffc}{TIM\_BDTR\_MOE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03026}03026\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03027}03027\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03031}03031\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03082}03082\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ConfigDMABurst(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ DMABurstBaseAddress,\ uint32\_t\ DMABurstLength)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03083}03083\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03084}03084\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6225cb8f4938f98204d11afaffd41c9}{DCR}},\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e197a78484567d4c6093c28265f3eb}{TIM\_DCR\_DBL}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf9051ecac123cd89f9d2a835e4cde2e}{TIM\_DCR\_DBA}}),\ (DMABurstBaseAddress\ |\ DMABurstLength));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03085}03085\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03086}03086\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03090}03090\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03152}03152\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_SetRemap(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Remap)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03153}03153\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03154}03154\ \textcolor{preprocessor}{\#if\ defined(LPTIM\_OR\_TIM1\_ITR2\_RMP)\ \&\&\ defined(LPTIM\_OR\_TIM5\_ITR1\_RMP)\ \&\&\ defined(LPTIM\_OR\_TIM9\_ITR1\_RMP)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03155}03155\ \ \ \textcolor{keywordflow}{if}\ ((Remap\ \&\ LL\_TIM\_LPTIM\_REMAP\_MASK)\ ==\ LL\_TIM\_LPTIM\_REMAP\_MASK)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03156}03156\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03157}03157\ \ \ \ \ \textcolor{comment}{/*\ Connect\ TIMx\ internal\ trigger\ to\ LPTIM1\ output\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03158}03158\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>APB1ENR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96545470b7558c4d833f1811b683f5fd}{RCC\_APB1ENR\_LPTIM1EN}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03159}03159\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga02dc619f9b5ac74c5b90f1d17560d16a}{LPTIM1}}-\/>OR,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03160}03160\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdde8f5a1e37f87b6cd03ca7024c1d14}{LPTIM\_OR\_TIM1\_ITR2\_RMP}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02c208aa3daa2a8279c056b654b8c24c}{LPTIM\_OR\_TIM5\_ITR1\_RMP}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7962dded797f7d9d1db8b70334b30448}{LPTIM\_OR\_TIM9\_ITR1\_RMP}}),}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03161}03161\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Remap\ \&\ \string~(LL\_TIM\_LPTIM\_REMAP\_MASK));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03162}03162\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03163}03163\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03164}03164\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03165}03165\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a75ade4a9b3d40781fd80ce3e6589e98b}{OR}},\ (Remap\ >>\ TIMx\_OR\_RMP\_SHIFT),\ (Remap\ \&\ TIMx\_OR\_RMP\_MASK));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03166}03166\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03167}03167\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03168}03168\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a75ade4a9b3d40781fd80ce3e6589e98b}{OR}},\ (Remap\ >>\ TIMx\_OR\_RMP\_SHIFT),\ (Remap\ \&\ TIMx\_OR\_RMP\_MASK));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03169}03169\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPTIM\_OR\_TIM1\_ITR2\_RMP\ \&\&\ \ LPTIM\_OR\_TIM5\_ITR1\_RMP\ \&\&\ LPTIM\_OR\_TIM9\_ITR1\_RMP\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03170}03170\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03171}03171\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03175}03175\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03185}03185\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_UPDATE(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03186}03186\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03187}03187\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c03fabc10654d2a3f76ea40fcdbde6}{TIM\_SR\_UIF}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03188}03188\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03189}03189\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03196}03196\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_UPDATE(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03197}03197\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03198}03198\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c03fabc10654d2a3f76ea40fcdbde6}{TIM\_SR\_UIF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c03fabc10654d2a3f76ea40fcdbde6}{TIM\_SR\_UIF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03199}03199\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03200}03200\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03207}03207\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_CC1(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03208}03208\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03209}03209\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga449a61344a97608d85384c29f003c0e9}{TIM\_SR\_CC1IF}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03210}03210\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03211}03211\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03218}03218\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_CC1(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03219}03219\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03220}03220\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga449a61344a97608d85384c29f003c0e9}{TIM\_SR\_CC1IF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga449a61344a97608d85384c29f003c0e9}{TIM\_SR\_CC1IF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03221}03221\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03222}03222\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03229}03229\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_CC2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03230}03230\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03231}03231\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a48bf099467169aa50464fbf462bd8}{TIM\_SR\_CC2IF}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03232}03232\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03233}03233\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03240}03240\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_CC2(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03241}03241\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03242}03242\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a48bf099467169aa50464fbf462bd8}{TIM\_SR\_CC2IF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a48bf099467169aa50464fbf462bd8}{TIM\_SR\_CC2IF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03243}03243\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03244}03244\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03251}03251\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_CC3(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03252}03252\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03253}03253\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf234a1059c0a04799e88382cdc0f2}{TIM\_SR\_CC3IF}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03254}03254\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03255}03255\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03262}03262\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_CC3(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03263}03263\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03264}03264\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf234a1059c0a04799e88382cdc0f2}{TIM\_SR\_CC3IF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf234a1059c0a04799e88382cdc0f2}{TIM\_SR\_CC3IF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03265}03265\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03266}03266\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03273}03273\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_CC4(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03274}03274\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03275}03275\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacade8a06303bf216bfb03140c7e16cac}{TIM\_SR\_CC4IF}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03276}03276\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03277}03277\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03284}03284\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_CC4(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03285}03285\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03286}03286\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacade8a06303bf216bfb03140c7e16cac}{TIM\_SR\_CC4IF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacade8a06303bf216bfb03140c7e16cac}{TIM\_SR\_CC4IF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03287}03287\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03288}03288\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03295}03295\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_COM(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03296}03296\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03297}03297\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91775c029171c4585e9cca6ebf1cd57a}{TIM\_SR\_COMIF}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03298}03298\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03299}03299\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03306}03306\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_COM(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03307}03307\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03308}03308\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91775c029171c4585e9cca6ebf1cd57a}{TIM\_SR\_COMIF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91775c029171c4585e9cca6ebf1cd57a}{TIM\_SR\_COMIF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03309}03309\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03310}03310\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03317}03317\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_TRIG(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03318}03318\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03319}03319\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c8b16f3ced6ec03e9001276b134846e}{TIM\_SR\_TIF}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03320}03320\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03321}03321\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03328}03328\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_TRIG(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03329}03329\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03330}03330\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c8b16f3ced6ec03e9001276b134846e}{TIM\_SR\_TIF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c8b16f3ced6ec03e9001276b134846e}{TIM\_SR\_TIF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03331}03331\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03332}03332\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03339}03339\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_BRK(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03340}03340\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03341}03341\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d52cd5a57c9a26b0d993c93d9875097}{TIM\_SR\_BIF}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03342}03342\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03343}03343\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03350}03350\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_BRK(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03351}03351\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03352}03352\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d52cd5a57c9a26b0d993c93d9875097}{TIM\_SR\_BIF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d52cd5a57c9a26b0d993c93d9875097}{TIM\_SR\_BIF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03353}03353\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03354}03354\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03361}03361\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_CC1OVR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03362}03362\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03363}03363\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819c4b27f8fa99b537c4407521f9780c}{TIM\_SR\_CC1OF}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03364}03364\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03365}03365\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03373}03373\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_CC1OVR(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03374}03374\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03375}03375\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819c4b27f8fa99b537c4407521f9780c}{TIM\_SR\_CC1OF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819c4b27f8fa99b537c4407521f9780c}{TIM\_SR\_CC1OF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03376}03376\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03377}03377\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03384}03384\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_CC2OVR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03385}03385\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03386}03386\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b7798da5863d559ea9a642af6658050}{TIM\_SR\_CC2OF}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03387}03387\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03388}03388\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03396}03396\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_CC2OVR(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03397}03397\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03398}03398\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b7798da5863d559ea9a642af6658050}{TIM\_SR\_CC2OF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b7798da5863d559ea9a642af6658050}{TIM\_SR\_CC2OF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03399}03399\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03400}03400\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03407}03407\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_CC3OVR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03408}03408\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03409}03409\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7a2d4c831eb641ba082156e41d03358}{TIM\_SR\_CC3OF}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03410}03410\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03411}03411\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03419}03419\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_CC3OVR(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03420}03420\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03421}03421\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7a2d4c831eb641ba082156e41d03358}{TIM\_SR\_CC3OF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7a2d4c831eb641ba082156e41d03358}{TIM\_SR\_CC3OF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03422}03422\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03423}03423\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03430}03430\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_ClearFlag\_CC4OVR(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03431}03431\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03432}03432\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81ba979e8309b66808e06e4de34bc740}{TIM\_SR\_CC4OF}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03433}03433\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03434}03434\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03442}03442\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsActiveFlag\_CC4OVR(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03443}03443\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03444}03444\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81ba979e8309b66808e06e4de34bc740}{TIM\_SR\_CC4OF}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81ba979e8309b66808e06e4de34bc740}{TIM\_SR\_CC4OF}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03445}03445\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03446}03446\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03450}03450\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03460}03460\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableIT\_UPDATE(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03461}03461\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03462}03462\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}{TIM\_DIER\_UIE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03463}03463\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03464}03464\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03471}03471\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableIT\_UPDATE(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03472}03472\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03473}03473\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}{TIM\_DIER\_UIE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03474}03474\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03475}03475\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03482}03482\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledIT\_UPDATE(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03483}03483\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03484}03484\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}{TIM\_DIER\_UIE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}{TIM\_DIER\_UIE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03485}03485\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03486}03486\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03493}03493\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableIT\_CC1(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03494}03494\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03495}03495\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}{TIM\_DIER\_CC1IE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03496}03496\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03497}03497\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03504}03504\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableIT\_CC1(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03505}03505\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03506}03506\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}{TIM\_DIER\_CC1IE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03507}03507\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03508}03508\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03515}03515\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledIT\_CC1(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03516}03516\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03517}03517\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}{TIM\_DIER\_CC1IE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}{TIM\_DIER\_CC1IE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03518}03518\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03519}03519\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03526}03526\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableIT\_CC2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03527}03527\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03528}03528\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757c59b690770adebf33e20d3d9dec15}{TIM\_DIER\_CC2IE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03529}03529\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03530}03530\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03537}03537\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableIT\_CC2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03538}03538\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03539}03539\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757c59b690770adebf33e20d3d9dec15}{TIM\_DIER\_CC2IE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03540}03540\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03541}03541\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03548}03548\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledIT\_CC2(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03549}03549\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03550}03550\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757c59b690770adebf33e20d3d9dec15}{TIM\_DIER\_CC2IE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757c59b690770adebf33e20d3d9dec15}{TIM\_DIER\_CC2IE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03551}03551\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03552}03552\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03559}03559\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableIT\_CC3(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03560}03560\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03561}03561\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4edf003f04bcf250bddf5ed284201c2e}{TIM\_DIER\_CC3IE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03562}03562\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03563}03563\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03570}03570\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableIT\_CC3(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03571}03571\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03572}03572\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4edf003f04bcf250bddf5ed284201c2e}{TIM\_DIER\_CC3IE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03573}03573\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03574}03574\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03581}03581\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledIT\_CC3(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03582}03582\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03583}03583\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4edf003f04bcf250bddf5ed284201c2e}{TIM\_DIER\_CC3IE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4edf003f04bcf250bddf5ed284201c2e}{TIM\_DIER\_CC3IE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03584}03584\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03585}03585\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03592}03592\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableIT\_CC4(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03593}03593\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03594}03594\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad0f562a014572793b49fe87184338b}{TIM\_DIER\_CC4IE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03595}03595\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03596}03596\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03603}03603\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableIT\_CC4(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03604}03604\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03605}03605\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad0f562a014572793b49fe87184338b}{TIM\_DIER\_CC4IE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03606}03606\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03607}03607\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03614}03614\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledIT\_CC4(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03615}03615\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03616}03616\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad0f562a014572793b49fe87184338b}{TIM\_DIER\_CC4IE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad0f562a014572793b49fe87184338b}{TIM\_DIER\_CC4IE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03617}03617\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03618}03618\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03625}03625\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableIT\_COM(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03626}03626\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03627}03627\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8a374e04740aac1ece248b868522fe}{TIM\_DIER\_COMIE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03628}03628\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03629}03629\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03636}03636\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableIT\_COM(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03637}03637\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03638}03638\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8a374e04740aac1ece248b868522fe}{TIM\_DIER\_COMIE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03639}03639\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03640}03640\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03647}03647\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledIT\_COM(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03648}03648\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03649}03649\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8a374e04740aac1ece248b868522fe}{TIM\_DIER\_COMIE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8a374e04740aac1ece248b868522fe}{TIM\_DIER\_COMIE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03650}03650\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03651}03651\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03658}03658\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableIT\_TRIG(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03659}03659\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03660}03660\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}{TIM\_DIER\_TIE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03661}03661\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03662}03662\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03669}03669\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableIT\_TRIG(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03670}03670\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03671}03671\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}{TIM\_DIER\_TIE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03672}03672\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03673}03673\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03680}03680\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledIT\_TRIG(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03681}03681\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03682}03682\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}{TIM\_DIER\_TIE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}{TIM\_DIER\_TIE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03683}03683\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03684}03684\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03691}03691\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableIT\_BRK(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03692}03692\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03693}03693\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}{TIM\_DIER\_BIE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03694}03694\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03695}03695\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03702}03702\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableIT\_BRK(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03703}03703\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03704}03704\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}{TIM\_DIER\_BIE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03705}03705\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03706}03706\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03713}03713\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledIT\_BRK(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03714}03714\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03715}03715\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}{TIM\_DIER\_BIE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}{TIM\_DIER\_BIE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03716}03716\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03717}03717\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03721}03721\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03731}03731\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableDMAReq\_UPDATE(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03732}03732\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03733}03733\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f47792b1c2f123464a2955f445c811}{TIM\_DIER\_UDE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03734}03734\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03735}03735\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03742}03742\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableDMAReq\_UPDATE(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03743}03743\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03744}03744\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f47792b1c2f123464a2955f445c811}{TIM\_DIER\_UDE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03745}03745\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03746}03746\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03753}03753\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledDMAReq\_UPDATE(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03754}03754\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03755}03755\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f47792b1c2f123464a2955f445c811}{TIM\_DIER\_UDE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f47792b1c2f123464a2955f445c811}{TIM\_DIER\_UDE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03756}03756\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03757}03757\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03764}03764\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableDMAReq\_CC1(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03765}03765\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03766}03766\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae181bb16ec916aba8ba86f58f745fdfd}{TIM\_DIER\_CC1DE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03767}03767\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03768}03768\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03775}03775\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableDMAReq\_CC1(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03776}03776\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03777}03777\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae181bb16ec916aba8ba86f58f745fdfd}{TIM\_DIER\_CC1DE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03778}03778\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03779}03779\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03786}03786\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledDMAReq\_CC1(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03787}03787\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03788}03788\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae181bb16ec916aba8ba86f58f745fdfd}{TIM\_DIER\_CC1DE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae181bb16ec916aba8ba86f58f745fdfd}{TIM\_DIER\_CC1DE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03789}03789\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03790}03790\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03797}03797\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableDMAReq\_CC2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03798}03798\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03799}03799\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58f97064991095b28c91028ca3cca28e}{TIM\_DIER\_CC2DE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03800}03800\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03801}03801\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03808}03808\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableDMAReq\_CC2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03809}03809\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03810}03810\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58f97064991095b28c91028ca3cca28e}{TIM\_DIER\_CC2DE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03811}03811\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03812}03812\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03819}03819\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledDMAReq\_CC2(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03820}03820\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03821}03821\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58f97064991095b28c91028ca3cca28e}{TIM\_DIER\_CC2DE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58f97064991095b28c91028ca3cca28e}{TIM\_DIER\_CC2DE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03822}03822\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03823}03823\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03830}03830\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableDMAReq\_CC3(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03831}03831\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03832}03832\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}{TIM\_DIER\_CC3DE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03833}03833\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03834}03834\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03841}03841\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableDMAReq\_CC3(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03842}03842\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03843}03843\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}{TIM\_DIER\_CC3DE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03844}03844\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03845}03845\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03852}03852\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledDMAReq\_CC3(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03853}03853\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03854}03854\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}{TIM\_DIER\_CC3DE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}{TIM\_DIER\_CC3DE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03855}03855\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03856}03856\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03863}03863\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableDMAReq\_CC4(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03864}03864\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03865}03865\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba034412c54fa07024e516492748614}{TIM\_DIER\_CC4DE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03866}03866\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03867}03867\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03874}03874\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableDMAReq\_CC4(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03875}03875\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03876}03876\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba034412c54fa07024e516492748614}{TIM\_DIER\_CC4DE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03877}03877\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03878}03878\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03885}03885\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledDMAReq\_CC4(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03886}03886\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03887}03887\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba034412c54fa07024e516492748614}{TIM\_DIER\_CC4DE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba034412c54fa07024e516492748614}{TIM\_DIER\_CC4DE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03888}03888\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03889}03889\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03896}03896\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableDMAReq\_COM(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03897}03897\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03898}03898\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c3fab9d33de953a0a7f7d6516c73bc}{TIM\_DIER\_COMDE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03899}03899\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03900}03900\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03907}03907\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableDMAReq\_COM(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03908}03908\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03909}03909\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c3fab9d33de953a0a7f7d6516c73bc}{TIM\_DIER\_COMDE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03910}03910\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03911}03911\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03918}03918\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledDMAReq\_COM(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03919}03919\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03920}03920\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c3fab9d33de953a0a7f7d6516c73bc}{TIM\_DIER\_COMDE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c3fab9d33de953a0a7f7d6516c73bc}{TIM\_DIER\_COMDE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03921}03921\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03922}03922\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03929}03929\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_EnableDMAReq\_TRIG(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03930}03930\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03931}03931\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a752d4295f100708df9b8be5a7f439d}{TIM\_DIER\_TDE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03932}03932\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03933}03933\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03940}03940\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_DisableDMAReq\_TRIG(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03941}03941\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03942}03942\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a752d4295f100708df9b8be5a7f439d}{TIM\_DIER\_TDE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03943}03943\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03944}03944\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03951}03951\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_TIM\_IsEnabledDMAReq\_TRIG(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03952}03952\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03953}03953\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macro_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a752d4295f100708df9b8be5a7f439d}{TIM\_DIER\_TDE}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a752d4295f100708df9b8be5a7f439d}{TIM\_DIER\_TDE}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03954}03954\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03955}03955\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03959}03959\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03969}03969\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_GenerateEvent\_UPDATE(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03970}03970\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03971}03971\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{EGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16f52a8e9aad153223405b965566ae91}{TIM\_EGR\_UG}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03972}03972\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03973}03973\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03980}03980\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_GenerateEvent\_CC1(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03981}03981\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03982}03982\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{EGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a1318609761df5de5213e9e75b5aa6a}{TIM\_EGR\_CC1G}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03983}03983\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03984}03984\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03991}03991\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_GenerateEvent\_CC2(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03992}03992\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03993}03993\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{EGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5423de00e86aeb8a4657a509af485055}{TIM\_EGR\_CC2G}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03994}03994\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l03995}03995\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l04002}04002\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_GenerateEvent\_CC3(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l04003}04003\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l04004}04004\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{EGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064d2030abccc099ded418fd81d6aa07}{TIM\_EGR\_CC3G}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l04005}04005\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l04006}04006\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l04013}04013\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_GenerateEvent\_CC4(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l04014}04014\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l04015}04015\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{EGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c4e5555dd3be8ab1e631d1053f4a305}{TIM\_EGR\_CC4G}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l04016}04016\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l04017}04017\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l04024}04024\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_GenerateEvent\_COM(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l04025}04025\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l04026}04026\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{EGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb06f8bb364307695c7d6a028391de7b}{TIM\_EGR\_COMG}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l04027}04027\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l04028}04028\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l04035}04035\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_GenerateEvent\_TRIG(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l04036}04036\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l04037}04037\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{EGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eabface433d6adaa2dee3df49852585}{TIM\_EGR\_TG}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l04038}04038\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l04039}04039\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l04046}04046\ \mbox{\hyperlink{_core_2_include_2cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_TIM\_GenerateEvent\_BRK(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l04047}04047\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l04048}04048\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(TIMx-\/>\mbox{\hyperlink{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{EGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08c5635a0ac0ce5618485319a4fa0f18}{TIM\_EGR\_BG}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l04049}04049\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l04050}04050\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l04054}04054\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l04055}04055\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l04059}04059\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l04060}04060\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_TIM\_DeInit(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l04061}04061\ \textcolor{keywordtype}{void}\ LL\_TIM\_StructInit(LL\_TIM\_InitTypeDef\ *TIM\_InitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l04062}04062\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_TIM\_Init(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ \textcolor{keyword}{const}\ LL\_TIM\_InitTypeDef\ *TIM\_InitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l04063}04063\ \textcolor{keywordtype}{void}\ LL\_TIM\_OC\_StructInit(LL\_TIM\_OC\_InitTypeDef\ *TIM\_OC\_InitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l04064}04064\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_TIM\_OC\_Init(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ \textcolor{keyword}{const}\ LL\_TIM\_OC\_InitTypeDef\ *TIM\_OC\_InitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l04065}04065\ \textcolor{keywordtype}{void}\ LL\_TIM\_IC\_StructInit(LL\_TIM\_IC\_InitTypeDef\ *TIM\_ICInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l04066}04066\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_TIM\_IC\_Init(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ uint32\_t\ Channel,\ \textcolor{keyword}{const}\ LL\_TIM\_IC\_InitTypeDef\ *TIM\_IC\_InitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l04067}04067\ \textcolor{keywordtype}{void}\ LL\_TIM\_ENCODER\_StructInit(LL\_TIM\_ENCODER\_InitTypeDef\ *TIM\_EncoderInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l04068}04068\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_TIM\_ENCODER\_Init(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ \textcolor{keyword}{const}\ LL\_TIM\_ENCODER\_InitTypeDef\ *TIM\_EncoderInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l04069}04069\ \textcolor{keywordtype}{void}\ LL\_TIM\_HALLSENSOR\_StructInit(LL\_TIM\_HALLSENSOR\_InitTypeDef\ *TIM\_HallSensorInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l04070}04070\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_TIM\_HALLSENSOR\_Init(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ \textcolor{keyword}{const}\ LL\_TIM\_HALLSENSOR\_InitTypeDef\ *TIM\_HallSensorInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l04071}04071\ \textcolor{keywordtype}{void}\ LL\_TIM\_BDTR\_StructInit(LL\_TIM\_BDTR\_InitTypeDef\ *TIM\_BDTRInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l04072}04072\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_TIM\_BDTR\_Init(\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}}\ *TIMx,\ \textcolor{keyword}{const}\ LL\_TIM\_BDTR\_InitTypeDef\ *TIM\_BDTRInitStruct);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l04076}04076\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l04077}04077\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l04081}04081\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l04085}04085\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l04086}04086\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM1\ ||\ TIM2\ ||\ TIM3\ ||\ TIM4\ ||\ TIM5\ ||\ TIM6\ ||\ TIM7\ ||\ TIM8\ ||\ TIM9\ ||\ TIM10\ ||\ TIM11\ ||\ TIM12\ ||\ TIM13\ ||\ TIM14\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l04087}04087\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l04091}04091\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l04092}04092\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l04093}04093\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l04094}04094\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l04095}04095\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__tim_8h_source_l04096}04096\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_STM32F4xx\_LL\_TIM\_H\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
