Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
Delivered-To: lists+amd-gfx@lfdr.de
Received: from mail.lfdr.de
	by lfdr with LMTP
	id uBDqBp3nwmnnnAQAu9opvQ
	(envelope-from <amd-gfx-bounces@lists.freedesktop.org>)
	for <lists+amd-gfx@lfdr.de>; Tue, 24 Mar 2026 20:35:57 +0100
X-Original-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177])
	by mail.lfdr.de (Postfix) with ESMTPS id 4DA1B31B980
	for <lists+amd-gfx@lfdr.de>; Tue, 24 Mar 2026 20:35:56 +0100 (CET)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id C1B9C10E6AC;
	Tue, 24 Mar 2026 19:35:54 +0000 (UTC)
Authentication-Results: gabe.freedesktop.org;
	dkim=pass (1024-bit key; unprotected) header.d=amd.com header.i=@amd.com header.b="eP/11VN9";
	dkim-atps=neutral
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from PH8PR06CU001.outbound.protection.outlook.com
 (mail-westus3azon11012054.outbound.protection.outlook.com [40.107.209.54])
 by gabe.freedesktop.org (Postfix) with ESMTPS id CF52B10E6B1
 for <amd-gfx@lists.freedesktop.org>; Tue, 24 Mar 2026 19:35:53 +0000 (UTC)
ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;
 b=mrEbCE/IJi9kee58ztRjwl89JAHFQz69/l5h7oZ89vUxHjmCRywDzg5cwVr2X8YMrb0A1oD5xv63TAo5mYZ5iFaKx6EVejqhbRIWHhnFAAnnjXOUlWJbK6obGdjx7T9nh3SXjXN6Vin9UVLeEfWmWiKAicsr/ZV+SO2doscBbg6XsiUL86jQrahon8GNPPbfC/4UfX5K+E5MAuYLASl2zCuiB5rCR/GePX4GlExqRpJDhOSbj1uP/0PbvcfW3M20GUsrjfV34GCkKcdGI59LHTaDrdjzRD7ZMIIMeBrWNzKhDJv15yYMtgZttB2KurJ6PMl2dJQf5eHDMb4WPk8gQg==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; 
 s=arcselector10001;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;
 bh=bo24TOR9KM/WJy79gd2CntmREvgS2DAvzXMksAjOsmE=;
 b=jWcF7vdVIszgvWYbgtZNtN05zXFd/tQseYXJ99hpqvuchFZHPrvpUgfiY7tJzPKV7MRiWYs7v8PC8o+ComnHMCJYeYWuZN0ArmD/vVwGc0kBFvvVX4rAtHQa/oI0doe6ebvZ0nWV6vccJJKaj6VSS4zB+W1+qgAdC+wZerZVnCKWzfRZpbGL6fMgAAmIfXRziOORnaYVz+2fR4BIrdEvxr9WvxsPQU+FYZHf87htfOsbDKSUalroU58OVDEVB0ZLHXbi5LJ4mhgP+WUjCuiAp0y7cS8FCOc1adN/gW809EPsqYEJjXymI62HQcwibFP2C4cIm/ZM2ZfSENphSUYo8w==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is
 165.204.84.17) smtp.rcpttodomain=kernel.org smtp.mailfrom=amd.com; dmarc=pass
 (p=quarantine sp=quarantine pct=100) action=none header.from=amd.com;
 dkim=none (message not signed); arc=none (0)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amd.com; s=selector1; 
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=bo24TOR9KM/WJy79gd2CntmREvgS2DAvzXMksAjOsmE=;
 b=eP/11VN9meP5IFNjOITPOiUjCEnck0955gUaoi1bc8OjS+t+xFKZTj93uWP/YeUugQWztHJt0W418H8sXMZoo6QUgogwzpvFHaM0YYGSdqJt91HYSg5ZmnEBxq2zFHg+T3ZQ/XJj2YoDc5HllO5gnTn1svXM6C7FsDB+ngY9wc8=
Received: from LV3P220CA0011.NAMP220.PROD.OUTLOOK.COM (2603:10b6:408:234::12)
 by MW4PR12MB6684.namprd12.prod.outlook.com (2603:10b6:303:1ee::22)
 with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9745.20; Tue, 24 Mar
 2026 19:35:46 +0000
Received: from BN3PEPF0000B36D.namprd21.prod.outlook.com
 (2603:10b6:408:234:cafe::2) by LV3P220CA0011.outlook.office365.com
 (2603:10b6:408:234::12) with Microsoft SMTP Server (version=TLS1_3,
 cipher=TLS_AES_256_GCM_SHA384) id 15.20.9723.31 via Frontend Transport; Tue,
 24 Mar 2026 19:35:44 +0000
X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 165.204.84.17)
 smtp.mailfrom=amd.com; dkim=none (message not signed)
 header.d=none;dmarc=pass action=none header.from=amd.com;
Received-SPF: Pass (protection.outlook.com: domain of amd.com designates
 165.204.84.17 as permitted sender) receiver=protection.outlook.com;
 client-ip=165.204.84.17; helo=satlexmb07.amd.com; pr=C
Received: from satlexmb07.amd.com (165.204.84.17) by
 BN3PEPF0000B36D.mail.protection.outlook.com (10.167.243.164) with Microsoft
 SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
 15.20.9769.0 via Frontend Transport; Tue, 24 Mar 2026 19:35:45 +0000
Received: from Satlexmb09.amd.com (10.181.42.218) by satlexmb07.amd.com
 (10.181.42.216) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Tue, 24 Mar
 2026 14:35:45 -0500
Received: from satlexmb08.amd.com (10.181.42.217) by satlexmb09.amd.com
 (10.181.42.218) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Tue, 24 Mar
 2026 12:35:44 -0700
Received: from [10.254.92.169] (10.180.168.240) by satlexmb08.amd.com
 (10.181.42.217) with Microsoft SMTP Server id 15.2.2562.17 via Frontend
 Transport; Tue, 24 Mar 2026 14:35:44 -0500
Message-ID: <6d0d10ab-6cdb-4ef6-9887-d9d1b81e1f58@amd.com>
Date: Tue, 24 Mar 2026 15:35:44 -0400
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH] drm/amd/display: Add Idle state manager(ISM)
To: Mario Limonciello <superm1@kernel.org>, <amd-gfx@lists.freedesktop.org>
CC: <Harry.Wentland@amd.com>, <Ray.Wu@amd.com>
References: <20260319154141.567018-1-sunpeng.li@amd.com>
 <bf10be76-862e-4f66-808c-1dc93ee58576@kernel.org>
Content-Language: en-US
From: Leo Li <sunpeng.li@amd.com>
In-Reply-To: <bf10be76-862e-4f66-808c-1dc93ee58576@kernel.org>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: 8bit
X-EOPAttributedMessage: 0
X-MS-PublicTrafficType: Email
X-MS-TrafficTypeDiagnostic: BN3PEPF0000B36D:EE_|MW4PR12MB6684:EE_
X-MS-Office365-Filtering-Correlation-Id: 039a59a0-0277-4674-c2e0-08de89dc8b34
X-MS-Exchange-SenderADCheck: 1
X-MS-Exchange-AntiSpam-Relay: 0
X-Microsoft-Antispam: BCL:0;
 ARA:13230040|82310400026|1800799024|42112799006|376014|36860700016|18092099006|22082099003|56012099003|18002099003;
X-Microsoft-Antispam-Message-Info: twro4F2PxnDhoD36wIAbkFw+Txoeu7J3dk+MKXzfSuygUCGWwjIU0k+Bs9NTr8dbCbjqykkiwT069resnRJKbyXn8HAyko+x/EeoOo+8Fs+63Jny4Y7edzL9Ar6xmvYuE1JmyswwJIDtCdZ7Oj6mtNUehlO+ye/ViIeAwNzoWjgvbAmPfHGsUxmMXTtq5QpxoI5RM+K8Ymks0QLqJ47Fc+2lrnUKsCDQWmStQpEOiRDEniFhcgLEMwa8p6uGhWcp0e6AUV5X7sjuDrxBwG5FujFq+ixbBZ0JTG1+xEBw4wBXbOEf/DEGzfGgM/POhIKhVMJPCNsoM/p5I4MnkyQrxKm+FrpIQsOnnVuhdKTefOiRx1sjP+J6jn3CVWn6GGpwp+ZxNhiiugexQLWiZio95yJhGoAfoHJxHoXZaBZJerTLcK8bMo2RWNiFu/Tdu/24KW0mH2CZsQYCZkBZ2yERqKyk9C5hEgpAK0SVgy2iBjtF7dtMJhf9x3kcv1hZuoPk4d1SzejdzPHKJlkUmiKIz/kWiRqNzK8NpzZj1oDuwK+yQ+alDw7btPqRgs6wTpY+NMM2JZ0q8vAIN3LhZnIPaYeCutngo6NZZ3UXMVR0V9KJQ4ruPJkgP5U/UAMxEYKJILfMD61wRwGxNKmYZ2SpTNPXCzAuQSvdgGiLvRP46cYNrstdzcBLoygPxPyiHO2c6b5k859QMH282ca34Vjn8Q3Z1Yw07xT93Ae5TqHxSig=
X-Forefront-Antispam-Report: CIP:165.204.84.17; CTRY:US; LANG:en; SCL:1; SRV:;
 IPV:NLI; SFV:NSPM; H:satlexmb07.amd.com; PTR:InfoDomainNonexistent; CAT:NONE;
 SFS:(13230040)(82310400026)(1800799024)(42112799006)(376014)(36860700016)(18092099006)(22082099003)(56012099003)(18002099003);
 DIR:OUT; SFP:1101; 
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: bN9j4X2UjogJekOWyGWkOmPR3WTmZ7AC6yxJe1VYcJxXyp7I9sPobbYqbb0Xm98Mo1rgFgiCEQtQniPqiL4qiynooVwCvxC/XVMse+YxxOwOd6NtlYKH/9zk0ckzOoD2FZk+KAjJqV3pSMPTi8t4hFkvuuBg9oR/aQyjbP1/utbe65RzMsyWNeo92+XSEk9A/eBZLVgVGDoTtWG56unpOVdBZQG+RePjeX5WckUuZD6l9T4QOPVuXHa2+cSUCME6hExj5ofkIU+XIt4zXvRkbzHFMgYe+1OzmZRJXHioS12cSGOsgwNvJY7k9dHqz2KMCtP/NDV/yZ9QvVzjlNrxUqRaJ1nl0Q6LEn+1ZHWAZ1Uhw50z4Q3F6DQ9MadeP1MD+ztEwxhdE+h4DiHvn9xRNgc5pbkMXK4pY5smxa/7+WJaTsiGwWKi5HODD9HH01WH
X-OriginatorOrg: amd.com
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 24 Mar 2026 19:35:45.4045 (UTC)
X-MS-Exchange-CrossTenant-Network-Message-Id: 039a59a0-0277-4674-c2e0-08de89dc8b34
X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d
X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=3dd8961f-e488-4e60-8e11-a82d994e183d; Ip=[165.204.84.17];
 Helo=[satlexmb07.amd.com]
X-MS-Exchange-CrossTenant-AuthSource: BN3PEPF0000B36D.namprd21.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Anonymous
X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem
X-MS-Exchange-Transport-CrossTenantHeadersStamped: MW4PR12MB6684
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>
X-Spamd-Result: default: False [-2.31 / 15.00];
	ARC_ALLOW(-1.00)[microsoft.com:s=arcselector10001:i=1];
	DMARC_POLICY_ALLOW(-0.50)[amd.com,quarantine];
	R_SPF_ALLOW(-0.20)[+ip4:131.252.210.177:c];
	R_DKIM_ALLOW(-0.20)[amd.com:s=selector1];
	MAILLIST(-0.20)[mailman];
	MIME_GOOD(-0.10)[text/plain];
	RWL_MAILSPIKE_GOOD(-0.10)[131.252.210.177:from];
	HAS_LIST_UNSUB(-0.01)[];
	RCVD_TLS_LAST(0.00)[];
	DKIM_TRACE(0.00)[amd.com:+];
	DBL_BLOCKED_OPENRESOLVER(0.00)[gabe.freedesktop.org:helo,gabe.freedesktop.org:rdns,amd.com:dkim,amd.com:email,amd.com:mid];
	FORGED_SENDER(0.00)[sunpeng.li@amd.com,amd-gfx-bounces@lists.freedesktop.org];
	MIME_TRACE(0.00)[0:+];
	FORGED_RECIPIENTS(0.00)[m:superm1@kernel.org,m:Harry.Wentland@amd.com,m:Ray.Wu@amd.com,s:lists@lfdr.de];
	FORWARDED(0.00)[amd-gfx@lists.freedesktop.org];
	FORGED_SENDER_MAILLIST(0.00)[];
	RCPT_COUNT_THREE(0.00)[4];
	ASN(0.00)[asn:6366, ipnet:131.252.0.0/16, country:US];
	TO_DN_SOME(0.00)[];
	FORGED_SENDER_FORWARDING(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[sunpeng.li@amd.com,amd-gfx-bounces@lists.freedesktop.org];
	FROM_HAS_DN(0.00)[];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	PREVIOUSLY_DELIVERED(0.00)[amd-gfx@lists.freedesktop.org];
	MID_RHS_MATCH_FROM(0.00)[];
	NEURAL_HAM(-0.00)[-1.000];
	TAGGED_RCPT(0.00)[amd-gfx];
	FORGED_RECIPIENTS_FORWARDING(0.00)[];
	RCVD_COUNT_SEVEN(0.00)[8]
X-Rspamd-Queue-Id: 4DA1B31B980
X-Rspamd-Action: no action
X-Rspamd-Server: lfdr



On 2026-03-23 00:53, Mario Limonciello wrote:
> 
> 
> On 3/19/26 10:41 AM, sunpeng.li@amd.com wrote:
>> From: Ray Wu <ray.wu@amd.com>
>>
>> [Why]
>>
>> Rapid allow/disallow of idle optimization calls, whether it be IPS or
>> self-refresh features, can end up using more power if actual
>> time-in-idle is low. It can also spam DMUB command submission in a way
>> that prevents it from servicing other requestors.
>>
>> [How]
>>
>> Introduce the Idle State Manager (ISM) to amdgpu. It maintains a finite
>> state machine that uses a hysteresis to determine if a delay should be
>> inserted between a caller allowing idle, and when the actual idle
>> optimizations are programmed.
>>
>> A second timer is also introduced to enable static screen optimizations
>> (SSO) such as PSR1 and Replay low HZ idle mode. Rapid SSO enable/disable
>> can have a negative power impact on some low hz video playback, and can
>> introduce user lag for PSR1 (due to up to 3 frames of sync latency).
>>
>> This effectively rate-limits idle optimizations, based on hysteresis.
>>
>> This also replaces the existing delay logic used for PSR1, allowing
>> drm_vblank_crtc_config.disable_immediate = true, and thus allowing
>> drm_crtc_vblank_restore().
>>
>> Fixes: https://gitlab.freedesktop.org/drm/amd/-/issues/4527
>> Fixes: https://gitlab.freedesktop.org/drm/amd/-/issues/3709
>> Signed-off-by: Ray Wu <ray.wu@amd.com>
>> Signed-off-by: Leo Li <sunpeng.li@amd.com>
>> ---
>>   drivers/gpu/drm/amd/amdgpu/amdgpu_mode.h      |   5 +
>>   .../gpu/drm/amd/display/amdgpu_dm/Makefile    |   3 +-
>>   .../gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c |  34 +-
>>   .../amd/display/amdgpu_dm/amdgpu_dm_crtc.c    |  70 +--
>>   .../amd/display/amdgpu_dm/amdgpu_dm_crtc.h    |   6 +
>>   .../drm/amd/display/amdgpu_dm/amdgpu_dm_ism.c | 591 ++++++++++++++++++
>>   .../drm/amd/display/amdgpu_dm/amdgpu_dm_ism.h | 151 +++++
>>   .../amd/display/amdgpu_dm/amdgpu_dm_plane.c   |  16 +
>>   8 files changed, 813 insertions(+), 63 deletions(-)
>>   create mode 100755 drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_ism.c
>>   create mode 100755 drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_ism.h
>>
>> diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_mode.h b/drivers/gpu/drm/amd/amdgpu/amdgpu_mode.h
>> index 90352284c5ee2..51ab1a3326157 100644
>> --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_mode.h
>> +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_mode.h
>> @@ -44,6 +44,7 @@
>>   #include <drm/display/drm_dp_mst_helper.h>
>>   #include "modules/inc/mod_freesync.h"
>>   #include "amdgpu_dm_irq_params.h"
>> +#include "amdgpu_dm_ism.h"
>>     struct amdgpu_bo;
>>   struct amdgpu_device;
>> @@ -486,6 +487,10 @@ struct amdgpu_crtc {
>>       int deferred_flip_completion;
>>       /* parameters access from DM IRQ handler */
>>       struct dm_irq_params dm_irq_params;
>> +
>> +    /* DM idle state manager */
>> +    struct amdgpu_dm_ism ism;
>> +
>>       /* pll sharing */
>>       struct amdgpu_atom_ss ss;
>>       bool ss_enabled;
>> diff --git a/drivers/gpu/drm/amd/display/amdgpu_dm/Makefile b/drivers/gpu/drm/amd/display/amdgpu_dm/Makefile
>> index 8e949fe773129..89350aa9ca7ec 100644
>> --- a/drivers/gpu/drm/amd/display/amdgpu_dm/Makefile
>> +++ b/drivers/gpu/drm/amd/display/amdgpu_dm/Makefile
>> @@ -40,7 +40,8 @@ AMDGPUDM = \
>>       amdgpu_dm_replay.o \
>>       amdgpu_dm_quirks.o \
>>       amdgpu_dm_wb.o \
>> -    amdgpu_dm_colorop.o
>> +    amdgpu_dm_colorop.o \
>> +    amdgpu_dm_ism.o
>>     ifdef CONFIG_DRM_AMD_DC_FP
>>   AMDGPUDM += dc_fpu.o
>> diff --git a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c
>> index d487e92bd5d61..95a093f4ec329 100644
>> --- a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c
>> +++ b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c
>> @@ -3281,6 +3281,7 @@ static int dm_suspend(struct amdgpu_ip_block *ip_block)
>>             mutex_lock(&dm->dc_lock);
>>   +        amdgpu_dm_ism_disable(dm);
>>           dc_allow_idle_optimizations(adev->dm.dc, false);
>>             dm->cached_dc_state = dc_state_create_copy(dm->dc->current_state);
>> @@ -3314,6 +3315,9 @@ static int dm_suspend(struct amdgpu_ip_block *ip_block)
>>         amdgpu_dm_irq_suspend(adev);
>>   +    scoped_guard(mutex, &dm->dc_lock)
>> +        amdgpu_dm_ism_disable(dm);
>> +
>>       hpd_rx_irq_work_suspend(dm);
>>         dc_set_power_state(dm->dc, DC_ACPI_CM_POWER_STATE_D3);
>> @@ -3604,6 +3608,7 @@ static int dm_resume(struct amdgpu_ip_block *ip_block)
>>             dc_resume(dm->dc);
>>   +        amdgpu_dm_ism_enable(dm);
>>           amdgpu_dm_irq_resume_early(adev);
>>             for (i = 0; i < dc_state->stream_count; i++) {
>> @@ -3664,6 +3669,9 @@ static int dm_resume(struct amdgpu_ip_block *ip_block)
>>       /* program HPD filter */
>>       dc_resume(dm->dc);
>>   +    scoped_guard(mutex, &dm->dc_lock)
>> +        amdgpu_dm_ism_enable(dm);
>> +
>>       /*
>>        * early enable HPD Rx IRQ, should be done before set mode as short
>>        * pulse interrupts are used for MST
>> @@ -9328,31 +9336,7 @@ static void manage_dm_interrupts(struct amdgpu_device *adev,
>>       if (acrtc_state) {
>>           timing = &acrtc_state->stream->timing;
>>   -        /*
>> -         * Depending on when the HW latching event of double-buffered
>> -         * registers happen relative to the PSR SDP deadline, and how
>> -         * bad the Panel clock has drifted since the last ALPM off
>> -         * event, there can be up to 3 frames of delay between sending
>> -         * the PSR exit cmd to DMUB fw, and when the panel starts
>> -         * displaying live frames.
>> -         *
>> -         * We can set:
>> -         *
>> -         * 20/100 * offdelay_ms = 3_frames_ms
>> -         * => offdelay_ms = 5 * 3_frames_ms
>> -         *
>> -         * This ensures that `3_frames_ms` will only be experienced as a
>> -         * 20% delay on top how long the display has been static, and
>> -         * thus make the delay less perceivable.
>> -         */
>> -        if (acrtc_state->stream->link->psr_settings.psr_version <
>> -            DC_PSR_VERSION_UNSUPPORTED) {
>> -            offdelay = DIV64_U64_ROUND_UP((u64)5 * 3 * 10 *
>> -                              timing->v_total *
>> -                              timing->h_total,
>> -                              timing->pix_clk_100hz);
>> -            config.offdelay_ms = offdelay ?: 30;
>> -        } else if (amdgpu_ip_version(adev, DCE_HWIP, 0) <
>> +        if (amdgpu_ip_version(adev, DCE_HWIP, 0) <
>>                  IP_VERSION(3, 5, 0) ||
>>                  !(adev->flags & AMD_IS_APU)) {
>>               /*
>> diff --git a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_crtc.c b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_crtc.c
>> index 39fcbc3e702dc..ac064144f2e79 100644
>> --- a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_crtc.c
>> +++ b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_crtc.c
>> @@ -124,37 +124,37 @@ bool amdgpu_dm_crtc_vrr_active(const struct dm_crtc_state *dm_state)
>>    * - Enable condition same as above
>>    * - Disable when vblank counter is enabled
>>    */
>> -static void amdgpu_dm_crtc_set_panel_sr_feature(
>> -    struct vblank_control_work *vblank_work,
>> +void amdgpu_dm_crtc_set_panel_sr_feature(
>> +    struct amdgpu_display_manager *dm,
>> +    struct amdgpu_crtc *acrtc,
>> +    struct dc_stream_state *stream,
>>       bool vblank_enabled, bool allow_sr_entry)
>>   {
>> -    struct dc_link *link = vblank_work->stream->link;
>> +    struct dc_link *link = stream->link;
>>       bool is_sr_active = (link->replay_settings.replay_allow_active ||
>>                    link->psr_settings.psr_allow_active);
>>       bool is_crc_window_active = false;
>> -    bool vrr_active = amdgpu_dm_crtc_vrr_active_irq(vblank_work->acrtc);
>> +    bool vrr_active = amdgpu_dm_crtc_vrr_active_irq(acrtc);
>>     #ifdef CONFIG_DRM_AMD_SECURE_DISPLAY
>>       is_crc_window_active =
>> -        amdgpu_dm_crc_window_is_activated(&vblank_work->acrtc->base);
>> +        amdgpu_dm_crc_window_is_activated(&acrtc->base);
>>   #endif
>>         if (link->replay_settings.replay_feature_enabled && !vrr_active &&
>>           allow_sr_entry && !is_sr_active && !is_crc_window_active) {
>> -        amdgpu_dm_replay_enable(vblank_work->stream, true);
>> +        amdgpu_dm_replay_enable(stream, true);
>>       } else if (vblank_enabled) {
>>           if (link->psr_settings.psr_version < DC_PSR_VERSION_SU_1 && is_sr_active)
>> -            amdgpu_dm_psr_disable(vblank_work->stream, false);
>> +            amdgpu_dm_psr_disable(stream, false);
>>       } else if (link->psr_settings.psr_feature_enabled && !vrr_active &&
>>           allow_sr_entry && !is_sr_active && !is_crc_window_active) {
>>             struct amdgpu_dm_connector *aconn =
>> -            (struct amdgpu_dm_connector *) vblank_work->stream->dm_stream_context;
>> +            (struct amdgpu_dm_connector *) stream->dm_stream_context;
>>             if (!aconn->disallow_edp_enter_psr) {
>> -            struct amdgpu_display_manager *dm = vblank_work->dm;
>> -
>> -            amdgpu_dm_psr_enable(vblank_work->stream);
>> +            amdgpu_dm_psr_enable(stream);
>>               if (dm->idle_workqueue &&
>>                   (dm->dc->config.disable_ips == DMUB_IPS_ENABLE) &&
>>                   dm->dc->idle_optimizations_allowed &&
>> @@ -251,33 +251,15 @@ static void amdgpu_dm_crtc_vblank_control_worker(struct work_struct *work)
>>         mutex_lock(&dm->dc_lock);
>>   -    if (vblank_work->enable)
>> +    if (vblank_work->enable) {
>>           dm->active_vblank_irq_count++;
>> -    else if (dm->active_vblank_irq_count)
>> -        dm->active_vblank_irq_count--;
>> -
>> -    if (dm->active_vblank_irq_count > 0)
>> -        dc_allow_idle_optimizations(dm->dc, false);
>> -
>> -    /*
>> -     * Control PSR based on vblank requirements from OS
>> -     *
>> -     * If panel supports PSR SU, there's no need to disable PSR when OS is
>> -     * submitting fast atomic commits (we infer this by whether the OS
>> -     * requests vblank events). Fast atomic commits will simply trigger a
>> -     * full-frame-update (FFU); a specific case of selective-update (SU)
>> -     * where the SU region is the full hactive*vactive region. See
>> -     * fill_dc_dirty_rects().
>> -     */
>> -    if (vblank_work->stream && vblank_work->stream->link && vblank_work->acrtc) {
>> -        amdgpu_dm_crtc_set_panel_sr_feature(
>> -            vblank_work, vblank_work->enable,
>> -            vblank_work->acrtc->dm_irq_params.allow_sr_entry);
>> -    }
>> -
>> -    if (dm->active_vblank_irq_count == 0) {
>> -        dc_post_update_surfaces_to_stream(dm->dc);
>> -        dc_allow_idle_optimizations(dm->dc, true);
>> +        amdgpu_dm_ism_commit_event(&vblank_work->acrtc->ism,
>> +                DM_ISM_EVENT_EXIT_IDLE_REQUESTED);
>> +    } else {
>> +        if (dm->active_vblank_irq_count > 0)
>> +            dm->active_vblank_irq_count--;
>> +        amdgpu_dm_ism_commit_event(&vblank_work->acrtc->ism,
>> +                DM_ISM_EVENT_ENTER_IDLE_REQUESTED);
>>       }
>>         mutex_unlock(&dm->dc_lock);
>> @@ -476,6 +458,9 @@ static struct drm_crtc_state *amdgpu_dm_crtc_duplicate_state(struct drm_crtc *cr
>>     static void amdgpu_dm_crtc_destroy(struct drm_crtc *crtc)
>>   {
>> +    struct amdgpu_crtc *acrtc = to_amdgpu_crtc(crtc);
>> +
>> +    amdgpu_dm_ism_fini(&acrtc->ism);
>>       drm_crtc_cleanup(crtc);
>>       kfree(crtc);
>>   }
>> @@ -719,6 +704,15 @@ static const struct drm_crtc_helper_funcs amdgpu_dm_crtc_helper_funcs = {
>>       .get_scanout_position = amdgpu_crtc_get_scanout_position,
>>   };
>>   +static struct amdgpu_dm_ism_config default_ism_config = {
>> +    .filter_num_frames = 4,
>> +    .filter_history_size = 8,
>> +    .filter_entry_count = 1,
>> +    .activation_num_delay_frames = 4,
>> +    .filter_old_history_threshold = 0,
>> +    .sso_num_frames = 11,
>> +}
> 
> As these are a lot of magic numbers; would it be a good idea to add some comments about how you came up with them?  Even if it was empricial measurement it will help to have the information when it comes time to modify one in the future.
> 
> ;

The numbers came from another OS that DC supports; they implemented a similar solution. There were some experimentation that lead to these numbers, but I'm unsure of the exact methodology.

The meaning of these fields and how they affect the hysteresis filter are documented in amdgpu_dm_ism_config's definition below, but maybe it's a little cryptic. Would it help to clarify that docstring with an example?

>> +
>>   int amdgpu_dm_crtc_init(struct amdgpu_display_manager *dm,
>>                      struct drm_plane *plane,
>>                      uint32_t crtc_index)
>> @@ -749,6 +743,8 @@ int amdgpu_dm_crtc_init(struct amdgpu_display_manager *dm,
>>       if (res)
>>           goto fail;
>>   +    amdgpu_dm_ism_init(&acrtc->ism, &default_ism_config);
>> +
>>       drm_crtc_helper_add(&acrtc->base, &amdgpu_dm_crtc_helper_funcs);
>>         /* Create (reset) the plane state */
>> diff --git a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_crtc.h b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_crtc.h
>> index c1212947a77b8..3a8094013a5d0 100644
>> --- a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_crtc.h
>> +++ b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_crtc.h
>> @@ -27,6 +27,12 @@
>>   #ifndef __AMDGPU_DM_CRTC_H__
>>   #define __AMDGPU_DM_CRTC_H__
>>   +void amdgpu_dm_crtc_set_panel_sr_feature(
>> +    struct amdgpu_display_manager *dm,
>> +    struct amdgpu_crtc *acrtc,
>> +    struct dc_stream_state *stream,
>> +    bool vblank_enabled, bool allow_sr_entry);
>> +
>>   void amdgpu_dm_crtc_handle_vblank(struct amdgpu_crtc *acrtc);
>>     bool amdgpu_dm_crtc_modeset_required(struct drm_crtc_state *crtc_state,
>> diff --git a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_ism.c b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_ism.c
>> new file mode 100755
>> index 0000000000000..7f7393e5336cd
>> --- /dev/null
>> +++ b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_ism.c
>> @@ -0,0 +1,591 @@
>> +// SPDX-License-Identifier: MIT
>> +/*
>> + * Copyright 2025 Advanced Micro Devices, Inc.
> 
> New code, so this should be 2026 now, right?
> 
Ack, will update.

>> + *
>> + * Permission is hereby granted, free of charge, to any person obtaining a
>> + * copy of this software and associated documentation files (the "Software"),
>> + * to deal in the Software without restriction, including without limitation
>> + * the rights to use, copy, modify, merge, publish, distribute, sublicense,
>> + * and/or sell copies of the Software, and to permit persons to whom the
>> + * Software is furnished to do so, subject to the following conditions:
>> + *
>> + * The above copyright notice and this permission notice shall be included in
>> + * all copies or substantial portions of the Software.
>> + *
>> + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
>> + * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
>> + * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
>> + * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
>> + * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
>> + * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
>> + * OTHER DEALINGS IN THE SOFTWARE.
>> + *
>> + * Authors: AMD
>> + *
>> + */
>> +
>> +#include <linux/types.h>
>> +#include <drm/drm_vblank.h>
>> +
>> +#include "dc.h"
>> +#include "amdgpu.h"
>> +#include "amdgpu_dm_ism.h"
>> +#include "amdgpu_dm_crtc.h"
>> +
>> +/**
>> + * dm_ism_next_state - Get next state based on current state and event
>> + *
>> + * This function defines the idle state management FSM. Invalid transitions
>> + * are ignored and will not progress the FSM.
>> + */
>> +static bool dm_ism_next_state(enum amdgpu_dm_ism_state current_state,
>> +                  enum amdgpu_dm_ism_event event,
>> +                  enum amdgpu_dm_ism_state *next_state)
>> +{
>> +    switch (STATE_EVENT(current_state, event))
>> +    {
>> +    case STATE_EVENT(DM_ISM_STATE_FULL_POWER_RUNNING,
>> +             DM_ISM_EVENT_ENTER_IDLE_REQUESTED):
>> +        *next_state = DM_ISM_STATE_HYSTERESIS_WAITING;
>> +        break;
>> +    case STATE_EVENT(DM_ISM_STATE_FULL_POWER_RUNNING,
>> +             DM_ISM_EVENT_BEGIN_CURSOR_UPDATE):
>> +        *next_state = DM_ISM_STATE_FULL_POWER_BUSY;
>> +        break;
>> +
>> +    case STATE_EVENT(DM_ISM_STATE_FULL_POWER_BUSY,
>> +             DM_ISM_EVENT_ENTER_IDLE_REQUESTED):
>> +        *next_state = DM_ISM_STATE_HYSTERESIS_BUSY;
>> +        break;
>> +    case STATE_EVENT(DM_ISM_STATE_FULL_POWER_BUSY,
>> +             DM_ISM_EVENT_END_CURSOR_UPDATE):
>> +        *next_state = DM_ISM_STATE_FULL_POWER_RUNNING;
>> +        break;
>> +
>> +    case STATE_EVENT(DM_ISM_STATE_HYSTERESIS_WAITING,
>> +             DM_ISM_EVENT_EXIT_IDLE_REQUESTED):
>> +        *next_state = DM_ISM_STATE_TIMER_ABORTED;
>> +        break;
>> +    case STATE_EVENT(DM_ISM_STATE_HYSTERESIS_WAITING,
>> +             DM_ISM_EVENT_BEGIN_CURSOR_UPDATE):
>> +        *next_state = DM_ISM_STATE_HYSTERESIS_BUSY;
>> +        break;
>> +    case STATE_EVENT(DM_ISM_STATE_HYSTERESIS_WAITING,
>> +             DM_ISM_EVENT_TIMER_ELAPSED):
>> +        *next_state = DM_ISM_STATE_OPTIMIZED_IDLE;
>> +        break;
>> +    case STATE_EVENT(DM_ISM_STATE_HYSTERESIS_WAITING,
>> +             DM_ISM_EVENT_IMMEDIATE):
>> +        *next_state = DM_ISM_STATE_OPTIMIZED_IDLE;
>> +        break;
>> +
>> +    case STATE_EVENT(DM_ISM_STATE_HYSTERESIS_BUSY,
>> +             DM_ISM_EVENT_EXIT_IDLE_REQUESTED):
>> +        *next_state = DM_ISM_STATE_FULL_POWER_BUSY;
>> +        break;
>> +    case STATE_EVENT(DM_ISM_STATE_HYSTERESIS_BUSY,
>> +             DM_ISM_EVENT_END_CURSOR_UPDATE):
>> +        *next_state = DM_ISM_STATE_HYSTERESIS_WAITING;
>> +        break;
>> +
>> +    case STATE_EVENT(DM_ISM_STATE_OPTIMIZED_IDLE,
>> +             DM_ISM_EVENT_EXIT_IDLE_REQUESTED):
>> +        *next_state = DM_ISM_STATE_FULL_POWER_RUNNING;
>> +        break;
>> +    case STATE_EVENT(DM_ISM_STATE_OPTIMIZED_IDLE,
>> +             DM_ISM_EVENT_BEGIN_CURSOR_UPDATE):
>> +        *next_state = DM_ISM_STATE_HYSTERESIS_BUSY;
>> +        break;
>> +    case STATE_EVENT(DM_ISM_STATE_OPTIMIZED_IDLE,
>> +             DM_ISM_EVENT_SSO_TIMER_ELAPSED):
>> +    case STATE_EVENT(DM_ISM_STATE_OPTIMIZED_IDLE,
>> +             DM_ISM_EVENT_IMMEDIATE):
>> +        *next_state = DM_ISM_STATE_OPTIMIZED_IDLE_SSO;
>> +        break;
>> +
>> +    case STATE_EVENT(DM_ISM_STATE_OPTIMIZED_IDLE_SSO,
>> +             DM_ISM_EVENT_EXIT_IDLE_REQUESTED):
>> +        *next_state = DM_ISM_STATE_FULL_POWER_RUNNING;
>> +        break;
>> +    case STATE_EVENT(DM_ISM_STATE_OPTIMIZED_IDLE_SSO,
>> +             DM_ISM_EVENT_BEGIN_CURSOR_UPDATE):
>> +        *next_state = DM_ISM_STATE_HYSTERESIS_BUSY;
>> +        break;
>> +
>> +    case STATE_EVENT(DM_ISM_STATE_TIMER_ABORTED,
>> +             DM_ISM_EVENT_IMMEDIATE):
>> +        *next_state = DM_ISM_STATE_FULL_POWER_RUNNING;
>> +        break;
>> +
>> +    default:
>> +        return false;
> 
> Should invalid transitions be logged to debug logging?  Or are they too frequent that this is not useful?
> 

The "else" case in amdgpu_dm_ism_commit_event() should print those.

>> +    }
>> +    return true;
>> +}
>> +
>> +static uint64_t dm_ism_get_sso_delay(const struct amdgpu_dm_ism *ism,
>> +                     const struct dc_stream_state *stream)
>> +{
>> +    const struct amdgpu_dm_ism_config *config = &ism->config;
>> +    uint32_t v_total, h_total;
>> +    uint64_t one_frame_ns, sso_delay_ns;
>> +
>> +    if (!stream)
>> +        return 0;
>> +
>> +    if (!config->sso_num_frames)
>> +        return 0;
>> +
>> +    v_total = stream->timing.v_total;
>> +    h_total = stream->timing.h_total;
>> +
>> +    one_frame_ns = div64_u64(v_total * h_total * 10000000ull,
>> +                 stream->timing.pix_clk_100hz);
>> +    sso_delay_ns = config->sso_num_frames * one_frame_ns;
>> +
>> +    return sso_delay_ns;
>> +}
>> +
>> +/**
>> + * dm_ism_get_idle_allow_delay - Calculate hysteresis-based idle allow delay
>> + */
>> +static uint64_t dm_ism_get_idle_allow_delay(const struct amdgpu_dm_ism *ism,
>> +                        const struct dc_stream_state *stream)
>> +{
>> +    const struct amdgpu_dm_ism_config *config = &ism->config;
>> +    uint32_t v_total, h_total;
>> +    uint64_t one_frame_ns, short_idle_ns, old_hist_ns;
>> +    uint32_t history_size;
>> +    int pos;
>> +    uint32_t short_idle_count = 0;
>> +    uint64_t ret_ns = 0;
>> +
>> +    if (!stream)
>> +        return 0;
>> +
>> +    if (!config->filter_num_frames)
>> +        return 0;
>> +    if (!config->filter_entry_count)
>> +        return 0;
>> +    if (!config->activation_num_delay_frames)
>> +        return 0;
>> +
>> +    v_total = stream->timing.v_total;
>> +    h_total = stream->timing.h_total;
>> +
>> +    one_frame_ns = div64_u64(v_total * h_total * 10000000ull,
>> +                 stream->timing.pix_clk_100hz);
>> +
>> +    short_idle_ns = config->filter_num_frames * one_frame_ns;
>> +    old_hist_ns = config->filter_old_history_threshold * one_frame_ns;
>> +
>> +    // Look back into the recent history and count how many times we entered
>> +    // idle power state for a short duration of time
> 
> Switch to /* */ for comments
> 
ack.

>> +    history_size = min(
>> +        max(config->filter_history_size, config->filter_entry_count),
>> +        AMDGPU_DM_IDLE_HIST_LEN);
>> +    pos = ism->next_record_idx;
>> +
>> +    for (int k = 0; k < history_size; k++)
>> +    {
>> +        if (pos <= 0 || pos > AMDGPU_DM_IDLE_HIST_LEN)
>> +            pos = AMDGPU_DM_IDLE_HIST_LEN;
>> +        pos -= 1;
>> +
>> +        if (ism->records[pos].duration_ns <= short_idle_ns)
>> +            short_idle_count += 1;
>> +
>> +        if (short_idle_count >= config->filter_entry_count)
>> +            break;
>> +
>> +        if (old_hist_ns > 0 &&
>> +            ism->last_idle_timestamp_ns - ism->records[pos].timestamp_ns > old_hist_ns)
>> +            break;
>> +    }
>> +
>> +    if (short_idle_count >= config->filter_entry_count)
>> +        ret_ns = config->activation_num_delay_frames * one_frame_ns;
>> +
>> +    return ret_ns;
>> +}
>> +
>> +/**
>> + * dm_ism_insert_record - Insert a record into the circular history buffer
>> + */
>> +static void dm_ism_insert_record(struct amdgpu_dm_ism *ism)
>> +{
>> +    struct amdgpu_dm_ism_record *record;
>> +
>> +    if (ism->next_record_idx < 0 ||
>> +        ism->next_record_idx >= AMDGPU_DM_IDLE_HIST_LEN)
>> +        ism->next_record_idx = 0;
>> +
>> +    record = &ism->records[ism->next_record_idx];
>> +    ism->next_record_idx += 1;
>> +
>> +    record->timestamp_ns = ktime_get_ns();
>> +    record->duration_ns =
>> +        record->timestamp_ns - ism->last_idle_timestamp_ns;
>> +}
>> +
>> +
>> +static void dm_ism_set_last_idle_ts(struct amdgpu_dm_ism *ism)
>> +{
>> +    ism->last_idle_timestamp_ns = ktime_get_ns();
>> +}
>> +
>> +
>> +static bool dm_ism_trigger_event(struct amdgpu_dm_ism *ism,
>> +                 enum amdgpu_dm_ism_event event)
>> +{
>> +    enum amdgpu_dm_ism_state next_state;
>> +
>> +    bool gotNextState = dm_ism_next_state(ism->current_state, event,
>> +                          &next_state);
>> +
>> +    if (gotNextState)
>> +    {
>> +        ism->previous_state = ism->current_state;
>> +        ism->current_state = next_state;
>> +    }
>> +
>> +    return gotNextState;
>> +}
>> +
>> +
>> +static void dm_ism_commit_idle_optimization_state(struct amdgpu_dm_ism *ism,
>> +                         struct dc_stream_state *stream,
>> +                         bool vblank_enabled,
>> +                         bool allow_panel_sso)
>> +{
>> +    struct amdgpu_crtc *acrtc = ism_to_amdgpu_crtc(ism);
>> +    struct amdgpu_device *adev = drm_to_adev(acrtc->base.dev);
>> +    struct amdgpu_display_manager *dm = &adev->dm;
>> +    int r;
>> +
>> +    pr_debug("[DM ISM] active_vblank_irq_count=%d vblank_enabled=%d allow_panel_sso=%d\n",
>> +              dm->active_vblank_irq_count, vblank_enabled, allow_panel_sso);
> 
> Shouldn't this be drm_dbg()?
> 
>> +
>> +    /*
>> +     * If there is a CRTC with vblanks enabled, or if SSO is being engaged,
>> +     * then disallow idle optimizations.
>> +     */
>> +    if ((vblank_enabled && dm->active_vblank_irq_count > 0) ||
>> +        (!vblank_enabled && allow_panel_sso))
>> +        dc_allow_idle_optimizations(dm->dc, false);
>> +
>> +    /*
>> +     * Control PSR based on vblank requirements from OS
>> +     *
>> +     * If panel supports PSR SU/Replay, there's no need to exit self-refresh
>> +     * when OS is submitting fast atomic commits, as they can allow
>> +     * self-refresh during vblank periods.
>> +     */
>> +    if (stream && stream->link) {
>> +        /*
>> +         * If allow_panel_sso is true when disabling vblank, allow
>> +         * deeper panel sleep states such as PSR1 and Replay static
>> +         * screen optimization.
>> +         */
>> +        if (!vblank_enabled && allow_panel_sso) {
>> +            pr_debug("[DM ISM] CRTC %d: Allowing static screen optimizations\n",
>> +                 acrtc->crtc_id);
> dev_dbg()?
> 
These logs are printed on cursor updates and vblank on/off, which can can get quite spammy. With drm_dbg as verbose as is, I was thinking to categorize them differently.
With dynamic debug, we can enable specifically the [DM ISM] dmesg prints via:

    echo 'format "[DM ISM]" +plt' > /sys/kernel/debug/dynamic_debug/control

If there's a strong opinion against pr_debug though, I don't mind switching to drm_dbg.

>> +            amdgpu_dm_crtc_set_panel_sr_feature(
>> +                dm, acrtc, stream, false,
>> +                acrtc->dm_irq_params.allow_sr_entry);
>> +        } else if (vblank_enabled) {
>> +            /* Make sure to exit SSO on vblank enable */
>> +            amdgpu_dm_crtc_set_panel_sr_feature(
>> +                dm, acrtc, stream, true,
>> +                acrtc->dm_irq_params.allow_sr_entry);
>> +        }
>> +        /*
>> +         * Else, vblank_enabled == false and allow_panel_sso == false;
>> +         * do nothing here.
>> +         */
>> +    }
>> +
>> +    if (!vblank_enabled && dm->active_vblank_irq_count == 0) {
>> +        dc_post_update_surfaces_to_stream(dm->dc);
>> +
>> +        r = amdgpu_dpm_pause_power_profile(adev, true);
>> +        if (r)
>> +            dev_warn(adev->dev, "failed to set default power profile mode\n");
>> +
>> +        dc_allow_idle_optimizations(dm->dc, true);
>> +
>> +        r = amdgpu_dpm_pause_power_profile(adev, false);
>> +        if (r)
>> +            dev_warn(adev->dev, "failed to restore the power profile mode\n");
>> +    }
>> +}
>> +
>> +
>> +static enum amdgpu_dm_ism_event dm_ism_dispatch_power_state(
>> +    struct amdgpu_dm_ism *ism,
>> +    struct dm_crtc_state *acrtc_state,
>> +    enum amdgpu_dm_ism_event event)
>> +{
>> +    enum amdgpu_dm_ism_event ret = event;
>> +    const struct amdgpu_dm_ism_config *config = &ism->config;
>> +    uint64_t delay_ns, sso_delay_ns;
>> +
>> +    switch (ism->previous_state)
>> +    {
>> +    case DM_ISM_STATE_HYSTERESIS_WAITING:
>> +        /*
>> +         * Stop the timer if it was set, and we're not running from the
>> +         * idle allow worker.
>> +         */
>> +        if (ism->current_state != DM_ISM_STATE_OPTIMIZED_IDLE &&
>> +            ism->current_state != DM_ISM_STATE_OPTIMIZED_IDLE_SSO)
>> +            cancel_delayed_work(&ism->delayed_work);
>> +        break;
>> +    case DM_ISM_STATE_OPTIMIZED_IDLE:
>> +        if (ism->current_state == DM_ISM_STATE_OPTIMIZED_IDLE_SSO)
>> +            break;
>> +        /* If idle disallow, cancel SSO work and insert record */
>> +        cancel_delayed_work(&ism->sso_delayed_work);
>> +        dm_ism_insert_record(ism);
>> +        dm_ism_commit_idle_optimization_state(ism, acrtc_state->stream,
>> +                              true, false);
>> +        break;
>> +    case DM_ISM_STATE_OPTIMIZED_IDLE_SSO:
>> +        /* Disable idle optimization */
>> +        dm_ism_insert_record(ism);
>> +        dm_ism_commit_idle_optimization_state(ism, acrtc_state->stream,
>> +                              true, false);
>> +        break;
>> +    default:
>> +        break;
>> +    }
>> +
>> +    switch (ism->current_state)
>> +    {
>> +    case DM_ISM_STATE_HYSTERESIS_WAITING:
>> +        dm_ism_set_last_idle_ts(ism);
>> +
>> +        /* CRTC can be disabled; allow immediate idle */
>> +        if (!acrtc_state->stream) {
>> +            ret = DM_ISM_EVENT_IMMEDIATE;
>> +            break;
>> +        }
>> +
>> +        delay_ns = dm_ism_get_idle_allow_delay(ism,
>> +                               acrtc_state->stream);
>> +        if (delay_ns == 0) {
>> +            ret = DM_ISM_EVENT_IMMEDIATE;
>> +            break;
>> +        }
>> +
>> +        /* Schedule worker */
>> +        mod_delayed_work(system_unbound_wq, &ism->delayed_work,
>> +                 nsecs_to_jiffies(delay_ns));
>> +
>> +        break;
>> +    case DM_ISM_STATE_OPTIMIZED_IDLE:
>> +        sso_delay_ns = dm_ism_get_sso_delay(ism, acrtc_state->stream);
>> +        if (sso_delay_ns == 0)
>> +            ret = DM_ISM_EVENT_IMMEDIATE;
>> +        else if (config->sso_num_frames < config->filter_num_frames){
>> +            /*
>> +             * If sso_num_frames is less than hysteresis frames, it
>> +             * indicates that allowing idle here, then disallowing
>> +             * idle after sso_num_frames has expired, will likely
>> +             * have a negative power impact. Skip idle allow here,
>> +             * and let the sso_delayed_work handle it.
>> +             */
>> +            mod_delayed_work(system_unbound_wq,
>> +                     &ism->sso_delayed_work,
>> +                     nsecs_to_jiffies(sso_delay_ns));
>> +        } else {
>> +            /* Enable idle optimization without SSO */
>> +            dm_ism_commit_idle_optimization_state(
>> +                ism, acrtc_state->stream, false, false);
>> +            mod_delayed_work(system_unbound_wq,
>> +                     &ism->sso_delayed_work,
>> +                     nsecs_to_jiffies(sso_delay_ns));
>> +        }
>> +        break;
>> +    case DM_ISM_STATE_OPTIMIZED_IDLE_SSO:
>> +        /* Enable static screen optimizations. */
>> +        dm_ism_commit_idle_optimization_state(ism, acrtc_state->stream,
>> +                              false, true);
>> +        break;
>> +    case DM_ISM_STATE_TIMER_ABORTED:
>> +        dm_ism_insert_record(ism);
>> +        dm_ism_commit_idle_optimization_state(ism, acrtc_state->stream,
>> +                              true, false);
>> +        ret = DM_ISM_EVENT_IMMEDIATE;
>> +        break;
>> +    default:
>> +        break;
>> +    }
>> +
>> +    return ret;
>> +}
>> +
>> +static char *dm_ism_events_str[DM_ISM_NUM_EVENTS] = {
>> +    [DM_ISM_EVENT_IMMEDIATE] = "IMMEDIATE",
>> +    [DM_ISM_EVENT_ENTER_IDLE_REQUESTED] = "ENTER_IDLE_REQUESTED",
>> +    [DM_ISM_EVENT_EXIT_IDLE_REQUESTED] = "EXIT_IDLE_REQUESTED",
>> +    [DM_ISM_EVENT_BEGIN_CURSOR_UPDATE] = "BEGIN_CURSOR_UPDATE",
>> +    [DM_ISM_EVENT_END_CURSOR_UPDATE] = "END_CURSOR_UPDATE",
>> +    [DM_ISM_EVENT_TIMER_ELAPSED] = "TIMER_ELAPSED",
>> +    [DM_ISM_EVENT_SSO_TIMER_ELAPSED] = "SSO_TIMER_ELAPSED",
>> +};
>> +
>> +static char *dm_ism_states_str[DM_ISM_NUM_STATES] = {
>> +    [DM_ISM_STATE_FULL_POWER_RUNNING] = "FULL_POWER_RUNNING",
>> +    [DM_ISM_STATE_FULL_POWER_BUSY] = "FULL_POWER_BUSY",
>> +    [DM_ISM_STATE_HYSTERESIS_WAITING] = "HYSTERESIS_WAITING",
>> +    [DM_ISM_STATE_HYSTERESIS_BUSY] = "HYSTERESIS_BUSY",
>> +    [DM_ISM_STATE_OPTIMIZED_IDLE] = "OPTIMIZED_IDLE",
>> +    [DM_ISM_STATE_OPTIMIZED_IDLE_SSO] = "OPTIMIZED_IDLE_SSO",
>> +    [DM_ISM_STATE_TIMER_ABORTED] = "TIMER_ABORTED",
>> +};
>> +
>> +
>> +void amdgpu_dm_ism_commit_event(struct amdgpu_dm_ism *ism,
>> +                enum amdgpu_dm_ism_event event)
>> +{
>> +    enum amdgpu_dm_ism_event next_event = event;
>> +    struct amdgpu_crtc *acrtc = ism_to_amdgpu_crtc(ism);
>> +    struct amdgpu_device *adev = drm_to_adev(acrtc->base.dev);
>> +    struct amdgpu_display_manager *dm = &adev->dm;
>> +    struct dm_crtc_state *acrtc_state = to_dm_crtc_state(acrtc->base.state);
>> +
>> +    /* ISM transitions must be called with mutex acquired */
>> +    ASSERT(mutex_is_locked(&dm->dc_lock));
>> +
>> +    if (!acrtc_state) {
>> +        pr_debug("[DM ISM] CRTC %d No state associated, ignoring event %s\n",
>> +                  acrtc->crtc_id,
>> +                  dm_ism_events_str[event]);
> drm_dbg()
> 
>> +        return;
>> +    }
>> +
>> +    do {
>> +        bool transition = dm_ism_trigger_event(ism, event);
>> +        next_event = DM_ISM_NUM_EVENTS;
>> +
>> +        if (transition) {
>> +            pr_debug("[DM ISM] CRTC %d: %s -> %s on event %s\n",
> drm_dbg()
>> +                      acrtc->crtc_id,
>> +                      dm_ism_states_str[ism->previous_state],
>> +                      dm_ism_states_str[ism->current_state],
>> +                      dm_ism_events_str[event]);
>> +            next_event = dm_ism_dispatch_power_state(
>> +                ism, acrtc_state, next_event);
>> +        } else {
>> +            pr_debug("[DM ISM] CRTC %d: No transition on event %s (current state %s)\n",
> drm_dbg()
>> +                      acrtc->crtc_id,
>> +                      dm_ism_events_str[event],
>> +                      dm_ism_states_str[ism->current_state]);
>> +        }
>> +
>> +        event = next_event;
>> +
>> +    } while (next_event < DM_ISM_NUM_EVENTS);
>> +}
>> +
>> +
>> +static void dm_ism_delayed_work_func(struct work_struct *work)
>> +{
>> +    struct amdgpu_dm_ism *ism =
>> +        container_of(work, struct amdgpu_dm_ism, delayed_work.work);
>> +    struct amdgpu_crtc *acrtc = ism_to_amdgpu_crtc(ism);
>> +    struct amdgpu_device *adev = drm_to_adev(acrtc->base.dev);
>> +    struct amdgpu_display_manager *dm = &adev->dm;
>> +
>> +    guard(mutex)(&dm->dc_lock);
>> +
>> +    amdgpu_dm_ism_commit_event(ism, DM_ISM_EVENT_TIMER_ELAPSED);
>> +}
>> +
>> +static void dm_ism_sso_delayed_work_func(struct work_struct *work)
>> +{
>> +    struct amdgpu_dm_ism *ism =
>> +        container_of(work, struct amdgpu_dm_ism, sso_delayed_work.work);
>> +    struct amdgpu_crtc *acrtc = ism_to_amdgpu_crtc(ism);
>> +    struct amdgpu_device *adev = drm_to_adev(acrtc->base.dev);
>> +    struct amdgpu_display_manager *dm = &adev->dm;
>> +
>> +    guard(mutex)(&dm->dc_lock);
>> +
>> +    amdgpu_dm_ism_commit_event(ism, DM_ISM_EVENT_SSO_TIMER_ELAPSED);
>> +}
>> +
>> +/**
>> + * amdgpu_dm_ism_disable - Disable the ISM
>> + *
>> + * @dm: The amdgpu display manager
>> + *
>> + * Disable the idle state manager by disabling any ISM work, canceling pending
>> + * work, and waiting for in-progress work to finish. After disabling, the system
>> + * is left in DM_ISM_STATE_FULL_POWER_RUNNING state.
>> + */
>> +void amdgpu_dm_ism_disable(struct amdgpu_display_manager *dm)
>> +{
>> +    struct drm_crtc *crtc;
>> +    struct amdgpu_crtc *acrtc;
>> +    struct amdgpu_dm_ism *ism;
>> +
>> +    drm_for_each_crtc(crtc, dm->ddev) {
>> +        acrtc = to_amdgpu_crtc(crtc);
>> +        ism = &acrtc->ism;
>> +
>> +        /* Cancel and disable any pending work */
>> +        disable_delayed_work_sync(&ism->delayed_work);
>> +        disable_delayed_work_sync(&ism->sso_delayed_work);
>> +
>> +        /* When disabled, leave in FULL_POWER_RUNNING state.
>> +         * EXIT_IDLE will not queue any work */
>> +        amdgpu_dm_ism_commit_event(ism,
>> +                       DM_ISM_EVENT_EXIT_IDLE_REQUESTED);
>> +    }
>> +}
>> +
>> +/**
>> + * amdgpu_dm_ism_enable - enable the ISM
>> + *
>> + * @dm: The amdgpu display manager
>> + *
>> + * Re-enable the idle state manager by enabling work that was disabled by
>> + * amdgpu_dm_ism_disable.
>> + */
>> +void amdgpu_dm_ism_enable(struct amdgpu_display_manager *dm)
>> +{
>> +    struct drm_crtc *crtc;
>> +    struct amdgpu_crtc *acrtc;
>> +    struct amdgpu_dm_ism *ism;
>> +
>> +    drm_for_each_crtc(crtc, dm->ddev) {
>> +        acrtc = to_amdgpu_crtc(crtc);
>> +        ism = &acrtc->ism;
>> +
>> +        enable_delayed_work(&ism->delayed_work);
>> +        enable_delayed_work(&ism->sso_delayed_work);
>> +    }
>> +}
>> +
>> +void amdgpu_dm_ism_init(struct amdgpu_dm_ism *ism,
>> +            struct amdgpu_dm_ism_config *config)
>> +{
>> +    ism->config = *config;
>> +
>> +    ism->current_state = DM_ISM_STATE_FULL_POWER_RUNNING;
>> +    ism->previous_state = DM_ISM_STATE_FULL_POWER_RUNNING;
>> +    ism->next_record_idx = 0;
>> +    ism->last_idle_timestamp_ns = 0;
>> +
>> +    INIT_DELAYED_WORK(&ism->delayed_work, dm_ism_delayed_work_func);
>> +    INIT_DELAYED_WORK(&ism->sso_delayed_work, dm_ism_sso_delayed_work_func);
>> +}
>> +
>> +
>> +void amdgpu_dm_ism_fini(struct amdgpu_dm_ism *ism)
>> +{
>> +    cancel_delayed_work_sync(&ism->sso_delayed_work);
>> +    cancel_delayed_work_sync(&ism->delayed_work);
>> +}
>> diff --git a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_ism.h b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_ism.h
>> new file mode 100755
>> index 0000000000000..ba5ea37800d12
>> --- /dev/null
>> +++ b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_ism.h
>> @@ -0,0 +1,151 @@
>> +// SPDX-License-Identifier: MIT
>> +/*
>> + * Copyright 2025 Advanced Micro Devices, Inc.
> 
> 2026
ack

> 
>> + *
>> + * Permission is hereby granted, free of charge, to any person obtaining a
>> + * copy of this software and associated documentation files (the "Software"),
>> + * to deal in the Software without restriction, including without limitation
>> + * the rights to use, copy, modify, merge, publish, distribute, sublicense,
>> + * and/or sell copies of the Software, and to permit persons to whom the
>> + * Software is furnished to do so, subject to the following conditions:
>> + *
>> + * The above copyright notice and this permission notice shall be included in
>> + * all copies or substantial portions of the Software.
>> + *
>> + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
>> + * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
>> + * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
>> + * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
>> + * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
>> + * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
>> + * OTHER DEALINGS IN THE SOFTWARE.
>> + *
>> + * Authors: AMD
>> + *
>> + */
>> +
>> +#ifndef __AMDGPU_DM_ISM_H__
>> +#define __AMDGPU_DM_ISM_H__
>> +
>> +#include <linux/workqueue.h>
>> +
>> +struct amdgpu_crtc;
>> +struct amdgpu_display_manager;
>> +
>> +#define AMDGPU_DM_IDLE_HIST_LEN 16
>> +
>> +enum amdgpu_dm_ism_state {
>> +    DM_ISM_STATE_FULL_POWER_RUNNING = 0,
> 
> explicitly setting to 0 should be unnecessary
> 
ack

>> +    DM_ISM_STATE_FULL_POWER_BUSY,
>> +    DM_ISM_STATE_HYSTERESIS_WAITING,
>> +    DM_ISM_STATE_HYSTERESIS_BUSY,
>> +    DM_ISM_STATE_OPTIMIZED_IDLE,
>> +    DM_ISM_STATE_OPTIMIZED_IDLE_SSO,
>> +    DM_ISM_STATE_TIMER_ABORTED,
>> +    DM_ISM_NUM_STATES,
>> +};
>> +
>> +enum amdgpu_dm_ism_event {
>> +    DM_ISM_EVENT_IMMEDIATE = 0,
> 
> explicitly setting to 0 should be unnecessary
> 
ack

>> +    DM_ISM_EVENT_ENTER_IDLE_REQUESTED,
>> +    DM_ISM_EVENT_EXIT_IDLE_REQUESTED,
>> +    DM_ISM_EVENT_BEGIN_CURSOR_UPDATE,
>> +    DM_ISM_EVENT_END_CURSOR_UPDATE,
>> +    DM_ISM_EVENT_TIMER_ELAPSED,
>> +    DM_ISM_EVENT_SSO_TIMER_ELAPSED,
>> +    DM_ISM_NUM_EVENTS,
>> +};
>> +
>> +#define STATE_EVENT(state, event) (((state) << 8) | (event))
>> +
>> +struct amdgpu_dm_ism_config {
>> +
>> +    /**
>> +     * @filter_num_frames: Idle periods shorter than this number of frames
>> +     * will be considered a "short idle period" for filtering.
>> +     *
>> +     * 0 indicates no filtering (i.e. no idle allow delay will be applied)
>> +     */
>> +    unsigned int filter_num_frames;
>> +
>> +    /**
>> +     * @filter_history_size: Number of recent idle periods to consider when
>> +     * counting the number of short idle periods.
>> +     */
>> +    unsigned int filter_history_size;
>> +
>> +    /**
>> +     * @filter_entry_count: When the number of short idle periods within
>> +     * recent &filter_history_size reaches this count, the idle allow delay
>> +     * will be applied.
>> +     *
>> +     * 0 indicates no filtering (i.e. no idle allow delay will be applied)
>> +     */
>> +    unsigned int filter_entry_count;
>> +
>> +    /**
>> +     * @activation_num_delay_frames: Defines the number of frames to wait
>> +     * for the idle allow delay.
>> +     *
>> +     * 0 indicates no filtering (i.e. no idle allow delay will be applied)
>> +     */
>> +    unsigned int activation_num_delay_frames;
>> +
>> +    /**
>> +     * @filter_old_history_threshold: A time-based restriction on top of
>> +     * &filter_history_size. Idle periods older than this threshold (in
>> +     * number of frames) will be ignored when counting the number of short
>> +     * idle periods.
>> +     *
>> +     * 0 indicates no time-based restriction, i.e. history is limited only
>> +     * by &filter_history_size.
>> +     */
>> +    unsigned int filter_old_history_threshold;
>> +
>> +    /**
>> +     * @sso_num_frames: Number of frames to delay before enabling static
>> +     * screen optimizations, such as PSR1 and Replay low HZ idle mode.
>> +     *
>> +     * 0 indicates immediate SSO enable upon allowing idle.
>> +     */
>> +    unsigned int sso_num_frames;
>> +};
>> +
>> +struct amdgpu_dm_ism_record {
>> +    /**
>> +     * @timestamp_ns: When idle was allowed
>> +     */
>> +    unsigned long long timestamp_ns;
>> +
>> +    /**
>> +     * @duration_ns: How long idle was allowed
>> +     */
>> +    unsigned long long duration_ns;
>> +};
>> +
>> +struct amdgpu_dm_ism {
>> +    struct amdgpu_dm_ism_config config;
>> +    unsigned long long int last_idle_timestamp_ns;
>> +
>> +    enum amdgpu_dm_ism_state current_state;
>> +    enum amdgpu_dm_ism_state previous_state;
>> +
>> +    struct amdgpu_dm_ism_record records[AMDGPU_DM_IDLE_HIST_LEN];
>> +    int next_record_idx;
>> +
>> +    struct delayed_work delayed_work;
>> +    struct delayed_work sso_delayed_work;
>> +};
>> +
>> +#define ism_to_amdgpu_crtc(ism_ptr) \
>> +    container_of(ism_ptr, struct amdgpu_crtc, ism)
>> +
>> +void amdgpu_dm_ism_init(struct amdgpu_dm_ism *ism,
>> +            struct amdgpu_dm_ism_config *config);
>> +void amdgpu_dm_ism_fini(struct amdgpu_dm_ism *ism);
>> +void amdgpu_dm_ism_commit_event(struct amdgpu_dm_ism *ism,
>> +                enum amdgpu_dm_ism_event event);
>> +void amdgpu_dm_ism_disable(struct amdgpu_display_manager *dm);
>> +void amdgpu_dm_ism_enable(struct amdgpu_display_manager *dm);
>> +
>> +#endif
>> diff --git a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_plane.c b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_plane.c
>> index 812497d428aa0..9ff40f6643ba8 100644
>> --- a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_plane.c
>> +++ b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm_plane.c
>> @@ -1374,8 +1374,16 @@ void amdgpu_dm_plane_handle_cursor_update(struct drm_plane *plane,
>>           /* turn off cursor */
>>           if (crtc_state && crtc_state->stream) {
>>               mutex_lock(&adev->dm.dc_lock);
>> +            amdgpu_dm_ism_commit_event(
>> +                &amdgpu_crtc->ism,
>> +                DM_ISM_EVENT_BEGIN_CURSOR_UPDATE);
>> +
>>               dc_stream_program_cursor_position(crtc_state->stream,
>>                                 &position);
>> +
>> +            amdgpu_dm_ism_commit_event(
>> +                &amdgpu_crtc->ism,
>> +                DM_ISM_EVENT_END_CURSOR_UPDATE);
>>               mutex_unlock(&adev->dm.dc_lock);
>>           }
>>           return;
>> @@ -1405,6 +1413,10 @@ void amdgpu_dm_plane_handle_cursor_update(struct drm_plane *plane,
>>         if (crtc_state->stream) {
>>           mutex_lock(&adev->dm.dc_lock);
>> +        amdgpu_dm_ism_commit_event(
>> +            &amdgpu_crtc->ism,
>> +            DM_ISM_EVENT_BEGIN_CURSOR_UPDATE);
>> +
>>           if (!dc_stream_program_cursor_attributes(crtc_state->stream,
>>                                &attributes))
>>               DRM_ERROR("DC failed to set cursor attributes\n");
>> @@ -1412,6 +1424,10 @@ void amdgpu_dm_plane_handle_cursor_update(struct drm_plane *plane,
>>           if (!dc_stream_program_cursor_position(crtc_state->stream,
>>                              &position))
>>               DRM_ERROR("DC failed to set cursor position\n");
>> +
>> +        amdgpu_dm_ism_commit_event(
>> +            &amdgpu_crtc->ism,
>> +            DM_ISM_EVENT_END_CURSOR_UPDATE);
>>           mutex_unlock(&adev->dm.dc_lock);
>>       }
>>   }
> 

