Analysis & Synthesis report for TestSDRAM0
Fri Sep 21 13:52:39 2012
Quartus II 32-bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |TestSDRAM0|AKTUALZUSTAND
 11. State Machine - |TestSDRAM0|LCD_Line:LCDDE2|next_command
 12. State Machine - |TestSDRAM0|LCD_Line:LCDDE2|state
 13. State Machine - |TestSDRAM0|sdram0_ctrl:SDRAM0_CONTROLLER|AKTUALZUSTAND
 14. Registers Removed During Synthesis
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_us14:auto_generated
 19. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_us14:auto_generated|altsyncram_6hq1:altsyncram1
 20. Source assignments for sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eq14:auto_generated
 21. Source assignments for sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eq14:auto_generated|altsyncram_meq1:altsyncram1
 22. Parameter Settings for User Entity Instance: Top-level Entity: |TestSDRAM0
 23. Parameter Settings for User Entity Instance: sdram0_ctrl:SDRAM0_CONTROLLER
 24. Parameter Settings for User Entity Instance: sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component
 25. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 26. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_1
 27. Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub
 28. altpll Parameter Settings by Entity Instance
 29. Port Connectivity Checks: "LCD_Line:LCDDE2"
 30. Port Connectivity Checks: "sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll"
 31. SignalTap II Logic Analyzer Settings
 32. Elapsed Time Per Partition
 33. Connections to In-System Debugging Instance "auto_signaltap_0"
 34. Connections to In-System Debugging Instance "auto_signaltap_1"
 35. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Sep 21 13:52:39 2012         ;
; Quartus II 32-bit Version          ; 11.1 Build 259 01/25/2012 SP 2 SJ Web Edition ;
; Revision Name                      ; TestSDRAM0                                    ;
; Top-level Entity Name              ; TestSDRAM0                                    ;
; Family                             ; Cyclone II                                    ;
; Total logic elements               ; 2,552                                         ;
;     Total combinational functions  ; 1,310                                         ;
;     Dedicated logic registers      ; 1,990                                         ;
; Total registers                    ; 1990                                          ;
; Total pins                         ; 85                                            ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 93,184                                        ;
; Embedded Multiplier 9-bit elements ; 0                                             ;
; Total PLLs                         ; 1                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C70F896C6       ;                    ;
; Top-level entity name                                                      ; TestSDRAM0         ; TestSDRAM0         ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path                                                                                         ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; pll1.vhd                                                                                                                 ; yes             ; User Wizard-Generated File   ; D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/TestProgramm/pll1.vhd               ;
; SDRAM0_CTRL.vhd                                                                                                          ; yes             ; User VHDL File               ; D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/TestProgramm/SDRAM0_CTRL.vhd        ;
; TestSDRAM0.vhd                                                                                                           ; yes             ; User VHDL File               ; D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/TestProgramm/TestSDRAM0.vhd         ;
; altpll.tdf                                                                                                               ; yes             ; Megafunction                 ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altpll.tdf                                                             ;
; aglobal111.inc                                                                                                           ; yes             ; Megafunction                 ; c:/altera/11.1sp2/quartus/libraries/megafunctions/aglobal111.inc                                                         ;
; stratix_pll.inc                                                                                                          ; yes             ; Megafunction                 ; c:/altera/11.1sp2/quartus/libraries/megafunctions/stratix_pll.inc                                                        ;
; stratixii_pll.inc                                                                                                        ; yes             ; Megafunction                 ; c:/altera/11.1sp2/quartus/libraries/megafunctions/stratixii_pll.inc                                                      ;
; cycloneii_pll.inc                                                                                                        ; yes             ; Megafunction                 ; c:/altera/11.1sp2/quartus/libraries/megafunctions/cycloneii_pll.inc                                                      ;
; lcd_line.vhd                                                                                                             ; yes             ; Auto-Found VHDL File         ; d:/technische informatik/semester 6/projektarbeit/projektarbeit_de270/quellcode/main/testprogramm/de2core/lcd_line.vhd   ;
; sld_signaltap.vhd                                                                                                        ; yes             ; Encrypted Megafunction       ; c:/altera/11.1sp2/quartus/libraries/megafunctions/sld_signaltap.vhd                                                      ;
; sld_ela_control.vhd                                                                                                      ; yes             ; Encrypted Megafunction       ; c:/altera/11.1sp2/quartus/libraries/megafunctions/sld_ela_control.vhd                                                    ;
; lpm_shiftreg.tdf                                                                                                         ; yes             ; Megafunction                 ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                       ;
; lpm_constant.inc                                                                                                         ; yes             ; Megafunction                 ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_constant.inc                                                       ;
; dffeea.inc                                                                                                               ; yes             ; Megafunction                 ; c:/altera/11.1sp2/quartus/libraries/megafunctions/dffeea.inc                                                             ;
; sld_mbpmg.vhd                                                                                                            ; yes             ; Encrypted Megafunction       ; c:/altera/11.1sp2/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                          ;
; sld_ela_trigger_flow_mgr.vhd                                                                                             ; yes             ; Encrypted Megafunction       ; c:/altera/11.1sp2/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                           ;
; sld_buffer_manager.vhd                                                                                                   ; yes             ; Encrypted Megafunction       ; c:/altera/11.1sp2/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                 ;
; altsyncram.tdf                                                                                                           ; yes             ; Megafunction                 ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf                                                         ;
; stratix_ram_block.inc                                                                                                    ; yes             ; Megafunction                 ; c:/altera/11.1sp2/quartus/libraries/megafunctions/stratix_ram_block.inc                                                  ;
; lpm_mux.inc                                                                                                              ; yes             ; Megafunction                 ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_mux.inc                                                            ;
; lpm_decode.inc                                                                                                           ; yes             ; Megafunction                 ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_decode.inc                                                         ;
; a_rdenreg.inc                                                                                                            ; yes             ; Megafunction                 ; c:/altera/11.1sp2/quartus/libraries/megafunctions/a_rdenreg.inc                                                          ;
; altrom.inc                                                                                                               ; yes             ; Megafunction                 ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altrom.inc                                                             ;
; altram.inc                                                                                                               ; yes             ; Megafunction                 ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altram.inc                                                             ;
; altdpram.inc                                                                                                             ; yes             ; Megafunction                 ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altdpram.inc                                                           ;
; db/altsyncram_us14.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction  ; D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/TestProgramm/db/altsyncram_us14.tdf ;
; db/altsyncram_6hq1.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction  ; D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/TestProgramm/db/altsyncram_6hq1.tdf ;
; altdpram.tdf                                                                                                             ; yes             ; Megafunction                 ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altdpram.tdf                                                           ;
; memmodes.inc                                                                                                             ; yes             ; Megafunction                 ; c:/altera/11.1sp2/quartus/libraries/others/maxplus2/memmodes.inc                                                         ;
; a_hdffe.inc                                                                                                              ; yes             ; Megafunction                 ; c:/altera/11.1sp2/quartus/libraries/megafunctions/a_hdffe.inc                                                            ;
; alt_le_rden_reg.inc                                                                                                      ; yes             ; Megafunction                 ; c:/altera/11.1sp2/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                    ;
; altsyncram.inc                                                                                                           ; yes             ; Megafunction                 ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.inc                                                         ;
; lpm_mux.tdf                                                                                                              ; yes             ; Megafunction                 ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_mux.tdf                                                            ;
; muxlut.inc                                                                                                               ; yes             ; Megafunction                 ; c:/altera/11.1sp2/quartus/libraries/megafunctions/muxlut.inc                                                             ;
; bypassff.inc                                                                                                             ; yes             ; Megafunction                 ; c:/altera/11.1sp2/quartus/libraries/megafunctions/bypassff.inc                                                           ;
; altshift.inc                                                                                                             ; yes             ; Megafunction                 ; c:/altera/11.1sp2/quartus/libraries/megafunctions/altshift.inc                                                           ;
; db/mux_eoc.tdf                                                                                                           ; yes             ; Auto-Generated Megafunction  ; D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/TestProgramm/db/mux_eoc.tdf         ;
; lpm_decode.tdf                                                                                                           ; yes             ; Megafunction                 ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_decode.tdf                                                         ;
; declut.inc                                                                                                               ; yes             ; Megafunction                 ; c:/altera/11.1sp2/quartus/libraries/megafunctions/declut.inc                                                             ;
; lpm_compare.inc                                                                                                          ; yes             ; Megafunction                 ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_compare.inc                                                        ;
; db/decode_rqf.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction  ; D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/TestProgramm/db/decode_rqf.tdf      ;
; lpm_counter.tdf                                                                                                          ; yes             ; Megafunction                 ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_counter.tdf                                                        ;
; lpm_add_sub.inc                                                                                                          ; yes             ; Megafunction                 ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_add_sub.inc                                                        ;
; cmpconst.inc                                                                                                             ; yes             ; Megafunction                 ; c:/altera/11.1sp2/quartus/libraries/megafunctions/cmpconst.inc                                                           ;
; lpm_counter.inc                                                                                                          ; yes             ; Megafunction                 ; c:/altera/11.1sp2/quartus/libraries/megafunctions/lpm_counter.inc                                                        ;
; alt_counter_stratix.inc                                                                                                  ; yes             ; Megafunction                 ; c:/altera/11.1sp2/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                ;
; db/cntr_fdi.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction  ; D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/TestProgramm/db/cntr_fdi.tdf        ;
; db/cmpr_bcc.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction  ; D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/TestProgramm/db/cmpr_bcc.tdf        ;
; db/cntr_v1j.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction  ; D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/TestProgramm/db/cntr_v1j.tdf        ;
; db/cntr_2ci.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction  ; D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/TestProgramm/db/cntr_2ci.tdf        ;
; db/cmpr_9cc.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction  ; D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/TestProgramm/db/cmpr_9cc.tdf        ;
; db/cntr_gui.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction  ; D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/TestProgramm/db/cntr_gui.tdf        ;
; db/cmpr_5cc.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction  ; D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/TestProgramm/db/cmpr_5cc.tdf        ;
; sld_rom_sr.vhd                                                                                                           ; yes             ; Encrypted Megafunction       ; c:/altera/11.1sp2/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                         ;
; db/altsyncram_eq14.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction  ; D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/TestProgramm/db/altsyncram_eq14.tdf ;
; db/altsyncram_meq1.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction  ; D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/TestProgramm/db/altsyncram_meq1.tdf ;
; db/cntr_6ci.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction  ; D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/TestProgramm/db/cntr_6ci.tdf        ;
; db/cmpr_acc.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction  ; D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/TestProgramm/db/cmpr_acc.tdf        ;
; sld_hub.vhd                                                                                                              ; yes             ; Encrypted Megafunction       ; c:/altera/11.1sp2/quartus/libraries/megafunctions/sld_hub.vhd                                                            ;
; db/altsyncram_ms14.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction  ; db/altsyncram_ms14.tdf                                                                                                   ;
; db/altsyncram_ugq1.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction  ; db/altsyncram_ugq1.tdf                                                                                                   ;
; db/mux_coc.tdf                                                                                                           ; yes             ; Auto-Generated Megafunction  ; db/mux_coc.tdf                                                                                                           ;
; db/cntr_cdi.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction  ; db/cntr_cdi.tdf                                                                                                          ;
; db/cntr_32j.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction  ; db/cntr_32j.tdf                                                                                                          ;
; db/altsyncram_6q14.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction  ; db/altsyncram_6q14.tdf                                                                                                   ;
; D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/TestProgramm/db/mux_aoc.tdf         ; yes             ; Auto-Generated Megafunction  ; D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/TestProgramm/db/mux_aoc.tdf         ;
; db/cntr_4ci.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction  ; db/cntr_4ci.tdf                                                                                                          ;
; D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/TestProgramm/db/cntr_02j.tdf        ; yes             ; Auto-Generated Megafunction  ; D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/TestProgramm/db/cntr_02j.tdf        ;
; D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/TestProgramm/db/cntr_sbi.tdf        ; yes             ; Auto-Generated Megafunction  ; D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/TestProgramm/db/cntr_sbi.tdf        ;
; D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/TestProgramm/db/cmpr_8cc.tdf        ; yes             ; Auto-Generated Megafunction  ; D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/TestProgramm/db/cmpr_8cc.tdf        ;
; D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/TestProgramm/db/altsyncram_8t14.tdf ; yes             ; Auto-Generated Megafunction  ; D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/TestProgramm/db/altsyncram_8t14.tdf ;
; D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/TestProgramm/db/altsyncram_ghq1.tdf ; yes             ; Auto-Generated Megafunction  ; D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/TestProgramm/db/altsyncram_ghq1.tdf ;
; D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/TestProgramm/db/cntr_kdi.tdf        ; yes             ; Auto-Generated Megafunction  ; D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/TestProgramm/db/cntr_kdi.tdf        ;
+--------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                        ;
+---------------------------------------------+----------------------------------------------------------------------+
; Resource                                    ; Usage                                                                ;
+---------------------------------------------+----------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,552                                                                ;
;                                             ;                                                                      ;
; Total combinational functions               ; 1310                                                                 ;
; Logic element usage by number of LUT inputs ;                                                                      ;
;     -- 4 input functions                    ; 556                                                                  ;
;     -- 3 input functions                    ; 469                                                                  ;
;     -- <=2 input functions                  ; 285                                                                  ;
;                                             ;                                                                      ;
; Logic elements by mode                      ;                                                                      ;
;     -- normal mode                          ; 1192                                                                 ;
;     -- arithmetic mode                      ; 118                                                                  ;
;                                             ;                                                                      ;
; Total registers                             ; 1990                                                                 ;
;     -- Dedicated logic registers            ; 1990                                                                 ;
;     -- I/O registers                        ; 0                                                                    ;
;                                             ;                                                                      ;
; I/O pins                                    ; 85                                                                   ;
; Total memory bits                           ; 93184                                                                ;
; Total PLLs                                  ; 1                                                                    ;
;     -- PLLs                                 ; 1                                                                    ;
;                                             ;                                                                      ;
; Maximum fan-out node                        ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 1573                                                                 ;
; Total fan-out                               ; 13698                                                                ;
; Average fan-out                             ; 3.83                                                                 ;
+---------------------------------------------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                      ; Library Name ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |TestSDRAM0                                                                                          ; 1310 (125)        ; 1990 (69)    ; 93184       ; 0            ; 0       ; 0         ; 85   ; 0            ; |TestSDRAM0                                                                                                                                                                                                                                                                                              ;              ;
;    |LCD_Line:LCDDE2|                                                                                 ; 150 (150)         ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|LCD_Line:LCDDE2                                                                                                                                                                                                                                                                              ;              ;
;    |sdram0_ctrl:SDRAM0_CONTROLLER|                                                                   ; 230 (230)         ; 116 (116)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sdram0_ctrl:SDRAM0_CONTROLLER                                                                                                                                                                                                                                                                ;              ;
;       |pll1:pll|                                                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll                                                                                                                                                                                                                                                       ;              ;
;          |altpll:altpll_component|                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component                                                                                                                                                                                                                               ;              ;
;    |sld_hub:auto_hub|                                                                                ; 135 (96)          ; 91 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_hub:auto_hub                                                                                                                                                                                                                                                                             ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                      ; 22 (22)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                     ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                   ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                                  ; 371 (1)           ; 1032 (0)     ; 62976       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                               ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                        ; 370 (20)          ; 1032 (652)   ; 62976       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                         ;              ;
;          |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 21 (0)            ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                          ;              ;
;             |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                      ;              ;
;                |decode_rqf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                            ;              ;
;             |lpm_mux:mux|                                                                            ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                              ;              ;
;                |mux_eoc:auto_generated|                                                              ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_eoc:auto_generated                                                                                                                       ;              ;
;          |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 62976       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                         ;              ;
;             |altsyncram_us14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 62976       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_us14:auto_generated                                                                                                                                          ;              ;
;                |altsyncram_6hq1:altsyncram1|                                                         ; 0 (0)             ; 0 (0)        ; 62976       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_us14:auto_generated|altsyncram_6hq1:altsyncram1                                                                                                              ;              ;
;          |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                          ;              ;
;          |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                            ;              ;
;          |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 75 (75)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                              ;              ;
;          |sld_ela_control:ela_control|                                                               ; 18 (1)            ; 51 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                             ;              ;
;             |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                     ;              ;
;             |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 14 (0)            ; 35 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                      ;              ;
;                |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                           ;              ;
;                |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 14 (0)            ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1 ;              ;
;             |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 3 (3)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                               ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                       ;              ;
;          |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 201 (12)          ; 183 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                        ;              ;
;             |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 9 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                              ;              ;
;                |cntr_fdi:auto_generated|                                                             ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_fdi:auto_generated                                                      ;              ;
;             |lpm_counter:read_pointer_counter|                                                       ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                       ;              ;
;                |cntr_v1j:auto_generated|                                                             ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated                                                                               ;              ;
;             |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                             ;              ;
;                |cntr_2ci:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_2ci:auto_generated                                                                     ;              ;
;             |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                ;              ;
;                |cntr_gui:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                        ;              ;
;             |lpm_shiftreg:info_data_shift_out|                                                       ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                       ;              ;
;             |lpm_shiftreg:ram_data_shift_out|                                                        ; 123 (123)         ; 123 (123)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                        ;              ;
;             |lpm_shiftreg:status_data_shift_out|                                                     ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                     ;              ;
;          |sld_rom_sr:crc_rom_sr|                                                                     ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                   ;              ;
;    |sld_signaltap:auto_signaltap_1|                                                                  ; 299 (1)           ; 623 (0)      ; 30208       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_1                                                                                                                                                                                                                                                               ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                        ; 298 (20)          ; 623 (328)    ; 30208       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                         ;              ;
;          |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 21 (0)            ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                          ;              ;
;             |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                      ;              ;
;                |decode_rqf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                            ;              ;
;             |lpm_mux:mux|                                                                            ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                              ;              ;
;                |mux_eoc:auto_generated|                                                              ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_eoc:auto_generated                                                                                                                       ;              ;
;          |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 30208       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                         ;              ;
;             |altsyncram_eq14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 30208       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eq14:auto_generated                                                                                                                                          ;              ;
;                |altsyncram_meq1:altsyncram1|                                                         ; 0 (0)             ; 0 (0)        ; 30208       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eq14:auto_generated|altsyncram_meq1:altsyncram1                                                                                                              ;              ;
;          |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                          ;              ;
;          |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                            ;              ;
;          |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 75 (75)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                              ;              ;
;          |sld_ela_control:ela_control|                                                               ; 9 (1)             ; 31 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                             ;              ;
;             |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                     ;              ;
;             |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 6 (0)             ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                      ;              ;
;                |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                           ;              ;
;                |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 6 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                       ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1 ;              ;
;             |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 2 (2)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                               ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                       ;              ;
;          |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 137 (13)          ; 118 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                        ;              ;
;             |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 8 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                              ;              ;
;                |cntr_6ci:auto_generated|                                                             ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_6ci:auto_generated                                                      ;              ;
;             |lpm_counter:read_pointer_counter|                                                       ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                       ;              ;
;                |cntr_v1j:auto_generated|                                                             ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated                                                                               ;              ;
;             |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                             ;              ;
;                |cntr_2ci:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_2ci:auto_generated                                                                     ;              ;
;             |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                ;              ;
;                |cntr_gui:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                        ;              ;
;             |lpm_shiftreg:info_data_shift_out|                                                       ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                       ;              ;
;             |lpm_shiftreg:ram_data_shift_out|                                                        ; 59 (59)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                        ;              ;
;             |lpm_shiftreg:status_data_shift_out|                                                     ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                     ;              ;
;          |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TestSDRAM0|sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                   ;              ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                       ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_us14:auto_generated|altsyncram_6hq1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 512          ; 123          ; 512          ; 123          ; 62976 ; None ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eq14:auto_generated|altsyncram_meq1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 512          ; 59           ; 512          ; 59           ; 30208 ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                    ; IP Include File                                                                                            ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |TestSDRAM0|sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll ; D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/TestProgramm/pll1.vhd ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TestSDRAM0|AKTUALZUSTAND                                                                                                                      ;
+--------------------------------+-------------------------------+--------------------------------+-------------------------------+------------------------------+
; Name                           ; AKTUALZUSTAND.TEST_READ_STATE ; AKTUALZUSTAND.TEST_WRITE_STATE ; AKTUALZUSTAND.TEST_IDLE_STATE ; AKTUALZUSTAND.TEST_WAIT_INIT ;
+--------------------------------+-------------------------------+--------------------------------+-------------------------------+------------------------------+
; AKTUALZUSTAND.TEST_WAIT_INIT   ; 0                             ; 0                              ; 0                             ; 0                            ;
; AKTUALZUSTAND.TEST_IDLE_STATE  ; 0                             ; 0                              ; 1                             ; 1                            ;
; AKTUALZUSTAND.TEST_WRITE_STATE ; 0                             ; 1                              ; 0                             ; 1                            ;
; AKTUALZUSTAND.TEST_READ_STATE  ; 1                             ; 0                              ; 0                             ; 1                            ;
+--------------------------------+-------------------------------+--------------------------------+-------------------------------+------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TestSDRAM0|LCD_Line:LCDDE2|next_command                                                                                                                                                                                                                                                                                                 ;
+----------------------------+----------------------------+--------------------------+---------------------+-------------------+---------------------+-------------------------+--------------------------+--------------------+---------------------------+-----------------------+-------------------------+-----------------------+---------------------+
; Name                       ; next_command.DISPLAY_CLEAR ; next_command.DISPLAY_OFF ; next_command.RESET3 ; next_command.HOLD ; next_command.RESET1 ; next_command.DROP_LCD_E ; next_command.RETURN_HOME ; next_command.LINE2 ; next_command.Print_String ; next_command.MODE_SET ; next_command.DISPLAY_ON ; next_command.FUNC_SET ; next_command.RESET2 ;
+----------------------------+----------------------------+--------------------------+---------------------+-------------------+---------------------+-------------------------+--------------------------+--------------------+---------------------------+-----------------------+-------------------------+-----------------------+---------------------+
; next_command.RESET2        ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                       ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 0                     ; 0                   ;
; next_command.FUNC_SET      ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                       ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 1                     ; 1                   ;
; next_command.DISPLAY_ON    ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                       ; 0                        ; 0                  ; 0                         ; 0                     ; 1                       ; 0                     ; 1                   ;
; next_command.MODE_SET      ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                       ; 0                        ; 0                  ; 0                         ; 1                     ; 0                       ; 0                     ; 1                   ;
; next_command.Print_String  ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                       ; 0                        ; 0                  ; 1                         ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.LINE2         ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                       ; 0                        ; 1                  ; 0                         ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.RETURN_HOME   ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                       ; 1                        ; 0                  ; 0                         ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.DROP_LCD_E    ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 1                       ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.RESET1        ; 0                          ; 0                        ; 0                   ; 0                 ; 1                   ; 0                       ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.HOLD          ; 0                          ; 0                        ; 0                   ; 1                 ; 0                   ; 0                       ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.RESET3        ; 0                          ; 0                        ; 1                   ; 0                 ; 0                   ; 0                       ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.DISPLAY_OFF   ; 0                          ; 1                        ; 0                   ; 0                 ; 0                   ; 0                       ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.DISPLAY_CLEAR ; 1                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                       ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 0                     ; 1                   ;
+----------------------------+----------------------------+--------------------------+---------------------+-------------------+---------------------+-------------------------+--------------------------+--------------------+---------------------------+-----------------------+-------------------------+-----------------------+---------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TestSDRAM0|LCD_Line:LCDDE2|state                                                                                                                                                                                                      ;
+---------------------+---------------------+-------------------+--------------+--------------+------------+------------------+-------------------+-------------+--------------------+----------------+------------------+----------------+--------------+
; Name                ; state.DISPLAY_CLEAR ; state.DISPLAY_OFF ; state.RESET3 ; state.RESET2 ; state.HOLD ; state.DROP_LCD_E ; state.RETURN_HOME ; state.LINE2 ; state.Print_String ; state.MODE_SET ; state.DISPLAY_ON ; state.FUNC_SET ; state.RESET1 ;
+---------------------+---------------------+-------------------+--------------+--------------+------------+------------------+-------------------+-------------+--------------------+----------------+------------------+----------------+--------------+
; state.RESET1        ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 0            ;
; state.FUNC_SET      ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 1              ; 1            ;
; state.DISPLAY_ON    ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 1                ; 0              ; 1            ;
; state.MODE_SET      ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 1              ; 0                ; 0              ; 1            ;
; state.Print_String  ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 1                  ; 0              ; 0                ; 0              ; 1            ;
; state.LINE2         ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 1           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.RETURN_HOME   ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 1                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.DROP_LCD_E    ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 1                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.HOLD          ; 0                   ; 0                 ; 0            ; 0            ; 1          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.RESET2        ; 0                   ; 0                 ; 0            ; 1            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.RESET3        ; 0                   ; 0                 ; 1            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.DISPLAY_OFF   ; 0                   ; 1                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.DISPLAY_CLEAR ; 1                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
+---------------------+---------------------+-------------------+--------------+--------------+------------+------------------+-------------------+-------------+--------------------+----------------+------------------+----------------+--------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TestSDRAM0|sdram0_ctrl:SDRAM0_CONTROLLER|AKTUALZUSTAND                                                                                          ;
+---------------------------+-------------------------+--------------------------+---------------------------+--------------------------+--------------------------+
; Name                      ; AKTUALZUSTAND.REF_STATE ; AKTUALZUSTAND.READ_STATE ; AKTUALZUSTAND.WRITE_STATE ; AKTUALZUSTAND.IDLE_STATE ; AKTUALZUSTAND.INIT_STATE ;
+---------------------------+-------------------------+--------------------------+---------------------------+--------------------------+--------------------------+
; AKTUALZUSTAND.INIT_STATE  ; 0                       ; 0                        ; 0                         ; 0                        ; 0                        ;
; AKTUALZUSTAND.IDLE_STATE  ; 0                       ; 0                        ; 0                         ; 1                        ; 1                        ;
; AKTUALZUSTAND.WRITE_STATE ; 0                       ; 0                        ; 1                         ; 0                        ; 1                        ;
; AKTUALZUSTAND.READ_STATE  ; 0                       ; 1                        ; 0                         ; 0                        ; 1                        ;
; AKTUALZUSTAND.REF_STATE   ; 1                       ; 0                        ; 0                         ; 0                        ; 1                        ;
+---------------------------+-------------------------+--------------------------+---------------------------+--------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                   ; Reason for Removal                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; test_zustand[3]~reg0                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; test_zustand[2]~reg0                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; LCD_Line:LCDDE2|LCD_RW_INT                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[1]                                                                                                    ; Merged with sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[0]                                                                                                    ;
; LCD_Line:LCDDE2|next_command.HOLD                                                                                                               ; Merged with LCD_Line:LCDDE2|next_command.DROP_LCD_E                                                                                                         ;
; LCD_Line:LCDDE2|next_command.RESET1                                                                                                             ; Merged with LCD_Line:LCDDE2|next_command.DROP_LCD_E                                                                                                         ;
; LCD_Line:LCDDE2|next_command.DROP_LCD_E                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                      ;
; Total Number of Removed Registers = 7                                                                                                           ;                                                                                                                                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[6]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[7]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[7]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|current_offset_delayed[8]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|buffer_write_address_delayed[8]                                            ;
; Total Number of Removed Registers = 19                                                                                                          ;                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1990  ;
; Number of registers using Synchronous Clear  ; 32    ;
; Number of registers using Synchronous Load   ; 55    ;
; Number of registers using Asynchronous Clear ; 649   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 517   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                      ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------+---------+
; sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[3]                                                                                           ; 4       ;
; sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[4]                                                                                           ; 3       ;
; sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[2]                                                                                           ; 4       ;
; sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[5]                                                                                           ; 3       ;
; sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[0]                                                                                           ; 4       ;
; read_n_sig                                                                                                                             ; 9       ;
; write_n_sig                                                                                                                            ; 7       ;
; reset_sig                                                                                                                              ; 85      ;
; data_in_sig[1]                                                                                                                         ; 6       ;
; data_in_sig[3]                                                                                                                         ; 3       ;
; sld_hub:auto_hub|tdo                                                                                                                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8] ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9] ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; 1       ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; Total number of inverted registers = 31                                                                                                ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                                                                                               ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; 19:1               ; 3 bits    ; 36 LEs        ; 3 LEs                ; 33 LEs                 ; |TestSDRAM0|sdram0_ctrl:SDRAM0_CONTROLLER|addr_sig[12]                                                                                   ;                            ;
; 19:1               ; 8 bits    ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; |TestSDRAM0|sdram0_ctrl:SDRAM0_CONTROLLER|addr_sig[1]                                                                                    ;                            ;
; 28:1               ; 2 bits    ; 36 LEs        ; 2 LEs                ; 34 LEs                 ; |TestSDRAM0|sdram0_ctrl:SDRAM0_CONTROLLER|ba_sig[1]                                                                                      ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |TestSDRAM0|LCD_Line:LCDDE2|DATA_BUS_VALUE[4]                                                                                            ;                            ;
; 9:1                ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |TestSDRAM0|Selector0                                                                                                                    ;                            ;
; 29:1               ; 3 bits    ; 57 LEs        ; 6 LEs                ; 51 LEs                 ; |TestSDRAM0|sdram0_ctrl:SDRAM0_CONTROLLER|Selector22                                                                                     ;                            ;
; 32:1               ; 2 bits    ; 42 LEs        ; 4 LEs                ; 38 LEs                 ; |TestSDRAM0|sdram0_ctrl:SDRAM0_CONTROLLER|Selector25                                                                                     ;                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; |TestSDRAM0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]   ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; |TestSDRAM0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                   ;                            ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; |TestSDRAM0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                        ;                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; |TestSDRAM0|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_us14:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_us14:auto_generated|altsyncram_6hq1:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eq14:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_eq14:auto_generated|altsyncram_meq1:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |TestSDRAM0 ;
+-------------------+-------+------------------------------------------------+
; Parameter Name    ; Value ; Type                                           ;
+-------------------+-------+------------------------------------------------+
; del               ; 16    ; Signed Integer                                 ;
; len_auto_ref      ; 10    ; Signed Integer                                 ;
; len_small         ; 8     ; Signed Integer                                 ;
; addr_bits_to_dram ; 13    ; Signed Integer                                 ;
; addr_bits_from_up ; 24    ; Signed Integer                                 ;
; ba_bits           ; 2     ; Signed Integer                                 ;
; dqsize            ; 16    ; Signed Integer                                 ;
+-------------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram0_ctrl:SDRAM0_CONTROLLER ;
+-------------------+-------+------------------------------------------------+
; Parameter Name    ; Value ; Type                                           ;
+-------------------+-------+------------------------------------------------+
; del               ; 16    ; Signed Integer                                 ;
; len_auto_ref      ; 10    ; Signed Integer                                 ;
; len_small         ; 8     ; Signed Integer                                 ;
; addr_bits_to_dram ; 13    ; Signed Integer                                 ;
; addr_bits_from_up ; 24    ; Signed Integer                                 ;
; ba_bits           ; 2     ; Signed Integer                                 ;
; dqsize            ; 16    ; Signed Integer                                 ;
+-------------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component ;
+-------------------------------+------------------------+----------------------------------------------------+
; Parameter Name                ; Value                  ; Type                                               ;
+-------------------------------+------------------------+----------------------------------------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped                                            ;
; PLL_TYPE                      ; AUTO                   ; Untyped                                            ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll1 ; Untyped                                            ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped                                            ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped                                            ;
; SCAN_CHAIN                    ; LONG                   ; Untyped                                            ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped                                            ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer                                     ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped                                            ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped                                            ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped                                            ;
; LOCK_HIGH                     ; 1                      ; Untyped                                            ;
; LOCK_LOW                      ; 1                      ; Untyped                                            ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped                                            ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped                                            ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped                                            ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped                                            ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped                                            ;
; SKIP_VCO                      ; OFF                    ; Untyped                                            ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped                                            ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped                                            ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped                                            ;
; BANDWIDTH                     ; 0                      ; Untyped                                            ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped                                            ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped                                            ;
; DOWN_SPREAD                   ; 0                      ; Untyped                                            ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped                                            ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped                                            ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped                                            ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped                                            ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped                                            ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped                                            ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped                                            ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped                                            ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped                                            ;
; CLK2_MULTIPLY_BY              ; 4                      ; Signed Integer                                     ;
; CLK1_MULTIPLY_BY              ; 2                      ; Signed Integer                                     ;
; CLK0_MULTIPLY_BY              ; 2                      ; Signed Integer                                     ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped                                            ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped                                            ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped                                            ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped                                            ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped                                            ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped                                            ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped                                            ;
; CLK2_DIVIDE_BY                ; 1                      ; Signed Integer                                     ;
; CLK1_DIVIDE_BY                ; 1                      ; Signed Integer                                     ;
; CLK0_DIVIDE_BY                ; 1                      ; Signed Integer                                     ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped                                            ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped                                            ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped                                            ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped                                            ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped                                            ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped                                            ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped                                            ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped                                            ;
; CLK1_PHASE_SHIFT              ; -3000                  ; Untyped                                            ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped                                            ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped                                            ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped                                            ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped                                            ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped                                            ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped                                            ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped                                            ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped                                            ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped                                            ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped                                            ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped                                            ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped                                            ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped                                            ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped                                            ;
; CLK2_DUTY_CYCLE               ; 50                     ; Signed Integer                                     ;
; CLK1_DUTY_CYCLE               ; 50                     ; Signed Integer                                     ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer                                     ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                            ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                            ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                            ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                            ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                            ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                            ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                            ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                            ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                            ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                                            ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                            ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                            ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                            ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                            ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                            ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                            ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                            ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                            ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                            ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                                            ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped                                            ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped                                            ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped                                            ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped                                            ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped                                            ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped                                            ;
; DPA_DIVIDER                   ; 0                      ; Untyped                                            ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped                                            ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped                                            ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped                                            ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped                                            ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped                                            ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped                                            ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped                                            ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped                                            ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped                                            ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped                                            ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped                                            ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped                                            ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped                                            ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped                                            ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped                                            ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped                                            ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped                                            ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped                                            ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped                                            ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped                                            ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped                                            ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped                                            ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped                                            ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped                                            ;
; VCO_MIN                       ; 0                      ; Untyped                                            ;
; VCO_MAX                       ; 0                      ; Untyped                                            ;
; VCO_CENTER                    ; 0                      ; Untyped                                            ;
; PFD_MIN                       ; 0                      ; Untyped                                            ;
; PFD_MAX                       ; 0                      ; Untyped                                            ;
; M_INITIAL                     ; 0                      ; Untyped                                            ;
; M                             ; 0                      ; Untyped                                            ;
; N                             ; 1                      ; Untyped                                            ;
; M2                            ; 1                      ; Untyped                                            ;
; N2                            ; 1                      ; Untyped                                            ;
; SS                            ; 1                      ; Untyped                                            ;
; C0_HIGH                       ; 0                      ; Untyped                                            ;
; C1_HIGH                       ; 0                      ; Untyped                                            ;
; C2_HIGH                       ; 0                      ; Untyped                                            ;
; C3_HIGH                       ; 0                      ; Untyped                                            ;
; C4_HIGH                       ; 0                      ; Untyped                                            ;
; C5_HIGH                       ; 0                      ; Untyped                                            ;
; C6_HIGH                       ; 0                      ; Untyped                                            ;
; C7_HIGH                       ; 0                      ; Untyped                                            ;
; C8_HIGH                       ; 0                      ; Untyped                                            ;
; C9_HIGH                       ; 0                      ; Untyped                                            ;
; C0_LOW                        ; 0                      ; Untyped                                            ;
; C1_LOW                        ; 0                      ; Untyped                                            ;
; C2_LOW                        ; 0                      ; Untyped                                            ;
; C3_LOW                        ; 0                      ; Untyped                                            ;
; C4_LOW                        ; 0                      ; Untyped                                            ;
; C5_LOW                        ; 0                      ; Untyped                                            ;
; C6_LOW                        ; 0                      ; Untyped                                            ;
; C7_LOW                        ; 0                      ; Untyped                                            ;
; C8_LOW                        ; 0                      ; Untyped                                            ;
; C9_LOW                        ; 0                      ; Untyped                                            ;
; C0_INITIAL                    ; 0                      ; Untyped                                            ;
; C1_INITIAL                    ; 0                      ; Untyped                                            ;
; C2_INITIAL                    ; 0                      ; Untyped                                            ;
; C3_INITIAL                    ; 0                      ; Untyped                                            ;
; C4_INITIAL                    ; 0                      ; Untyped                                            ;
; C5_INITIAL                    ; 0                      ; Untyped                                            ;
; C6_INITIAL                    ; 0                      ; Untyped                                            ;
; C7_INITIAL                    ; 0                      ; Untyped                                            ;
; C8_INITIAL                    ; 0                      ; Untyped                                            ;
; C9_INITIAL                    ; 0                      ; Untyped                                            ;
; C0_MODE                       ; BYPASS                 ; Untyped                                            ;
; C1_MODE                       ; BYPASS                 ; Untyped                                            ;
; C2_MODE                       ; BYPASS                 ; Untyped                                            ;
; C3_MODE                       ; BYPASS                 ; Untyped                                            ;
; C4_MODE                       ; BYPASS                 ; Untyped                                            ;
; C5_MODE                       ; BYPASS                 ; Untyped                                            ;
; C6_MODE                       ; BYPASS                 ; Untyped                                            ;
; C7_MODE                       ; BYPASS                 ; Untyped                                            ;
; C8_MODE                       ; BYPASS                 ; Untyped                                            ;
; C9_MODE                       ; BYPASS                 ; Untyped                                            ;
; C0_PH                         ; 0                      ; Untyped                                            ;
; C1_PH                         ; 0                      ; Untyped                                            ;
; C2_PH                         ; 0                      ; Untyped                                            ;
; C3_PH                         ; 0                      ; Untyped                                            ;
; C4_PH                         ; 0                      ; Untyped                                            ;
; C5_PH                         ; 0                      ; Untyped                                            ;
; C6_PH                         ; 0                      ; Untyped                                            ;
; C7_PH                         ; 0                      ; Untyped                                            ;
; C8_PH                         ; 0                      ; Untyped                                            ;
; C9_PH                         ; 0                      ; Untyped                                            ;
; L0_HIGH                       ; 1                      ; Untyped                                            ;
; L1_HIGH                       ; 1                      ; Untyped                                            ;
; G0_HIGH                       ; 1                      ; Untyped                                            ;
; G1_HIGH                       ; 1                      ; Untyped                                            ;
; G2_HIGH                       ; 1                      ; Untyped                                            ;
; G3_HIGH                       ; 1                      ; Untyped                                            ;
; E0_HIGH                       ; 1                      ; Untyped                                            ;
; E1_HIGH                       ; 1                      ; Untyped                                            ;
; E2_HIGH                       ; 1                      ; Untyped                                            ;
; E3_HIGH                       ; 1                      ; Untyped                                            ;
; L0_LOW                        ; 1                      ; Untyped                                            ;
; L1_LOW                        ; 1                      ; Untyped                                            ;
; G0_LOW                        ; 1                      ; Untyped                                            ;
; G1_LOW                        ; 1                      ; Untyped                                            ;
; G2_LOW                        ; 1                      ; Untyped                                            ;
; G3_LOW                        ; 1                      ; Untyped                                            ;
; E0_LOW                        ; 1                      ; Untyped                                            ;
; E1_LOW                        ; 1                      ; Untyped                                            ;
; E2_LOW                        ; 1                      ; Untyped                                            ;
; E3_LOW                        ; 1                      ; Untyped                                            ;
; L0_INITIAL                    ; 1                      ; Untyped                                            ;
; L1_INITIAL                    ; 1                      ; Untyped                                            ;
; G0_INITIAL                    ; 1                      ; Untyped                                            ;
; G1_INITIAL                    ; 1                      ; Untyped                                            ;
; G2_INITIAL                    ; 1                      ; Untyped                                            ;
; G3_INITIAL                    ; 1                      ; Untyped                                            ;
; E0_INITIAL                    ; 1                      ; Untyped                                            ;
; E1_INITIAL                    ; 1                      ; Untyped                                            ;
; E2_INITIAL                    ; 1                      ; Untyped                                            ;
; E3_INITIAL                    ; 1                      ; Untyped                                            ;
; L0_MODE                       ; BYPASS                 ; Untyped                                            ;
; L1_MODE                       ; BYPASS                 ; Untyped                                            ;
; G0_MODE                       ; BYPASS                 ; Untyped                                            ;
; G1_MODE                       ; BYPASS                 ; Untyped                                            ;
; G2_MODE                       ; BYPASS                 ; Untyped                                            ;
; G3_MODE                       ; BYPASS                 ; Untyped                                            ;
; E0_MODE                       ; BYPASS                 ; Untyped                                            ;
; E1_MODE                       ; BYPASS                 ; Untyped                                            ;
; E2_MODE                       ; BYPASS                 ; Untyped                                            ;
; E3_MODE                       ; BYPASS                 ; Untyped                                            ;
; L0_PH                         ; 0                      ; Untyped                                            ;
; L1_PH                         ; 0                      ; Untyped                                            ;
; G0_PH                         ; 0                      ; Untyped                                            ;
; G1_PH                         ; 0                      ; Untyped                                            ;
; G2_PH                         ; 0                      ; Untyped                                            ;
; G3_PH                         ; 0                      ; Untyped                                            ;
; E0_PH                         ; 0                      ; Untyped                                            ;
; E1_PH                         ; 0                      ; Untyped                                            ;
; E2_PH                         ; 0                      ; Untyped                                            ;
; E3_PH                         ; 0                      ; Untyped                                            ;
; M_PH                          ; 0                      ; Untyped                                            ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped                                            ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped                                            ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped                                            ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped                                            ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped                                            ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped                                            ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped                                            ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped                                            ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped                                            ;
; CLK0_COUNTER                  ; G0                     ; Untyped                                            ;
; CLK1_COUNTER                  ; G0                     ; Untyped                                            ;
; CLK2_COUNTER                  ; G0                     ; Untyped                                            ;
; CLK3_COUNTER                  ; G0                     ; Untyped                                            ;
; CLK4_COUNTER                  ; G0                     ; Untyped                                            ;
; CLK5_COUNTER                  ; G0                     ; Untyped                                            ;
; CLK6_COUNTER                  ; E0                     ; Untyped                                            ;
; CLK7_COUNTER                  ; E1                     ; Untyped                                            ;
; CLK8_COUNTER                  ; E2                     ; Untyped                                            ;
; CLK9_COUNTER                  ; E3                     ; Untyped                                            ;
; L0_TIME_DELAY                 ; 0                      ; Untyped                                            ;
; L1_TIME_DELAY                 ; 0                      ; Untyped                                            ;
; G0_TIME_DELAY                 ; 0                      ; Untyped                                            ;
; G1_TIME_DELAY                 ; 0                      ; Untyped                                            ;
; G2_TIME_DELAY                 ; 0                      ; Untyped                                            ;
; G3_TIME_DELAY                 ; 0                      ; Untyped                                            ;
; E0_TIME_DELAY                 ; 0                      ; Untyped                                            ;
; E1_TIME_DELAY                 ; 0                      ; Untyped                                            ;
; E2_TIME_DELAY                 ; 0                      ; Untyped                                            ;
; E3_TIME_DELAY                 ; 0                      ; Untyped                                            ;
; M_TIME_DELAY                  ; 0                      ; Untyped                                            ;
; N_TIME_DELAY                  ; 0                      ; Untyped                                            ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped                                            ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped                                            ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped                                            ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped                                            ;
; ENABLE0_COUNTER               ; L0                     ; Untyped                                            ;
; ENABLE1_COUNTER               ; L0                     ; Untyped                                            ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped                                            ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped                                            ;
; LOOP_FILTER_C                 ; 5                      ; Untyped                                            ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped                                            ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped                                            ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped                                            ;
; VCO_POST_SCALE                ; 0                      ; Untyped                                            ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped                                            ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped                                            ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped                                            ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II             ; Untyped                                            ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped                                            ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped                                            ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped                                            ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped                                            ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped                                            ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped                                            ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped                                            ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped                                            ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped                                            ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped                                            ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped                                            ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped                                            ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped                                            ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped                                            ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped                                            ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped                                            ;
; PORT_CLK0                     ; PORT_USED              ; Untyped                                            ;
; PORT_CLK1                     ; PORT_USED              ; Untyped                                            ;
; PORT_CLK2                     ; PORT_USED              ; Untyped                                            ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped                                            ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped                                            ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped                                            ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped                                            ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped                                            ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped                                            ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped                                            ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped                                            ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped                                            ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped                                            ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped                                            ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped                                            ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped                                            ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped                                            ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped                                            ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped                                            ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped                                            ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped                                            ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped                                            ;
; PORT_ARESET                   ; PORT_UNUSED            ; Untyped                                            ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped                                            ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped                                            ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped                                            ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped                                            ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped                                            ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped                                            ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped                                            ;
; PORT_LOCKED                   ; PORT_UNUSED            ; Untyped                                            ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped                                            ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped                                            ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped                                            ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped                                            ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped                                            ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped                                            ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped                                            ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped                                            ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped                                            ;
; M_TEST_SOURCE                 ; 5                      ; Untyped                                            ;
; C0_TEST_SOURCE                ; 5                      ; Untyped                                            ;
; C1_TEST_SOURCE                ; 5                      ; Untyped                                            ;
; C2_TEST_SOURCE                ; 5                      ; Untyped                                            ;
; C3_TEST_SOURCE                ; 5                      ; Untyped                                            ;
; C4_TEST_SOURCE                ; 5                      ; Untyped                                            ;
; C5_TEST_SOURCE                ; 5                      ; Untyped                                            ;
; C6_TEST_SOURCE                ; 5                      ; Untyped                                            ;
; C7_TEST_SOURCE                ; 5                      ; Untyped                                            ;
; C8_TEST_SOURCE                ; 5                      ; Untyped                                            ;
; C9_TEST_SOURCE                ; 5                      ; Untyped                                            ;
; CBXI_PARAMETER                ; NOTHING                ; Untyped                                            ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped                                            ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped                                            ;
; WIDTH_CLOCK                   ; 6                      ; Untyped                                            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped                                            ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped                                            ;
; DEVICE_FAMILY                 ; Cyclone II             ; Untyped                                            ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped                                            ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE                                     ;
+-------------------------------+------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                 ;
+-------------------------------------------------+----------------------------------------------+----------------+
; Parameter Name                                  ; Value                                        ; Type           ;
+-------------------------------------------------+----------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                ; String         ;
; sld_node_info                                   ; 805334528                                    ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                            ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                            ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                            ; Signed Integer ;
; sld_data_bits                                   ; 123                                          ; Untyped        ;
; sld_trigger_bits                                ; 7                                            ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                           ; Signed Integer ;
; sld_node_crc_hiword                             ; 98                                           ; Untyped        ;
; sld_node_crc_loword                             ; 43676                                        ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                            ; Signed Integer ;
; sld_sample_depth                                ; 512                                          ; Untyped        ;
; sld_segment_size                                ; 512                                          ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                         ; String         ;
; sld_state_bits                                  ; 11                                           ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                            ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                            ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                            ; Signed Integer ;
; sld_trigger_level                               ; 1                                            ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                            ; Untyped        ;
; sld_advanced_trigger_entity                     ; basic,1,                                     ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                            ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                            ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                         ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                         ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                         ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                         ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                         ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                         ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                         ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                         ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                         ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                         ; String         ;
; sld_inversion_mask_length                       ; 44                                           ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                            ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                    ; String         ;
; sld_state_flow_use_generated                    ; 0                                            ; Untyped        ;
; sld_current_resource_width                      ; 1                                            ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                            ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                            ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                          ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                            ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                        ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                            ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_1                     ;
+-------------------------------------------------+----------------------------------+----------------+
; Parameter Name                                  ; Value                            ; Type           ;
+-------------------------------------------------+----------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                    ; String         ;
; sld_node_info                                   ; 805334529                        ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                ; Signed Integer ;
; sld_data_bits                                   ; 59                               ; Untyped        ;
; sld_trigger_bits                                ; 3                                ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                               ; Signed Integer ;
; sld_node_crc_hiword                             ; 390                              ; Untyped        ;
; sld_node_crc_loword                             ; 26796                            ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                ; Signed Integer ;
; sld_sample_depth                                ; 512                              ; Untyped        ;
; sld_segment_size                                ; 512                              ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                             ; String         ;
; sld_state_bits                                  ; 11                               ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                ; Signed Integer ;
; sld_trigger_level                               ; 1                                ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                ; Untyped        ;
; sld_advanced_trigger_entity                     ; basic,1,                         ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                             ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                             ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                             ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                             ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                             ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                             ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                             ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                             ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                             ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                             ; String         ;
; sld_inversion_mask_length                       ; 32                               ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd        ; String         ;
; sld_state_flow_use_generated                    ; 0                                ; Untyped        ;
; sld_current_resource_width                      ; 1                                ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                              ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                            ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                ; Signed Integer ;
+-------------------------------------------------+----------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub                                             ;
+--------------------------+------------------------------------------------------------------+-----------------+
; Parameter Name           ; Value                                                            ; Type            ;
+--------------------------+------------------------------------------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                                                ; Untyped         ;
; sld_common_ip_version    ; 0                                                                ; Untyped         ;
; device_family            ; Cyclone II                                                       ; Untyped         ;
; n_nodes                  ; 2                                                                ; Untyped         ;
; n_sel_bits               ; 2                                                                ; Untyped         ;
; n_node_ir_bits           ; 8                                                                ; Untyped         ;
; node_info                ; 0011000000000000011011100000000100110000000000000110111000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                                                ; Signed Integer  ;
+--------------------------+------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                   ;
+-------------------------------+----------------------------------------------------------------+
; Name                          ; Value                                                          ;
+-------------------------------+----------------------------------------------------------------+
; Number of entity instances    ; 1                                                              ;
; Entity Instance               ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                         ;
;     -- PLL_TYPE               ; AUTO                                                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                                              ;
+-------------------------------+----------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "LCD_Line:LCDDE2"      ;
+----------------+-------+----------+--------------+
; Port           ; Type  ; Severity ; Details      ;
+----------------+-------+----------+--------------+
; reset          ; Input ; Info     ; Stuck at VCC ;
; lin1[118..117] ; Input ; Info     ; Stuck at VCC ;
; lin1[110..108] ; Input ; Info     ; Stuck at VCC ;
; lin1[101..100] ; Input ; Info     ; Stuck at VCC ;
; lin1[85..84]   ; Input ; Info     ; Stuck at VCC ;
; lin1[66..64]   ; Input ; Info     ; Stuck at VCC ;
; lin1[62..60]   ; Input ; Info     ; Stuck at VCC ;
; lin1[54..53]   ; Input ; Info     ; Stuck at VCC ;
; lin1[46..45]   ; Input ; Info     ; Stuck at VCC ;
; lin1[116..115] ; Input ; Info     ; Stuck at GND ;
; lin1[91..87]   ; Input ; Info     ; Stuck at GND ;
; lin1[59..58]   ; Input ; Info     ; Stuck at GND ;
; lin1[56..55]   ; Input ; Info     ; Stuck at GND ;
; lin1[50..49]   ; Input ; Info     ; Stuck at GND ;
; lin1[28..27]   ; Input ; Info     ; Stuck at GND ;
; lin1[25..23]   ; Input ; Info     ; Stuck at GND ;
; lin1[19..18]   ; Input ; Info     ; Stuck at GND ;
; lin1[16..15]   ; Input ; Info     ; Stuck at GND ;
; lin1[12..9]    ; Input ; Info     ; Stuck at GND ;
; lin1[127]      ; Input ; Info     ; Stuck at GND ;
; lin1[126]      ; Input ; Info     ; Stuck at VCC ;
; lin1[125]      ; Input ; Info     ; Stuck at GND ;
; lin1[119]      ; Input ; Info     ; Stuck at GND ;
; lin1[114]      ; Input ; Info     ; Stuck at VCC ;
; lin1[113]      ; Input ; Info     ; Stuck at GND ;
; lin1[112]      ; Input ; Info     ; Stuck at VCC ;
; lin1[111]      ; Input ; Info     ; Stuck at GND ;
; lin1[106]      ; Input ; Info     ; Stuck at GND ;
; lin1[104]      ; Input ; Info     ; Stuck at VCC ;
; lin1[103]      ; Input ; Info     ; Stuck at GND ;
; lin1[99]       ; Input ; Info     ; Stuck at GND ;
; lin1[97]       ; Input ; Info     ; Stuck at GND ;
; lin1[95]       ; Input ; Info     ; Stuck at GND ;
; lin1[79]       ; Input ; Info     ; Stuck at GND ;
; lin1[77]       ; Input ; Info     ; Stuck at VCC ;
; lin1[76]       ; Input ; Info     ; Stuck at GND ;
; lin1[71]       ; Input ; Info     ; Stuck at GND ;
; lin1[70]       ; Input ; Info     ; Stuck at VCC ;
; lin1[67]       ; Input ; Info     ; Stuck at GND ;
; lin1[63]       ; Input ; Info     ; Stuck at GND ;
; lin1[57]       ; Input ; Info     ; Stuck at VCC ;
; lin1[52]       ; Input ; Info     ; Stuck at GND ;
; lin1[48]       ; Input ; Info     ; Stuck at VCC ;
; lin1[47]       ; Input ; Info     ; Stuck at GND ;
; lin1[42]       ; Input ; Info     ; Stuck at VCC ;
; lin1[41]       ; Input ; Info     ; Stuck at GND ;
; lin1[39]       ; Input ; Info     ; Stuck at GND ;
; lin1[38]       ; Input ; Info     ; Stuck at VCC ;
; lin1[35]       ; Input ; Info     ; Stuck at GND ;
; lin1[32]       ; Input ; Info     ; Stuck at VCC ;
; lin1[31]       ; Input ; Info     ; Stuck at GND ;
; lin1[7]        ; Input ; Info     ; Stuck at GND ;
; lin1[4]        ; Input ; Info     ; Stuck at GND ;
; lin1[1]        ; Input ; Info     ; Stuck at GND ;
; lin2[121..120] ; Input ; Info     ; Stuck at VCC ;
; lin2[91..90]   ; Input ; Info     ; Stuck at VCC ;
; lin2[116..115] ; Input ; Info     ; Stuck at GND ;
; lin2[99..98]   ; Input ; Info     ; Stuck at GND ;
; lin2[87..86]   ; Input ; Info     ; Stuck at GND ;
; lin2[84..79]   ; Input ; Info     ; Stuck at GND ;
; lin2[68..67]   ; Input ; Info     ; Stuck at GND ;
; lin2[18..17]   ; Input ; Info     ; Stuck at GND ;
; lin2[12..10]   ; Input ; Info     ; Stuck at GND ;
; lin2[8..7]     ; Input ; Info     ; Stuck at GND ;
; lin2[4..3]     ; Input ; Info     ; Stuck at GND ;
; lin2[127]      ; Input ; Info     ; Stuck at GND ;
; lin2[126]      ; Input ; Info     ; Stuck at VCC ;
; lin2[125]      ; Input ; Info     ; Stuck at GND ;
; lin2[122]      ; Input ; Info     ; Stuck at GND ;
; lin2[119]      ; Input ; Info     ; Stuck at GND ;
; lin2[118]      ; Input ; Info     ; Stuck at VCC ;
; lin2[114]      ; Input ; Info     ; Stuck at VCC ;
; lin2[113]      ; Input ; Info     ; Stuck at GND ;
; lin2[111]      ; Input ; Info     ; Stuck at GND ;
; lin2[110]      ; Input ; Info     ; Stuck at VCC ;
; lin2[108]      ; Input ; Info     ; Stuck at VCC ;
; lin2[106]      ; Input ; Info     ; Stuck at GND ;
; lin2[103]      ; Input ; Info     ; Stuck at GND ;
; lin2[95]       ; Input ; Info     ; Stuck at GND ;
; lin2[89]       ; Input ; Info     ; Stuck at GND ;
; lin2[88]       ; Input ; Info     ; Stuck at VCC ;
; lin2[85]       ; Input ; Info     ; Stuck at VCC ;
; lin2[71]       ; Input ; Info     ; Stuck at GND ;
; lin2[69]       ; Input ; Info     ; Stuck at VCC ;
; lin2[65]       ; Input ; Info     ; Stuck at GND ;
; lin2[63]       ; Input ; Info     ; Stuck at GND ;
; lin2[62]       ; Input ; Info     ; Stuck at VCC ;
; lin2[55]       ; Input ; Info     ; Stuck at GND ;
; lin2[54]       ; Input ; Info     ; Stuck at VCC ;
; lin2[52]       ; Input ; Info     ; Stuck at GND ;
; lin2[47]       ; Input ; Info     ; Stuck at GND ;
; lin2[42]       ; Input ; Info     ; Stuck at GND ;
; lin2[39]       ; Input ; Info     ; Stuck at GND ;
; lin2[35]       ; Input ; Info     ; Stuck at GND ;
; lin2[31]       ; Input ; Info     ; Stuck at GND ;
; lin2[29]       ; Input ; Info     ; Stuck at VCC ;
; lin2[28]       ; Input ; Info     ; Stuck at GND ;
; lin2[23]       ; Input ; Info     ; Stuck at GND ;
; lin2[21]       ; Input ; Info     ; Stuck at VCC ;
; lin2[20]       ; Input ; Info     ; Stuck at GND ;
; lin2[15]       ; Input ; Info     ; Stuck at GND ;
; lin2[13]       ; Input ; Info     ; Stuck at VCC ;
; lin2[5]        ; Input ; Info     ; Stuck at VCC ;
; lin2[1]        ; Input ; Info     ; Stuck at GND ;
+----------------+-------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll"                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c2   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 7                   ; 123              ; 512          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
; 1              ; auto_signaltap_1 ; 3                   ; 59               ; 512          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:02     ;
; Top                            ; 00:00:03     ;
+--------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------+---------------+-----------+----------------+-------------------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                 ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                    ; Details                                                                                                                                                        ;
+------------------------------------------------------+---------------+-----------+----------------+-------------------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_zaehler_sig[0]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_zaehler_sig[0]                                                  ; N/A                                                                                                                                                            ;
; read_zaehler_sig[1]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_zaehler_sig[1]                                                  ; N/A                                                                                                                                                            ;
; read_zaehler_sig[2]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_zaehler_sig[2]                                                  ; N/A                                                                                                                                                            ;
; read_zaehler_sig[3]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_zaehler_sig[3]                                                  ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|DRAM_DQ[0]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[0]~0                                                         ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|DRAM_DQ[10]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[10]~1                                                        ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|DRAM_DQ[11]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[11]~2                                                        ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|DRAM_DQ[12]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[12]~3                                                        ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|DRAM_DQ[13]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[13]~4                                                        ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|DRAM_DQ[14]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[14]~5                                                        ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|DRAM_DQ[15]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[15]~6                                                        ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|DRAM_DQ[1]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[1]~7                                                         ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|DRAM_DQ[2]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[2]~8                                                         ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|DRAM_DQ[3]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[3]~9                                                         ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|DRAM_DQ[4]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[4]~10                                                        ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|DRAM_DQ[5]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[5]~11                                                        ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|DRAM_DQ[6]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[6]~12                                                        ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|DRAM_DQ[7]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[7]~13                                                        ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|DRAM_DQ[8]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[8]~14                                                        ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|DRAM_DQ[9]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[9]~15                                                        ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|addr_sig[0]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|addr_sig[0]                            ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|addr_sig[10]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|addr_sig[10]                           ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|addr_sig[11]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|addr_sig[11]                           ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|addr_sig[12]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|addr_sig[12]                           ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|addr_sig[1]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|addr_sig[1]                            ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|addr_sig[2]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|addr_sig[2]                            ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|addr_sig[3]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|addr_sig[3]                            ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|addr_sig[4]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|addr_sig[4]                            ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|addr_sig[5]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|addr_sig[5]                            ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|addr_sig[6]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|addr_sig[6]                            ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|addr_sig[7]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|addr_sig[7]                            ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|addr_sig[8]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|addr_sig[8]                            ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|addr_sig[9]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|addr_sig[9]                            ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|ba_sig[0]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|ba_sig[0]                              ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|ba_sig[1]              ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|ba_sig[1]                              ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[0]~_wirecell               ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[0]~_wirecell               ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[2]~_wirecell               ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[3]~_wirecell               ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[4]~_wirecell               ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[5]~_wirecell               ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|dataout[0]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|dataout[0]                             ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|dataout[10]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|dataout[10]                            ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|dataout[11]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|dataout[11]                            ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|dataout[12]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|dataout[12]                            ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|dataout[13]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|dataout[13]                            ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|dataout[14]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|dataout[14]                            ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|dataout[15]            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|dataout[15]                            ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|dataout[1]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|dataout[1]                             ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|dataout[2]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|dataout[2]                             ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|dataout[3]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|dataout[3]                             ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|dataout[4]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|dataout[4]                             ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|dataout[5]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|dataout[5]                             ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|dataout[6]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|dataout[6]                             ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|dataout[7]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|dataout[7]                             ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|dataout[8]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|dataout[8]                             ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|dataout[9]             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|dataout[9]                             ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[0]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[0]                           ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[10]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[10]                          ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[11]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[11]                          ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[12]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[12]                          ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[13]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[13]                          ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[14]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[14]                          ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[15]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[15]                          ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[1]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[1]                           ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[2]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[2]                           ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[3]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[3]                           ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[4]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[4]                           ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[5]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[5]                           ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[6]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[6]                           ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[7]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[7]                           ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[8]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[8]                           ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[9]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|delay_reg[9]                           ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|no_of_refs_needed[0]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|no_of_refs_needed[0]                   ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|no_of_refs_needed[1]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|no_of_refs_needed[1]                   ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|no_of_refs_needed[2]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|no_of_refs_needed[2]                   ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|no_of_refs_needed[3]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|no_of_refs_needed[3]                   ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|no_of_refs_needed[4]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|no_of_refs_needed[4]                   ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|no_of_refs_needed[5]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|no_of_refs_needed[5]                   ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|no_of_refs_needed[6]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|no_of_refs_needed[6]                   ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|no_of_refs_needed[7]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|no_of_refs_needed[7]                   ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|no_of_refs_needed[8]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|no_of_refs_needed[8]                   ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|no_of_refs_needed[9]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|no_of_refs_needed[9]                   ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|oDRAM0_CLK             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|one_auto_ref_complete  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|one_auto_ref_complete                  ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|one_auto_ref_time_done ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|one_auto_ref_time_done                 ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|operation_timer[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|operation_timer[0]                     ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|operation_timer[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|operation_timer[1]                     ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|operation_timer[2]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|operation_timer[2]                     ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|operation_timer[3]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|operation_timer[3]                     ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|operation_timer[4]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|operation_timer[4]                     ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|operation_timer[5]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|operation_timer[5]                     ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|operation_timer[6]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|operation_timer[6]                     ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|operation_timer[7]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|operation_timer[7]                     ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|c2            ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk2 ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|rd_n_from_up           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; read_n_sig~_wirecell                                                 ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|sdram_zustand[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|sdram_zustand[0]                       ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|sdram_zustand[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|sdram_zustand[0]                       ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|sdram_zustand[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|sdram_zustand[1]                       ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|sdram_zustand[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|sdram_zustand[1]                       ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|sdram_zustand[2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|sdram_zustand[2]                       ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|sdram_zustand[2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|sdram_zustand[2]                       ; N/A                                                                                                                                                            ;
; sdram0_ctrl:SDRAM0_CONTROLLER|wr_n_from_up           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; write_n_sig~_wirecell                                                ; N/A                                                                                                                                                            ;
; temp_data[0]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; temp_data[0]~reg0                                                    ; N/A                                                                                                                                                            ;
; temp_data[10]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; temp_data[10]~reg0                                                   ; N/A                                                                                                                                                            ;
; temp_data[11]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; temp_data[11]~reg0                                                   ; N/A                                                                                                                                                            ;
; temp_data[12]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; temp_data[12]~reg0                                                   ; N/A                                                                                                                                                            ;
; temp_data[13]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; temp_data[13]~reg0                                                   ; N/A                                                                                                                                                            ;
; temp_data[14]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; temp_data[14]~reg0                                                   ; N/A                                                                                                                                                            ;
; temp_data[15]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; temp_data[15]~reg0                                                   ; N/A                                                                                                                                                            ;
; temp_data[1]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; temp_data[1]~reg0                                                    ; N/A                                                                                                                                                            ;
; temp_data[2]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; temp_data[2]~reg0                                                    ; N/A                                                                                                                                                            ;
; temp_data[3]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; temp_data[3]~reg0                                                    ; N/A                                                                                                                                                            ;
; temp_data[4]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; temp_data[4]~reg0                                                    ; N/A                                                                                                                                                            ;
; temp_data[5]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; temp_data[5]~reg0                                                    ; N/A                                                                                                                                                            ;
; temp_data[6]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; temp_data[6]~reg0                                                    ; N/A                                                                                                                                                            ;
; temp_data[7]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; temp_data[7]~reg0                                                    ; N/A                                                                                                                                                            ;
; temp_data[8]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; temp_data[8]~reg0                                                    ; N/A                                                                                                                                                            ;
; temp_data[9]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; temp_data[9]~reg0                                                    ; N/A                                                                                                                                                            ;
; test_zustand[0]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_zustand[0]~reg0                                                 ; N/A                                                                                                                                                            ;
; test_zustand[0]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_zustand[0]~reg0                                                 ; N/A                                                                                                                                                            ;
; test_zustand[1]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_zustand[1]~reg0                                                 ; N/A                                                                                                                                                            ;
; test_zustand[1]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; test_zustand[1]~reg0                                                 ; N/A                                                                                                                                                            ;
; test_zustand[2]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                 ; N/A                                                                                                                                                            ;
; test_zustand[2]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                 ; N/A                                                                                                                                                            ;
; test_zustand[3]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                 ; N/A                                                                                                                                                            ;
; test_zustand[3]                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ~GND                                                                 ; N/A                                                                                                                                                            ;
; write_zaehler_sig[0]                                 ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; write_zaehler_sig[1]                                 ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; write_zaehler_sig[2]                                 ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; write_zaehler_sig[3]                                 ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
+------------------------------------------------------+---------------+-----------+----------------+-------------------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_1"                                                                                                                                   ;
+------------------------------------------------+---------------+-----------+----------------+-------------------+----------------------------------------------------------------------+---------+
; Name                                           ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                    ; Details ;
+------------------------------------------------+---------------+-----------+----------------+-------------------+----------------------------------------------------------------------+---------+
; sdram0_ctrl:SDRAM0_CONTROLLER|DRAM_DQ[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[0]~0                                                         ; N/A     ;
; sdram0_ctrl:SDRAM0_CONTROLLER|DRAM_DQ[10]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[10]~1                                                        ; N/A     ;
; sdram0_ctrl:SDRAM0_CONTROLLER|DRAM_DQ[11]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[11]~2                                                        ; N/A     ;
; sdram0_ctrl:SDRAM0_CONTROLLER|DRAM_DQ[12]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[12]~3                                                        ; N/A     ;
; sdram0_ctrl:SDRAM0_CONTROLLER|DRAM_DQ[13]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[13]~4                                                        ; N/A     ;
; sdram0_ctrl:SDRAM0_CONTROLLER|DRAM_DQ[14]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[14]~5                                                        ; N/A     ;
; sdram0_ctrl:SDRAM0_CONTROLLER|DRAM_DQ[15]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[15]~6                                                        ; N/A     ;
; sdram0_ctrl:SDRAM0_CONTROLLER|DRAM_DQ[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[1]~7                                                         ; N/A     ;
; sdram0_ctrl:SDRAM0_CONTROLLER|DRAM_DQ[2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[2]~8                                                         ; N/A     ;
; sdram0_ctrl:SDRAM0_CONTROLLER|DRAM_DQ[3]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[3]~9                                                         ; N/A     ;
; sdram0_ctrl:SDRAM0_CONTROLLER|DRAM_DQ[4]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[4]~10                                                        ; N/A     ;
; sdram0_ctrl:SDRAM0_CONTROLLER|DRAM_DQ[5]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[5]~11                                                        ; N/A     ;
; sdram0_ctrl:SDRAM0_CONTROLLER|DRAM_DQ[6]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[6]~12                                                        ; N/A     ;
; sdram0_ctrl:SDRAM0_CONTROLLER|DRAM_DQ[7]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[7]~13                                                        ; N/A     ;
; sdram0_ctrl:SDRAM0_CONTROLLER|DRAM_DQ[8]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[8]~14                                                        ; N/A     ;
; sdram0_ctrl:SDRAM0_CONTROLLER|DRAM_DQ[9]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; DRAM_DQ[9]~15                                                        ; N/A     ;
; sdram0_ctrl:SDRAM0_CONTROLLER|oDRAM0_A[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|addr_sig[0]                            ; N/A     ;
; sdram0_ctrl:SDRAM0_CONTROLLER|oDRAM0_A[10]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|addr_sig[10]                           ; N/A     ;
; sdram0_ctrl:SDRAM0_CONTROLLER|oDRAM0_A[11]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|addr_sig[11]                           ; N/A     ;
; sdram0_ctrl:SDRAM0_CONTROLLER|oDRAM0_A[12]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|addr_sig[12]                           ; N/A     ;
; sdram0_ctrl:SDRAM0_CONTROLLER|oDRAM0_A[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|addr_sig[1]                            ; N/A     ;
; sdram0_ctrl:SDRAM0_CONTROLLER|oDRAM0_A[2]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|addr_sig[2]                            ; N/A     ;
; sdram0_ctrl:SDRAM0_CONTROLLER|oDRAM0_A[3]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|addr_sig[3]                            ; N/A     ;
; sdram0_ctrl:SDRAM0_CONTROLLER|oDRAM0_A[4]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|addr_sig[4]                            ; N/A     ;
; sdram0_ctrl:SDRAM0_CONTROLLER|oDRAM0_A[5]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|addr_sig[5]                            ; N/A     ;
; sdram0_ctrl:SDRAM0_CONTROLLER|oDRAM0_A[6]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|addr_sig[6]                            ; N/A     ;
; sdram0_ctrl:SDRAM0_CONTROLLER|oDRAM0_A[7]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|addr_sig[7]                            ; N/A     ;
; sdram0_ctrl:SDRAM0_CONTROLLER|oDRAM0_A[8]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|addr_sig[8]                            ; N/A     ;
; sdram0_ctrl:SDRAM0_CONTROLLER|oDRAM0_A[9]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|addr_sig[9]                            ; N/A     ;
; sdram0_ctrl:SDRAM0_CONTROLLER|oDRAM0_BA[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|ba_sig[0]                              ; N/A     ;
; sdram0_ctrl:SDRAM0_CONTROLLER|oDRAM0_BA[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|ba_sig[1]                              ; N/A     ;
; sdram0_ctrl:SDRAM0_CONTROLLER|oDRAM0_CAS_N     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[3]~_wirecell               ; N/A     ;
; sdram0_ctrl:SDRAM0_CONTROLLER|oDRAM0_CKE       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|oDRAM0_CKE                             ; N/A     ;
; sdram0_ctrl:SDRAM0_CONTROLLER|oDRAM0_CLK       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk0 ; N/A     ;
; sdram0_ctrl:SDRAM0_CONTROLLER|oDRAM0_CS_N      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[5]~_wirecell               ; N/A     ;
; sdram0_ctrl:SDRAM0_CONTROLLER|oDRAM0_LDQM0     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[0]~_wirecell               ; N/A     ;
; sdram0_ctrl:SDRAM0_CONTROLLER|oDRAM0_RAS_N     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[4]~_wirecell               ; N/A     ;
; sdram0_ctrl:SDRAM0_CONTROLLER|oDRAM0_UDQM1     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[0]~_wirecell               ; N/A     ;
; sdram0_ctrl:SDRAM0_CONTROLLER|oDRAM0_WE_N      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|command_bus[2]~_wirecell               ; N/A     ;
; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|c1      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk1 ; N/A     ;
; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|c2      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|_clk2 ; N/A     ;
; sdram0_ctrl:SDRAM0_CONTROLLER|sdram_zustand[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|sdram_zustand[0]                       ; N/A     ;
; sdram0_ctrl:SDRAM0_CONTROLLER|sdram_zustand[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|sdram_zustand[0]                       ; N/A     ;
; sdram0_ctrl:SDRAM0_CONTROLLER|sdram_zustand[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|sdram_zustand[1]                       ; N/A     ;
; sdram0_ctrl:SDRAM0_CONTROLLER|sdram_zustand[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|sdram_zustand[1]                       ; N/A     ;
; sdram0_ctrl:SDRAM0_CONTROLLER|sdram_zustand[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|sdram_zustand[2]                       ; N/A     ;
; sdram0_ctrl:SDRAM0_CONTROLLER|sdram_zustand[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram0_ctrl:SDRAM0_CONTROLLER|sdram_zustand[2]                       ; N/A     ;
; temp_data[0]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; temp_data[0]~reg0                                                    ; N/A     ;
; temp_data[10]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; temp_data[10]~reg0                                                   ; N/A     ;
; temp_data[11]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; temp_data[11]~reg0                                                   ; N/A     ;
; temp_data[12]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; temp_data[12]~reg0                                                   ; N/A     ;
; temp_data[13]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; temp_data[13]~reg0                                                   ; N/A     ;
; temp_data[14]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; temp_data[14]~reg0                                                   ; N/A     ;
; temp_data[15]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; temp_data[15]~reg0                                                   ; N/A     ;
; temp_data[1]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; temp_data[1]~reg0                                                    ; N/A     ;
; temp_data[2]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; temp_data[2]~reg0                                                    ; N/A     ;
; temp_data[3]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; temp_data[3]~reg0                                                    ; N/A     ;
; temp_data[4]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; temp_data[4]~reg0                                                    ; N/A     ;
; temp_data[5]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; temp_data[5]~reg0                                                    ; N/A     ;
; temp_data[6]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; temp_data[6]~reg0                                                    ; N/A     ;
; temp_data[7]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; temp_data[7]~reg0                                                    ; N/A     ;
; temp_data[8]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; temp_data[8]~reg0                                                    ; N/A     ;
; temp_data[9]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; temp_data[9]~reg0                                                    ; N/A     ;
+------------------------------------------------+---------------+-----------+----------------+-------------------+----------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Sep 21 13:52:27 2012
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TestSDRAM0 -c TestSDRAM0
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file pll1.vhd
    Info (12022): Found design unit 1: pll1-SYN
    Info (12023): Found entity 1: pll1
Info (12021): Found 2 design units, including 1 entities, in source file sdram0_ctrl.vhd
    Info (12022): Found design unit 1: sdram0_ctrl-verhalten
    Info (12023): Found entity 1: sdram0_ctrl
Info (12021): Found 2 design units, including 1 entities, in source file testsdram0.vhd
    Info (12022): Found design unit 1: TestSDRAM0-verhalten
    Info (12023): Found entity 1: TestSDRAM0
Info (12127): Elaborating entity "TestSDRAM0" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at TestSDRAM0.vhd(52): used implicit default value for signal "oLEDG" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10492): VHDL Process Statement warning at TestSDRAM0.vhd(290): signal "AKTUALZUSTAND" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "sdram0_ctrl" for hierarchy "sdram0_ctrl:SDRAM0_CONTROLLER"
Warning (10036): Verilog HDL or VHDL warning at SDRAM0_CTRL.vhd(123): object "sig_clk_shifted" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at SDRAM0_CTRL.vhd(124): object "sig_clk_lsa" assigned a value but never read
Warning (10492): VHDL Process Statement warning at SDRAM0_CTRL.vhd(202): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SDRAM0_CTRL.vhd(230): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "pll1" for hierarchy "sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll"
Info (12128): Elaborating entity "altpll" for hierarchy "sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component"
Info (12133): Instantiated megafunction "sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-3000"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "4"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll1"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Warning (12125): Using design file de2core/lcd_line.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: LCD_LINE-a
    Info (12023): Found entity 1: LCD_Line
Info (12128): Elaborating entity "LCD_Line" for hierarchy "LCD_Line:LCDDE2"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_us14.tdf
    Info (12023): Found entity 1: altsyncram_us14
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6hq1.tdf
    Info (12023): Found entity 1: altsyncram_6hq1
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_eoc.tdf
    Info (12023): Found entity 1: mux_eoc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info (12023): Found entity 1: decode_rqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_fdi.tdf
    Info (12023): Found entity 1: cntr_fdi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_bcc.tdf
    Info (12023): Found entity 1: cmpr_bcc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v1j.tdf
    Info (12023): Found entity 1: cntr_v1j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_2ci.tdf
    Info (12023): Found entity 1: cntr_2ci
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf
    Info (12023): Found entity 1: cmpr_9cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info (12023): Found entity 1: cntr_gui
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info (12023): Found entity 1: cmpr_5cc
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eq14.tdf
    Info (12023): Found entity 1: altsyncram_eq14
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_meq1.tdf
    Info (12023): Found entity 1: altsyncram_meq1
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6ci.tdf
    Info (12023): Found entity 1: cntr_6ci
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_acc.tdf
    Info (12023): Found entity 1: cmpr_acc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_1"
Info (13005): Duplicate registers merged to single register
Info (13005): Duplicate registers merged to single register
Info (13005): Duplicate registers merged to single register
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "iKEY[0]" has no driver
    Warning (13040): Bidir "iKEY[1]" has no driver
    Warning (13040): Bidir "iKEY[2]" has no driver
    Warning (13040): Bidir "iKEY[3]" has no driver
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "LCD_Line:LCDDE2|LCD_DATA[0]~synth"
    Warning (13010): Node "LCD_Line:LCDDE2|LCD_DATA[1]~synth"
    Warning (13010): Node "LCD_Line:LCDDE2|LCD_DATA[2]~synth"
    Warning (13010): Node "LCD_Line:LCDDE2|LCD_DATA[3]~synth"
    Warning (13010): Node "LCD_Line:LCDDE2|LCD_DATA[4]~synth"
    Warning (13010): Node "LCD_Line:LCDDE2|LCD_DATA[5]~synth"
    Warning (13010): Node "LCD_Line:LCDDE2|LCD_DATA[6]~synth"
    Warning (13010): Node "LCD_Line:LCDDE2|LCD_DATA[7]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "oLCD_RW" is stuck at GND
    Warning (13410): Pin "oLCD_ON" is stuck at VCC
    Warning (13410): Pin "oLCD_BLON" is stuck at VCC
    Warning (13410): Pin "test_zustand[2]" is stuck at GND
    Warning (13410): Pin "test_zustand[3]" is stuck at GND
    Warning (13410): Pin "oLEDG[0]" is stuck at GND
    Warning (13410): Pin "oLEDG[1]" is stuck at GND
    Warning (13410): Pin "oLEDG[2]" is stuck at GND
    Warning (13410): Pin "oLEDG[3]" is stuck at GND
    Warning (13410): Pin "oLEDG[4]" is stuck at GND
    Warning (13410): Pin "oLEDG[5]" is stuck at GND
    Warning (13410): Pin "oLEDG[6]" is stuck at GND
    Warning (13410): Pin "oLEDG[7]" is stuck at GND
Warning (18029): Output pin "pre_syn.bp.SDRAM0_CONTROLLER_DRAM_DQ_0_" driven by bidirectional pin "DRAM_DQ[0]" cannot be tri-stated
Warning (18029): Output pin "pre_syn.bp.SDRAM0_CONTROLLER_DRAM_DQ_1_" driven by bidirectional pin "DRAM_DQ[1]" cannot be tri-stated
Warning (18029): Output pin "pre_syn.bp.SDRAM0_CONTROLLER_DRAM_DQ_2_" driven by bidirectional pin "DRAM_DQ[2]" cannot be tri-stated
Warning (18029): Output pin "pre_syn.bp.SDRAM0_CONTROLLER_DRAM_DQ_3_" driven by bidirectional pin "DRAM_DQ[3]" cannot be tri-stated
Warning (18029): Output pin "pre_syn.bp.SDRAM0_CONTROLLER_DRAM_DQ_4_" driven by bidirectional pin "DRAM_DQ[4]" cannot be tri-stated
Warning (18029): Output pin "pre_syn.bp.SDRAM0_CONTROLLER_DRAM_DQ_5_" driven by bidirectional pin "DRAM_DQ[5]" cannot be tri-stated
Warning (18029): Output pin "pre_syn.bp.SDRAM0_CONTROLLER_DRAM_DQ_6_" driven by bidirectional pin "DRAM_DQ[6]" cannot be tri-stated
Warning (18029): Output pin "pre_syn.bp.SDRAM0_CONTROLLER_DRAM_DQ_7_" driven by bidirectional pin "DRAM_DQ[7]" cannot be tri-stated
Warning (18029): Output pin "pre_syn.bp.SDRAM0_CONTROLLER_DRAM_DQ_8_" driven by bidirectional pin "DRAM_DQ[8]" cannot be tri-stated
Warning (18029): Output pin "pre_syn.bp.SDRAM0_CONTROLLER_DRAM_DQ_9_" driven by bidirectional pin "DRAM_DQ[9]" cannot be tri-stated
Warning (18029): Output pin "pre_syn.bp.SDRAM0_CONTROLLER_DRAM_DQ_10_" driven by bidirectional pin "DRAM_DQ[10]" cannot be tri-stated
Warning (18029): Output pin "pre_syn.bp.SDRAM0_CONTROLLER_DRAM_DQ_11_" driven by bidirectional pin "DRAM_DQ[11]" cannot be tri-stated
Warning (18029): Output pin "pre_syn.bp.SDRAM0_CONTROLLER_DRAM_DQ_12_" driven by bidirectional pin "DRAM_DQ[12]" cannot be tri-stated
Warning (18029): Output pin "pre_syn.bp.SDRAM0_CONTROLLER_DRAM_DQ_13_" driven by bidirectional pin "DRAM_DQ[13]" cannot be tri-stated
Warning (18029): Output pin "pre_syn.bp.SDRAM0_CONTROLLER_DRAM_DQ_14_" driven by bidirectional pin "DRAM_DQ[14]" cannot be tri-stated
Warning (18029): Output pin "pre_syn.bp.SDRAM0_CONTROLLER_DRAM_DQ_15_" driven by bidirectional pin "DRAM_DQ[15]" cannot be tri-stated
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register reset_sig will power up to High
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 127 of its 131 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 4 missing sources or connections.
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_1" to all 63 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding node "sdram0_ctrl:SDRAM0_CONTROLLER|pll1:pll|altpll:altpll_component|pll"
Info (21057): Implemented 2859 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 57 output pins
    Info (21060): Implemented 28 bidirectional pins
    Info (21061): Implemented 2586 logic cells
    Info (21064): Implemented 182 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 55 warnings
    Info: Peak virtual memory: 364 megabytes
    Info: Processing ended: Fri Sep 21 13:52:39 2012
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:11


