#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f61dd5b390 .scope module, "testbench" "testbench" 2 32;
 .timescale 0 0;
v000001f61dd5d2c0_0 .var "a", 0 0;
v000001f61dd5d360_0 .var "clear", 0 0;
v000001f61dd5d400_0 .var "clk", 0 0;
v000001f61dfb3850_0 .net "e", 0 0, v000001f61dd5bf00_0;  1 drivers
S_000001f61dd5cff0 .scope module, "sr" "shiftreg" 2 37, 2 1 0, S_000001f61dd5b390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /OUTPUT 1 "E";
v000001f61dd5b520_0 .net "A", 0 0, v000001f61dd5d2c0_0;  1 drivers
v000001f61dd5b5c0_0 .var "B", 0 0;
v000001f61dd56f30_0 .var "C", 0 0;
v000001f61dd5be60_0 .var "D", 0 0;
v000001f61dd5bf00_0 .var "E", 0 0;
v000001f61dd5d180_0 .net "clear", 0 0, v000001f61dd5d360_0;  1 drivers
v000001f61dd5d220_0 .net "clk", 0 0, v000001f61dd5d400_0;  1 drivers
E_000001f61df54a50/0 .event negedge, v000001f61dd5d180_0;
E_000001f61df54a50/1 .event posedge, v000001f61dd5d220_0;
E_000001f61df54a50 .event/or E_000001f61df54a50/0, E_000001f61df54a50/1;
    .scope S_000001f61dd5cff0;
T_0 ;
    %wait E_000001f61df54a50;
    %load/vec4 v000001f61dd5d180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f61dd5b5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f61dd56f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f61dd5be60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f61dd5bf00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001f61dd5be60_0;
    %assign/vec4 v000001f61dd5bf00_0, 0;
    %load/vec4 v000001f61dd56f30_0;
    %assign/vec4 v000001f61dd5be60_0, 0;
    %load/vec4 v000001f61dd5b5c0_0;
    %assign/vec4 v000001f61dd56f30_0, 0;
    %load/vec4 v000001f61dd5b520_0;
    %assign/vec4 v000001f61dd5b5c0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001f61dd5b390;
T_1 ;
    %vpi_call 2 43 "$monitor", $time, "a=%b, clear =%b, clk = %b,e =%b", v000001f61dd5d2c0_0, v000001f61dd5d360_0, v000001f61dd5d400_0, v000001f61dfb3850_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f61dd5d2c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f61dd5d400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f61dd5d360_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f61dd5d360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f61dd5d400_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %load/vec4 v000001f61dd5d400_0;
    %inv;
    %store/vec4 v000001f61dd5d400_0, 0, 1;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 30, 0;
    %vpi_call 2 52 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "4bitshift_register.v";
