// Seed: 2013881032
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 (
    output uwire id_0,
    input uwire id_1,
    input wand id_2,
    input wor id_3,
    output tri id_4,
    input wor id_5,
    output supply0 id_6,
    output tri id_7,
    input tri0 id_8,
    input wor id_9,
    output supply1 module_1,
    input tri0 id_11,
    output wand id_12,
    input uwire id_13,
    output wand id_14,
    output wand id_15,
    output wire id_16
    , id_26, id_27,
    input tri id_17,
    output tri id_18,
    output wand id_19,
    input wand id_20,
    output supply1 id_21,
    input supply0 id_22,
    input wand id_23,
    input wand id_24
);
  assign id_12 = id_2;
  xor (id_21, id_9, id_2, id_17, id_23, id_22, id_27, id_24, id_26, id_13, id_11, id_20);
  module_0(
      id_26, id_27, id_27, id_26, id_27
  );
endmodule
