 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 13:40:05 2021
****************************************

Operating Conditions: ss0p7v125c   Library: saed32rvt_ss0p7v125c
Wire Load Model Mode: enclosed

  Startpoint: Delay2_out1_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Delay3_out1_reg[34]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  HDL_Complex_Multiplier
                     8000                  saed32rvt_ss0p7v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Delay2_out1_reg[2]/CLK (DFFX1_RVT)       0.00       0.00 r
  Delay2_out1_reg[2]/QN (DFFX1_RVT)        0.28       0.28 f
  U1284/Y (INVX2_RVT)                      0.12       0.40 r
  U504/Y (NBUFFX16_RVT)                    0.14       0.54 r
  U1286/Y (XNOR2X2_RVT)                    0.21       0.76 r
  U1287/Y (OR2X2_RVT)                      0.14       0.89 r
  U1155/Y (INVX2_RVT)                      0.05       0.94 f
  U1154/Y (NAND2X0_RVT)                    0.09       1.03 r
  U1152/Y (NAND4X0_RVT)                    0.12       1.15 f
  U1156/Y (AND2X1_RVT)                     0.18       1.33 f
  U1302/Y (OA21X1_RVT)                     0.18       1.50 f
  U1009/Y (OA21X1_RVT)                     0.15       1.66 f
  U1008/Y (OA21X1_RVT)                     0.21       1.87 f
  U1129/Y (INVX4_RVT)                      0.10       1.97 r
  U1133/Y (AO21X1_RVT)                     0.20       2.17 r
  U1890/Y (XNOR2X2_RVT)                    0.22       2.38 f
  U1891/Y (NAND2X0_RVT)                    0.11       2.49 r
  U1895/Y (NAND4X0_RVT)                    0.12       2.61 f
  Delay3_out1_reg[34]/D (DFFX1_RVT)        0.00       2.61 f
  data arrival time                                   2.61

  clock clk (rise edge)                    1.15       1.15
  clock network delay (ideal)              0.00       1.15
  Delay3_out1_reg[34]/CLK (DFFX1_RVT)      0.00       1.15 r
  library setup time                      -0.21       0.95
  data required time                                  0.95
  -----------------------------------------------------------
  data required time                                  0.95
  data arrival time                                  -2.61
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.66


1
