Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Dec 14 21:51:22 2024
| Host         : DESKTOP-DGPTGC1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1000        
SYNTH-10   Warning           Wide multiplier                184         
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1717)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7937)
5. checking no_input_delay (2)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1717)
---------------------------
 There are 883 register/latch pins with no clock driven by root clock pin: main_clock/clk_out_reg_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: main_vga/horizontal/newline_out_reg/Q (HIGH)

 There are 317 register/latch pins with no clock driven by root clock pin: mic_clock/clk_out_reg_reg/Q (HIGH)

 There are 505 register/latch pins with no clock driven by root clock pin: vga_clock/clk_out_reg_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7937)
---------------------------------------------------
 There are 7937 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.172        0.000                      0                   34        0.147        0.000                      0                   34        4.500        0.000                       0                    20  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.172        0.000                      0                   34        0.147        0.000                      0                   34        4.500        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.172ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.172ns  (required time - arrival time)
  Source:                 main_clock/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_clock/clk_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 0.704ns (30.087%)  route 1.636ns (69.913%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.634     5.237    main_clock/clk_IBUF_BUFG
    SLICE_X47Y96         FDRE                                         r  main_clock/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  main_clock/clk_counter_reg[3]/Q
                         net (fo=2, routed)           0.823     6.516    main_clock/clk_counter_reg[3]
    SLICE_X46Y97         LUT6 (Prop_lut6_I3_O)        0.124     6.640 r  main_clock/clk_counter[0]_i_3__0/O
                         net (fo=2, routed)           0.172     6.812    main_clock/clk_counter[0]_i_3__0_n_0
    SLICE_X46Y97         LUT3 (Prop_lut3_I1_O)        0.124     6.936 r  main_clock/clk_counter[0]_i_1__1/O
                         net (fo=9, routed)           0.641     7.577    main_clock/clk_counter[0]_i_1__1_n_0
    SLICE_X47Y97         FDRE                                         r  main_clock/clk_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.514    14.937    main_clock/clk_IBUF_BUFG
    SLICE_X47Y97         FDRE                                         r  main_clock/clk_counter_reg[4]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X47Y97         FDRE (Setup_fdre_C_R)       -0.429    14.748    main_clock/clk_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -7.577    
  -------------------------------------------------------------------
                         slack                                  7.172    

Slack (MET) :             7.172ns  (required time - arrival time)
  Source:                 main_clock/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_clock/clk_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 0.704ns (30.087%)  route 1.636ns (69.913%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.634     5.237    main_clock/clk_IBUF_BUFG
    SLICE_X47Y96         FDRE                                         r  main_clock/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  main_clock/clk_counter_reg[3]/Q
                         net (fo=2, routed)           0.823     6.516    main_clock/clk_counter_reg[3]
    SLICE_X46Y97         LUT6 (Prop_lut6_I3_O)        0.124     6.640 r  main_clock/clk_counter[0]_i_3__0/O
                         net (fo=2, routed)           0.172     6.812    main_clock/clk_counter[0]_i_3__0_n_0
    SLICE_X46Y97         LUT3 (Prop_lut3_I1_O)        0.124     6.936 r  main_clock/clk_counter[0]_i_1__1/O
                         net (fo=9, routed)           0.641     7.577    main_clock/clk_counter[0]_i_1__1_n_0
    SLICE_X47Y97         FDRE                                         r  main_clock/clk_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.514    14.937    main_clock/clk_IBUF_BUFG
    SLICE_X47Y97         FDRE                                         r  main_clock/clk_counter_reg[5]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X47Y97         FDRE (Setup_fdre_C_R)       -0.429    14.748    main_clock/clk_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -7.577    
  -------------------------------------------------------------------
                         slack                                  7.172    

Slack (MET) :             7.172ns  (required time - arrival time)
  Source:                 main_clock/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_clock/clk_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 0.704ns (30.087%)  route 1.636ns (69.913%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.634     5.237    main_clock/clk_IBUF_BUFG
    SLICE_X47Y96         FDRE                                         r  main_clock/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  main_clock/clk_counter_reg[3]/Q
                         net (fo=2, routed)           0.823     6.516    main_clock/clk_counter_reg[3]
    SLICE_X46Y97         LUT6 (Prop_lut6_I3_O)        0.124     6.640 r  main_clock/clk_counter[0]_i_3__0/O
                         net (fo=2, routed)           0.172     6.812    main_clock/clk_counter[0]_i_3__0_n_0
    SLICE_X46Y97         LUT3 (Prop_lut3_I1_O)        0.124     6.936 r  main_clock/clk_counter[0]_i_1__1/O
                         net (fo=9, routed)           0.641     7.577    main_clock/clk_counter[0]_i_1__1_n_0
    SLICE_X47Y97         FDRE                                         r  main_clock/clk_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.514    14.937    main_clock/clk_IBUF_BUFG
    SLICE_X47Y97         FDRE                                         r  main_clock/clk_counter_reg[6]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X47Y97         FDRE (Setup_fdre_C_R)       -0.429    14.748    main_clock/clk_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -7.577    
  -------------------------------------------------------------------
                         slack                                  7.172    

Slack (MET) :             7.172ns  (required time - arrival time)
  Source:                 main_clock/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_clock/clk_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 0.704ns (30.087%)  route 1.636ns (69.913%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.634     5.237    main_clock/clk_IBUF_BUFG
    SLICE_X47Y96         FDRE                                         r  main_clock/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_fdre_C_Q)         0.456     5.693 r  main_clock/clk_counter_reg[3]/Q
                         net (fo=2, routed)           0.823     6.516    main_clock/clk_counter_reg[3]
    SLICE_X46Y97         LUT6 (Prop_lut6_I3_O)        0.124     6.640 r  main_clock/clk_counter[0]_i_3__0/O
                         net (fo=2, routed)           0.172     6.812    main_clock/clk_counter[0]_i_3__0_n_0
    SLICE_X46Y97         LUT3 (Prop_lut3_I1_O)        0.124     6.936 r  main_clock/clk_counter[0]_i_1__1/O
                         net (fo=9, routed)           0.641     7.577    main_clock/clk_counter[0]_i_1__1_n_0
    SLICE_X47Y97         FDRE                                         r  main_clock/clk_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.514    14.937    main_clock/clk_IBUF_BUFG
    SLICE_X47Y97         FDRE                                         r  main_clock/clk_counter_reg[7]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X47Y97         FDRE (Setup_fdre_C_R)       -0.429    14.748    main_clock/clk_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -7.577    
  -------------------------------------------------------------------
                         slack                                  7.172    

Slack (MET) :             7.255ns  (required time - arrival time)
  Source:                 mic_clock/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_clock/clk_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 0.580ns (25.429%)  route 1.701ns (74.571%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.619     5.221    mic_clock/clk_IBUF_BUFG
    SLICE_X48Y102        FDRE                                         r  mic_clock/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.456     5.677 r  mic_clock/clk_counter_reg[3]/Q
                         net (fo=3, routed)           1.086     6.763    mic_clock/clk_counter_reg[3]
    SLICE_X49Y102        LUT5 (Prop_lut5_I4_O)        0.124     6.887 r  mic_clock/clk_counter[0]_i_1__0/O
                         net (fo=6, routed)           0.615     7.502    mic_clock/clk_counter[0]_i_1__0_n_0
    SLICE_X48Y102        FDRE                                         r  mic_clock/clk_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.498    14.920    mic_clock/clk_IBUF_BUFG
    SLICE_X48Y102        FDRE                                         r  mic_clock/clk_counter_reg[0]/C
                         clock pessimism              0.301    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X48Y102        FDRE (Setup_fdre_C_R)       -0.429    14.757    mic_clock/clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.757    
                         arrival time                          -7.502    
  -------------------------------------------------------------------
                         slack                                  7.255    

Slack (MET) :             7.255ns  (required time - arrival time)
  Source:                 mic_clock/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_clock/clk_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 0.580ns (25.429%)  route 1.701ns (74.571%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.619     5.221    mic_clock/clk_IBUF_BUFG
    SLICE_X48Y102        FDRE                                         r  mic_clock/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.456     5.677 r  mic_clock/clk_counter_reg[3]/Q
                         net (fo=3, routed)           1.086     6.763    mic_clock/clk_counter_reg[3]
    SLICE_X49Y102        LUT5 (Prop_lut5_I4_O)        0.124     6.887 r  mic_clock/clk_counter[0]_i_1__0/O
                         net (fo=6, routed)           0.615     7.502    mic_clock/clk_counter[0]_i_1__0_n_0
    SLICE_X48Y102        FDRE                                         r  mic_clock/clk_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.498    14.920    mic_clock/clk_IBUF_BUFG
    SLICE_X48Y102        FDRE                                         r  mic_clock/clk_counter_reg[1]/C
                         clock pessimism              0.301    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X48Y102        FDRE (Setup_fdre_C_R)       -0.429    14.757    mic_clock/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.757    
                         arrival time                          -7.502    
  -------------------------------------------------------------------
                         slack                                  7.255    

Slack (MET) :             7.255ns  (required time - arrival time)
  Source:                 mic_clock/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_clock/clk_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 0.580ns (25.429%)  route 1.701ns (74.571%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.619     5.221    mic_clock/clk_IBUF_BUFG
    SLICE_X48Y102        FDRE                                         r  mic_clock/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.456     5.677 r  mic_clock/clk_counter_reg[3]/Q
                         net (fo=3, routed)           1.086     6.763    mic_clock/clk_counter_reg[3]
    SLICE_X49Y102        LUT5 (Prop_lut5_I4_O)        0.124     6.887 r  mic_clock/clk_counter[0]_i_1__0/O
                         net (fo=6, routed)           0.615     7.502    mic_clock/clk_counter[0]_i_1__0_n_0
    SLICE_X48Y102        FDRE                                         r  mic_clock/clk_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.498    14.920    mic_clock/clk_IBUF_BUFG
    SLICE_X48Y102        FDRE                                         r  mic_clock/clk_counter_reg[2]/C
                         clock pessimism              0.301    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X48Y102        FDRE (Setup_fdre_C_R)       -0.429    14.757    mic_clock/clk_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.757    
                         arrival time                          -7.502    
  -------------------------------------------------------------------
                         slack                                  7.255    

Slack (MET) :             7.255ns  (required time - arrival time)
  Source:                 mic_clock/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_clock/clk_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 0.580ns (25.429%)  route 1.701ns (74.571%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.619     5.221    mic_clock/clk_IBUF_BUFG
    SLICE_X48Y102        FDRE                                         r  mic_clock/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.456     5.677 r  mic_clock/clk_counter_reg[3]/Q
                         net (fo=3, routed)           1.086     6.763    mic_clock/clk_counter_reg[3]
    SLICE_X49Y102        LUT5 (Prop_lut5_I4_O)        0.124     6.887 r  mic_clock/clk_counter[0]_i_1__0/O
                         net (fo=6, routed)           0.615     7.502    mic_clock/clk_counter[0]_i_1__0_n_0
    SLICE_X48Y102        FDRE                                         r  mic_clock/clk_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.498    14.920    mic_clock/clk_IBUF_BUFG
    SLICE_X48Y102        FDRE                                         r  mic_clock/clk_counter_reg[3]/C
                         clock pessimism              0.301    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X48Y102        FDRE (Setup_fdre_C_R)       -0.429    14.757    mic_clock/clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.757    
                         arrival time                          -7.502    
  -------------------------------------------------------------------
                         slack                                  7.255    

Slack (MET) :             7.329ns  (required time - arrival time)
  Source:                 mic_clock/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_clock/clk_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.180ns  (logic 0.580ns (26.602%)  route 1.600ns (73.398%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.619     5.221    mic_clock/clk_IBUF_BUFG
    SLICE_X48Y102        FDRE                                         r  mic_clock/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.456     5.677 r  mic_clock/clk_counter_reg[3]/Q
                         net (fo=3, routed)           1.086     6.763    mic_clock/clk_counter_reg[3]
    SLICE_X49Y102        LUT5 (Prop_lut5_I4_O)        0.124     6.887 r  mic_clock/clk_counter[0]_i_1__0/O
                         net (fo=6, routed)           0.514     7.402    mic_clock/clk_counter[0]_i_1__0_n_0
    SLICE_X48Y103        FDRE                                         r  mic_clock/clk_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.497    14.919    mic_clock/clk_IBUF_BUFG
    SLICE_X48Y103        FDRE                                         r  mic_clock/clk_counter_reg[4]/C
                         clock pessimism              0.276    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X48Y103        FDRE (Setup_fdre_C_R)       -0.429    14.731    mic_clock/clk_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                          -7.402    
  -------------------------------------------------------------------
                         slack                                  7.329    

Slack (MET) :             7.329ns  (required time - arrival time)
  Source:                 mic_clock/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_clock/clk_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.180ns  (logic 0.580ns (26.602%)  route 1.600ns (73.398%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.221ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.619     5.221    mic_clock/clk_IBUF_BUFG
    SLICE_X48Y102        FDRE                                         r  mic_clock/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.456     5.677 r  mic_clock/clk_counter_reg[3]/Q
                         net (fo=3, routed)           1.086     6.763    mic_clock/clk_counter_reg[3]
    SLICE_X49Y102        LUT5 (Prop_lut5_I4_O)        0.124     6.887 r  mic_clock/clk_counter[0]_i_1__0/O
                         net (fo=6, routed)           0.514     7.402    mic_clock/clk_counter[0]_i_1__0_n_0
    SLICE_X48Y103        FDRE                                         r  mic_clock/clk_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.497    14.919    mic_clock/clk_IBUF_BUFG
    SLICE_X48Y103        FDRE                                         r  mic_clock/clk_counter_reg[5]/C
                         clock pessimism              0.276    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X48Y103        FDRE (Setup_fdre_C_R)       -0.429    14.731    mic_clock/clk_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                          -7.402    
  -------------------------------------------------------------------
                         slack                                  7.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 mic_clock/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_clock/clk_out_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.561     1.480    mic_clock/clk_IBUF_BUFG
    SLICE_X48Y102        FDRE                                         r  mic_clock/clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  mic_clock/clk_counter_reg[2]/Q
                         net (fo=3, routed)           0.065     1.686    mic_clock/clk_counter_reg[2]
    SLICE_X49Y102        LUT6 (Prop_lut6_I1_O)        0.045     1.731 r  mic_clock/clk_out_reg_i_1/O
                         net (fo=1, routed)           0.000     1.731    mic_clock/clk_out_reg_i_1_n_0
    SLICE_X49Y102        FDRE                                         r  mic_clock/clk_out_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.832     1.997    mic_clock/clk_IBUF_BUFG
    SLICE_X49Y102        FDRE                                         r  mic_clock/clk_out_reg_reg/C
                         clock pessimism             -0.503     1.493    
    SLICE_X49Y102        FDRE (Hold_fdre_C_D)         0.091     1.584    mic_clock/clk_out_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 main_clock/clk_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_clock/clk_out_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.395%)  route 0.162ns (46.605%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.567     1.486    main_clock/clk_IBUF_BUFG
    SLICE_X47Y98         FDRE                                         r  main_clock/clk_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  main_clock/clk_counter_reg[8]/Q
                         net (fo=3, routed)           0.162     1.790    main_clock/clk_counter_reg[8]
    SLICE_X46Y97         LUT4 (Prop_lut4_I2_O)        0.045     1.835 r  main_clock/clk_out_reg_i_1__1/O
                         net (fo=1, routed)           0.000     1.835    main_clock/clk_out_reg_i_1__1_n_0
    SLICE_X46Y97         FDRE                                         r  main_clock/clk_out_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.838     2.003    main_clock/clk_IBUF_BUFG
    SLICE_X46Y97         FDRE                                         r  main_clock/clk_out_reg_reg/C
                         clock pessimism             -0.500     1.502    
    SLICE_X46Y97         FDRE (Hold_fdre_C_D)         0.120     1.622    main_clock/clk_out_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 main_clock/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_clock/clk_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.566     1.485    main_clock/clk_IBUF_BUFG
    SLICE_X47Y96         FDRE                                         r  main_clock/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  main_clock/clk_counter_reg[3]/Q
                         net (fo=2, routed)           0.120     1.747    main_clock/clk_counter_reg[3]
    SLICE_X47Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.855 r  main_clock/clk_counter_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.855    main_clock/clk_counter_reg[0]_i_2__0_n_4
    SLICE_X47Y96         FDRE                                         r  main_clock/clk_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.837     2.002    main_clock/clk_IBUF_BUFG
    SLICE_X47Y96         FDRE                                         r  main_clock/clk_counter_reg[3]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X47Y96         FDRE (Hold_fdre_C_D)         0.105     1.590    main_clock/clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 main_clock/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_clock/clk_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.567     1.486    main_clock/clk_IBUF_BUFG
    SLICE_X47Y97         FDRE                                         r  main_clock/clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  main_clock/clk_counter_reg[4]/Q
                         net (fo=2, routed)           0.116     1.744    main_clock/clk_counter_reg[4]
    SLICE_X47Y97         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.859 r  main_clock/clk_counter_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.859    main_clock/clk_counter_reg[4]_i_1__0_n_7
    SLICE_X47Y97         FDRE                                         r  main_clock/clk_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.838     2.003    main_clock/clk_IBUF_BUFG
    SLICE_X47Y97         FDRE                                         r  main_clock/clk_counter_reg[4]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X47Y97         FDRE (Hold_fdre_C_D)         0.105     1.591    main_clock/clk_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 main_clock/clk_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_clock/clk_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.567     1.486    main_clock/clk_IBUF_BUFG
    SLICE_X47Y97         FDRE                                         r  main_clock/clk_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  main_clock/clk_counter_reg[6]/Q
                         net (fo=2, routed)           0.120     1.748    main_clock/clk_counter_reg[6]
    SLICE_X47Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.859 r  main_clock/clk_counter_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.859    main_clock/clk_counter_reg[4]_i_1__0_n_5
    SLICE_X47Y97         FDRE                                         r  main_clock/clk_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.838     2.003    main_clock/clk_IBUF_BUFG
    SLICE_X47Y97         FDRE                                         r  main_clock/clk_counter_reg[6]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X47Y97         FDRE (Hold_fdre_C_D)         0.105     1.591    main_clock/clk_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 main_clock/clk_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_clock/clk_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.567     1.486    main_clock/clk_IBUF_BUFG
    SLICE_X47Y98         FDRE                                         r  main_clock/clk_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  main_clock/clk_counter_reg[8]/Q
                         net (fo=3, routed)           0.117     1.745    main_clock/clk_counter_reg[8]
    SLICE_X47Y98         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.860 r  main_clock/clk_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.860    main_clock/clk_counter_reg[8]_i_1_n_7
    SLICE_X47Y98         FDRE                                         r  main_clock/clk_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.838     2.003    main_clock/clk_IBUF_BUFG
    SLICE_X47Y98         FDRE                                         r  main_clock/clk_counter_reg[8]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X47Y98         FDRE (Hold_fdre_C_D)         0.105     1.591    main_clock/clk_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 main_clock/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_clock/clk_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.566     1.485    main_clock/clk_IBUF_BUFG
    SLICE_X47Y96         FDRE                                         r  main_clock/clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  main_clock/clk_counter_reg[2]/Q
                         net (fo=2, routed)           0.122     1.748    main_clock/clk_counter_reg[2]
    SLICE_X47Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.859 r  main_clock/clk_counter_reg[0]_i_2__0/O[2]
                         net (fo=1, routed)           0.000     1.859    main_clock/clk_counter_reg[0]_i_2__0_n_5
    SLICE_X47Y96         FDRE                                         r  main_clock/clk_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.837     2.002    main_clock/clk_IBUF_BUFG
    SLICE_X47Y96         FDRE                                         r  main_clock/clk_counter_reg[2]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X47Y96         FDRE (Hold_fdre_C_D)         0.105     1.590    main_clock/clk_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 main_clock/clk_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_clock/clk_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.633%)  route 0.130ns (34.367%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.567     1.486    main_clock/clk_IBUF_BUFG
    SLICE_X47Y97         FDRE                                         r  main_clock/clk_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  main_clock/clk_counter_reg[7]/Q
                         net (fo=3, routed)           0.130     1.758    main_clock/clk_counter_reg[7]
    SLICE_X47Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.866 r  main_clock/clk_counter_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.866    main_clock/clk_counter_reg[4]_i_1__0_n_4
    SLICE_X47Y97         FDRE                                         r  main_clock/clk_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.838     2.003    main_clock/clk_IBUF_BUFG
    SLICE_X47Y97         FDRE                                         r  main_clock/clk_counter_reg[7]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X47Y97         FDRE (Hold_fdre_C_D)         0.105     1.591    main_clock/clk_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 mic_clock/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_clock/clk_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.630%)  route 0.144ns (36.370%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.561     1.480    mic_clock/clk_IBUF_BUFG
    SLICE_X48Y102        FDRE                                         r  mic_clock/clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  mic_clock/clk_counter_reg[2]/Q
                         net (fo=3, routed)           0.144     1.765    mic_clock/clk_counter_reg[2]
    SLICE_X48Y102        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.876 r  mic_clock/clk_counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.876    mic_clock/clk_counter_reg[0]_i_2_n_5
    SLICE_X48Y102        FDRE                                         r  mic_clock/clk_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.832     1.997    mic_clock/clk_IBUF_BUFG
    SLICE_X48Y102        FDRE                                         r  mic_clock/clk_counter_reg[2]/C
                         clock pessimism             -0.516     1.480    
    SLICE_X48Y102        FDRE (Hold_fdre_C_D)         0.105     1.585    mic_clock/clk_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 main_clock/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_clock/clk_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.292ns (71.520%)  route 0.116ns (28.480%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.567     1.486    main_clock/clk_IBUF_BUFG
    SLICE_X47Y97         FDRE                                         r  main_clock/clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  main_clock/clk_counter_reg[4]/Q
                         net (fo=2, routed)           0.116     1.744    main_clock/clk_counter_reg[4]
    SLICE_X47Y97         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.895 r  main_clock/clk_counter_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.895    main_clock/clk_counter_reg[4]_i_1__0_n_6
    SLICE_X47Y97         FDRE                                         r  main_clock/clk_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.838     2.003    main_clock/clk_IBUF_BUFG
    SLICE_X47Y97         FDRE                                         r  main_clock/clk_counter_reg[5]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X47Y97         FDRE (Hold_fdre_C_D)         0.105     1.591    main_clock/clk_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.303    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y96    main_clock/clk_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y96    main_clock/clk_counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y96    main_clock/clk_counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y96    main_clock/clk_counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y97    main_clock/clk_counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y97    main_clock/clk_counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y97    main_clock/clk_counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y97    main_clock/clk_counter_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y98    main_clock/clk_counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y96    main_clock/clk_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y96    main_clock/clk_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y96    main_clock/clk_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y96    main_clock/clk_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y96    main_clock/clk_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y96    main_clock/clk_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y96    main_clock/clk_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y96    main_clock/clk_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y97    main_clock/clk_counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y97    main_clock/clk_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y96    main_clock/clk_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y96    main_clock/clk_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y96    main_clock/clk_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y96    main_clock/clk_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y96    main_clock/clk_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y96    main_clock/clk_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y96    main_clock/clk_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y96    main_clock/clk_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y97    main_clock/clk_counter_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y97    main_clock/clk_counter_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          7951 Endpoints
Min Delay          7951 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_processor/W5_reg[21]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_processor/BFU6/A_real_B_imag__1/A[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.928ns  (logic 7.453ns (24.903%)  route 22.475ns (75.097%))
  Logic Levels:           23  (CARRY4=11 FDRE=1 LUT2=6 LUT3=2 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54         FDRE                         0.000     0.000 r  main_processor/W5_reg[21]_rep__0/C
    SLICE_X55Y54         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  main_processor/W5_reg[21]_rep__0/Q
                         net (fo=140, routed)         4.920     5.376    main_processor/BFU5/A_real_B_imag__1_i_157_0
    SLICE_X35Y38         LUT4 (Prop_lut4_I0_O)        0.124     5.500 r  main_processor/BFU5/A_real_B_imag__1_i_758/O
                         net (fo=1, routed)           0.000     5.500    main_processor/BFU5/A_real_B_imag__1_i_758_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.898 r  main_processor/BFU5/A_real_B_imag__1_i_661/CO[3]
                         net (fo=1, routed)           0.000     5.898    main_processor/BFU5/A_real_B_imag__1_i_661_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.120 r  main_processor/BFU5/A_real_B_imag__1_i_659/O[0]
                         net (fo=1, routed)           0.455     6.575    main_processor/BFU5/A_real_B_imag__1_i_659_n_7
    SLICE_X36Y39         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.846     7.421 r  main_processor/BFU5/A_real_B_imag__1_i_510/O[2]
                         net (fo=3, routed)           0.833     8.254    main_processor/BFU5/A_real_B_imag__1_i_510_n_5
    SLICE_X38Y39         LUT2 (Prop_lut2_I1_O)        0.302     8.556 r  main_processor/BFU5/A_real_B_imag__1_i_522/O
                         net (fo=2, routed)           0.832     9.388    main_processor/BFU5/A_real_B_imag__1_i_522_n_0
    SLICE_X38Y37         LUT3 (Prop_lut3_I2_O)        0.150     9.538 r  main_processor/BFU5/A_real_B_imag__1_i_363/O
                         net (fo=2, routed)           0.914    10.452    main_processor/BFU5/A_real_B_imag__1_i_363_n_0
    SLICE_X39Y39         LUT5 (Prop_lut5_I0_O)        0.328    10.780 r  main_processor/BFU5/A_real_B_imag__1_i_367/O
                         net (fo=1, routed)           0.000    10.780    main_processor/BFU5/A_real_B_imag__1_i_367_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    11.028 r  main_processor/BFU5/A_real_B_imag__1_i_244/O[3]
                         net (fo=1, routed)           1.058    12.085    main_processor/BFU5/A_real_B_imag__1_i_244_n_4
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.306    12.391 r  main_processor/BFU5/A_real_B_imag__1_i_159/O
                         net (fo=1, routed)           0.000    12.391    main_processor/BFU5/A_real_B_imag__1_i_159_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.767 r  main_processor/BFU5/A_real_B_imag__1_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.767    main_processor/BFU5/A_real_B_imag__1_i_108_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.090 r  main_processor/BFU5/A_real_B_imag__1_i_103/O[1]
                         net (fo=2, routed)           0.962    14.053    main_processor/BFU5/A_real_B_imag__1_i_103_n_6
    SLICE_X31Y37         LUT2 (Prop_lut2_I0_O)        0.306    14.359 r  main_processor/BFU5/A_real_B_imag__1_i_106/O
                         net (fo=1, routed)           0.000    14.359    main_processor/BFU5/A_real_B_imag__1_i_106_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    14.586 r  main_processor/BFU5/A_real_B_imag__1_i_80/O[1]
                         net (fo=1, routed)           1.541    16.127    main_processor/BFU5/A_real_B_imag__1_i_80_n_6
    SLICE_X13Y30         LUT2 (Prop_lut2_I1_O)        0.303    16.430 r  main_processor/BFU5/A_real_B_imag__1_i_60/O
                         net (fo=1, routed)           0.000    16.430    main_processor/BFU5/A_real_B_imag__1_i_60_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    16.678 r  main_processor/BFU5/A_real_B_imag__1_i_48/O[2]
                         net (fo=1, routed)           0.814    17.492    BFU5/A_imag_B_imag__2[43]
    SLICE_X12Y30         LUT2 (Prop_lut2_I1_O)        0.302    17.794 r  A_real_B_imag__1_i_37__0/O
                         net (fo=1, routed)           0.000    17.794    main_processor/BFU5/A_real_B_imag__1_i_23__2[3]
    SLICE_X12Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.170 r  main_processor/BFU5/A_real_B_imag__1_i_30__0/CO[3]
                         net (fo=1, routed)           0.000    18.170    main_processor/BFU5/A_real_B_imag__1_i_30__0_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.389 r  main_processor/BFU5/A_real_B_imag__1_i_29/O[0]
                         net (fo=2, routed)           3.192    21.581    main_processor/p_0_in1_in_8[21]
    SLICE_X44Y85         LUT2 (Prop_lut2_I0_O)        0.295    21.876 r  main_processor/A_real_B_imag__1_i_19__2/O
                         net (fo=1, routed)           0.000    21.876    main_processor/A_real_B_imag__1_i_19__2_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    22.516 r  main_processor/A_real_B_imag__1_i_10/O[3]
                         net (fo=3, routed)           1.106    23.622    main_processor/BFU6/BFU_out11[30]
    SLICE_X58Y83         LUT6 (Prop_lut6_I4_O)        0.306    23.928 r  main_processor/BFU6/A_real_B_imag__1_i_9__4/O
                         net (fo=1, routed)           1.495    25.423    main_processor/BFU6/A_real_B_imag__1_i_9__4_n_0
    SLICE_X54Y74         LUT3 (Prop_lut3_I2_O)        0.152    25.575 r  main_processor/BFU6/A_real_B_imag__1_i_2__3/O
                         net (fo=23, routed)          4.353    29.928    main_processor/BFU6/A[6]
    DSP48_X1Y3           DSP48E1                                      r  main_processor/BFU6/A_real_B_imag__1/A[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_processor/W5_reg[21]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_processor/BFU6/A_real_B_imag__1/A[10]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.790ns  (logic 7.453ns (25.018%)  route 22.337ns (74.982%))
  Logic Levels:           23  (CARRY4=11 FDRE=1 LUT2=6 LUT3=2 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54         FDRE                         0.000     0.000 r  main_processor/W5_reg[21]_rep__0/C
    SLICE_X55Y54         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  main_processor/W5_reg[21]_rep__0/Q
                         net (fo=140, routed)         4.920     5.376    main_processor/BFU5/A_real_B_imag__1_i_157_0
    SLICE_X35Y38         LUT4 (Prop_lut4_I0_O)        0.124     5.500 r  main_processor/BFU5/A_real_B_imag__1_i_758/O
                         net (fo=1, routed)           0.000     5.500    main_processor/BFU5/A_real_B_imag__1_i_758_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.898 r  main_processor/BFU5/A_real_B_imag__1_i_661/CO[3]
                         net (fo=1, routed)           0.000     5.898    main_processor/BFU5/A_real_B_imag__1_i_661_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.120 r  main_processor/BFU5/A_real_B_imag__1_i_659/O[0]
                         net (fo=1, routed)           0.455     6.575    main_processor/BFU5/A_real_B_imag__1_i_659_n_7
    SLICE_X36Y39         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.846     7.421 r  main_processor/BFU5/A_real_B_imag__1_i_510/O[2]
                         net (fo=3, routed)           0.833     8.254    main_processor/BFU5/A_real_B_imag__1_i_510_n_5
    SLICE_X38Y39         LUT2 (Prop_lut2_I1_O)        0.302     8.556 r  main_processor/BFU5/A_real_B_imag__1_i_522/O
                         net (fo=2, routed)           0.832     9.388    main_processor/BFU5/A_real_B_imag__1_i_522_n_0
    SLICE_X38Y37         LUT3 (Prop_lut3_I2_O)        0.150     9.538 r  main_processor/BFU5/A_real_B_imag__1_i_363/O
                         net (fo=2, routed)           0.914    10.452    main_processor/BFU5/A_real_B_imag__1_i_363_n_0
    SLICE_X39Y39         LUT5 (Prop_lut5_I0_O)        0.328    10.780 r  main_processor/BFU5/A_real_B_imag__1_i_367/O
                         net (fo=1, routed)           0.000    10.780    main_processor/BFU5/A_real_B_imag__1_i_367_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    11.028 r  main_processor/BFU5/A_real_B_imag__1_i_244/O[3]
                         net (fo=1, routed)           1.058    12.085    main_processor/BFU5/A_real_B_imag__1_i_244_n_4
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.306    12.391 r  main_processor/BFU5/A_real_B_imag__1_i_159/O
                         net (fo=1, routed)           0.000    12.391    main_processor/BFU5/A_real_B_imag__1_i_159_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.767 r  main_processor/BFU5/A_real_B_imag__1_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.767    main_processor/BFU5/A_real_B_imag__1_i_108_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.090 r  main_processor/BFU5/A_real_B_imag__1_i_103/O[1]
                         net (fo=2, routed)           0.962    14.053    main_processor/BFU5/A_real_B_imag__1_i_103_n_6
    SLICE_X31Y37         LUT2 (Prop_lut2_I0_O)        0.306    14.359 r  main_processor/BFU5/A_real_B_imag__1_i_106/O
                         net (fo=1, routed)           0.000    14.359    main_processor/BFU5/A_real_B_imag__1_i_106_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    14.586 r  main_processor/BFU5/A_real_B_imag__1_i_80/O[1]
                         net (fo=1, routed)           1.541    16.127    main_processor/BFU5/A_real_B_imag__1_i_80_n_6
    SLICE_X13Y30         LUT2 (Prop_lut2_I1_O)        0.303    16.430 r  main_processor/BFU5/A_real_B_imag__1_i_60/O
                         net (fo=1, routed)           0.000    16.430    main_processor/BFU5/A_real_B_imag__1_i_60_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    16.678 r  main_processor/BFU5/A_real_B_imag__1_i_48/O[2]
                         net (fo=1, routed)           0.814    17.492    BFU5/A_imag_B_imag__2[43]
    SLICE_X12Y30         LUT2 (Prop_lut2_I1_O)        0.302    17.794 r  A_real_B_imag__1_i_37__0/O
                         net (fo=1, routed)           0.000    17.794    main_processor/BFU5/A_real_B_imag__1_i_23__2[3]
    SLICE_X12Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.170 r  main_processor/BFU5/A_real_B_imag__1_i_30__0/CO[3]
                         net (fo=1, routed)           0.000    18.170    main_processor/BFU5/A_real_B_imag__1_i_30__0_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.389 r  main_processor/BFU5/A_real_B_imag__1_i_29/O[0]
                         net (fo=2, routed)           3.192    21.581    main_processor/p_0_in1_in_8[21]
    SLICE_X44Y85         LUT2 (Prop_lut2_I0_O)        0.295    21.876 r  main_processor/A_real_B_imag__1_i_19__2/O
                         net (fo=1, routed)           0.000    21.876    main_processor/A_real_B_imag__1_i_19__2_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    22.516 r  main_processor/A_real_B_imag__1_i_10/O[3]
                         net (fo=3, routed)           1.106    23.622    main_processor/BFU6/BFU_out11[30]
    SLICE_X58Y83         LUT6 (Prop_lut6_I4_O)        0.306    23.928 r  main_processor/BFU6/A_real_B_imag__1_i_9__4/O
                         net (fo=1, routed)           1.495    25.423    main_processor/BFU6/A_real_B_imag__1_i_9__4_n_0
    SLICE_X54Y74         LUT3 (Prop_lut3_I2_O)        0.152    25.575 r  main_processor/BFU6/A_real_B_imag__1_i_2__3/O
                         net (fo=23, routed)          4.215    29.790    main_processor/BFU6/A[6]
    DSP48_X1Y3           DSP48E1                                      r  main_processor/BFU6/A_real_B_imag__1/A[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_processor/W5_reg[21]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_processor/BFU6/A_real_B_imag__1/A[9]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.790ns  (logic 7.453ns (25.018%)  route 22.337ns (74.982%))
  Logic Levels:           23  (CARRY4=11 FDRE=1 LUT2=6 LUT3=2 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54         FDRE                         0.000     0.000 r  main_processor/W5_reg[21]_rep__0/C
    SLICE_X55Y54         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  main_processor/W5_reg[21]_rep__0/Q
                         net (fo=140, routed)         4.920     5.376    main_processor/BFU5/A_real_B_imag__1_i_157_0
    SLICE_X35Y38         LUT4 (Prop_lut4_I0_O)        0.124     5.500 r  main_processor/BFU5/A_real_B_imag__1_i_758/O
                         net (fo=1, routed)           0.000     5.500    main_processor/BFU5/A_real_B_imag__1_i_758_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.898 r  main_processor/BFU5/A_real_B_imag__1_i_661/CO[3]
                         net (fo=1, routed)           0.000     5.898    main_processor/BFU5/A_real_B_imag__1_i_661_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.120 r  main_processor/BFU5/A_real_B_imag__1_i_659/O[0]
                         net (fo=1, routed)           0.455     6.575    main_processor/BFU5/A_real_B_imag__1_i_659_n_7
    SLICE_X36Y39         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.846     7.421 r  main_processor/BFU5/A_real_B_imag__1_i_510/O[2]
                         net (fo=3, routed)           0.833     8.254    main_processor/BFU5/A_real_B_imag__1_i_510_n_5
    SLICE_X38Y39         LUT2 (Prop_lut2_I1_O)        0.302     8.556 r  main_processor/BFU5/A_real_B_imag__1_i_522/O
                         net (fo=2, routed)           0.832     9.388    main_processor/BFU5/A_real_B_imag__1_i_522_n_0
    SLICE_X38Y37         LUT3 (Prop_lut3_I2_O)        0.150     9.538 r  main_processor/BFU5/A_real_B_imag__1_i_363/O
                         net (fo=2, routed)           0.914    10.452    main_processor/BFU5/A_real_B_imag__1_i_363_n_0
    SLICE_X39Y39         LUT5 (Prop_lut5_I0_O)        0.328    10.780 r  main_processor/BFU5/A_real_B_imag__1_i_367/O
                         net (fo=1, routed)           0.000    10.780    main_processor/BFU5/A_real_B_imag__1_i_367_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    11.028 r  main_processor/BFU5/A_real_B_imag__1_i_244/O[3]
                         net (fo=1, routed)           1.058    12.085    main_processor/BFU5/A_real_B_imag__1_i_244_n_4
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.306    12.391 r  main_processor/BFU5/A_real_B_imag__1_i_159/O
                         net (fo=1, routed)           0.000    12.391    main_processor/BFU5/A_real_B_imag__1_i_159_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.767 r  main_processor/BFU5/A_real_B_imag__1_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.767    main_processor/BFU5/A_real_B_imag__1_i_108_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.090 r  main_processor/BFU5/A_real_B_imag__1_i_103/O[1]
                         net (fo=2, routed)           0.962    14.053    main_processor/BFU5/A_real_B_imag__1_i_103_n_6
    SLICE_X31Y37         LUT2 (Prop_lut2_I0_O)        0.306    14.359 r  main_processor/BFU5/A_real_B_imag__1_i_106/O
                         net (fo=1, routed)           0.000    14.359    main_processor/BFU5/A_real_B_imag__1_i_106_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    14.586 r  main_processor/BFU5/A_real_B_imag__1_i_80/O[1]
                         net (fo=1, routed)           1.541    16.127    main_processor/BFU5/A_real_B_imag__1_i_80_n_6
    SLICE_X13Y30         LUT2 (Prop_lut2_I1_O)        0.303    16.430 r  main_processor/BFU5/A_real_B_imag__1_i_60/O
                         net (fo=1, routed)           0.000    16.430    main_processor/BFU5/A_real_B_imag__1_i_60_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    16.678 r  main_processor/BFU5/A_real_B_imag__1_i_48/O[2]
                         net (fo=1, routed)           0.814    17.492    BFU5/A_imag_B_imag__2[43]
    SLICE_X12Y30         LUT2 (Prop_lut2_I1_O)        0.302    17.794 r  A_real_B_imag__1_i_37__0/O
                         net (fo=1, routed)           0.000    17.794    main_processor/BFU5/A_real_B_imag__1_i_23__2[3]
    SLICE_X12Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.170 r  main_processor/BFU5/A_real_B_imag__1_i_30__0/CO[3]
                         net (fo=1, routed)           0.000    18.170    main_processor/BFU5/A_real_B_imag__1_i_30__0_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.389 r  main_processor/BFU5/A_real_B_imag__1_i_29/O[0]
                         net (fo=2, routed)           3.192    21.581    main_processor/p_0_in1_in_8[21]
    SLICE_X44Y85         LUT2 (Prop_lut2_I0_O)        0.295    21.876 r  main_processor/A_real_B_imag__1_i_19__2/O
                         net (fo=1, routed)           0.000    21.876    main_processor/A_real_B_imag__1_i_19__2_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    22.516 r  main_processor/A_real_B_imag__1_i_10/O[3]
                         net (fo=3, routed)           1.106    23.622    main_processor/BFU6/BFU_out11[30]
    SLICE_X58Y83         LUT6 (Prop_lut6_I4_O)        0.306    23.928 r  main_processor/BFU6/A_real_B_imag__1_i_9__4/O
                         net (fo=1, routed)           1.495    25.423    main_processor/BFU6/A_real_B_imag__1_i_9__4_n_0
    SLICE_X54Y74         LUT3 (Prop_lut3_I2_O)        0.152    25.575 r  main_processor/BFU6/A_real_B_imag__1_i_2__3/O
                         net (fo=23, routed)          4.215    29.790    main_processor/BFU6/A[6]
    DSP48_X1Y3           DSP48E1                                      r  main_processor/BFU6/A_real_B_imag__1/A[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_processor/W5_reg[21]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_processor/BFU6/A_real_B_imag__1/A[7]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.738ns  (logic 7.453ns (25.062%)  route 22.285ns (74.938%))
  Logic Levels:           23  (CARRY4=11 FDRE=1 LUT2=6 LUT3=2 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54         FDRE                         0.000     0.000 r  main_processor/W5_reg[21]_rep__0/C
    SLICE_X55Y54         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  main_processor/W5_reg[21]_rep__0/Q
                         net (fo=140, routed)         4.920     5.376    main_processor/BFU5/A_real_B_imag__1_i_157_0
    SLICE_X35Y38         LUT4 (Prop_lut4_I0_O)        0.124     5.500 r  main_processor/BFU5/A_real_B_imag__1_i_758/O
                         net (fo=1, routed)           0.000     5.500    main_processor/BFU5/A_real_B_imag__1_i_758_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.898 r  main_processor/BFU5/A_real_B_imag__1_i_661/CO[3]
                         net (fo=1, routed)           0.000     5.898    main_processor/BFU5/A_real_B_imag__1_i_661_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.120 r  main_processor/BFU5/A_real_B_imag__1_i_659/O[0]
                         net (fo=1, routed)           0.455     6.575    main_processor/BFU5/A_real_B_imag__1_i_659_n_7
    SLICE_X36Y39         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.846     7.421 r  main_processor/BFU5/A_real_B_imag__1_i_510/O[2]
                         net (fo=3, routed)           0.833     8.254    main_processor/BFU5/A_real_B_imag__1_i_510_n_5
    SLICE_X38Y39         LUT2 (Prop_lut2_I1_O)        0.302     8.556 r  main_processor/BFU5/A_real_B_imag__1_i_522/O
                         net (fo=2, routed)           0.832     9.388    main_processor/BFU5/A_real_B_imag__1_i_522_n_0
    SLICE_X38Y37         LUT3 (Prop_lut3_I2_O)        0.150     9.538 r  main_processor/BFU5/A_real_B_imag__1_i_363/O
                         net (fo=2, routed)           0.914    10.452    main_processor/BFU5/A_real_B_imag__1_i_363_n_0
    SLICE_X39Y39         LUT5 (Prop_lut5_I0_O)        0.328    10.780 r  main_processor/BFU5/A_real_B_imag__1_i_367/O
                         net (fo=1, routed)           0.000    10.780    main_processor/BFU5/A_real_B_imag__1_i_367_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    11.028 r  main_processor/BFU5/A_real_B_imag__1_i_244/O[3]
                         net (fo=1, routed)           1.058    12.085    main_processor/BFU5/A_real_B_imag__1_i_244_n_4
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.306    12.391 r  main_processor/BFU5/A_real_B_imag__1_i_159/O
                         net (fo=1, routed)           0.000    12.391    main_processor/BFU5/A_real_B_imag__1_i_159_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.767 r  main_processor/BFU5/A_real_B_imag__1_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.767    main_processor/BFU5/A_real_B_imag__1_i_108_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.090 r  main_processor/BFU5/A_real_B_imag__1_i_103/O[1]
                         net (fo=2, routed)           0.962    14.053    main_processor/BFU5/A_real_B_imag__1_i_103_n_6
    SLICE_X31Y37         LUT2 (Prop_lut2_I0_O)        0.306    14.359 r  main_processor/BFU5/A_real_B_imag__1_i_106/O
                         net (fo=1, routed)           0.000    14.359    main_processor/BFU5/A_real_B_imag__1_i_106_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    14.586 r  main_processor/BFU5/A_real_B_imag__1_i_80/O[1]
                         net (fo=1, routed)           1.541    16.127    main_processor/BFU5/A_real_B_imag__1_i_80_n_6
    SLICE_X13Y30         LUT2 (Prop_lut2_I1_O)        0.303    16.430 r  main_processor/BFU5/A_real_B_imag__1_i_60/O
                         net (fo=1, routed)           0.000    16.430    main_processor/BFU5/A_real_B_imag__1_i_60_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    16.678 r  main_processor/BFU5/A_real_B_imag__1_i_48/O[2]
                         net (fo=1, routed)           0.814    17.492    BFU5/A_imag_B_imag__2[43]
    SLICE_X12Y30         LUT2 (Prop_lut2_I1_O)        0.302    17.794 r  A_real_B_imag__1_i_37__0/O
                         net (fo=1, routed)           0.000    17.794    main_processor/BFU5/A_real_B_imag__1_i_23__2[3]
    SLICE_X12Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.170 r  main_processor/BFU5/A_real_B_imag__1_i_30__0/CO[3]
                         net (fo=1, routed)           0.000    18.170    main_processor/BFU5/A_real_B_imag__1_i_30__0_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.389 r  main_processor/BFU5/A_real_B_imag__1_i_29/O[0]
                         net (fo=2, routed)           3.192    21.581    main_processor/p_0_in1_in_8[21]
    SLICE_X44Y85         LUT2 (Prop_lut2_I0_O)        0.295    21.876 r  main_processor/A_real_B_imag__1_i_19__2/O
                         net (fo=1, routed)           0.000    21.876    main_processor/A_real_B_imag__1_i_19__2_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    22.516 r  main_processor/A_real_B_imag__1_i_10/O[3]
                         net (fo=3, routed)           1.106    23.622    main_processor/BFU6/BFU_out11[30]
    SLICE_X58Y83         LUT6 (Prop_lut6_I4_O)        0.306    23.928 r  main_processor/BFU6/A_real_B_imag__1_i_9__4/O
                         net (fo=1, routed)           1.495    25.423    main_processor/BFU6/A_real_B_imag__1_i_9__4_n_0
    SLICE_X54Y74         LUT3 (Prop_lut3_I2_O)        0.152    25.575 r  main_processor/BFU6/A_real_B_imag__1_i_2__3/O
                         net (fo=23, routed)          4.163    29.738    main_processor/BFU6/A[6]
    DSP48_X1Y3           DSP48E1                                      r  main_processor/BFU6/A_real_B_imag__1/A[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_processor/W5_reg[21]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_processor/BFU6/A_real_B_imag__1/A[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.589ns  (logic 7.453ns (25.188%)  route 22.136ns (74.812%))
  Logic Levels:           23  (CARRY4=11 FDRE=1 LUT2=6 LUT3=2 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54         FDRE                         0.000     0.000 r  main_processor/W5_reg[21]_rep__0/C
    SLICE_X55Y54         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  main_processor/W5_reg[21]_rep__0/Q
                         net (fo=140, routed)         4.920     5.376    main_processor/BFU5/A_real_B_imag__1_i_157_0
    SLICE_X35Y38         LUT4 (Prop_lut4_I0_O)        0.124     5.500 r  main_processor/BFU5/A_real_B_imag__1_i_758/O
                         net (fo=1, routed)           0.000     5.500    main_processor/BFU5/A_real_B_imag__1_i_758_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.898 r  main_processor/BFU5/A_real_B_imag__1_i_661/CO[3]
                         net (fo=1, routed)           0.000     5.898    main_processor/BFU5/A_real_B_imag__1_i_661_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.120 r  main_processor/BFU5/A_real_B_imag__1_i_659/O[0]
                         net (fo=1, routed)           0.455     6.575    main_processor/BFU5/A_real_B_imag__1_i_659_n_7
    SLICE_X36Y39         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.846     7.421 r  main_processor/BFU5/A_real_B_imag__1_i_510/O[2]
                         net (fo=3, routed)           0.833     8.254    main_processor/BFU5/A_real_B_imag__1_i_510_n_5
    SLICE_X38Y39         LUT2 (Prop_lut2_I1_O)        0.302     8.556 r  main_processor/BFU5/A_real_B_imag__1_i_522/O
                         net (fo=2, routed)           0.832     9.388    main_processor/BFU5/A_real_B_imag__1_i_522_n_0
    SLICE_X38Y37         LUT3 (Prop_lut3_I2_O)        0.150     9.538 r  main_processor/BFU5/A_real_B_imag__1_i_363/O
                         net (fo=2, routed)           0.914    10.452    main_processor/BFU5/A_real_B_imag__1_i_363_n_0
    SLICE_X39Y39         LUT5 (Prop_lut5_I0_O)        0.328    10.780 r  main_processor/BFU5/A_real_B_imag__1_i_367/O
                         net (fo=1, routed)           0.000    10.780    main_processor/BFU5/A_real_B_imag__1_i_367_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    11.028 r  main_processor/BFU5/A_real_B_imag__1_i_244/O[3]
                         net (fo=1, routed)           1.058    12.085    main_processor/BFU5/A_real_B_imag__1_i_244_n_4
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.306    12.391 r  main_processor/BFU5/A_real_B_imag__1_i_159/O
                         net (fo=1, routed)           0.000    12.391    main_processor/BFU5/A_real_B_imag__1_i_159_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.767 r  main_processor/BFU5/A_real_B_imag__1_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.767    main_processor/BFU5/A_real_B_imag__1_i_108_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.090 r  main_processor/BFU5/A_real_B_imag__1_i_103/O[1]
                         net (fo=2, routed)           0.962    14.053    main_processor/BFU5/A_real_B_imag__1_i_103_n_6
    SLICE_X31Y37         LUT2 (Prop_lut2_I0_O)        0.306    14.359 r  main_processor/BFU5/A_real_B_imag__1_i_106/O
                         net (fo=1, routed)           0.000    14.359    main_processor/BFU5/A_real_B_imag__1_i_106_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    14.586 r  main_processor/BFU5/A_real_B_imag__1_i_80/O[1]
                         net (fo=1, routed)           1.541    16.127    main_processor/BFU5/A_real_B_imag__1_i_80_n_6
    SLICE_X13Y30         LUT2 (Prop_lut2_I1_O)        0.303    16.430 r  main_processor/BFU5/A_real_B_imag__1_i_60/O
                         net (fo=1, routed)           0.000    16.430    main_processor/BFU5/A_real_B_imag__1_i_60_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    16.678 r  main_processor/BFU5/A_real_B_imag__1_i_48/O[2]
                         net (fo=1, routed)           0.814    17.492    BFU5/A_imag_B_imag__2[43]
    SLICE_X12Y30         LUT2 (Prop_lut2_I1_O)        0.302    17.794 r  A_real_B_imag__1_i_37__0/O
                         net (fo=1, routed)           0.000    17.794    main_processor/BFU5/A_real_B_imag__1_i_23__2[3]
    SLICE_X12Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.170 r  main_processor/BFU5/A_real_B_imag__1_i_30__0/CO[3]
                         net (fo=1, routed)           0.000    18.170    main_processor/BFU5/A_real_B_imag__1_i_30__0_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.389 r  main_processor/BFU5/A_real_B_imag__1_i_29/O[0]
                         net (fo=2, routed)           3.192    21.581    main_processor/p_0_in1_in_8[21]
    SLICE_X44Y85         LUT2 (Prop_lut2_I0_O)        0.295    21.876 r  main_processor/A_real_B_imag__1_i_19__2/O
                         net (fo=1, routed)           0.000    21.876    main_processor/A_real_B_imag__1_i_19__2_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    22.516 r  main_processor/A_real_B_imag__1_i_10/O[3]
                         net (fo=3, routed)           1.106    23.622    main_processor/BFU6/BFU_out11[30]
    SLICE_X58Y83         LUT6 (Prop_lut6_I4_O)        0.306    23.928 r  main_processor/BFU6/A_real_B_imag__1_i_9__4/O
                         net (fo=1, routed)           1.495    25.423    main_processor/BFU6/A_real_B_imag__1_i_9__4_n_0
    SLICE_X54Y74         LUT3 (Prop_lut3_I2_O)        0.152    25.575 r  main_processor/BFU6/A_real_B_imag__1_i_2__3/O
                         net (fo=23, routed)          4.014    29.589    main_processor/BFU6/A[6]
    DSP48_X1Y3           DSP48E1                                      r  main_processor/BFU6/A_real_B_imag__1/A[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_processor/W5_reg[21]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_processor/BFU5/A_real_B_real__1/A[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.580ns  (logic 7.453ns (25.196%)  route 22.127ns (74.804%))
  Logic Levels:           23  (CARRY4=11 FDRE=1 LUT2=6 LUT3=2 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54         FDRE                         0.000     0.000 r  main_processor/W5_reg[21]_rep__0/C
    SLICE_X55Y54         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  main_processor/W5_reg[21]_rep__0/Q
                         net (fo=140, routed)         4.920     5.376    main_processor/BFU5/A_real_B_imag__1_i_157_0
    SLICE_X35Y38         LUT4 (Prop_lut4_I0_O)        0.124     5.500 r  main_processor/BFU5/A_real_B_imag__1_i_758/O
                         net (fo=1, routed)           0.000     5.500    main_processor/BFU5/A_real_B_imag__1_i_758_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.898 r  main_processor/BFU5/A_real_B_imag__1_i_661/CO[3]
                         net (fo=1, routed)           0.000     5.898    main_processor/BFU5/A_real_B_imag__1_i_661_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.120 r  main_processor/BFU5/A_real_B_imag__1_i_659/O[0]
                         net (fo=1, routed)           0.455     6.575    main_processor/BFU5/A_real_B_imag__1_i_659_n_7
    SLICE_X36Y39         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.846     7.421 r  main_processor/BFU5/A_real_B_imag__1_i_510/O[2]
                         net (fo=3, routed)           0.833     8.254    main_processor/BFU5/A_real_B_imag__1_i_510_n_5
    SLICE_X38Y39         LUT2 (Prop_lut2_I1_O)        0.302     8.556 r  main_processor/BFU5/A_real_B_imag__1_i_522/O
                         net (fo=2, routed)           0.832     9.388    main_processor/BFU5/A_real_B_imag__1_i_522_n_0
    SLICE_X38Y37         LUT3 (Prop_lut3_I2_O)        0.150     9.538 r  main_processor/BFU5/A_real_B_imag__1_i_363/O
                         net (fo=2, routed)           0.914    10.452    main_processor/BFU5/A_real_B_imag__1_i_363_n_0
    SLICE_X39Y39         LUT5 (Prop_lut5_I0_O)        0.328    10.780 r  main_processor/BFU5/A_real_B_imag__1_i_367/O
                         net (fo=1, routed)           0.000    10.780    main_processor/BFU5/A_real_B_imag__1_i_367_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    11.028 r  main_processor/BFU5/A_real_B_imag__1_i_244/O[3]
                         net (fo=1, routed)           1.058    12.085    main_processor/BFU5/A_real_B_imag__1_i_244_n_4
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.306    12.391 r  main_processor/BFU5/A_real_B_imag__1_i_159/O
                         net (fo=1, routed)           0.000    12.391    main_processor/BFU5/A_real_B_imag__1_i_159_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.767 r  main_processor/BFU5/A_real_B_imag__1_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.767    main_processor/BFU5/A_real_B_imag__1_i_108_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.090 r  main_processor/BFU5/A_real_B_imag__1_i_103/O[1]
                         net (fo=2, routed)           0.962    14.053    main_processor/BFU5/A_real_B_imag__1_i_103_n_6
    SLICE_X31Y37         LUT2 (Prop_lut2_I0_O)        0.306    14.359 r  main_processor/BFU5/A_real_B_imag__1_i_106/O
                         net (fo=1, routed)           0.000    14.359    main_processor/BFU5/A_real_B_imag__1_i_106_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    14.586 r  main_processor/BFU5/A_real_B_imag__1_i_80/O[1]
                         net (fo=1, routed)           1.541    16.127    main_processor/BFU5/A_real_B_imag__1_i_80_n_6
    SLICE_X13Y30         LUT2 (Prop_lut2_I1_O)        0.303    16.430 r  main_processor/BFU5/A_real_B_imag__1_i_60/O
                         net (fo=1, routed)           0.000    16.430    main_processor/BFU5/A_real_B_imag__1_i_60_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    16.678 r  main_processor/BFU5/A_real_B_imag__1_i_48/O[2]
                         net (fo=1, routed)           0.814    17.492    BFU5/A_imag_B_imag__2[43]
    SLICE_X12Y30         LUT2 (Prop_lut2_I1_O)        0.302    17.794 r  A_real_B_imag__1_i_37__0/O
                         net (fo=1, routed)           0.000    17.794    main_processor/BFU5/A_real_B_imag__1_i_23__2[3]
    SLICE_X12Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.170 r  main_processor/BFU5/A_real_B_imag__1_i_30__0/CO[3]
                         net (fo=1, routed)           0.000    18.170    main_processor/BFU5/A_real_B_imag__1_i_30__0_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.389 r  main_processor/BFU5/A_real_B_imag__1_i_29/O[0]
                         net (fo=2, routed)           3.192    21.581    main_processor/p_0_in1_in_8[21]
    SLICE_X44Y85         LUT2 (Prop_lut2_I0_O)        0.295    21.876 r  main_processor/A_real_B_imag__1_i_19__2/O
                         net (fo=1, routed)           0.000    21.876    main_processor/A_real_B_imag__1_i_19__2_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    22.516 r  main_processor/A_real_B_imag__1_i_10/O[3]
                         net (fo=3, routed)           1.162    23.677    main_processor/BFU5/BFU_out11[30]
    SLICE_X37Y86         LUT6 (Prop_lut6_I4_O)        0.306    23.983 r  main_processor/BFU5/A_real_B_imag__1_i_8__3/O
                         net (fo=1, routed)           0.996    24.979    main_processor/BFU5/A_real_B_imag__1_i_8__3_n_0
    SLICE_X30Y86         LUT3 (Prop_lut3_I2_O)        0.152    25.131 r  main_processor/BFU5/A_real_B_imag__1_i_1__1/O
                         net (fo=23, routed)          4.448    29.580    main_processor/BFU5/samples_reg[13][17][0]
    DSP48_X0Y7           DSP48E1                                      r  main_processor/BFU5/A_real_B_real__1/A[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_processor/W5_reg[21]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_processor/BFU5/A_real_B_real__1/A[7]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.542ns  (logic 7.453ns (25.229%)  route 22.089ns (74.771%))
  Logic Levels:           23  (CARRY4=11 FDRE=1 LUT2=6 LUT3=2 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54         FDRE                         0.000     0.000 r  main_processor/W5_reg[21]_rep__0/C
    SLICE_X55Y54         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  main_processor/W5_reg[21]_rep__0/Q
                         net (fo=140, routed)         4.920     5.376    main_processor/BFU5/A_real_B_imag__1_i_157_0
    SLICE_X35Y38         LUT4 (Prop_lut4_I0_O)        0.124     5.500 r  main_processor/BFU5/A_real_B_imag__1_i_758/O
                         net (fo=1, routed)           0.000     5.500    main_processor/BFU5/A_real_B_imag__1_i_758_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.898 r  main_processor/BFU5/A_real_B_imag__1_i_661/CO[3]
                         net (fo=1, routed)           0.000     5.898    main_processor/BFU5/A_real_B_imag__1_i_661_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.120 r  main_processor/BFU5/A_real_B_imag__1_i_659/O[0]
                         net (fo=1, routed)           0.455     6.575    main_processor/BFU5/A_real_B_imag__1_i_659_n_7
    SLICE_X36Y39         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.846     7.421 r  main_processor/BFU5/A_real_B_imag__1_i_510/O[2]
                         net (fo=3, routed)           0.833     8.254    main_processor/BFU5/A_real_B_imag__1_i_510_n_5
    SLICE_X38Y39         LUT2 (Prop_lut2_I1_O)        0.302     8.556 r  main_processor/BFU5/A_real_B_imag__1_i_522/O
                         net (fo=2, routed)           0.832     9.388    main_processor/BFU5/A_real_B_imag__1_i_522_n_0
    SLICE_X38Y37         LUT3 (Prop_lut3_I2_O)        0.150     9.538 r  main_processor/BFU5/A_real_B_imag__1_i_363/O
                         net (fo=2, routed)           0.914    10.452    main_processor/BFU5/A_real_B_imag__1_i_363_n_0
    SLICE_X39Y39         LUT5 (Prop_lut5_I0_O)        0.328    10.780 r  main_processor/BFU5/A_real_B_imag__1_i_367/O
                         net (fo=1, routed)           0.000    10.780    main_processor/BFU5/A_real_B_imag__1_i_367_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    11.028 r  main_processor/BFU5/A_real_B_imag__1_i_244/O[3]
                         net (fo=1, routed)           1.058    12.085    main_processor/BFU5/A_real_B_imag__1_i_244_n_4
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.306    12.391 r  main_processor/BFU5/A_real_B_imag__1_i_159/O
                         net (fo=1, routed)           0.000    12.391    main_processor/BFU5/A_real_B_imag__1_i_159_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.767 r  main_processor/BFU5/A_real_B_imag__1_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.767    main_processor/BFU5/A_real_B_imag__1_i_108_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.090 r  main_processor/BFU5/A_real_B_imag__1_i_103/O[1]
                         net (fo=2, routed)           0.962    14.053    main_processor/BFU5/A_real_B_imag__1_i_103_n_6
    SLICE_X31Y37         LUT2 (Prop_lut2_I0_O)        0.306    14.359 r  main_processor/BFU5/A_real_B_imag__1_i_106/O
                         net (fo=1, routed)           0.000    14.359    main_processor/BFU5/A_real_B_imag__1_i_106_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    14.586 r  main_processor/BFU5/A_real_B_imag__1_i_80/O[1]
                         net (fo=1, routed)           1.541    16.127    main_processor/BFU5/A_real_B_imag__1_i_80_n_6
    SLICE_X13Y30         LUT2 (Prop_lut2_I1_O)        0.303    16.430 r  main_processor/BFU5/A_real_B_imag__1_i_60/O
                         net (fo=1, routed)           0.000    16.430    main_processor/BFU5/A_real_B_imag__1_i_60_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    16.678 r  main_processor/BFU5/A_real_B_imag__1_i_48/O[2]
                         net (fo=1, routed)           0.814    17.492    BFU5/A_imag_B_imag__2[43]
    SLICE_X12Y30         LUT2 (Prop_lut2_I1_O)        0.302    17.794 r  A_real_B_imag__1_i_37__0/O
                         net (fo=1, routed)           0.000    17.794    main_processor/BFU5/A_real_B_imag__1_i_23__2[3]
    SLICE_X12Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.170 r  main_processor/BFU5/A_real_B_imag__1_i_30__0/CO[3]
                         net (fo=1, routed)           0.000    18.170    main_processor/BFU5/A_real_B_imag__1_i_30__0_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.389 r  main_processor/BFU5/A_real_B_imag__1_i_29/O[0]
                         net (fo=2, routed)           3.192    21.581    main_processor/p_0_in1_in_8[21]
    SLICE_X44Y85         LUT2 (Prop_lut2_I0_O)        0.295    21.876 r  main_processor/A_real_B_imag__1_i_19__2/O
                         net (fo=1, routed)           0.000    21.876    main_processor/A_real_B_imag__1_i_19__2_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    22.516 r  main_processor/A_real_B_imag__1_i_10/O[3]
                         net (fo=3, routed)           1.162    23.677    main_processor/BFU5/BFU_out11[30]
    SLICE_X37Y86         LUT6 (Prop_lut6_I4_O)        0.306    23.983 r  main_processor/BFU5/A_real_B_imag__1_i_8__3/O
                         net (fo=1, routed)           0.996    24.979    main_processor/BFU5/A_real_B_imag__1_i_8__3_n_0
    SLICE_X30Y86         LUT3 (Prop_lut3_I2_O)        0.152    25.131 r  main_processor/BFU5/A_real_B_imag__1_i_1__1/O
                         net (fo=23, routed)          4.411    29.542    main_processor/BFU5/samples_reg[13][17][0]
    DSP48_X0Y7           DSP48E1                                      r  main_processor/BFU5/A_real_B_real__1/A[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_processor/W5_reg[21]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_processor/BFU6/A_real_B_imag__1/A[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.430ns  (logic 7.453ns (25.325%)  route 21.977ns (74.675%))
  Logic Levels:           23  (CARRY4=11 FDRE=1 LUT2=6 LUT3=2 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54         FDRE                         0.000     0.000 r  main_processor/W5_reg[21]_rep__0/C
    SLICE_X55Y54         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  main_processor/W5_reg[21]_rep__0/Q
                         net (fo=140, routed)         4.920     5.376    main_processor/BFU5/A_real_B_imag__1_i_157_0
    SLICE_X35Y38         LUT4 (Prop_lut4_I0_O)        0.124     5.500 r  main_processor/BFU5/A_real_B_imag__1_i_758/O
                         net (fo=1, routed)           0.000     5.500    main_processor/BFU5/A_real_B_imag__1_i_758_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.898 r  main_processor/BFU5/A_real_B_imag__1_i_661/CO[3]
                         net (fo=1, routed)           0.000     5.898    main_processor/BFU5/A_real_B_imag__1_i_661_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.120 r  main_processor/BFU5/A_real_B_imag__1_i_659/O[0]
                         net (fo=1, routed)           0.455     6.575    main_processor/BFU5/A_real_B_imag__1_i_659_n_7
    SLICE_X36Y39         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.846     7.421 r  main_processor/BFU5/A_real_B_imag__1_i_510/O[2]
                         net (fo=3, routed)           0.833     8.254    main_processor/BFU5/A_real_B_imag__1_i_510_n_5
    SLICE_X38Y39         LUT2 (Prop_lut2_I1_O)        0.302     8.556 r  main_processor/BFU5/A_real_B_imag__1_i_522/O
                         net (fo=2, routed)           0.832     9.388    main_processor/BFU5/A_real_B_imag__1_i_522_n_0
    SLICE_X38Y37         LUT3 (Prop_lut3_I2_O)        0.150     9.538 r  main_processor/BFU5/A_real_B_imag__1_i_363/O
                         net (fo=2, routed)           0.914    10.452    main_processor/BFU5/A_real_B_imag__1_i_363_n_0
    SLICE_X39Y39         LUT5 (Prop_lut5_I0_O)        0.328    10.780 r  main_processor/BFU5/A_real_B_imag__1_i_367/O
                         net (fo=1, routed)           0.000    10.780    main_processor/BFU5/A_real_B_imag__1_i_367_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    11.028 r  main_processor/BFU5/A_real_B_imag__1_i_244/O[3]
                         net (fo=1, routed)           1.058    12.085    main_processor/BFU5/A_real_B_imag__1_i_244_n_4
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.306    12.391 r  main_processor/BFU5/A_real_B_imag__1_i_159/O
                         net (fo=1, routed)           0.000    12.391    main_processor/BFU5/A_real_B_imag__1_i_159_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.767 r  main_processor/BFU5/A_real_B_imag__1_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.767    main_processor/BFU5/A_real_B_imag__1_i_108_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.090 r  main_processor/BFU5/A_real_B_imag__1_i_103/O[1]
                         net (fo=2, routed)           0.962    14.053    main_processor/BFU5/A_real_B_imag__1_i_103_n_6
    SLICE_X31Y37         LUT2 (Prop_lut2_I0_O)        0.306    14.359 r  main_processor/BFU5/A_real_B_imag__1_i_106/O
                         net (fo=1, routed)           0.000    14.359    main_processor/BFU5/A_real_B_imag__1_i_106_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    14.586 r  main_processor/BFU5/A_real_B_imag__1_i_80/O[1]
                         net (fo=1, routed)           1.541    16.127    main_processor/BFU5/A_real_B_imag__1_i_80_n_6
    SLICE_X13Y30         LUT2 (Prop_lut2_I1_O)        0.303    16.430 r  main_processor/BFU5/A_real_B_imag__1_i_60/O
                         net (fo=1, routed)           0.000    16.430    main_processor/BFU5/A_real_B_imag__1_i_60_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    16.678 r  main_processor/BFU5/A_real_B_imag__1_i_48/O[2]
                         net (fo=1, routed)           0.814    17.492    BFU5/A_imag_B_imag__2[43]
    SLICE_X12Y30         LUT2 (Prop_lut2_I1_O)        0.302    17.794 r  A_real_B_imag__1_i_37__0/O
                         net (fo=1, routed)           0.000    17.794    main_processor/BFU5/A_real_B_imag__1_i_23__2[3]
    SLICE_X12Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.170 r  main_processor/BFU5/A_real_B_imag__1_i_30__0/CO[3]
                         net (fo=1, routed)           0.000    18.170    main_processor/BFU5/A_real_B_imag__1_i_30__0_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.389 r  main_processor/BFU5/A_real_B_imag__1_i_29/O[0]
                         net (fo=2, routed)           3.192    21.581    main_processor/p_0_in1_in_8[21]
    SLICE_X44Y85         LUT2 (Prop_lut2_I0_O)        0.295    21.876 r  main_processor/A_real_B_imag__1_i_19__2/O
                         net (fo=1, routed)           0.000    21.876    main_processor/A_real_B_imag__1_i_19__2_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    22.516 r  main_processor/A_real_B_imag__1_i_10/O[3]
                         net (fo=3, routed)           1.106    23.622    main_processor/BFU6/BFU_out11[30]
    SLICE_X58Y83         LUT6 (Prop_lut6_I4_O)        0.306    23.928 r  main_processor/BFU6/A_real_B_imag__1_i_9__4/O
                         net (fo=1, routed)           1.495    25.423    main_processor/BFU6/A_real_B_imag__1_i_9__4_n_0
    SLICE_X54Y74         LUT3 (Prop_lut3_I2_O)        0.152    25.575 r  main_processor/BFU6/A_real_B_imag__1_i_2__3/O
                         net (fo=23, routed)          3.854    29.430    main_processor/BFU6/A[6]
    DSP48_X1Y3           DSP48E1                                      r  main_processor/BFU6/A_real_B_imag__1/A[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_processor/W5_reg[21]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_processor/BFU5/A_real_B_real__1/A[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.402ns  (logic 7.453ns (25.349%)  route 21.949ns (74.651%))
  Logic Levels:           23  (CARRY4=11 FDRE=1 LUT2=6 LUT3=2 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54         FDRE                         0.000     0.000 r  main_processor/W5_reg[21]_rep__0/C
    SLICE_X55Y54         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  main_processor/W5_reg[21]_rep__0/Q
                         net (fo=140, routed)         4.920     5.376    main_processor/BFU5/A_real_B_imag__1_i_157_0
    SLICE_X35Y38         LUT4 (Prop_lut4_I0_O)        0.124     5.500 r  main_processor/BFU5/A_real_B_imag__1_i_758/O
                         net (fo=1, routed)           0.000     5.500    main_processor/BFU5/A_real_B_imag__1_i_758_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.898 r  main_processor/BFU5/A_real_B_imag__1_i_661/CO[3]
                         net (fo=1, routed)           0.000     5.898    main_processor/BFU5/A_real_B_imag__1_i_661_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.120 r  main_processor/BFU5/A_real_B_imag__1_i_659/O[0]
                         net (fo=1, routed)           0.455     6.575    main_processor/BFU5/A_real_B_imag__1_i_659_n_7
    SLICE_X36Y39         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.846     7.421 r  main_processor/BFU5/A_real_B_imag__1_i_510/O[2]
                         net (fo=3, routed)           0.833     8.254    main_processor/BFU5/A_real_B_imag__1_i_510_n_5
    SLICE_X38Y39         LUT2 (Prop_lut2_I1_O)        0.302     8.556 r  main_processor/BFU5/A_real_B_imag__1_i_522/O
                         net (fo=2, routed)           0.832     9.388    main_processor/BFU5/A_real_B_imag__1_i_522_n_0
    SLICE_X38Y37         LUT3 (Prop_lut3_I2_O)        0.150     9.538 r  main_processor/BFU5/A_real_B_imag__1_i_363/O
                         net (fo=2, routed)           0.914    10.452    main_processor/BFU5/A_real_B_imag__1_i_363_n_0
    SLICE_X39Y39         LUT5 (Prop_lut5_I0_O)        0.328    10.780 r  main_processor/BFU5/A_real_B_imag__1_i_367/O
                         net (fo=1, routed)           0.000    10.780    main_processor/BFU5/A_real_B_imag__1_i_367_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    11.028 r  main_processor/BFU5/A_real_B_imag__1_i_244/O[3]
                         net (fo=1, routed)           1.058    12.085    main_processor/BFU5/A_real_B_imag__1_i_244_n_4
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.306    12.391 r  main_processor/BFU5/A_real_B_imag__1_i_159/O
                         net (fo=1, routed)           0.000    12.391    main_processor/BFU5/A_real_B_imag__1_i_159_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.767 r  main_processor/BFU5/A_real_B_imag__1_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.767    main_processor/BFU5/A_real_B_imag__1_i_108_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.090 r  main_processor/BFU5/A_real_B_imag__1_i_103/O[1]
                         net (fo=2, routed)           0.962    14.053    main_processor/BFU5/A_real_B_imag__1_i_103_n_6
    SLICE_X31Y37         LUT2 (Prop_lut2_I0_O)        0.306    14.359 r  main_processor/BFU5/A_real_B_imag__1_i_106/O
                         net (fo=1, routed)           0.000    14.359    main_processor/BFU5/A_real_B_imag__1_i_106_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    14.586 r  main_processor/BFU5/A_real_B_imag__1_i_80/O[1]
                         net (fo=1, routed)           1.541    16.127    main_processor/BFU5/A_real_B_imag__1_i_80_n_6
    SLICE_X13Y30         LUT2 (Prop_lut2_I1_O)        0.303    16.430 r  main_processor/BFU5/A_real_B_imag__1_i_60/O
                         net (fo=1, routed)           0.000    16.430    main_processor/BFU5/A_real_B_imag__1_i_60_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    16.678 r  main_processor/BFU5/A_real_B_imag__1_i_48/O[2]
                         net (fo=1, routed)           0.814    17.492    BFU5/A_imag_B_imag__2[43]
    SLICE_X12Y30         LUT2 (Prop_lut2_I1_O)        0.302    17.794 r  A_real_B_imag__1_i_37__0/O
                         net (fo=1, routed)           0.000    17.794    main_processor/BFU5/A_real_B_imag__1_i_23__2[3]
    SLICE_X12Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.170 r  main_processor/BFU5/A_real_B_imag__1_i_30__0/CO[3]
                         net (fo=1, routed)           0.000    18.170    main_processor/BFU5/A_real_B_imag__1_i_30__0_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.389 r  main_processor/BFU5/A_real_B_imag__1_i_29/O[0]
                         net (fo=2, routed)           3.192    21.581    main_processor/p_0_in1_in_8[21]
    SLICE_X44Y85         LUT2 (Prop_lut2_I0_O)        0.295    21.876 r  main_processor/A_real_B_imag__1_i_19__2/O
                         net (fo=1, routed)           0.000    21.876    main_processor/A_real_B_imag__1_i_19__2_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    22.516 r  main_processor/A_real_B_imag__1_i_10/O[3]
                         net (fo=3, routed)           1.162    23.677    main_processor/BFU5/BFU_out11[30]
    SLICE_X37Y86         LUT6 (Prop_lut6_I4_O)        0.306    23.983 r  main_processor/BFU5/A_real_B_imag__1_i_8__3/O
                         net (fo=1, routed)           0.996    24.979    main_processor/BFU5/A_real_B_imag__1_i_8__3_n_0
    SLICE_X30Y86         LUT3 (Prop_lut3_I2_O)        0.152    25.131 r  main_processor/BFU5/A_real_B_imag__1_i_1__1/O
                         net (fo=23, routed)          4.271    29.402    main_processor/BFU5/samples_reg[13][17][0]
    DSP48_X0Y7           DSP48E1                                      r  main_processor/BFU5/A_real_B_real__1/A[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_processor/W5_reg[21]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_processor/BFU6/A_real_B_imag__1/A[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.271ns  (logic 7.453ns (25.462%)  route 21.818ns (74.538%))
  Logic Levels:           23  (CARRY4=11 FDRE=1 LUT2=6 LUT3=2 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54         FDRE                         0.000     0.000 r  main_processor/W5_reg[21]_rep__0/C
    SLICE_X55Y54         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  main_processor/W5_reg[21]_rep__0/Q
                         net (fo=140, routed)         4.920     5.376    main_processor/BFU5/A_real_B_imag__1_i_157_0
    SLICE_X35Y38         LUT4 (Prop_lut4_I0_O)        0.124     5.500 r  main_processor/BFU5/A_real_B_imag__1_i_758/O
                         net (fo=1, routed)           0.000     5.500    main_processor/BFU5/A_real_B_imag__1_i_758_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.898 r  main_processor/BFU5/A_real_B_imag__1_i_661/CO[3]
                         net (fo=1, routed)           0.000     5.898    main_processor/BFU5/A_real_B_imag__1_i_661_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.120 r  main_processor/BFU5/A_real_B_imag__1_i_659/O[0]
                         net (fo=1, routed)           0.455     6.575    main_processor/BFU5/A_real_B_imag__1_i_659_n_7
    SLICE_X36Y39         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.846     7.421 r  main_processor/BFU5/A_real_B_imag__1_i_510/O[2]
                         net (fo=3, routed)           0.833     8.254    main_processor/BFU5/A_real_B_imag__1_i_510_n_5
    SLICE_X38Y39         LUT2 (Prop_lut2_I1_O)        0.302     8.556 r  main_processor/BFU5/A_real_B_imag__1_i_522/O
                         net (fo=2, routed)           0.832     9.388    main_processor/BFU5/A_real_B_imag__1_i_522_n_0
    SLICE_X38Y37         LUT3 (Prop_lut3_I2_O)        0.150     9.538 r  main_processor/BFU5/A_real_B_imag__1_i_363/O
                         net (fo=2, routed)           0.914    10.452    main_processor/BFU5/A_real_B_imag__1_i_363_n_0
    SLICE_X39Y39         LUT5 (Prop_lut5_I0_O)        0.328    10.780 r  main_processor/BFU5/A_real_B_imag__1_i_367/O
                         net (fo=1, routed)           0.000    10.780    main_processor/BFU5/A_real_B_imag__1_i_367_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    11.028 r  main_processor/BFU5/A_real_B_imag__1_i_244/O[3]
                         net (fo=1, routed)           1.058    12.085    main_processor/BFU5/A_real_B_imag__1_i_244_n_4
    SLICE_X30Y39         LUT2 (Prop_lut2_I1_O)        0.306    12.391 r  main_processor/BFU5/A_real_B_imag__1_i_159/O
                         net (fo=1, routed)           0.000    12.391    main_processor/BFU5/A_real_B_imag__1_i_159_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.767 r  main_processor/BFU5/A_real_B_imag__1_i_108/CO[3]
                         net (fo=1, routed)           0.000    12.767    main_processor/BFU5/A_real_B_imag__1_i_108_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.090 r  main_processor/BFU5/A_real_B_imag__1_i_103/O[1]
                         net (fo=2, routed)           0.962    14.053    main_processor/BFU5/A_real_B_imag__1_i_103_n_6
    SLICE_X31Y37         LUT2 (Prop_lut2_I0_O)        0.306    14.359 r  main_processor/BFU5/A_real_B_imag__1_i_106/O
                         net (fo=1, routed)           0.000    14.359    main_processor/BFU5/A_real_B_imag__1_i_106_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    14.586 r  main_processor/BFU5/A_real_B_imag__1_i_80/O[1]
                         net (fo=1, routed)           1.541    16.127    main_processor/BFU5/A_real_B_imag__1_i_80_n_6
    SLICE_X13Y30         LUT2 (Prop_lut2_I1_O)        0.303    16.430 r  main_processor/BFU5/A_real_B_imag__1_i_60/O
                         net (fo=1, routed)           0.000    16.430    main_processor/BFU5/A_real_B_imag__1_i_60_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    16.678 r  main_processor/BFU5/A_real_B_imag__1_i_48/O[2]
                         net (fo=1, routed)           0.814    17.492    BFU5/A_imag_B_imag__2[43]
    SLICE_X12Y30         LUT2 (Prop_lut2_I1_O)        0.302    17.794 r  A_real_B_imag__1_i_37__0/O
                         net (fo=1, routed)           0.000    17.794    main_processor/BFU5/A_real_B_imag__1_i_23__2[3]
    SLICE_X12Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.170 r  main_processor/BFU5/A_real_B_imag__1_i_30__0/CO[3]
                         net (fo=1, routed)           0.000    18.170    main_processor/BFU5/A_real_B_imag__1_i_30__0_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.389 r  main_processor/BFU5/A_real_B_imag__1_i_29/O[0]
                         net (fo=2, routed)           3.192    21.581    main_processor/p_0_in1_in_8[21]
    SLICE_X44Y85         LUT2 (Prop_lut2_I0_O)        0.295    21.876 r  main_processor/A_real_B_imag__1_i_19__2/O
                         net (fo=1, routed)           0.000    21.876    main_processor/A_real_B_imag__1_i_19__2_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    22.516 r  main_processor/A_real_B_imag__1_i_10/O[3]
                         net (fo=3, routed)           1.106    23.622    main_processor/BFU6/BFU_out11[30]
    SLICE_X58Y83         LUT6 (Prop_lut6_I4_O)        0.306    23.928 r  main_processor/BFU6/A_real_B_imag__1_i_9__4/O
                         net (fo=1, routed)           1.495    25.423    main_processor/BFU6/A_real_B_imag__1_i_9__4_n_0
    SLICE_X54Y74         LUT3 (Prop_lut3_I2_O)        0.152    25.575 r  main_processor/BFU6/A_real_B_imag__1_i_2__3/O
                         net (fo=23, routed)          3.696    29.271    main_processor/BFU6/A[6]
    DSP48_X1Y3           DSP48E1                                      r  main_processor/BFU6/A_real_B_imag__1/A[12]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mic_reader/samples_reg[1][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_processor/mem8_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDRE                         0.000     0.000 r  mic_reader/samples_reg[1][2]/C
    SLICE_X61Y92         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mic_reader/samples_reg[1][2]/Q
                         net (fo=1, routed)           0.054     0.195    main_processor/mem8_reg[47]_1[2]
    SLICE_X60Y92         LUT6 (Prop_lut6_I0_O)        0.045     0.240 r  main_processor/mem8[26]_i_1/O
                         net (fo=1, routed)           0.000     0.240    main_processor/mem8[26]_i_1_n_0
    SLICE_X60Y92         FDRE                                         r  main_processor/mem8_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_reader/samples_reg[9][11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_processor/mem9_reg[35]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE                         0.000     0.000 r  mic_reader/samples_reg[9][11]/C
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  mic_reader/samples_reg[9][11]/Q
                         net (fo=1, routed)           0.049     0.213    main_processor/A_real_B_real__1_0[11]
    SLICE_X43Y89         LUT6 (Prop_lut6_I4_O)        0.045     0.258 r  main_processor/mem9[35]_i_1/O
                         net (fo=1, routed)           0.000     0.258    main_processor/mem9[35]_i_1_n_0
    SLICE_X43Y89         FDSE                                         r  main_processor/mem9_reg[35]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_processor/mem9_reg[46]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_vga/f9_reg_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE                         0.000     0.000 r  main_processor/mem9_reg[46]/C
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main_processor/mem9_reg[46]/Q
                         net (fo=18, routed)          0.124     0.265    main_vga/f9_reg_reg[23]_0[22]
    SLICE_X35Y97         FDRE                                         r  main_vga/f9_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_processor/mem9_reg[42]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_vga/f9_reg_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE                         0.000     0.000 r  main_processor/mem9_reg[42]/C
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main_processor/mem9_reg[42]/Q
                         net (fo=14, routed)          0.128     0.269    main_vga/f9_reg_reg[23]_0[18]
    SLICE_X39Y95         FDRE                                         r  main_vga/f9_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_reader/samples_reg[3][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_processor/mem12_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y89         FDRE                         0.000     0.000 r  mic_reader/samples_reg[3][7]/C
    SLICE_X48Y89         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mic_reader/samples_reg[3][7]/Q
                         net (fo=1, routed)           0.086     0.227    main_processor/mem12_reg[47]_1[7]
    SLICE_X49Y89         LUT5 (Prop_lut5_I3_O)        0.045     0.272 r  main_processor/mem12[31]_i_1/O
                         net (fo=1, routed)           0.000     0.272    main_processor/mem12[31]_i_1_n_0
    SLICE_X49Y89         FDSE                                         r  main_processor/mem12_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_reader/samples_reg[7][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_processor/mem14_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDRE                         0.000     0.000 r  mic_reader/samples_reg[7][5]/C
    SLICE_X64Y81         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mic_reader/samples_reg[7][5]/Q
                         net (fo=1, routed)           0.086     0.227    main_processor/mem14_reg[47]_1[5]
    SLICE_X65Y81         LUT3 (Prop_lut3_I0_O)        0.045     0.272 r  main_processor/mem14[29]_i_1/O
                         net (fo=1, routed)           0.000     0.272    main_processor/mem14[29]_i_1_n_0
    SLICE_X65Y81         FDRE                                         r  main_processor/mem14_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_reader/samples_reg[15][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_processor/mem15_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE                         0.000     0.000 r  mic_reader/samples_reg[15][0]/C
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mic_reader/samples_reg[15][0]/Q
                         net (fo=1, routed)           0.086     0.227    mic_reader/t15[0]
    SLICE_X65Y78         LUT3 (Prop_lut3_I0_O)        0.045     0.272 r  mic_reader/mem15[24]_i_1/O
                         net (fo=1, routed)           0.000     0.272    main_processor/mem15_reg[40]_0[0]
    SLICE_X65Y78         FDRE                                         r  main_processor/mem15_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_reader/samples_reg[15][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_processor/mem15_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE                         0.000     0.000 r  mic_reader/samples_reg[15][3]/C
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mic_reader/samples_reg[15][3]/Q
                         net (fo=1, routed)           0.086     0.227    mic_reader/t15[3]
    SLICE_X65Y79         LUT3 (Prop_lut3_I0_O)        0.045     0.272 r  mic_reader/mem15[27]_i_1/O
                         net (fo=1, routed)           0.000     0.272    main_processor/mem15_reg[40]_0[3]
    SLICE_X65Y79         FDSE                                         r  main_processor/mem15_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_reader/samples_reg[15][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_processor/mem15_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE                         0.000     0.000 r  mic_reader/samples_reg[15][7]/C
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mic_reader/samples_reg[15][7]/Q
                         net (fo=1, routed)           0.086     0.227    mic_reader/t15[7]
    SLICE_X65Y80         LUT3 (Prop_lut3_I0_O)        0.045     0.272 r  mic_reader/mem15[31]_i_1/O
                         net (fo=1, routed)           0.000     0.272    main_processor/mem15_reg[40]_0[7]
    SLICE_X65Y80         FDRE                                         r  main_processor/mem15_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_reader/samples_reg[12][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_processor/mem3_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE                         0.000     0.000 r  mic_reader/samples_reg[12][0]/C
    SLICE_X48Y83         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mic_reader/samples_reg[12][0]/Q
                         net (fo=1, routed)           0.086     0.227    main_processor/A_real_B_imag__1_1[0]
    SLICE_X49Y83         LUT5 (Prop_lut5_I3_O)        0.045     0.272 r  main_processor/mem3[24]_i_1/O
                         net (fo=1, routed)           0.000     0.272    main_processor/mem3[24]_i_1_n_0
    SLICE_X49Y83         FDRE                                         r  main_processor/mem3_reg[24]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mic_clock/clk_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.877ns  (logic 4.063ns (51.575%)  route 3.814ns (48.425%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.619     5.221    mic_clock/clk_IBUF_BUFG
    SLICE_X49Y102        FDRE                                         r  mic_clock/clk_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.456     5.677 r  mic_clock/clk_out_reg_reg/Q
                         net (fo=2, routed)           0.793     6.470    mic_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.566 r  mic_clk_OBUF_BUFG_inst/O
                         net (fo=318, routed)         3.022     9.588    mic_clk_OBUF_BUFG
    J5                   OBUF (Prop_obuf_I_O)         3.511    13.098 r  mic_clk_OBUF_inst/O
                         net (fo=0)                   0.000    13.098    mic_clk
    J5                                                                r  mic_clk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mic_clock/clk_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.458ns  (logic 1.379ns (56.093%)  route 1.079ns (43.907%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.561     1.480    mic_clock/clk_IBUF_BUFG
    SLICE_X49Y102        FDRE                                         r  mic_clock/clk_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  mic_clock/clk_out_reg_reg/Q
                         net (fo=2, routed)           0.321     1.942    mic_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.968 r  mic_clk_OBUF_BUFG_inst/O
                         net (fo=318, routed)         0.758     2.727    mic_clk_OBUF_BUFG
    J5                   OBUF (Prop_obuf_I_O)         1.212     3.938 r  mic_clk_OBUF_inst/O
                         net (fo=0)                   0.000     3.938    mic_clk
    J5                                                                r  mic_clk (OUT)
  -------------------------------------------------------------------    -------------------





