#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x62b9f62539b0 .scope module, "testBench" "testBench" 2 3;
 .timescale 0 0;
v0x62b9f62908a0_0 .var "clk", 0 0;
v0x62b9f6290940_0 .var "reset", 0 0;
S_0x62b9f62691b0 .scope module, "dut" "top" 2 10, 3 5 0, S_0x62b9f62539b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v0x62b9f62901a0_0 .net "DataAdr", 31 0, v0x62b9f6286d10_0;  1 drivers
v0x62b9f6290260_0 .net "Instr", 31 0, L_0x62b9f6292ae0;  1 drivers
v0x62b9f6290320_0 .net "MemWrite", 0 0, L_0x62b9f62923c0;  1 drivers
v0x62b9f6290450_0 .net "PC", 31 0, v0x62b9f6289590_0;  1 drivers
v0x62b9f62904f0_0 .net "ReadData", 31 0, L_0x62b9f62a4800;  1 drivers
v0x62b9f6290640_0 .net "WriteData", 31 0, L_0x62b9f62a3990;  1 drivers
v0x62b9f6290700_0 .net "clk", 0 0, v0x62b9f62908a0_0;  1 drivers
v0x62b9f62907a0_0 .net "reset", 0 0, v0x62b9f6290940_0;  1 drivers
S_0x62b9f6259430 .scope module, "cpu" "cpu" 3 13, 4 4 0, S_0x62b9f62691b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "PC"
    .port_info 3 /INPUT 32 "Instr"
    .port_info 4 /OUTPUT 1 "MemWrite"
    .port_info 5 /OUTPUT 32 "ALUResult"
    .port_info 6 /OUTPUT 32 "WriteData"
    .port_info 7 /INPUT 32 "ReadData"
v0x62b9f628e2d0_0 .net "ALUControl", 1 0, v0x62b9f6284640_0;  1 drivers
v0x62b9f628e3b0_0 .net "ALUFlags", 3 0, L_0x62b9f62a42d0;  1 drivers
v0x62b9f628e470_0 .net "ALUResult", 31 0, v0x62b9f6286d10_0;  alias, 1 drivers
v0x62b9f628e510_0 .net "ALUSrc", 0 0, L_0x62b9f6290cf0;  1 drivers
v0x62b9f628e640_0 .net "ImmSrc", 1 0, L_0x62b9f6290dc0;  1 drivers
v0x62b9f628e790_0 .net "Instr", 31 0, L_0x62b9f6292ae0;  alias, 1 drivers
v0x62b9f628e850_0 .net "MemWrite", 0 0, L_0x62b9f62923c0;  alias, 1 drivers
v0x62b9f628e8f0_0 .net "MemtoReg", 0 0, L_0x62b9f6290bb0;  1 drivers
v0x62b9f628ea20_0 .net "PC", 31 0, v0x62b9f6289590_0;  alias, 1 drivers
v0x62b9f628eb50_0 .net "PCSrc", 0 0, L_0x62b9f62924c0;  1 drivers
v0x62b9f628ec80_0 .net "ReadData", 31 0, L_0x62b9f62a4800;  alias, 1 drivers
v0x62b9f628ed40_0 .net "RegSrc", 1 0, L_0x62b9f6290f40;  1 drivers
v0x62b9f628ee00_0 .net "RegWrite", 0 0, L_0x62b9f62922c0;  1 drivers
v0x62b9f628ef30_0 .net "WriteData", 31 0, L_0x62b9f62a3990;  alias, 1 drivers
v0x62b9f628eff0_0 .net "clk", 0 0, v0x62b9f62908a0_0;  alias, 1 drivers
v0x62b9f628f090_0 .net "reset", 0 0, v0x62b9f6290940_0;  alias, 1 drivers
L_0x62b9f6292750 .part L_0x62b9f6292ae0, 12, 20;
S_0x62b9f625c770 .scope module, "c" "controller" 4 17, 5 4 0, S_0x62b9f6259430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 20 "Instr"
    .port_info 3 /INPUT 4 "ALUFlags"
    .port_info 4 /OUTPUT 2 "RegSrc"
    .port_info 5 /OUTPUT 1 "RegWrite"
    .port_info 6 /OUTPUT 2 "ImmSrc"
    .port_info 7 /OUTPUT 1 "ALUSrc"
    .port_info 8 /OUTPUT 2 "ALUControl"
    .port_info 9 /OUTPUT 1 "MemWrite"
    .port_info 10 /OUTPUT 1 "MemtoReg"
    .port_info 11 /OUTPUT 1 "PCSrc"
v0x62b9f62857a0_0 .net "ALUControl", 1 0, v0x62b9f6284640_0;  alias, 1 drivers
v0x62b9f62858b0_0 .net "ALUFlags", 3 0, L_0x62b9f62a42d0;  alias, 1 drivers
v0x62b9f6285980_0 .net "ALUSrc", 0 0, L_0x62b9f6290cf0;  alias, 1 drivers
v0x62b9f6285a80_0 .net "FlagW", 1 0, v0x62b9f6284960_0;  1 drivers
v0x62b9f6285b20_0 .net "ImmSrc", 1 0, L_0x62b9f6290dc0;  alias, 1 drivers
v0x62b9f6285c10_0 .net "Instr", 31 12, L_0x62b9f6292750;  1 drivers
v0x62b9f6285cb0_0 .net "MemW", 0 0, L_0x62b9f6290c50;  1 drivers
v0x62b9f6285da0_0 .net "MemWrite", 0 0, L_0x62b9f62923c0;  alias, 1 drivers
v0x62b9f6285e40_0 .net "MemtoReg", 0 0, L_0x62b9f6290bb0;  alias, 1 drivers
v0x62b9f6285ee0_0 .net "PCS", 0 0, L_0x62b9f62913f0;  1 drivers
v0x62b9f6285f80_0 .net "PCSrc", 0 0, L_0x62b9f62924c0;  alias, 1 drivers
v0x62b9f6286020_0 .net "RegSrc", 1 0, L_0x62b9f6290f40;  alias, 1 drivers
v0x62b9f62860f0_0 .net "RegW", 0 0, L_0x62b9f6290e60;  1 drivers
v0x62b9f62861e0_0 .net "RegWrite", 0 0, L_0x62b9f62922c0;  alias, 1 drivers
v0x62b9f6286280_0 .net "clk", 0 0, v0x62b9f62908a0_0;  alias, 1 drivers
v0x62b9f6286320_0 .net "reset", 0 0, v0x62b9f6290940_0;  alias, 1 drivers
L_0x62b9f6291460 .part L_0x62b9f6292750, 14, 2;
L_0x62b9f6291500 .part L_0x62b9f6292750, 8, 6;
L_0x62b9f62915a0 .part L_0x62b9f6292750, 0, 4;
L_0x62b9f62925f0 .part L_0x62b9f6292750, 16, 4;
S_0x62b9f625c2a0 .scope module, "cl" "condlogic" 5 25, 6 3 0, S_0x62b9f625c770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 4 "Cond"
    .port_info 3 /INPUT 4 "ALUFlags"
    .port_info 4 /INPUT 2 "FlagW"
    .port_info 5 /INPUT 1 "PCS"
    .port_info 6 /INPUT 1 "RegW"
    .port_info 7 /INPUT 1 "MemW"
    .port_info 8 /OUTPUT 1 "PCSrc"
    .port_info 9 /OUTPUT 1 "RegWrite"
    .port_info 10 /OUTPUT 1 "MemWrite"
L_0x62b9f6292200 .functor AND 2, v0x62b9f6284960_0, L_0x62b9f62920d0, C4<11>, C4<11>;
L_0x62b9f62922c0 .functor AND 1, L_0x62b9f6290e60, v0x62b9f625a270_0, C4<1>, C4<1>;
L_0x62b9f62923c0 .functor AND 1, L_0x62b9f6290c50, v0x62b9f625a270_0, C4<1>, C4<1>;
L_0x62b9f62924c0 .functor AND 1, L_0x62b9f62913f0, v0x62b9f625a270_0, C4<1>, C4<1>;
v0x62b9f6283580_0 .net "ALUFlags", 3 0, L_0x62b9f62a42d0;  alias, 1 drivers
v0x62b9f6283680_0 .net "Cond", 3 0, L_0x62b9f62925f0;  1 drivers
v0x62b9f6283740_0 .net "CondEx", 0 0, v0x62b9f625a270_0;  1 drivers
v0x62b9f6283840_0 .net "FlagW", 1 0, v0x62b9f6284960_0;  alias, 1 drivers
v0x62b9f62838e0_0 .net "FlagWrite", 1 0, L_0x62b9f6292200;  1 drivers
v0x62b9f62839f0_0 .net "Flags", 3 0, L_0x62b9f6291a00;  1 drivers
v0x62b9f6283ab0_0 .net "MemW", 0 0, L_0x62b9f6290c50;  alias, 1 drivers
v0x62b9f6283b50_0 .net "MemWrite", 0 0, L_0x62b9f62923c0;  alias, 1 drivers
v0x62b9f6283c10_0 .net "PCS", 0 0, L_0x62b9f62913f0;  alias, 1 drivers
v0x62b9f6283cd0_0 .net "PCSrc", 0 0, L_0x62b9f62924c0;  alias, 1 drivers
v0x62b9f6283d90_0 .net "RegW", 0 0, L_0x62b9f6290e60;  alias, 1 drivers
v0x62b9f6283e50_0 .net "RegWrite", 0 0, L_0x62b9f62922c0;  alias, 1 drivers
v0x62b9f6283f10_0 .net *"_s13", 1 0, L_0x62b9f62920d0;  1 drivers
v0x62b9f6283ff0_0 .net "clk", 0 0, v0x62b9f62908a0_0;  alias, 1 drivers
v0x62b9f6284090_0 .net "reset", 0 0, v0x62b9f6290940_0;  alias, 1 drivers
L_0x62b9f6291690 .part L_0x62b9f6292200, 1, 1;
L_0x62b9f6291730 .part L_0x62b9f62a42d0, 2, 2;
L_0x62b9f6291860 .part L_0x62b9f6292200, 0, 1;
L_0x62b9f6291930 .part L_0x62b9f62a42d0, 0, 2;
L_0x62b9f6291a00 .concat8 [ 2 2 0 0], v0x62b9f6282b20_0, v0x62b9f6283300_0;
L_0x62b9f62920d0 .concat [ 1 1 0 0], v0x62b9f625a270_0, v0x62b9f625a270_0;
S_0x62b9f625d790 .scope module, "cc" "condcheck" 6 18, 6 27 0, S_0x62b9f625c2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Cond"
    .port_info 1 /INPUT 4 "Flags"
    .port_info 2 /OUTPUT 1 "CondEx"
L_0x62b9f6291f70 .functor BUFZ 4, L_0x62b9f6291a00, C4<0000>, C4<0000>, C4<0000>;
L_0x62b9f6291fe0 .functor XNOR 1, L_0x62b9f6291b20, L_0x62b9f6291de0, C4<0>, C4<0>;
v0x62b9f626a8b0_0 .net "Cond", 3 0, L_0x62b9f62925f0;  alias, 1 drivers
v0x62b9f625a270_0 .var "CondEx", 0 0;
v0x62b9f625a370_0 .net "Flags", 3 0, L_0x62b9f6291a00;  alias, 1 drivers
v0x62b9f6252f30_0 .net *"_s6", 3 0, L_0x62b9f6291f70;  1 drivers
v0x62b9f6253030_0 .net "carry", 0 0, L_0x62b9f6291d40;  1 drivers
v0x62b9f6282270_0 .net "ge", 0 0, L_0x62b9f6291fe0;  1 drivers
v0x62b9f6282330_0 .net "neg", 0 0, L_0x62b9f6291b20;  1 drivers
v0x62b9f62823f0_0 .net "overflow", 0 0, L_0x62b9f6291de0;  1 drivers
v0x62b9f62824b0_0 .net "zero", 0 0, L_0x62b9f6291c20;  1 drivers
E_0x62b9f626b740/0 .event edge, v0x62b9f626a8b0_0, v0x62b9f62824b0_0, v0x62b9f6253030_0, v0x62b9f6282330_0;
E_0x62b9f626b740/1 .event edge, v0x62b9f62823f0_0, v0x62b9f6282270_0;
E_0x62b9f626b740 .event/or E_0x62b9f626b740/0, E_0x62b9f626b740/1;
L_0x62b9f6291b20 .part L_0x62b9f6291f70, 3, 1;
L_0x62b9f6291c20 .part L_0x62b9f6291f70, 2, 1;
L_0x62b9f6291d40 .part L_0x62b9f6291f70, 1, 1;
L_0x62b9f6291de0 .part L_0x62b9f6291f70, 0, 1;
S_0x62b9f62825f0 .scope module, "flagreg0" "flopenr" 6 15, 7 1 0, S_0x62b9f625c2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 2 "d"
    .port_info 4 /OUTPUT 2 "q"
P_0x62b9f6282770 .param/l "WIDTH" 0 7 1, +C4<00000000000000000000000000000010>;
v0x62b9f62828c0_0 .net "clk", 0 0, v0x62b9f62908a0_0;  alias, 1 drivers
v0x62b9f62829a0_0 .net "d", 1 0, L_0x62b9f6291930;  1 drivers
v0x62b9f6282a80_0 .net "en", 0 0, L_0x62b9f6291860;  1 drivers
v0x62b9f6282b20_0 .var "q", 1 0;
v0x62b9f6282c00_0 .net "reset", 0 0, v0x62b9f6290940_0;  alias, 1 drivers
E_0x62b9f6258c20 .event posedge, v0x62b9f6282c00_0, v0x62b9f62828c0_0;
S_0x62b9f6282db0 .scope module, "flagreg1" "flopenr" 6 14, 7 1 0, S_0x62b9f625c2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 2 "d"
    .port_info 4 /OUTPUT 2 "q"
P_0x62b9f6282f80 .param/l "WIDTH" 0 7 1, +C4<00000000000000000000000000000010>;
v0x62b9f62830a0_0 .net "clk", 0 0, v0x62b9f62908a0_0;  alias, 1 drivers
v0x62b9f6283170_0 .net "d", 1 0, L_0x62b9f6291730;  1 drivers
v0x62b9f6283230_0 .net "en", 0 0, L_0x62b9f6291690;  1 drivers
v0x62b9f6283300_0 .var "q", 1 0;
v0x62b9f62833e0_0 .net "reset", 0 0, v0x62b9f6290940_0;  alias, 1 drivers
S_0x62b9f62842e0 .scope module, "dec" "decoder" 5 20, 8 1 0, S_0x62b9f625c770;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Op"
    .port_info 1 /INPUT 6 "Funct"
    .port_info 2 /INPUT 4 "Rd"
    .port_info 3 /OUTPUT 2 "FlagW"
    .port_info 4 /OUTPUT 1 "PCS"
    .port_info 5 /OUTPUT 1 "RegW"
    .port_info 6 /OUTPUT 1 "MemW"
    .port_info 7 /OUTPUT 1 "MemtoReg"
    .port_info 8 /OUTPUT 1 "ALUSrc"
    .port_info 9 /OUTPUT 2 "ImmSrc"
    .port_info 10 /OUTPUT 2 "RegSrc"
    .port_info 11 /OUTPUT 2 "ALUControl"
L_0x62b9f6291380 .functor AND 1, L_0x62b9f62912e0, L_0x62b9f6290e60, C4<1>, C4<1>;
L_0x62b9f62913f0 .functor OR 1, L_0x62b9f6291380, L_0x62b9f6290b10, C4<0>, C4<0>;
v0x62b9f6284640_0 .var "ALUControl", 1 0;
v0x62b9f6284740_0 .net "ALUOp", 0 0, L_0x62b9f6291070;  1 drivers
v0x62b9f6284800_0 .net "ALUSrc", 0 0, L_0x62b9f6290cf0;  alias, 1 drivers
v0x62b9f62848a0_0 .net "Branch", 0 0, L_0x62b9f6290b10;  1 drivers
v0x62b9f6284960_0 .var "FlagW", 1 0;
v0x62b9f6284a70_0 .net "Funct", 5 0, L_0x62b9f6291500;  1 drivers
v0x62b9f6284b30_0 .net "ImmSrc", 1 0, L_0x62b9f6290dc0;  alias, 1 drivers
v0x62b9f6284c10_0 .net "MemW", 0 0, L_0x62b9f6290c50;  alias, 1 drivers
v0x62b9f6284cb0_0 .net "MemtoReg", 0 0, L_0x62b9f6290bb0;  alias, 1 drivers
v0x62b9f6284de0_0 .net "Op", 1 0, L_0x62b9f6291460;  1 drivers
v0x62b9f6284ec0_0 .net "PCS", 0 0, L_0x62b9f62913f0;  alias, 1 drivers
v0x62b9f6284f90_0 .net "Rd", 3 0, L_0x62b9f62915a0;  1 drivers
v0x62b9f6285050_0 .net "RegSrc", 1 0, L_0x62b9f6290f40;  alias, 1 drivers
v0x62b9f6285130_0 .net "RegW", 0 0, L_0x62b9f6290e60;  alias, 1 drivers
v0x62b9f6285200_0 .net *"_s10", 9 0, v0x62b9f6285540_0;  1 drivers
L_0x7519b78f3018 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x62b9f62852c0_0 .net/2u *"_s11", 3 0, L_0x7519b78f3018;  1 drivers
v0x62b9f62853a0_0 .net *"_s13", 0 0, L_0x62b9f62912e0;  1 drivers
v0x62b9f6285460_0 .net *"_s15", 0 0, L_0x62b9f6291380;  1 drivers
v0x62b9f6285540_0 .var "controls", 9 0;
E_0x62b9f625a540 .event edge, v0x62b9f6284740_0, v0x62b9f6284a70_0, v0x62b9f6284640_0;
E_0x62b9f6260b40 .event edge, v0x62b9f6284de0_0, v0x62b9f6284a70_0;
L_0x62b9f6290b10 .part v0x62b9f6285540_0, 9, 1;
L_0x62b9f6290bb0 .part v0x62b9f6285540_0, 8, 1;
L_0x62b9f6290c50 .part v0x62b9f6285540_0, 7, 1;
L_0x62b9f6290cf0 .part v0x62b9f6285540_0, 6, 1;
L_0x62b9f6290dc0 .part v0x62b9f6285540_0, 4, 2;
L_0x62b9f6290e60 .part v0x62b9f6285540_0, 3, 1;
L_0x62b9f6290f40 .part v0x62b9f6285540_0, 1, 2;
L_0x62b9f6291070 .part v0x62b9f6285540_0, 0, 1;
L_0x62b9f62912e0 .cmp/eq 4, L_0x62b9f62915a0, L_0x7519b78f3018;
S_0x62b9f62864c0 .scope module, "dp" "datapath" 4 23, 9 8 0, S_0x62b9f6259430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 2 "RegSrc"
    .port_info 3 /INPUT 1 "RegWrite"
    .port_info 4 /INPUT 2 "ImmSrc"
    .port_info 5 /INPUT 1 "ALUSrc"
    .port_info 6 /INPUT 2 "ALUControl"
    .port_info 7 /INPUT 1 "MemtoReg"
    .port_info 8 /INPUT 1 "PCSrc"
    .port_info 9 /OUTPUT 4 "ALUFlags"
    .port_info 10 /OUTPUT 32 "PC"
    .port_info 11 /INPUT 32 "Instr"
    .port_info 12 /OUTPUT 32 "ALUResult"
    .port_info 13 /OUTPUT 32 "WriteData"
    .port_info 14 /INPUT 32 "ReadData"
v0x62b9f628ca60_0 .net "ALUControl", 1 0, v0x62b9f6284640_0;  alias, 1 drivers
v0x62b9f628cb40_0 .net "ALUFlags", 3 0, L_0x62b9f62a42d0;  alias, 1 drivers
v0x62b9f628cc50_0 .net "ALUResult", 31 0, v0x62b9f6286d10_0;  alias, 1 drivers
v0x62b9f628cd40_0 .net "ALUSrc", 0 0, L_0x62b9f6290cf0;  alias, 1 drivers
v0x62b9f628cde0_0 .net "ExtImm", 31 0, v0x62b9f6287a00_0;  1 drivers
v0x62b9f628cf40_0 .net "ImmSrc", 1 0, L_0x62b9f6290dc0;  alias, 1 drivers
v0x62b9f628d000_0 .net "Instr", 31 0, L_0x62b9f6292ae0;  alias, 1 drivers
v0x62b9f628d0e0_0 .net "MemtoReg", 0 0, L_0x62b9f6290bb0;  alias, 1 drivers
v0x62b9f628d180_0 .net "PC", 31 0, v0x62b9f6289590_0;  alias, 1 drivers
v0x62b9f628d240_0 .net "PCNext", 31 0, L_0x62b9f6292880;  1 drivers
v0x62b9f628d350_0 .net "PCPlus4", 31 0, L_0x62b9f6292a40;  1 drivers
v0x62b9f628d410_0 .net "PCPlus8", 31 0, L_0x62b9f62a2b60;  1 drivers
v0x62b9f628d520_0 .net "PCSrc", 0 0, L_0x62b9f62924c0;  alias, 1 drivers
v0x62b9f628d5c0_0 .net "RA1", 3 0, L_0x62b9f62a2c00;  1 drivers
v0x62b9f628d6d0_0 .net "RA2", 3 0, L_0x62b9f62a2de0;  1 drivers
v0x62b9f628d7e0_0 .net "ReadData", 31 0, L_0x62b9f62a4800;  alias, 1 drivers
v0x62b9f628d8a0_0 .net "RegSrc", 1 0, L_0x62b9f6290f40;  alias, 1 drivers
v0x62b9f628daa0_0 .net "RegWrite", 0 0, L_0x62b9f62922c0;  alias, 1 drivers
v0x62b9f628db40_0 .net "Result", 31 0, L_0x62b9f62a3d10;  1 drivers
v0x62b9f628dc00_0 .net "SrcA", 31 0, L_0x62b9f62a3490;  1 drivers
v0x62b9f628dd10_0 .net "SrcB", 31 0, L_0x62b9f62a3e50;  1 drivers
v0x62b9f628de20_0 .net "WriteData", 31 0, L_0x62b9f62a3990;  alias, 1 drivers
v0x62b9f628df30_0 .net "clk", 0 0, v0x62b9f62908a0_0;  alias, 1 drivers
v0x62b9f628dfd0_0 .net "reset", 0 0, v0x62b9f6290940_0;  alias, 1 drivers
L_0x62b9f62a2ca0 .part L_0x62b9f6292ae0, 16, 4;
L_0x62b9f62a2d40 .part L_0x62b9f6290f40, 0, 1;
L_0x62b9f62a2e80 .part L_0x62b9f6292ae0, 0, 4;
L_0x62b9f62a2f20 .part L_0x62b9f6292ae0, 12, 4;
L_0x62b9f62a3040 .part L_0x62b9f6290f40, 1, 1;
L_0x62b9f62a3b20 .part L_0x62b9f6292ae0, 12, 4;
L_0x62b9f62a3db0 .part L_0x62b9f6292ae0, 0, 24;
L_0x62b9f62a42d0 .concat8 [ 1 1 1 1], v0x62b9f6286f50_0, v0x62b9f6286df0_0, L_0x62b9f62a3f90, L_0x62b9f62a4120;
S_0x62b9f62868a0 .scope module, "alu" "ALU" 9 41, 10 1 0, S_0x62b9f62864c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "SrcA"
    .port_info 1 /INPUT 32 "SrcB"
    .port_info 2 /INPUT 2 "ALUControl"
    .port_info 3 /OUTPUT 32 "ALUResult"
    .port_info 4 /OUTPUT 1 "Negative"
    .port_info 5 /OUTPUT 1 "Zero"
    .port_info 6 /OUTPUT 1 "Carry"
    .port_info 7 /OUTPUT 1 "Overflow"
v0x62b9f6286be0_0 .net "ALUControl", 1 0, v0x62b9f6284640_0;  alias, 1 drivers
v0x62b9f6286d10_0 .var "ALUResult", 31 0;
v0x62b9f6286df0_0 .var "Carry", 0 0;
v0x62b9f6286e90_0 .net "Negative", 0 0, L_0x62b9f62a4120;  1 drivers
v0x62b9f6286f50_0 .var "Overflow", 0 0;
v0x62b9f6287060_0 .net "SrcA", 31 0, L_0x62b9f62a3490;  alias, 1 drivers
v0x62b9f6287140_0 .net "SrcB", 31 0, L_0x62b9f62a3e50;  alias, 1 drivers
v0x62b9f6287220_0 .net "Zero", 0 0, L_0x62b9f62a3f90;  1 drivers
L_0x7519b78f3258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x62b9f62872e0_0 .net/2u *"_s0", 31 0, L_0x7519b78f3258;  1 drivers
v0x62b9f6287450_0 .net *"_s2", 0 0, L_0x62b9f62a3ef0;  1 drivers
L_0x7519b78f32a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x62b9f6287510_0 .net/2u *"_s4", 0 0, L_0x7519b78f32a0;  1 drivers
L_0x7519b78f32e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x62b9f62875f0_0 .net/2u *"_s6", 0 0, L_0x7519b78f32e8;  1 drivers
E_0x62b9f626b780 .event edge, v0x62b9f6284640_0, v0x62b9f6287060_0, v0x62b9f6287140_0, v0x62b9f6286d10_0;
L_0x62b9f62a3ef0 .cmp/eq 32, v0x62b9f6286d10_0, L_0x7519b78f3258;
L_0x62b9f62a3f90 .functor MUXZ 1, L_0x7519b78f32e8, L_0x7519b78f32a0, L_0x62b9f62a3ef0, C4<>;
L_0x62b9f62a4120 .part v0x62b9f6286d10_0, 31, 1;
S_0x62b9f62877d0 .scope module, "ext" "extend" 9 37, 11 1 0, S_0x62b9f62864c0;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "Instr"
    .port_info 1 /INPUT 2 "ImmSrc"
    .port_info 2 /OUTPUT 32 "ExtImm"
v0x62b9f6287a00_0 .var "ExtImm", 31 0;
v0x62b9f6287b00_0 .net "ImmSrc", 1 0, L_0x62b9f6290dc0;  alias, 1 drivers
v0x62b9f6287c10_0 .net "Instr", 23 0, L_0x62b9f62a3db0;  1 drivers
E_0x62b9f626b7c0 .event edge, v0x62b9f6284b30_0, v0x62b9f6287c10_0;
S_0x62b9f6287d50 .scope module, "pcadd1" "adder" 9 29, 12 1 0, S_0x62b9f62864c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "y"
P_0x62b9f6287f20 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000100000>;
v0x62b9f62880d0_0 .net "a", 31 0, v0x62b9f6289590_0;  alias, 1 drivers
L_0x7519b78f3060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x62b9f62881b0_0 .net "b", 31 0, L_0x7519b78f3060;  1 drivers
v0x62b9f6288290_0 .net "y", 31 0, L_0x62b9f6292a40;  alias, 1 drivers
L_0x62b9f6292a40 .arith/sum 32, v0x62b9f6289590_0, L_0x7519b78f3060;
S_0x62b9f6288400 .scope module, "pcadd2" "adder" 9 30, 12 1 0, S_0x62b9f62864c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "y"
P_0x62b9f62885d0 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000100000>;
v0x62b9f62886f0_0 .net "a", 31 0, L_0x62b9f6292a40;  alias, 1 drivers
L_0x7519b78f30a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x62b9f6288800_0 .net "b", 31 0, L_0x7519b78f30a8;  1 drivers
v0x62b9f62888c0_0 .net "y", 31 0, L_0x62b9f62a2b60;  alias, 1 drivers
L_0x62b9f62a2b60 .arith/sum 32, L_0x62b9f6292a40, L_0x7519b78f30a8;
S_0x62b9f6288a30 .scope module, "pcmux" "mux2" 9 27, 13 1 0, S_0x62b9f62864c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x62b9f6288c50 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000100000>;
v0x62b9f6288d20_0 .net "d0", 31 0, L_0x62b9f6292a40;  alias, 1 drivers
v0x62b9f6288e30_0 .net "d1", 31 0, L_0x62b9f62a3d10;  alias, 1 drivers
v0x62b9f6288f10_0 .net "s", 0 0, L_0x62b9f62924c0;  alias, 1 drivers
v0x62b9f6289000_0 .net "y", 31 0, L_0x62b9f6292880;  alias, 1 drivers
L_0x62b9f6292880 .functor MUXZ 32, L_0x62b9f6292a40, L_0x62b9f62a3d10, L_0x62b9f62924c0, C4<>;
S_0x62b9f6289140 .scope module, "pcreg" "flop" 9 28, 14 1 0, S_0x62b9f62864c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "d"
    .port_info 3 /OUTPUT 32 "q"
P_0x62b9f6289310 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000000100000>;
v0x62b9f62893e0_0 .net "clk", 0 0, v0x62b9f62908a0_0;  alias, 1 drivers
v0x62b9f62894a0_0 .net "d", 31 0, L_0x62b9f6292880;  alias, 1 drivers
v0x62b9f6289590_0 .var "q", 31 0;
v0x62b9f6289690_0 .net "reset", 0 0, v0x62b9f6290940_0;  alias, 1 drivers
S_0x62b9f6289830 .scope module, "ra2mux" "mux2" 9 34, 13 1 0, S_0x62b9f62864c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0"
    .port_info 1 /INPUT 4 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 4 "y"
P_0x62b9f6283980 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000000100>;
v0x62b9f6289ac0_0 .net "d0", 3 0, L_0x62b9f62a2e80;  1 drivers
v0x62b9f6289bc0_0 .net "d1", 3 0, L_0x62b9f62a2f20;  1 drivers
v0x62b9f6289ca0_0 .net "s", 0 0, L_0x62b9f62a3040;  1 drivers
v0x62b9f6289d70_0 .net "y", 3 0, L_0x62b9f62a2de0;  alias, 1 drivers
L_0x62b9f62a2de0 .functor MUXZ 4, L_0x62b9f62a2e80, L_0x62b9f62a2f20, L_0x62b9f62a3040, C4<>;
S_0x62b9f6289f00 .scope module, "ralmux" "mux2" 9 33, 13 1 0, S_0x62b9f62864c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0"
    .port_info 1 /INPUT 4 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 4 "y"
P_0x62b9f628a0d0 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000000100>;
v0x62b9f628a1a0_0 .net "d0", 3 0, L_0x62b9f62a2ca0;  1 drivers
L_0x7519b78f30f0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x62b9f628a2a0_0 .net "d1", 3 0, L_0x7519b78f30f0;  1 drivers
v0x62b9f628a380_0 .net "s", 0 0, L_0x62b9f62a2d40;  1 drivers
v0x62b9f628a450_0 .net "y", 3 0, L_0x62b9f62a2c00;  alias, 1 drivers
L_0x62b9f62a2c00 .functor MUXZ 4, L_0x62b9f62a2ca0, L_0x7519b78f30f0, L_0x62b9f62a2d40, C4<>;
S_0x62b9f628a5e0 .scope module, "resmux" "mux2" 9 36, 13 1 0, S_0x62b9f62864c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x62b9f6288c00 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000100000>;
v0x62b9f628a930_0 .net "d0", 31 0, v0x62b9f6286d10_0;  alias, 1 drivers
v0x62b9f628aa40_0 .net "d1", 31 0, L_0x62b9f62a4800;  alias, 1 drivers
v0x62b9f628ab00_0 .net "s", 0 0, L_0x62b9f6290bb0;  alias, 1 drivers
v0x62b9f628ac20_0 .net "y", 31 0, L_0x62b9f62a3d10;  alias, 1 drivers
L_0x62b9f62a3d10 .functor MUXZ 32, v0x62b9f6286d10_0, L_0x62b9f62a4800, L_0x62b9f6290bb0, C4<>;
S_0x62b9f628ad50 .scope module, "rf" "regfile" 9 35, 15 1 0, S_0x62b9f62864c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 4 "ra1"
    .port_info 3 /INPUT 4 "ra2"
    .port_info 4 /INPUT 4 "wa3"
    .port_info 5 /INPUT 32 "wd3"
    .port_info 6 /INPUT 32 "R15"
    .port_info 7 /OUTPUT 32 "rd1"
    .port_info 8 /OUTPUT 32 "rd2"
v0x62b9f628b090_0 .net "R15", 31 0, L_0x62b9f62a2b60;  alias, 1 drivers
L_0x7519b78f3138 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x62b9f628b170_0 .net/2u *"_s0", 3 0, L_0x7519b78f3138;  1 drivers
L_0x7519b78f31c8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x62b9f628b230_0 .net/2u *"_s12", 3 0, L_0x7519b78f31c8;  1 drivers
v0x62b9f628b320_0 .net *"_s14", 0 0, L_0x62b9f62a3690;  1 drivers
v0x62b9f628b3e0_0 .net *"_s16", 31 0, L_0x62b9f62a37c0;  1 drivers
v0x62b9f628b510_0 .net *"_s18", 5 0, L_0x62b9f62a38a0;  1 drivers
v0x62b9f628b5f0_0 .net *"_s2", 0 0, L_0x62b9f62a3180;  1 drivers
L_0x7519b78f3210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x62b9f628b6b0_0 .net *"_s21", 1 0, L_0x7519b78f3210;  1 drivers
v0x62b9f628b790_0 .net *"_s4", 31 0, L_0x62b9f62a32b0;  1 drivers
v0x62b9f628b870_0 .net *"_s6", 5 0, L_0x62b9f62a3350;  1 drivers
L_0x7519b78f3180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x62b9f628b950_0 .net *"_s9", 1 0, L_0x7519b78f3180;  1 drivers
v0x62b9f628ba30_0 .net "clk", 0 0, v0x62b9f62908a0_0;  alias, 1 drivers
v0x62b9f628bad0_0 .net "ra1", 3 0, L_0x62b9f62a2c00;  alias, 1 drivers
v0x62b9f628bb90_0 .net "ra2", 3 0, L_0x62b9f62a2de0;  alias, 1 drivers
v0x62b9f628bc60_0 .net "rd1", 31 0, L_0x62b9f62a3490;  alias, 1 drivers
v0x62b9f628bd30_0 .net "rd2", 31 0, L_0x62b9f62a3990;  alias, 1 drivers
v0x62b9f628bdf0 .array "rf", 0 14, 31 0;
v0x62b9f628bfc0_0 .net "wa3", 3 0, L_0x62b9f62a3b20;  1 drivers
v0x62b9f628c0a0_0 .net "wd3", 31 0, L_0x62b9f62a3d10;  alias, 1 drivers
v0x62b9f628c160_0 .net "we3", 0 0, L_0x62b9f62922c0;  alias, 1 drivers
E_0x62b9f626b800 .event posedge, v0x62b9f62828c0_0;
L_0x62b9f62a3180 .cmp/eq 4, L_0x62b9f62a2c00, L_0x7519b78f3138;
L_0x62b9f62a32b0 .array/port v0x62b9f628bdf0, L_0x62b9f62a3350;
L_0x62b9f62a3350 .concat [ 4 2 0 0], L_0x62b9f62a2c00, L_0x7519b78f3180;
L_0x62b9f62a3490 .functor MUXZ 32, L_0x62b9f62a32b0, L_0x62b9f62a2b60, L_0x62b9f62a3180, C4<>;
L_0x62b9f62a3690 .cmp/eq 4, L_0x62b9f62a2de0, L_0x7519b78f31c8;
L_0x62b9f62a37c0 .array/port v0x62b9f628bdf0, L_0x62b9f62a38a0;
L_0x62b9f62a38a0 .concat [ 4 2 0 0], L_0x62b9f62a2de0, L_0x7519b78f3210;
L_0x62b9f62a3990 .functor MUXZ 32, L_0x62b9f62a37c0, L_0x62b9f62a2b60, L_0x62b9f62a3690, C4<>;
S_0x62b9f628c3c0 .scope module, "srcbmux" "mux2" 9 40, 13 1 0, S_0x62b9f62864c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x62b9f628c540 .param/l "WIDTH" 0 13 1, +C4<00000000000000000000000000100000>;
v0x62b9f628c650_0 .net "d0", 31 0, L_0x62b9f62a3990;  alias, 1 drivers
v0x62b9f628c760_0 .net "d1", 31 0, v0x62b9f6287a00_0;  alias, 1 drivers
v0x62b9f628c830_0 .net "s", 0 0, L_0x62b9f6290cf0;  alias, 1 drivers
v0x62b9f628c950_0 .net "y", 31 0, L_0x62b9f62a3e50;  alias, 1 drivers
L_0x62b9f62a3e50 .functor MUXZ 32, L_0x62b9f62a3990, v0x62b9f6287a00_0, L_0x62b9f6290cf0, C4<>;
S_0x62b9f628f170 .scope module, "dmem" "dmem" 3 15, 16 1 0, S_0x62b9f62691b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we"
    .port_info 2 /INPUT 32 "a"
    .port_info 3 /INPUT 32 "wd"
    .port_info 4 /OUTPUT 32 "rd"
L_0x62b9f62a4800 .functor BUFZ 32, L_0x62b9f62a4670, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x62b9f628f310 .array "RAM", 0 63, 31 0;
v0x62b9f628f3d0_0 .net *"_s0", 31 0, L_0x62b9f62a4670;  1 drivers
v0x62b9f628f4b0_0 .net *"_s3", 29 0, L_0x62b9f62a4710;  1 drivers
v0x62b9f628f570_0 .net "a", 31 0, v0x62b9f6286d10_0;  alias, 1 drivers
v0x62b9f628f6c0_0 .net "clk", 0 0, v0x62b9f62908a0_0;  alias, 1 drivers
v0x62b9f628f870_0 .net "rd", 31 0, L_0x62b9f62a4800;  alias, 1 drivers
v0x62b9f628f930_0 .net "wd", 31 0, L_0x62b9f62a3990;  alias, 1 drivers
v0x62b9f628f9f0_0 .net "we", 0 0, L_0x62b9f62923c0;  alias, 1 drivers
L_0x62b9f62a4670 .array/port v0x62b9f628f310, L_0x62b9f62a4710;
L_0x62b9f62a4710 .part v0x62b9f6286d10_0, 2, 30;
S_0x62b9f628fb30 .scope module, "imem" "imem" 3 14, 17 1 0, S_0x62b9f62691b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /OUTPUT 32 "rd"
L_0x62b9f6292ae0 .functor BUFZ 32, L_0x62b9f62a4490, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x62b9f628fcb0 .array "RAM", 0 63, 31 0;
v0x62b9f628fd90_0 .net *"_s0", 31 0, L_0x62b9f62a4490;  1 drivers
v0x62b9f628fe70_0 .net *"_s3", 29 0, L_0x62b9f62a4530;  1 drivers
v0x62b9f628ff30_0 .net "a", 31 0, v0x62b9f6289590_0;  alias, 1 drivers
v0x62b9f6290080_0 .net "rd", 31 0, L_0x62b9f6292ae0;  alias, 1 drivers
L_0x62b9f62a4490 .array/port v0x62b9f628fcb0, L_0x62b9f62a4530;
L_0x62b9f62a4530 .part v0x62b9f6289590_0, 2, 30;
    .scope S_0x62b9f62842e0;
T_0 ;
    %wait E_0x62b9f6260b40;
    %load/vec4 v0x62b9f6284de0_0;
    %load/vec4 v0x62b9f6284a70_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x62b9f6284a70_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 1, 4;
    %cmp/z;
    %jmp/1 T_0.0, 4;
    %dup/vec4;
    %pushi/vec4 2, 1, 4;
    %cmp/z;
    %jmp/1 T_0.1, 4;
    %dup/vec4;
    %pushi/vec4 4, 2, 4;
    %cmp/z;
    %jmp/1 T_0.2, 4;
    %dup/vec4;
    %pushi/vec4 5, 2, 4;
    %cmp/z;
    %jmp/1 T_0.3, 4;
    %dup/vec4;
    %pushi/vec4 8, 3, 4;
    %cmp/z;
    %jmp/1 T_0.4, 4;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x62b9f6285540_0, 0, 10;
    %jmp T_0.6;
T_0.0 ;
    %pushi/vec4 9, 0, 10;
    %store/vec4 v0x62b9f6285540_0, 0, 10;
    %jmp T_0.6;
T_0.1 ;
    %pushi/vec4 73, 0, 10;
    %store/vec4 v0x62b9f6285540_0, 0, 10;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 212, 0, 10;
    %store/vec4 v0x62b9f6285540_0, 0, 10;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 344, 0, 10;
    %store/vec4 v0x62b9f6285540_0, 0, 10;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 610, 0, 10;
    %store/vec4 v0x62b9f6285540_0, 0, 10;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x62b9f62842e0;
T_1 ;
    %wait E_0x62b9f625a540;
    %load/vec4 v0x62b9f6284740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x62b9f6284a70_0;
    %parti/s 4, 1, 2;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x62b9f6284640_0, 0, 2;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x62b9f6284640_0, 0, 2;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x62b9f6284640_0, 0, 2;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x62b9f6284640_0, 0, 2;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x62b9f6284640_0, 0, 2;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %load/vec4 v0x62b9f6284a70_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x62b9f6284960_0, 4, 1;
    %load/vec4 v0x62b9f6284a70_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x62b9f6284640_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x62b9f6284640_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x62b9f6284960_0, 4, 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x62b9f6284640_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x62b9f6284960_0, 0, 2;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x62b9f6282db0;
T_2 ;
    %wait E_0x62b9f6258c20;
    %load/vec4 v0x62b9f62833e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x62b9f6283300_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x62b9f6283230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x62b9f6283170_0;
    %assign/vec4 v0x62b9f6283300_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x62b9f62825f0;
T_3 ;
    %wait E_0x62b9f6258c20;
    %load/vec4 v0x62b9f6282c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x62b9f6282b20_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x62b9f6282a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x62b9f62829a0_0;
    %assign/vec4 v0x62b9f6282b20_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x62b9f625d790;
T_4 ;
    %wait E_0x62b9f626b740;
    %load/vec4 v0x62b9f626a8b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x62b9f625a270_0, 0, 1;
    %jmp T_4.16;
T_4.0 ;
    %load/vec4 v0x62b9f62824b0_0;
    %store/vec4 v0x62b9f625a270_0, 0, 1;
    %jmp T_4.16;
T_4.1 ;
    %load/vec4 v0x62b9f62824b0_0;
    %inv;
    %store/vec4 v0x62b9f625a270_0, 0, 1;
    %jmp T_4.16;
T_4.2 ;
    %load/vec4 v0x62b9f6253030_0;
    %store/vec4 v0x62b9f625a270_0, 0, 1;
    %jmp T_4.16;
T_4.3 ;
    %load/vec4 v0x62b9f6253030_0;
    %inv;
    %store/vec4 v0x62b9f625a270_0, 0, 1;
    %jmp T_4.16;
T_4.4 ;
    %load/vec4 v0x62b9f6282330_0;
    %store/vec4 v0x62b9f625a270_0, 0, 1;
    %jmp T_4.16;
T_4.5 ;
    %load/vec4 v0x62b9f6282330_0;
    %inv;
    %store/vec4 v0x62b9f625a270_0, 0, 1;
    %jmp T_4.16;
T_4.6 ;
    %load/vec4 v0x62b9f62823f0_0;
    %store/vec4 v0x62b9f625a270_0, 0, 1;
    %jmp T_4.16;
T_4.7 ;
    %load/vec4 v0x62b9f62823f0_0;
    %inv;
    %store/vec4 v0x62b9f625a270_0, 0, 1;
    %jmp T_4.16;
T_4.8 ;
    %load/vec4 v0x62b9f6253030_0;
    %load/vec4 v0x62b9f62824b0_0;
    %inv;
    %and;
    %store/vec4 v0x62b9f625a270_0, 0, 1;
    %jmp T_4.16;
T_4.9 ;
    %load/vec4 v0x62b9f6253030_0;
    %load/vec4 v0x62b9f62824b0_0;
    %inv;
    %and;
    %inv;
    %store/vec4 v0x62b9f625a270_0, 0, 1;
    %jmp T_4.16;
T_4.10 ;
    %load/vec4 v0x62b9f6282270_0;
    %store/vec4 v0x62b9f625a270_0, 0, 1;
    %jmp T_4.16;
T_4.11 ;
    %load/vec4 v0x62b9f6282270_0;
    %inv;
    %store/vec4 v0x62b9f625a270_0, 0, 1;
    %jmp T_4.16;
T_4.12 ;
    %load/vec4 v0x62b9f62824b0_0;
    %inv;
    %load/vec4 v0x62b9f6282270_0;
    %and;
    %store/vec4 v0x62b9f625a270_0, 0, 1;
    %jmp T_4.16;
T_4.13 ;
    %load/vec4 v0x62b9f62824b0_0;
    %inv;
    %load/vec4 v0x62b9f6282270_0;
    %and;
    %inv;
    %store/vec4 v0x62b9f625a270_0, 0, 1;
    %jmp T_4.16;
T_4.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62b9f625a270_0, 0, 1;
    %jmp T_4.16;
T_4.16 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x62b9f6289140;
T_5 ;
    %wait E_0x62b9f6258c20;
    %load/vec4 v0x62b9f6289690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62b9f6289590_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x62b9f62894a0_0;
    %assign/vec4 v0x62b9f6289590_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x62b9f628ad50;
T_6 ;
    %wait E_0x62b9f626b800;
    %load/vec4 v0x62b9f628c160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x62b9f628c0a0_0;
    %load/vec4 v0x62b9f628bfc0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62b9f628bdf0, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x62b9f62877d0;
T_7 ;
    %wait E_0x62b9f626b7c0;
    %load/vec4 v0x62b9f6287b00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x62b9f6287a00_0, 0, 32;
    %jmp T_7.4;
T_7.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x62b9f6287c10_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x62b9f6287a00_0, 0, 32;
    %jmp T_7.4;
T_7.1 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x62b9f6287c10_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x62b9f6287a00_0, 0, 32;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0x62b9f6287c10_0;
    %parti/s 1, 23, 6;
    %replicate 6;
    %load/vec4 v0x62b9f6287c10_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x62b9f6287a00_0, 0, 32;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x62b9f62868a0;
T_8 ;
    %wait E_0x62b9f626b780;
    %load/vec4 v0x62b9f6286be0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62b9f6286d10_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62b9f6286df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62b9f6286f50_0, 0, 1;
    %jmp T_8.5;
T_8.0 ;
    %load/vec4 v0x62b9f6287060_0;
    %load/vec4 v0x62b9f6287140_0;
    %and;
    %store/vec4 v0x62b9f6286d10_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62b9f6286df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62b9f6286f50_0, 0, 1;
    %jmp T_8.5;
T_8.1 ;
    %load/vec4 v0x62b9f6287060_0;
    %load/vec4 v0x62b9f6287140_0;
    %or;
    %store/vec4 v0x62b9f6286d10_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62b9f6286df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62b9f6286f50_0, 0, 1;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v0x62b9f6287060_0;
    %pad/u 33;
    %load/vec4 v0x62b9f6287140_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0x62b9f6286d10_0, 0, 32;
    %store/vec4 v0x62b9f6286df0_0, 0, 1;
    %load/vec4 v0x62b9f6287060_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v0x62b9f6287140_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %load/vec4 v0x62b9f6286d10_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v0x62b9f6287060_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x62b9f6287140_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v0x62b9f6286d10_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %or;
    %store/vec4 v0x62b9f6286f50_0, 0, 1;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v0x62b9f6287060_0;
    %pad/u 33;
    %load/vec4 v0x62b9f6287140_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v0x62b9f6286d10_0, 0, 32;
    %store/vec4 v0x62b9f6286df0_0, 0, 1;
    %load/vec4 v0x62b9f6287060_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x62b9f6287140_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %load/vec4 v0x62b9f6286d10_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %load/vec4 v0x62b9f6287060_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v0x62b9f6287140_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v0x62b9f6286d10_0;
    %parti/s 1, 31, 6;
    %and;
    %or;
    %store/vec4 v0x62b9f6286f50_0, 0, 1;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x62b9f628fb30;
T_9 ;
    %vpi_call 17 5 "$readmemh", "/workspaces/32-bit-Cpu/assembler/program.mem", v0x62b9f628fcb0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x62b9f628f170;
T_10 ;
    %wait E_0x62b9f626b800;
    %load/vec4 v0x62b9f628f9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x62b9f628f930_0;
    %load/vec4 v0x62b9f628f570_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62b9f628f310, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x62b9f62539b0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62b9f6290940_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x62b9f6290940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x62b9f62908a0_0, 0;
    %end;
    .thread T_11;
    .scope S_0x62b9f62539b0;
T_12 ;
    %delay 5, 0;
    %load/vec4 v0x62b9f62908a0_0;
    %inv;
    %store/vec4 v0x62b9f62908a0_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x62b9f62539b0;
T_13 ;
    %delay 10000, 0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x62b9f628f310, 4;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %vpi_call 2 25 "$display", "Test Passed: Memory[84] contains 7" {0 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call 2 27 "$display", "Test Failed: Memory[84] = %d, expected 7", &A<v0x62b9f628f310, 21> {0 0 0};
T_13.1 ;
    %vpi_call 2 30 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "tb/testBench.v";
    "/workspaces/32-bit-Cpu/src/top.v";
    "/workspaces/32-bit-Cpu/src/CPU.v";
    "/workspaces/32-bit-Cpu/src/controller.v";
    "/workspaces/32-bit-Cpu/src/conditionalLogic.v";
    "/workspaces/32-bit-Cpu/src/flopenr.v";
    "/workspaces/32-bit-Cpu/src/Decoder.v";
    "/workspaces/32-bit-Cpu/src/DataPath.v";
    "/workspaces/32-bit-Cpu/src/alu.v";
    "/workspaces/32-bit-Cpu/src/extend.v";
    "/workspaces/32-bit-Cpu/src/adder.v";
    "/workspaces/32-bit-Cpu/src/mux2.v";
    "/workspaces/32-bit-Cpu/src/flop.v";
    "/workspaces/32-bit-Cpu/src/regfile.v";
    "/workspaces/32-bit-Cpu/src/data_memory.v";
    "/workspaces/32-bit-Cpu/src/inst_memory.v";
