#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice_trm.h>

/* UART_rx */
#define UART_rx__0__DM__MASK 0x07u
#define UART_rx__0__DM__SHIFT 0
#define UART_rx__0__DR CYREG_PRT4_DR
#define UART_rx__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define UART_rx__0__HSIOM_MASK 0x0000000Fu
#define UART_rx__0__HSIOM_SHIFT 0u
#define UART_rx__0__INTCFG CYREG_PRT4_INTCFG
#define UART_rx__0__INTSTAT CYREG_PRT4_INTSTAT
#define UART_rx__0__MASK 0x01u
#define UART_rx__0__PC CYREG_PRT4_PC
#define UART_rx__0__PC2 CYREG_PRT4_PC2
#define UART_rx__0__PORT 4u
#define UART_rx__0__PS CYREG_PRT4_PS
#define UART_rx__0__SHIFT 0
#define UART_rx__DR CYREG_PRT4_DR
#define UART_rx__INTCFG CYREG_PRT4_INTCFG
#define UART_rx__INTSTAT CYREG_PRT4_INTSTAT
#define UART_rx__MASK 0x01u
#define UART_rx__PC CYREG_PRT4_PC
#define UART_rx__PC2 CYREG_PRT4_PC2
#define UART_rx__PORT 4u
#define UART_rx__PS CYREG_PRT4_PS
#define UART_rx__SHIFT 0

/* UART_SCB */
#define UART_SCB__BIST_CONTROL CYREG_SCB0_BIST_CONTROL
#define UART_SCB__BIST_DATA CYREG_SCB0_BIST_DATA
#define UART_SCB__CTRL CYREG_SCB0_CTRL
#define UART_SCB__EZ_DATA00 CYREG_SCB0_EZ_DATA00
#define UART_SCB__EZ_DATA01 CYREG_SCB0_EZ_DATA01
#define UART_SCB__EZ_DATA02 CYREG_SCB0_EZ_DATA02
#define UART_SCB__EZ_DATA03 CYREG_SCB0_EZ_DATA03
#define UART_SCB__EZ_DATA04 CYREG_SCB0_EZ_DATA04
#define UART_SCB__EZ_DATA05 CYREG_SCB0_EZ_DATA05
#define UART_SCB__EZ_DATA06 CYREG_SCB0_EZ_DATA06
#define UART_SCB__EZ_DATA07 CYREG_SCB0_EZ_DATA07
#define UART_SCB__EZ_DATA08 CYREG_SCB0_EZ_DATA08
#define UART_SCB__EZ_DATA09 CYREG_SCB0_EZ_DATA09
#define UART_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define UART_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define UART_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define UART_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define UART_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define UART_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define UART_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define UART_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define UART_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define UART_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define UART_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define UART_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define UART_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define UART_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define UART_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define UART_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define UART_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define UART_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define UART_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define UART_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define UART_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define UART_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define UART_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define UART_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define UART_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define UART_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define UART_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define UART_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define UART_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define UART_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define UART_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define UART_SCB__INTR_M CYREG_SCB0_INTR_M
#define UART_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define UART_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define UART_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define UART_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define UART_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define UART_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define UART_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define UART_SCB__INTR_S CYREG_SCB0_INTR_S
#define UART_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define UART_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define UART_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define UART_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define UART_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define UART_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define UART_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define UART_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define UART_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define UART_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define UART_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define UART_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define UART_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define UART_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define UART_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define UART_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define UART_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define UART_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define UART_SCB__STATUS CYREG_SCB0_STATUS
#define UART_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define UART_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define UART_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define UART_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define UART_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define UART_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define UART_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define UART_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL

/* UART_SCBCLK */
#define UART_SCBCLK__DIVIDER_MASK 0x0000FFFFu
#define UART_SCBCLK__ENABLE CYREG_CLK_DIVIDER_A01
#define UART_SCBCLK__ENABLE_MASK 0x80000000u
#define UART_SCBCLK__MASK 0x80000000u
#define UART_SCBCLK__REGISTER CYREG_CLK_DIVIDER_A01

/* UART_tx */
#define UART_tx__0__DM__MASK 0x38u
#define UART_tx__0__DM__SHIFT 3
#define UART_tx__0__DR CYREG_PRT4_DR
#define UART_tx__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define UART_tx__0__HSIOM_MASK 0x000000F0u
#define UART_tx__0__HSIOM_SHIFT 4u
#define UART_tx__0__INTCFG CYREG_PRT4_INTCFG
#define UART_tx__0__INTSTAT CYREG_PRT4_INTSTAT
#define UART_tx__0__MASK 0x02u
#define UART_tx__0__PC CYREG_PRT4_PC
#define UART_tx__0__PC2 CYREG_PRT4_PC2
#define UART_tx__0__PORT 4u
#define UART_tx__0__PS CYREG_PRT4_PS
#define UART_tx__0__SHIFT 1
#define UART_tx__DR CYREG_PRT4_DR
#define UART_tx__INTCFG CYREG_PRT4_INTCFG
#define UART_tx__INTSTAT CYREG_PRT4_INTSTAT
#define UART_tx__MASK 0x02u
#define UART_tx__PC CYREG_PRT4_PC
#define UART_tx__PC2 CYREG_PRT4_PC2
#define UART_tx__PORT 4u
#define UART_tx__PS CYREG_PRT4_PS
#define UART_tx__SHIFT 1

/* SCB_1_SCB */
#define SCB_1_SCB__BIST_CONTROL CYREG_SCB1_BIST_CONTROL
#define SCB_1_SCB__BIST_DATA CYREG_SCB1_BIST_DATA
#define SCB_1_SCB__CTRL CYREG_SCB1_CTRL
#define SCB_1_SCB__EZ_DATA00 CYREG_SCB1_EZ_DATA00
#define SCB_1_SCB__EZ_DATA01 CYREG_SCB1_EZ_DATA01
#define SCB_1_SCB__EZ_DATA02 CYREG_SCB1_EZ_DATA02
#define SCB_1_SCB__EZ_DATA03 CYREG_SCB1_EZ_DATA03
#define SCB_1_SCB__EZ_DATA04 CYREG_SCB1_EZ_DATA04
#define SCB_1_SCB__EZ_DATA05 CYREG_SCB1_EZ_DATA05
#define SCB_1_SCB__EZ_DATA06 CYREG_SCB1_EZ_DATA06
#define SCB_1_SCB__EZ_DATA07 CYREG_SCB1_EZ_DATA07
#define SCB_1_SCB__EZ_DATA08 CYREG_SCB1_EZ_DATA08
#define SCB_1_SCB__EZ_DATA09 CYREG_SCB1_EZ_DATA09
#define SCB_1_SCB__EZ_DATA10 CYREG_SCB1_EZ_DATA10
#define SCB_1_SCB__EZ_DATA11 CYREG_SCB1_EZ_DATA11
#define SCB_1_SCB__EZ_DATA12 CYREG_SCB1_EZ_DATA12
#define SCB_1_SCB__EZ_DATA13 CYREG_SCB1_EZ_DATA13
#define SCB_1_SCB__EZ_DATA14 CYREG_SCB1_EZ_DATA14
#define SCB_1_SCB__EZ_DATA15 CYREG_SCB1_EZ_DATA15
#define SCB_1_SCB__EZ_DATA16 CYREG_SCB1_EZ_DATA16
#define SCB_1_SCB__EZ_DATA17 CYREG_SCB1_EZ_DATA17
#define SCB_1_SCB__EZ_DATA18 CYREG_SCB1_EZ_DATA18
#define SCB_1_SCB__EZ_DATA19 CYREG_SCB1_EZ_DATA19
#define SCB_1_SCB__EZ_DATA20 CYREG_SCB1_EZ_DATA20
#define SCB_1_SCB__EZ_DATA21 CYREG_SCB1_EZ_DATA21
#define SCB_1_SCB__EZ_DATA22 CYREG_SCB1_EZ_DATA22
#define SCB_1_SCB__EZ_DATA23 CYREG_SCB1_EZ_DATA23
#define SCB_1_SCB__EZ_DATA24 CYREG_SCB1_EZ_DATA24
#define SCB_1_SCB__EZ_DATA25 CYREG_SCB1_EZ_DATA25
#define SCB_1_SCB__EZ_DATA26 CYREG_SCB1_EZ_DATA26
#define SCB_1_SCB__EZ_DATA27 CYREG_SCB1_EZ_DATA27
#define SCB_1_SCB__EZ_DATA28 CYREG_SCB1_EZ_DATA28
#define SCB_1_SCB__EZ_DATA29 CYREG_SCB1_EZ_DATA29
#define SCB_1_SCB__EZ_DATA30 CYREG_SCB1_EZ_DATA30
#define SCB_1_SCB__EZ_DATA31 CYREG_SCB1_EZ_DATA31
#define SCB_1_SCB__I2C_CFG CYREG_SCB1_I2C_CFG
#define SCB_1_SCB__I2C_CTRL CYREG_SCB1_I2C_CTRL
#define SCB_1_SCB__I2C_M_CMD CYREG_SCB1_I2C_M_CMD
#define SCB_1_SCB__I2C_S_CMD CYREG_SCB1_I2C_S_CMD
#define SCB_1_SCB__I2C_STATUS CYREG_SCB1_I2C_STATUS
#define SCB_1_SCB__INTR_CAUSE CYREG_SCB1_INTR_CAUSE
#define SCB_1_SCB__INTR_I2C_EC CYREG_SCB1_INTR_I2C_EC
#define SCB_1_SCB__INTR_I2C_EC_MASK CYREG_SCB1_INTR_I2C_EC_MASK
#define SCB_1_SCB__INTR_I2C_EC_MASKED CYREG_SCB1_INTR_I2C_EC_MASKED
#define SCB_1_SCB__INTR_M CYREG_SCB1_INTR_M
#define SCB_1_SCB__INTR_M_MASK CYREG_SCB1_INTR_M_MASK
#define SCB_1_SCB__INTR_M_MASKED CYREG_SCB1_INTR_M_MASKED
#define SCB_1_SCB__INTR_M_SET CYREG_SCB1_INTR_M_SET
#define SCB_1_SCB__INTR_RX CYREG_SCB1_INTR_RX
#define SCB_1_SCB__INTR_RX_MASK CYREG_SCB1_INTR_RX_MASK
#define SCB_1_SCB__INTR_RX_MASKED CYREG_SCB1_INTR_RX_MASKED
#define SCB_1_SCB__INTR_RX_SET CYREG_SCB1_INTR_RX_SET
#define SCB_1_SCB__INTR_S CYREG_SCB1_INTR_S
#define SCB_1_SCB__INTR_S_MASK CYREG_SCB1_INTR_S_MASK
#define SCB_1_SCB__INTR_S_MASKED CYREG_SCB1_INTR_S_MASKED
#define SCB_1_SCB__INTR_S_SET CYREG_SCB1_INTR_S_SET
#define SCB_1_SCB__INTR_SPI_EC CYREG_SCB1_INTR_SPI_EC
#define SCB_1_SCB__INTR_SPI_EC_MASK CYREG_SCB1_INTR_SPI_EC_MASK
#define SCB_1_SCB__INTR_SPI_EC_MASKED CYREG_SCB1_INTR_SPI_EC_MASKED
#define SCB_1_SCB__INTR_TX CYREG_SCB1_INTR_TX
#define SCB_1_SCB__INTR_TX_MASK CYREG_SCB1_INTR_TX_MASK
#define SCB_1_SCB__INTR_TX_MASKED CYREG_SCB1_INTR_TX_MASKED
#define SCB_1_SCB__INTR_TX_SET CYREG_SCB1_INTR_TX_SET
#define SCB_1_SCB__RX_CTRL CYREG_SCB1_RX_CTRL
#define SCB_1_SCB__RX_FIFO_CTRL CYREG_SCB1_RX_FIFO_CTRL
#define SCB_1_SCB__RX_FIFO_RD CYREG_SCB1_RX_FIFO_RD
#define SCB_1_SCB__RX_FIFO_RD_SILENT CYREG_SCB1_RX_FIFO_RD_SILENT
#define SCB_1_SCB__RX_FIFO_STATUS CYREG_SCB1_RX_FIFO_STATUS
#define SCB_1_SCB__RX_MATCH CYREG_SCB1_RX_MATCH
#define SCB_1_SCB__SPI_CTRL CYREG_SCB1_SPI_CTRL
#define SCB_1_SCB__SPI_STATUS CYREG_SCB1_SPI_STATUS
#define SCB_1_SCB__STATUS CYREG_SCB1_STATUS
#define SCB_1_SCB__TX_CTRL CYREG_SCB1_TX_CTRL
#define SCB_1_SCB__TX_FIFO_CTRL CYREG_SCB1_TX_FIFO_CTRL
#define SCB_1_SCB__TX_FIFO_STATUS CYREG_SCB1_TX_FIFO_STATUS
#define SCB_1_SCB__TX_FIFO_WR CYREG_SCB1_TX_FIFO_WR
#define SCB_1_SCB__UART_CTRL CYREG_SCB1_UART_CTRL
#define SCB_1_SCB__UART_RX_CTRL CYREG_SCB1_UART_RX_CTRL
#define SCB_1_SCB__UART_RX_STATUS CYREG_SCB1_UART_RX_STATUS
#define SCB_1_SCB__UART_TX_CTRL CYREG_SCB1_UART_TX_CTRL

/* SCB_1_SCB_IRQ */
#define SCB_1_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define SCB_1_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define SCB_1_SCB_IRQ__INTC_MASK 0x800u
#define SCB_1_SCB_IRQ__INTC_NUMBER 11u
#define SCB_1_SCB_IRQ__INTC_PRIOR_MASK 0xC0000000u
#define SCB_1_SCB_IRQ__INTC_PRIOR_NUM 3u
#define SCB_1_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR2
#define SCB_1_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define SCB_1_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* SCB_1_SCBCLK */
#define SCB_1_SCBCLK__DIVIDER_MASK 0x0000FFFFu
#define SCB_1_SCBCLK__ENABLE CYREG_CLK_DIVIDER_C00
#define SCB_1_SCBCLK__ENABLE_MASK 0x80000000u
#define SCB_1_SCBCLK__MASK 0x80000000u
#define SCB_1_SCBCLK__REGISTER CYREG_CLK_DIVIDER_C00

/* SCB_1_scl */
#define SCB_1_scl__0__DM__MASK 0x7000u
#define SCB_1_scl__0__DM__SHIFT 12
#define SCB_1_scl__0__DR CYREG_PRT0_DR
#define SCB_1_scl__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define SCB_1_scl__0__HSIOM_MASK 0x000F0000u
#define SCB_1_scl__0__HSIOM_SHIFT 16u
#define SCB_1_scl__0__INTCFG CYREG_PRT0_INTCFG
#define SCB_1_scl__0__INTSTAT CYREG_PRT0_INTSTAT
#define SCB_1_scl__0__MASK 0x10u
#define SCB_1_scl__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SCB_1_scl__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SCB_1_scl__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SCB_1_scl__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SCB_1_scl__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SCB_1_scl__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SCB_1_scl__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SCB_1_scl__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SCB_1_scl__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SCB_1_scl__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SCB_1_scl__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SCB_1_scl__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SCB_1_scl__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SCB_1_scl__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SCB_1_scl__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SCB_1_scl__0__PC CYREG_PRT0_PC
#define SCB_1_scl__0__PC2 CYREG_PRT0_PC2
#define SCB_1_scl__0__PORT 0u
#define SCB_1_scl__0__PS CYREG_PRT0_PS
#define SCB_1_scl__0__SHIFT 4
#define SCB_1_scl__DR CYREG_PRT0_DR
#define SCB_1_scl__INTCFG CYREG_PRT0_INTCFG
#define SCB_1_scl__INTSTAT CYREG_PRT0_INTSTAT
#define SCB_1_scl__MASK 0x10u
#define SCB_1_scl__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SCB_1_scl__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SCB_1_scl__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SCB_1_scl__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SCB_1_scl__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SCB_1_scl__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SCB_1_scl__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SCB_1_scl__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SCB_1_scl__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SCB_1_scl__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SCB_1_scl__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SCB_1_scl__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SCB_1_scl__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SCB_1_scl__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SCB_1_scl__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SCB_1_scl__PC CYREG_PRT0_PC
#define SCB_1_scl__PC2 CYREG_PRT0_PC2
#define SCB_1_scl__PORT 0u
#define SCB_1_scl__PS CYREG_PRT0_PS
#define SCB_1_scl__SHIFT 4

/* SCB_1_sda */
#define SCB_1_sda__0__DM__MASK 0x38000u
#define SCB_1_sda__0__DM__SHIFT 15
#define SCB_1_sda__0__DR CYREG_PRT0_DR
#define SCB_1_sda__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define SCB_1_sda__0__HSIOM_MASK 0x00F00000u
#define SCB_1_sda__0__HSIOM_SHIFT 20u
#define SCB_1_sda__0__INTCFG CYREG_PRT0_INTCFG
#define SCB_1_sda__0__INTSTAT CYREG_PRT0_INTSTAT
#define SCB_1_sda__0__MASK 0x20u
#define SCB_1_sda__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SCB_1_sda__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SCB_1_sda__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SCB_1_sda__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SCB_1_sda__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SCB_1_sda__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SCB_1_sda__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SCB_1_sda__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SCB_1_sda__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SCB_1_sda__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SCB_1_sda__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SCB_1_sda__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SCB_1_sda__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SCB_1_sda__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SCB_1_sda__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SCB_1_sda__0__PC CYREG_PRT0_PC
#define SCB_1_sda__0__PC2 CYREG_PRT0_PC2
#define SCB_1_sda__0__PORT 0u
#define SCB_1_sda__0__PS CYREG_PRT0_PS
#define SCB_1_sda__0__SHIFT 5
#define SCB_1_sda__DR CYREG_PRT0_DR
#define SCB_1_sda__INTCFG CYREG_PRT0_INTCFG
#define SCB_1_sda__INTSTAT CYREG_PRT0_INTSTAT
#define SCB_1_sda__MASK 0x20u
#define SCB_1_sda__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SCB_1_sda__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SCB_1_sda__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SCB_1_sda__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SCB_1_sda__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SCB_1_sda__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SCB_1_sda__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SCB_1_sda__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SCB_1_sda__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SCB_1_sda__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SCB_1_sda__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SCB_1_sda__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SCB_1_sda__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SCB_1_sda__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SCB_1_sda__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SCB_1_sda__PC CYREG_PRT0_PC
#define SCB_1_sda__PC2 CYREG_PRT0_PC2
#define SCB_1_sda__PORT 0u
#define SCB_1_sda__PS CYREG_PRT0_PS
#define SCB_1_sda__SHIFT 5

/* CapSense_Cmod */
#define CapSense_Cmod__0__DM__MASK 0x1C0u
#define CapSense_Cmod__0__DM__SHIFT 6
#define CapSense_Cmod__0__DR CYREG_PRT4_DR
#define CapSense_Cmod__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define CapSense_Cmod__0__HSIOM_MASK 0x00000F00u
#define CapSense_Cmod__0__HSIOM_SHIFT 8u
#define CapSense_Cmod__0__INTCFG CYREG_PRT4_INTCFG
#define CapSense_Cmod__0__INTSTAT CYREG_PRT4_INTSTAT
#define CapSense_Cmod__0__MASK 0x04u
#define CapSense_Cmod__0__PC CYREG_PRT4_PC
#define CapSense_Cmod__0__PC2 CYREG_PRT4_PC2
#define CapSense_Cmod__0__PORT 4u
#define CapSense_Cmod__0__PS CYREG_PRT4_PS
#define CapSense_Cmod__0__SHIFT 2
#define CapSense_Cmod__Cmod__DM__MASK 0x1C0u
#define CapSense_Cmod__Cmod__DM__SHIFT 6
#define CapSense_Cmod__Cmod__DR CYREG_PRT4_DR
#define CapSense_Cmod__Cmod__INTCFG CYREG_PRT4_INTCFG
#define CapSense_Cmod__Cmod__INTSTAT CYREG_PRT4_INTSTAT
#define CapSense_Cmod__Cmod__MASK 0x04u
#define CapSense_Cmod__Cmod__PC CYREG_PRT4_PC
#define CapSense_Cmod__Cmod__PC2 CYREG_PRT4_PC2
#define CapSense_Cmod__Cmod__PORT 4u
#define CapSense_Cmod__Cmod__PS CYREG_PRT4_PS
#define CapSense_Cmod__Cmod__SHIFT 2
#define CapSense_Cmod__DR CYREG_PRT4_DR
#define CapSense_Cmod__INTCFG CYREG_PRT4_INTCFG
#define CapSense_Cmod__INTSTAT CYREG_PRT4_INTSTAT
#define CapSense_Cmod__MASK 0x04u
#define CapSense_Cmod__PC CYREG_PRT4_PC
#define CapSense_Cmod__PC2 CYREG_PRT4_PC2
#define CapSense_Cmod__PORT 4u
#define CapSense_Cmod__PS CYREG_PRT4_PS
#define CapSense_Cmod__SHIFT 2

/* CapSense_CSD_FFB */
#define CapSense_CSD_FFB__CSD_CONFIG CYREG_CSD_CONFIG
#define CapSense_CSD_FFB__CSD_COUNTER CYREG_CSD_COUNTER
#define CapSense_CSD_FFB__CSD_ID CYREG_CSD_ID
#define CapSense_CSD_FFB__CSD_INTR CYREG_CSD_INTR
#define CapSense_CSD_FFB__CSD_INTR_SET CYREG_CSD_INTR_SET
#define CapSense_CSD_FFB__CSD_NUMBER 0u
#define CapSense_CSD_FFB__CSD_STATUS CYREG_CSD_STATUS

/* CapSense_IDAC1_cy_psoc4_idac */
#define CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC CYREG_CSD_IDAC
#define CapSense_IDAC1_cy_psoc4_idac__CSD_IDAC_SHIFT 0
#define CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1 CYREG_CSD_TRIM1
#define CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM1_SHIFT 0
#define CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2 CYREG_CSD_TRIM2
#define CapSense_IDAC1_cy_psoc4_idac__CSD_TRIM2_SHIFT 0
#define CapSense_IDAC1_cy_psoc4_idac__IDAC_NUMBER 1u
#define CapSense_IDAC1_cy_psoc4_idac__POLARITY CYREG_CSD_CONFIG
#define CapSense_IDAC1_cy_psoc4_idac__POLARITY_SHIFT 16

/* CapSense_IDAC2_cy_psoc4_idac */
#define CapSense_IDAC2_cy_psoc4_idac__CSD_IDAC CYREG_CSD_IDAC
#define CapSense_IDAC2_cy_psoc4_idac__CSD_IDAC_SHIFT 16
#define CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM1 CYREG_CSD_TRIM1
#define CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM1_SHIFT 4
#define CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM2 CYREG_CSD_TRIM2
#define CapSense_IDAC2_cy_psoc4_idac__CSD_TRIM2_SHIFT 4
#define CapSense_IDAC2_cy_psoc4_idac__IDAC_NUMBER 2u
#define CapSense_IDAC2_cy_psoc4_idac__POLARITY CYREG_CSD_CONFIG
#define CapSense_IDAC2_cy_psoc4_idac__POLARITY_SHIFT 17

/* CapSense_ISR */
#define CapSense_ISR__INTC_CLR_EN_REG CYREG_CM0_ICER
#define CapSense_ISR__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define CapSense_ISR__INTC_MASK 0x8000u
#define CapSense_ISR__INTC_NUMBER 15u
#define CapSense_ISR__INTC_PRIOR_MASK 0xC0000000u
#define CapSense_ISR__INTC_PRIOR_NUM 3u
#define CapSense_ISR__INTC_PRIOR_REG CYREG_CM0_IPR3
#define CapSense_ISR__INTC_SET_EN_REG CYREG_CM0_ISER
#define CapSense_ISR__INTC_SET_PD_REG CYREG_CM0_ISPR

/* CapSense_SampleClk */
#define CapSense_SampleClk__DIVIDER_MASK 0x0000FFFFu
#define CapSense_SampleClk__ENABLE CYREG_CLK_DIVIDER_A00
#define CapSense_SampleClk__ENABLE_MASK 0x80000000u
#define CapSense_SampleClk__MASK 0x80000000u
#define CapSense_SampleClk__REGISTER CYREG_CLK_DIVIDER_A00

/* CapSense_SenseClk */
#define CapSense_SenseClk__DIVIDER_MASK 0x0000FFFFu
#define CapSense_SenseClk__ENABLE CYREG_CLK_DIVIDER_B00
#define CapSense_SenseClk__ENABLE_MASK 0x80000000u
#define CapSense_SenseClk__MASK 0x80000000u
#define CapSense_SenseClk__REGISTER CYREG_CLK_DIVIDER_B00

/* CapSense_Sns */
#define CapSense_Sns__0__DM__MASK 0x38000u
#define CapSense_Sns__0__DM__SHIFT 15
#define CapSense_Sns__0__DR CYREG_PRT1_DR
#define CapSense_Sns__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define CapSense_Sns__0__HSIOM_MASK 0x00F00000u
#define CapSense_Sns__0__HSIOM_SHIFT 20u
#define CapSense_Sns__0__INTCFG CYREG_PRT1_INTCFG
#define CapSense_Sns__0__INTSTAT CYREG_PRT1_INTSTAT
#define CapSense_Sns__0__MASK 0x20u
#define CapSense_Sns__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CapSense_Sns__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CapSense_Sns__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CapSense_Sns__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CapSense_Sns__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CapSense_Sns__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CapSense_Sns__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CapSense_Sns__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CapSense_Sns__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CapSense_Sns__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CapSense_Sns__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CapSense_Sns__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CapSense_Sns__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CapSense_Sns__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CapSense_Sns__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CapSense_Sns__0__PC CYREG_PRT1_PC
#define CapSense_Sns__0__PC2 CYREG_PRT1_PC2
#define CapSense_Sns__0__PORT 1u
#define CapSense_Sns__0__PS CYREG_PRT1_PS
#define CapSense_Sns__0__SHIFT 5
#define CapSense_Sns__1__DM__MASK 0x7000u
#define CapSense_Sns__1__DM__SHIFT 12
#define CapSense_Sns__1__DR CYREG_PRT1_DR
#define CapSense_Sns__1__HSIOM CYREG_HSIOM_PORT_SEL1
#define CapSense_Sns__1__HSIOM_MASK 0x000F0000u
#define CapSense_Sns__1__HSIOM_SHIFT 16u
#define CapSense_Sns__1__INTCFG CYREG_PRT1_INTCFG
#define CapSense_Sns__1__INTSTAT CYREG_PRT1_INTSTAT
#define CapSense_Sns__1__MASK 0x10u
#define CapSense_Sns__1__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CapSense_Sns__1__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CapSense_Sns__1__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CapSense_Sns__1__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CapSense_Sns__1__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CapSense_Sns__1__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CapSense_Sns__1__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CapSense_Sns__1__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CapSense_Sns__1__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CapSense_Sns__1__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CapSense_Sns__1__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CapSense_Sns__1__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CapSense_Sns__1__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CapSense_Sns__1__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CapSense_Sns__1__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CapSense_Sns__1__PC CYREG_PRT1_PC
#define CapSense_Sns__1__PC2 CYREG_PRT1_PC2
#define CapSense_Sns__1__PORT 1u
#define CapSense_Sns__1__PS CYREG_PRT1_PS
#define CapSense_Sns__1__SHIFT 4
#define CapSense_Sns__2__DM__MASK 0xE00u
#define CapSense_Sns__2__DM__SHIFT 9
#define CapSense_Sns__2__DR CYREG_PRT1_DR
#define CapSense_Sns__2__HSIOM CYREG_HSIOM_PORT_SEL1
#define CapSense_Sns__2__HSIOM_MASK 0x0000F000u
#define CapSense_Sns__2__HSIOM_SHIFT 12u
#define CapSense_Sns__2__INTCFG CYREG_PRT1_INTCFG
#define CapSense_Sns__2__INTSTAT CYREG_PRT1_INTSTAT
#define CapSense_Sns__2__MASK 0x08u
#define CapSense_Sns__2__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CapSense_Sns__2__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CapSense_Sns__2__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CapSense_Sns__2__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CapSense_Sns__2__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CapSense_Sns__2__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CapSense_Sns__2__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CapSense_Sns__2__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CapSense_Sns__2__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CapSense_Sns__2__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CapSense_Sns__2__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CapSense_Sns__2__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CapSense_Sns__2__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CapSense_Sns__2__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CapSense_Sns__2__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CapSense_Sns__2__PC CYREG_PRT1_PC
#define CapSense_Sns__2__PC2 CYREG_PRT1_PC2
#define CapSense_Sns__2__PORT 1u
#define CapSense_Sns__2__PS CYREG_PRT1_PS
#define CapSense_Sns__2__SHIFT 3
#define CapSense_Sns__3__DM__MASK 0x1C0u
#define CapSense_Sns__3__DM__SHIFT 6
#define CapSense_Sns__3__DR CYREG_PRT1_DR
#define CapSense_Sns__3__HSIOM CYREG_HSIOM_PORT_SEL1
#define CapSense_Sns__3__HSIOM_MASK 0x00000F00u
#define CapSense_Sns__3__HSIOM_SHIFT 8u
#define CapSense_Sns__3__INTCFG CYREG_PRT1_INTCFG
#define CapSense_Sns__3__INTSTAT CYREG_PRT1_INTSTAT
#define CapSense_Sns__3__MASK 0x04u
#define CapSense_Sns__3__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CapSense_Sns__3__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CapSense_Sns__3__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CapSense_Sns__3__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CapSense_Sns__3__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CapSense_Sns__3__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CapSense_Sns__3__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CapSense_Sns__3__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CapSense_Sns__3__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CapSense_Sns__3__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CapSense_Sns__3__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CapSense_Sns__3__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CapSense_Sns__3__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CapSense_Sns__3__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CapSense_Sns__3__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CapSense_Sns__3__PC CYREG_PRT1_PC
#define CapSense_Sns__3__PC2 CYREG_PRT1_PC2
#define CapSense_Sns__3__PORT 1u
#define CapSense_Sns__3__PS CYREG_PRT1_PS
#define CapSense_Sns__3__SHIFT 2
#define CapSense_Sns__Button0__BTN__DM__MASK 0x38000u
#define CapSense_Sns__Button0__BTN__DM__SHIFT 15
#define CapSense_Sns__Button0__BTN__DR CYREG_PRT1_DR
#define CapSense_Sns__Button0__BTN__INTCFG CYREG_PRT1_INTCFG
#define CapSense_Sns__Button0__BTN__INTSTAT CYREG_PRT1_INTSTAT
#define CapSense_Sns__Button0__BTN__MASK 0x20u
#define CapSense_Sns__Button0__BTN__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CapSense_Sns__Button0__BTN__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CapSense_Sns__Button0__BTN__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CapSense_Sns__Button0__BTN__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CapSense_Sns__Button0__BTN__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CapSense_Sns__Button0__BTN__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CapSense_Sns__Button0__BTN__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CapSense_Sns__Button0__BTN__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CapSense_Sns__Button0__BTN__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CapSense_Sns__Button0__BTN__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CapSense_Sns__Button0__BTN__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CapSense_Sns__Button0__BTN__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CapSense_Sns__Button0__BTN__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CapSense_Sns__Button0__BTN__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CapSense_Sns__Button0__BTN__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CapSense_Sns__Button0__BTN__PC CYREG_PRT1_PC
#define CapSense_Sns__Button0__BTN__PC2 CYREG_PRT1_PC2
#define CapSense_Sns__Button0__BTN__PORT 1u
#define CapSense_Sns__Button0__BTN__PS CYREG_PRT1_PS
#define CapSense_Sns__Button0__BTN__SHIFT 5
#define CapSense_Sns__Button1__BTN__DM__MASK 0x7000u
#define CapSense_Sns__Button1__BTN__DM__SHIFT 12
#define CapSense_Sns__Button1__BTN__DR CYREG_PRT1_DR
#define CapSense_Sns__Button1__BTN__INTCFG CYREG_PRT1_INTCFG
#define CapSense_Sns__Button1__BTN__INTSTAT CYREG_PRT1_INTSTAT
#define CapSense_Sns__Button1__BTN__MASK 0x10u
#define CapSense_Sns__Button1__BTN__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CapSense_Sns__Button1__BTN__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CapSense_Sns__Button1__BTN__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CapSense_Sns__Button1__BTN__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CapSense_Sns__Button1__BTN__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CapSense_Sns__Button1__BTN__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CapSense_Sns__Button1__BTN__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CapSense_Sns__Button1__BTN__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CapSense_Sns__Button1__BTN__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CapSense_Sns__Button1__BTN__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CapSense_Sns__Button1__BTN__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CapSense_Sns__Button1__BTN__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CapSense_Sns__Button1__BTN__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CapSense_Sns__Button1__BTN__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CapSense_Sns__Button1__BTN__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CapSense_Sns__Button1__BTN__PC CYREG_PRT1_PC
#define CapSense_Sns__Button1__BTN__PC2 CYREG_PRT1_PC2
#define CapSense_Sns__Button1__BTN__PORT 1u
#define CapSense_Sns__Button1__BTN__PS CYREG_PRT1_PS
#define CapSense_Sns__Button1__BTN__SHIFT 4
#define CapSense_Sns__Button2__BTN__DM__MASK 0xE00u
#define CapSense_Sns__Button2__BTN__DM__SHIFT 9
#define CapSense_Sns__Button2__BTN__DR CYREG_PRT1_DR
#define CapSense_Sns__Button2__BTN__INTCFG CYREG_PRT1_INTCFG
#define CapSense_Sns__Button2__BTN__INTSTAT CYREG_PRT1_INTSTAT
#define CapSense_Sns__Button2__BTN__MASK 0x08u
#define CapSense_Sns__Button2__BTN__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CapSense_Sns__Button2__BTN__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CapSense_Sns__Button2__BTN__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CapSense_Sns__Button2__BTN__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CapSense_Sns__Button2__BTN__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CapSense_Sns__Button2__BTN__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CapSense_Sns__Button2__BTN__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CapSense_Sns__Button2__BTN__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CapSense_Sns__Button2__BTN__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CapSense_Sns__Button2__BTN__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CapSense_Sns__Button2__BTN__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CapSense_Sns__Button2__BTN__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CapSense_Sns__Button2__BTN__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CapSense_Sns__Button2__BTN__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CapSense_Sns__Button2__BTN__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CapSense_Sns__Button2__BTN__PC CYREG_PRT1_PC
#define CapSense_Sns__Button2__BTN__PC2 CYREG_PRT1_PC2
#define CapSense_Sns__Button2__BTN__PORT 1u
#define CapSense_Sns__Button2__BTN__PS CYREG_PRT1_PS
#define CapSense_Sns__Button2__BTN__SHIFT 3
#define CapSense_Sns__Button3__BTN__DM__MASK 0x1C0u
#define CapSense_Sns__Button3__BTN__DM__SHIFT 6
#define CapSense_Sns__Button3__BTN__DR CYREG_PRT1_DR
#define CapSense_Sns__Button3__BTN__INTCFG CYREG_PRT1_INTCFG
#define CapSense_Sns__Button3__BTN__INTSTAT CYREG_PRT1_INTSTAT
#define CapSense_Sns__Button3__BTN__MASK 0x04u
#define CapSense_Sns__Button3__BTN__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CapSense_Sns__Button3__BTN__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CapSense_Sns__Button3__BTN__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CapSense_Sns__Button3__BTN__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CapSense_Sns__Button3__BTN__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CapSense_Sns__Button3__BTN__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CapSense_Sns__Button3__BTN__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CapSense_Sns__Button3__BTN__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CapSense_Sns__Button3__BTN__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CapSense_Sns__Button3__BTN__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CapSense_Sns__Button3__BTN__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CapSense_Sns__Button3__BTN__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CapSense_Sns__Button3__BTN__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CapSense_Sns__Button3__BTN__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CapSense_Sns__Button3__BTN__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CapSense_Sns__Button3__BTN__PC CYREG_PRT1_PC
#define CapSense_Sns__Button3__BTN__PC2 CYREG_PRT1_PC2
#define CapSense_Sns__Button3__BTN__PORT 1u
#define CapSense_Sns__Button3__BTN__PS CYREG_PRT1_PS
#define CapSense_Sns__Button3__BTN__SHIFT 2
#define CapSense_Sns__DR CYREG_PRT1_DR
#define CapSense_Sns__INTCFG CYREG_PRT1_INTCFG
#define CapSense_Sns__INTSTAT CYREG_PRT1_INTSTAT
#define CapSense_Sns__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CapSense_Sns__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CapSense_Sns__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CapSense_Sns__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CapSense_Sns__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CapSense_Sns__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CapSense_Sns__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CapSense_Sns__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CapSense_Sns__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CapSense_Sns__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CapSense_Sns__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CapSense_Sns__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CapSense_Sns__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CapSense_Sns__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CapSense_Sns__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CapSense_Sns__PC CYREG_PRT1_PC
#define CapSense_Sns__PC2 CYREG_PRT1_PC2
#define CapSense_Sns__PORT 1u
#define CapSense_Sns__PS CYREG_PRT1_PS

/* Miscellaneous */
#define CYDEV_BCLK__HFCLK__HZ 24000000U
#define CYDEV_BCLK__HFCLK__KHZ 24000U
#define CYDEV_BCLK__HFCLK__MHZ 24U
#define CYDEV_BCLK__SYSCLK__HZ 24000000U
#define CYDEV_BCLK__SYSCLK__KHZ 24000U
#define CYDEV_BCLK__SYSCLK__MHZ 24U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 4u
#define CYDEV_CHIP_DIE_PSOC4A 2u
#define CYDEV_CHIP_DIE_PSOC5LP 5u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x04C81193u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 2u
#define CYDEV_CHIP_MEMBER_4D 3u
#define CYDEV_CHIP_MEMBER_5A 4u
#define CYDEV_CHIP_MEMBER_5B 5u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4A
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_ES0 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_HEAP_SIZE 0x0100
#define CYDEV_PROJ_TYPE 2
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYIPBLOCK_M0S8_CTBM_VERSION 0
#define CYIPBLOCK_m0s8cpuss_VERSION 0
#define CYIPBLOCK_m0s8csd_VERSION 0
#define CYIPBLOCK_m0s8gpio2_VERSION 0
#define CYIPBLOCK_m0s8hsiom4a_VERSION 0
#define CYIPBLOCK_m0s8lcd_VERSION 0
#define CYIPBLOCK_m0s8lpcomp_VERSION 0
#define CYIPBLOCK_m0s8pclk_VERSION 0
#define CYIPBLOCK_m0s8sar_VERSION 0
#define CYIPBLOCK_m0s8scb_VERSION 0
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 0
#define CYIPBLOCK_m0s8udbif_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 2
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
