set ::ilm::ptnParent(grid_clb) fpga_top
set ::ilm::ptnParent(sb_0__0_) fpga_top
set ::ilm::ptnParent(sb_0__1_) fpga_top
set ::ilm::ptnParent(sb_0__2_) fpga_top
set ::ilm::ptnParent(sb_1__0_) fpga_top
set ::ilm::ptnParent(sb_1__1_) fpga_top
set ::ilm::ptnParent(sb_1__2_) fpga_top
set ::ilm::ptnParent(sb_2__0_) fpga_top
set ::ilm::ptnParent(sb_2__1_) fpga_top
set ::ilm::ptnParent(sb_2__2_) fpga_top
set ::ilm::ptnParent(cbx_1__0_) fpga_top
set ::ilm::ptnParent(cbx_1__1_) fpga_top
set ::ilm::ptnParent(cbx_1__2_) fpga_top
set ::ilm::ptnParent(cby_0__1_) fpga_top
set ::ilm::ptnParent(cby_1__1_) fpga_top
set ::ilm::ptnParent(cby_2__1_) fpga_top
set ::ilm::nested 0
set ::ilm_eco::partitions {fpga_top grid_clb sb_0__0_ sb_0__1_ sb_0__2_ sb_1__0_ sb_1__1_ sb_1__2_ sb_2__0_ sb_2__1_ sb_2__2_ cbx_1__0_ cbx_1__1_ cbx_1__2_ cby_0__1_ cby_1__1_ cby_2__1_}
set ::ilm_eco::top_module fpga_top
set ::ilm_eco::proto_model_dir /home/bas33767/Desktop/DD_Lab_exercise/OpenFPGA/Fabric/synthesizable_verilog/PNR/proto_model
set ::ilm_eco::flex_modules {}
