
---------- Begin Simulation Statistics ----------
final_tick                               570253725600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 326167                       # Simulator instruction rate (inst/s)
host_mem_usage                               16974220                       # Number of bytes of host memory used
host_op_rate                                   326162                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.07                       # Real time elapsed on the host
host_tick_rate                              152558269                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000025                       # Number of instructions simulated
sim_ops                                       1000025                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000468                       # Number of seconds simulated
sim_ticks                                   467751600                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                          25                       # Number of instructions committed
system.cpu.committedOps                            25                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               25                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         25                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    24                       # Number of integer alu accesses
system.cpu.num_int_insts                           24                       # number of integer instructions
system.cpu.num_int_register_reads                  28                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 21                       # number of times the integer registers were written
system.cpu.num_load_insts                           9                       # Number of load instructions
system.cpu.num_mem_refs                            12                       # number of memory refs
system.cpu.num_store_insts                          3                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        13     52.00%     52.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     52.00% # Class of executed instruction
system.cpu.op_class::MemRead                        9     36.00%     88.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       3     12.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         25                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2360                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          8089                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads            272361                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           272910                       # number of cc regfile writes
system.switch_cpus.committedInsts             1000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1000000                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.169354                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.169354                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                     535                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         2222                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            92477                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.899243                       # Inst execution rate
system.switch_cpus.iew.exec_refs               528044                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores              96218                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           25133                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        451998                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       103164                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      1106533                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        431826                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         3986                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1051533                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           2066                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             0                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents           23                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          654                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         1568                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           1017998                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1047250                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.820667                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers            835437                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.895580                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1048199                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          1146496                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          859948                       # number of integer regfile writes
system.switch_cpus.ipc                       0.855173                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.855173                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        523879     49.63%     49.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     49.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     49.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     49.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     49.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     49.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     49.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     49.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     49.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     49.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     49.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     49.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     49.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     49.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     49.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     49.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     49.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     49.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     49.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     49.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     49.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     49.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     49.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     49.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     49.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     49.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     49.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     49.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     49.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     49.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     49.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     49.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     49.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     49.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     49.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     49.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     49.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     49.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     49.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     49.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     49.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     49.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     49.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     49.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     49.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     49.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       434606     41.17%     90.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        97035      9.19%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1055520                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              362905                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.343816                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           42605     11.74%     11.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     11.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         319503     88.04%     99.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           797      0.22%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1418425                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      3645401                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1047250                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1213055                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            1106533                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1055520                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       106499                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         2638                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined        87181                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      1168819                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.903065                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.139014                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       640261     54.78%     54.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       170587     14.59%     69.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       200053     17.12%     86.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       146845     12.56%     99.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        11073      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1168819                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.902652                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       186032                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        75911                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       451998                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       103164                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         2432858                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  1169354                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_writes              44                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        37176                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        74490                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              2                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            7                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data       273532                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           273539                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            7                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data       273532                       # number of overall hits
system.cpu.dcache.overall_hits::total          273539                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        59358                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          59363                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        59358                       # number of overall misses
system.cpu.dcache.overall_misses::total         59363                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1572795984                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1572795984                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1572795984                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1572795984                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data           12                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data       332890                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       332902                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data           12                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data       332890                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       332902                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.416667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.178311                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.178320                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.416667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.178311                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.178320                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 26496.781967                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26494.550208                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 26496.781967                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26494.550208                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2360                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         4752                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               352                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             381                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     6.704545                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    12.472441                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        36857                       # number of writebacks
system.cpu.dcache.writebacks::total             36857                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        22377                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22377                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        22377                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22377                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        36981                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        36981                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        36981                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        36981                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    590000799                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    590000799                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    590000799                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    590000799                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.111091                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.111087                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.111091                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.111087                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 15954.160217                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15954.160217                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 15954.160217                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15954.160217                       # average overall mshr miss latency
system.cpu.dcache.replacements                  36857                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            5                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       183699                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          183704                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        56802                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         56806                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   1546394000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1546394000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            9                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       240501                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       240510                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.444444                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.236182                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.236190                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 27224.287877                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27222.370876                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        20434                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        20434                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        36368                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        36368                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    582619600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    582619600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.151218                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.151212                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 16020.116586                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16020.116586                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data        89833                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          89835                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         2556                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2557                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     26401984                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     26401984                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data        92389                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        92392                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.333333                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.027666                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027676                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 10329.414710                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 10325.375049                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         1943                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1943                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          613                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          613                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      7381199                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7381199                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.006635                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006635                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 12041.107667                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12041.107667                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 570253725600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.200590                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              309749                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             36857                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.404075                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      569785974800                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.021552                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   127.179038                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000168                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.993586                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993755                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            369887                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           369887                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 570253725600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 570253725600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 570253725600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 570253725600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 570253725600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           22                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       162964                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           162986                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           22                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       162964                       # number of overall hits
system.cpu.icache.overall_hits::total          162986                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          445                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            448                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          445                       # number of overall misses
system.cpu.icache.overall_misses::total           448                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      5418400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5418400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      5418400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5418400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           25                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       163409                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       163434                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           25                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       163409                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       163434                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.120000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.002723                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002741                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.120000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.002723                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002741                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 12176.179775                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12094.642857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 12176.179775                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12094.642857                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          803                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                23                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    34.913043                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          319                       # number of writebacks
system.cpu.icache.writebacks::total               319                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          120                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          120                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          120                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          120                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          325                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          325                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          325                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          325                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4208400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4208400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4208400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4208400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.001989                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001989                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.001989                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001989                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12948.923077                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12948.923077                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12948.923077                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12948.923077                       # average overall mshr miss latency
system.cpu.icache.replacements                    319                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           22                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       162964                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          162986                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          445                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           448                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      5418400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5418400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       163409                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       163434                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.120000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.002723                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002741                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 12176.179775                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12094.642857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          120                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          120                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          325                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          325                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4208400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4208400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.001989                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001989                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12948.923077                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12948.923077                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 570253725600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             8.993054                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 447                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               319                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              1.401254                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      569785974400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     2.999967                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     5.993087                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.011719                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.023410                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.035129                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.035156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            163762                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           163762                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 570253725600                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 570253725600                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 570253725600                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 570253725600                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 570253725600                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 569785984000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF    467741600                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst          317                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        32230                       # number of demand (read+write) hits
system.l2.demand_hits::total                    32547                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          317                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        32230                       # number of overall hits
system.l2.overall_hits::total                   32547                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst            8                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         4751                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4767                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 3                       # number of overall misses
system.l2.overall_misses::.cpu.data                 5                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst            8                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         4751                       # number of overall misses
system.l2.overall_misses::total                  4767                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       641200                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    344531200                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        345172400                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       641200                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    344531200                       # number of overall miss cycles
system.l2.overall_miss_latency::total       345172400                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          325                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        36981                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                37314                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          325                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        36981                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               37314                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.024615                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.128471                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.127754                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.024615                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.128471                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.127754                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        80150                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 72517.617344                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72408.726662                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        80150                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 72517.617344                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72408.726662                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                       786                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                  87                       # number of writebacks
system.l2.writebacks::total                        87                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         4747                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4755                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          968                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         4747                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5723                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       602200                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    321058000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    321660200                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     66912065                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       602200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    321058000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    388572265                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.024615                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.128363                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.127432                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.024615                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.128363                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.153374                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        75275                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 67633.874026                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67646.729758                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 69124.034091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        75275                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 67633.874026                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67896.604054                       # average overall mshr miss latency
system.l2.replacements                           2360                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         8763                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             8763                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         8763                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         8763                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        28413                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            28413                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        28413                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        28413                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          968                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            968                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     66912065                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     66912065                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 69124.034091                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 69124.034091                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data          710                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   710                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data            9                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  10                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data       740800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        740800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data          719                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               720                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.012517                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.013889                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 82311.111111                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        74080                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data            9                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              9                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data       697000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       697000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.012517                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.012500                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 77444.444444                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77444.444444                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          317                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                317                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst            8                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               11                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       641200                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       641200                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          325                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            328                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.024615                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.033537                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        80150                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 58290.909091                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            8                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            8                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       602200                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       602200                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.024615                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.024390                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        75275                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        75275                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        31520                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             31520                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         4742                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4746                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    343790400                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    343790400                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        36262                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         36266                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.130771                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.130866                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 72499.029945                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 72437.926675                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         4738                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4738                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    320361000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    320361000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.130660                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.130646                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 67615.238497                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67615.238497                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 570253725600                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                    2540                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                2544                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    2                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   432                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 570253725600                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2095.833570                       # Cycle average of tags in use
system.l2.tags.total_refs                       67458                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     34911                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.932285                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              569786211600                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1898.493639                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   197.339930                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.463499                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.048179                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.511678                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           180                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          3051                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          166                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          375                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          976                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1700                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.043945                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.744873                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    112632                       # Number of tag accesses
system.l2.tags.data_accesses                   112632                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 570253725600                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples       169.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      1932.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        16.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      9359.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000357979284                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            8                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            8                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               16860                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                130                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5721                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         87                       # Number of write requests accepted
system.mem_ctrls.readBursts                     11442                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      174                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    135                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     5                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.78                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.57                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 11442                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  174                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     739                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples            8                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean           1344                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    809.600802                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1260.982383                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             1     12.50%     12.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1     12.50%     25.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1     12.50%     37.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1     12.50%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1     12.50%     62.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1     12.50%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1     12.50%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1     12.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             8                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            8                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.250000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.215613                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.164965                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3     37.50%     37.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1     12.50%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                3     37.50%     87.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1     12.50%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             8                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    8640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  732288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                11136                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1565.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     23.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     467670400                       # Total gap between requests
system.mem_ctrls.avgGap                      80521.76                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher       123648                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         1024                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data       598976                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks         8832                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 264345434.628123134375                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 2189196.145988597069                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 1280542920.644205093384                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 18881816.759151652455                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher         1932                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst           16                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data         9494                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks          174                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher     66991956                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst       593448                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    279847428                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks   8867502512                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     34674.93                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     37090.50                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     29476.24                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  50962658.11                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher       123648                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data       607616                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        733312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         1408                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        11136                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        11136                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher          966                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data         4747                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           5729                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks           87                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total            87                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       820949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      1368248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher    264345435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      2189196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data   1299014263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1567738090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       820949                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      2189196                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3010145                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     23807508                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        23807508                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     23807508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       820949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      1368248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    264345435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      2189196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data   1299014263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1591545598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                11307                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                 138                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          734                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          598                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          698                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          808                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          792                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          564                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          856                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          834                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          660                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          635                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          682                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          580                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          742                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          722                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          780                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          622                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0           14                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3           18                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5           10                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6           22                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           14                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9           10                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10           24                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14           14                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               157000338                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              42423864                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          347432832                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                13885.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30727.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                9825                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                117                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            86.89                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           84.78                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1502                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   487.499334                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   357.732281                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   350.965965                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           12      0.80%      0.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          442     29.43%     30.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          239     15.91%     46.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          137      9.12%     55.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          144      9.59%     64.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           82      5.46%     70.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           63      4.19%     74.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           48      3.20%     77.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          335     22.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1502                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                723648                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten               8832                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1547.077551                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               18.881817                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    9.18                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                9.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               86.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 570253725600                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    8049210.624000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    3967807.536000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   38943418.752000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  437543.232000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 38676516.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 217340663.232000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 24890449.080000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  332305608.936000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   710.431795                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     54189906                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     15600000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    397951694                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    7785820.224000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    3843001.008000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   35892277.344000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  264561.024000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 38676516.480000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 229636582.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 14514465.672000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  330613224.312000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   706.813668                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE     30783588                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     15600000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    421358012                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 570253725600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5719                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           87                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2273                       # Transaction distribution
system.membus.trans_dist::ReadExReq                10                       # Transaction distribution
system.membus.trans_dist::ReadExResp               10                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           5719                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        13818                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  13818                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       744448                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  744448                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5729                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5729    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5729                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 570253725600                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            11607577                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           53212815                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.4                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          108752                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       106765                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect         2049                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       106872                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          106864                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.992514                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed               4                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts       102424                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts         2044                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      1141622                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     0.875947                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.584089                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0       834866     73.13%     73.13% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1        66148      5.79%     78.92% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2        12422      1.09%     80.01% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3         3736      0.33%     80.34% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       224450     19.66%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      1141622                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted      1000000                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted        1000000                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs              500734                       # Number of memory references committed
system.switch_cpus.commit.loads                408344                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches              90127                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer              909873                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls             0                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu       499266     49.93%     49.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%     49.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     49.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     49.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     49.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     49.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     49.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     49.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     49.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     49.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     49.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     49.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     49.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     49.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     49.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     49.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     49.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     49.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     49.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     49.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     49.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     49.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     49.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     49.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     49.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     49.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     49.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     49.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     49.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     49.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     49.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     49.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     49.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     49.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     49.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     49.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     49.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     49.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     49.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     49.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     49.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     49.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     49.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     49.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     49.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     49.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead       408344     40.83%     90.76% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite        92390      9.24%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total      1000000                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       224450                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles            54685                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles        964875                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles             77448                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles         69742                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles           2066                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       100033                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred             6                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts        1128368                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts          7476                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 570253725600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 570253725600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles         8649                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts                1205149                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches              108752                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       106868                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               1157892                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles            4142                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles           44                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles            2                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles          161                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines            163414                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes           208                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      1168819                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.032408                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.286186                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0           934766     79.98%     79.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1             9378      0.80%     80.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2             9052      0.77%     81.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3            47688      4.08%     85.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4            57886      4.95%     90.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5             6246      0.53%     91.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6             4999      0.43%     91.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7            47048      4.03%     95.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8            51756      4.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      1168819                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.093002                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.030611                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 570253725600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 570253725600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              189592                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads           43640                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses           24                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation           23                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores          10771                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache            363                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF    467751600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles           2066                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles            93838                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles          833273                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles          235                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles            105425                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        133979                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts        1109990                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts          3404                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           113                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents           3061                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.fullRegistersEvents       120984                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands      1200338                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups             1506741                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups          1214043                       # Number of integer rename lookups
system.switch_cpus.rename.committedMaps       1084363                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps           115924                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing              39                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            403733                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                  2019596                       # The number of ROB reads
system.switch_cpus.rob.writes                 2232182                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          1000000                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps            1000000                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp             36593                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         8850                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        28413                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2273                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             1435                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              720                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             720                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           328                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        36266                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          975                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       110828                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                111803                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        82816                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      9451776                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                9534592                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            3795                       # Total snoops (count)
system.tol2bus.snoopTraffic                     11136                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            41109                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000049                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006975                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  41107    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              41109                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 570253725600                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           89274400                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             19.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            650000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          73960798                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            15.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               573049235200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 404354                       # Simulator instruction rate (inst/s)
host_mem_usage                               16976268                       # Number of bytes of host memory used
host_op_rate                                   404359                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    27.20                       # Real time elapsed on the host
host_tick_rate                              102760926                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000027                       # Number of instructions simulated
sim_ops                                      11000193                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002796                       # Number of seconds simulated
sim_ticks                                  2795509600                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     3                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        20018                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         40854                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           4379112                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4387005                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              10000168                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.698877                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.698877                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                    8684                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        15948                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1492288                       # Number of branches executed
system.switch_cpus.iew.exec_nop                   751                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.486292                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5102928                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             610138                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          325030                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4811425                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           12                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       687015                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     11223059                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4492790                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        33447                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      10387356                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            430                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          15788                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles           989                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          528                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         5893                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        10055                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          11122564                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              10340637                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.736768                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           8194751                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.479607                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               10350628                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         10920351                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8248811                       # number of integer regfile writes
system.switch_cpus.ipc                       1.430866                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.430866                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            2      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       5285763     50.72%     50.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            1      0.00%     50.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     50.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            4      0.00%     50.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     50.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     50.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     50.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     50.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     50.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     50.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     50.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     50.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     50.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     50.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     50.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            4      0.00%     50.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     50.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     50.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     50.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     50.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     50.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     50.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     50.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     50.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     50.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     50.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     50.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     50.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     50.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     50.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     50.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     50.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     50.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     50.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     50.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     50.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     50.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     50.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     50.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     50.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     50.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     50.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     50.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     50.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     50.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4517838     43.35%     94.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       617193      5.92%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       10420806                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             4764635                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.457223                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          512289     10.75%     10.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     10.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        4232347     88.83%     99.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         19999      0.42%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15185410                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     32673613                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     10340614                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     12444827                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           11222296                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          10420806                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           12                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1222046                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        87342                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1332011                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      6980090                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.492933                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.209296                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2161220     30.96%     30.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1196888     17.15%     48.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1732343     24.82%     72.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1799324     25.78%     98.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        90315      1.29%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      6980090                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.491078                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses             29                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads           63                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses           23                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes           50                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads      1987317                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       193733                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4811425                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       687015                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        22363336                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              8                       # number of misc regfile writes
system.switch_cpus.numCycles                  6988774                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      99                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads               19                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes              18                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       238749                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          324                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       477574                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            324                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data      2964271                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2964271                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2964271                       # number of overall hits
system.cpu.dcache.overall_hits::total         2964271                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data       452525                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         452525                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data       452525                       # number of overall misses
system.cpu.dcache.overall_misses::total        452525                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   5554818772                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5554818772                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   5554818772                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5554818772                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      3416796                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3416796                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3416796                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3416796                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.132441                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.132441                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.132441                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.132441                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 12275.164404                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12275.164404                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 12275.164404                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12275.164404                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          859                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        53565                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               151                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            2564                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     5.688742                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    20.891186                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       238344                       # number of writebacks
system.cpu.dcache.writebacks::total            238344                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       214181                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       214181                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       214181                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       214181                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       238344                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       238344                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       238344                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       238344                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   2709871578                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2709871578                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   2709871578                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2709871578                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.069757                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.069757                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.069757                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.069757                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 11369.581689                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11369.581689                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 11369.581689                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11369.581689                       # average overall mshr miss latency
system.cpu.dcache.replacements                 238344                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2391695                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2391695                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       437579                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        437579                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   5309768400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5309768400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2829274                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2829274                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.154661                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.154661                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 12134.422356                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12134.422356                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       206570                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       206570                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       231009                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       231009                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   2573831600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2573831600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.081650                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.081650                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 11141.694047                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11141.694047                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       572576                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         572576                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        14946                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        14946                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    245050372                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    245050372                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       587522                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587522                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.025439                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025439                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 16395.716044                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 16395.716044                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         7611                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         7611                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         7335                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         7335                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    136039978                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    136039978                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.012485                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012485                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 18546.690934                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 18546.690934                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2795509600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  128                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3203390                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            238472                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.432982                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data          128                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3655140                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3655140                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2795509600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2795509600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2795509600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2795509600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2795509600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      1239721                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1239721                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1239721                       # number of overall hits
system.cpu.icache.overall_hits::total         1239721                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst          605                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            605                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst          605                       # number of overall misses
system.cpu.icache.overall_misses::total           605                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     15817198                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     15817198                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     15817198                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     15817198                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      1240326                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1240326                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1240326                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1240326                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000488                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000488                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000488                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000488                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 26144.128926                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 26144.128926                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 26144.128926                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 26144.128926                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         4581                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                56                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    81.803571                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          405                       # number of writebacks
system.cpu.icache.writebacks::total               405                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          124                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          124                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          124                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          124                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          481                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          481                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          481                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          481                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     11146798                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11146798                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     11146798                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11146798                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000388                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000388                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000388                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000388                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 23174.216216                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23174.216216                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 23174.216216                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23174.216216                       # average overall mshr miss latency
system.cpu.icache.replacements                    405                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1239721                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1239721                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          605                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           605                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     15817198                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     15817198                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1240326                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1240326                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000488                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000488                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 26144.128926                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 26144.128926                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          124                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          124                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          481                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          481                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     11146798                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11146798                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000388                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000388                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 23174.216216                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23174.216216                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2795509600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            70.084404                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1403069                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               490                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2863.406122                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.565632                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    69.518772                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.002209                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.271558                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.273767                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           85                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           85                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.332031                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1240807                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1240807                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2795509600                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2795509600                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2795509600                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2795509600                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2795509600                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   2795509600                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst          381                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       224674                       # number of demand (read+write) hits
system.l2.demand_hits::total                   225055                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          381                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       224674                       # number of overall hits
system.l2.overall_hits::total                  225055                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          100                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        13670                       # number of demand (read+write) misses
system.l2.demand_misses::total                  13770                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          100                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        13670                       # number of overall misses
system.l2.overall_misses::total                 13770                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      7530400                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   1098991200                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1106521600                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      7530400                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   1098991200                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1106521600                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          481                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       238344                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               238825                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          481                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       238344                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              238825                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.207900                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.057354                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.057657                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.207900                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.057354                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.057657                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        75304                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 80394.381858                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80357.414670                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        75304                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 80394.381858                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80357.414670                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      7250                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                1901                       # number of writebacks
system.l2.writebacks::total                      1901                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst          100                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        13663                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             13763                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         7397                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          100                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        13663                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            21160                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      7038600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   1031645800                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1038684400                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    467989999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      7038600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   1031645800                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1506674399                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.207900                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.057325                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.057628                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.207900                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.057325                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.088600                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        70386                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 75506.535900                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75469.330815                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 63267.540760                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        70386                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 75506.535900                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71203.894093                       # average overall mshr miss latency
system.l2.replacements                          20018                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        42079                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            42079                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        42079                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        42079                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       196670                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           196670                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       196670                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       196670                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         7397                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           7397                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    467989999                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    467989999                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 63267.540760                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 63267.540760                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         6469                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6469                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         1024                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1024                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     81068000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      81068000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         7493                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7493                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.136661                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.136661                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 79167.968750                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79167.968750                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data            3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         1021                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1021                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     75942400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     75942400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.136261                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.136261                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 74380.411361                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74380.411361                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          381                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                381                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          100                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              100                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      7530400                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      7530400                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          481                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            481                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.207900                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.207900                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        75304                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        75304                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          100                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          100                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      7038600                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      7038600                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.207900                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.207900                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        70386                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        70386                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       218205                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            218205                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        12646                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           12646                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   1017923200                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1017923200                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       230851                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        230851                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.054780                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.054780                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 80493.689704                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80493.689704                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        12642                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        12642                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    955703400                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    955703400                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.054763                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.054763                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75597.484575                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75597.484575                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2795509600                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                   33338                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               33338                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  2302                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2795509600                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3795.627706                       # Cycle average of tags in use
system.l2.tags.total_refs                      474108                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    249050                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.903666                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    3753.497120                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    42.130586                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.916381                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.010286                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.926667                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3973                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          540                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          928                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2319                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          186                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.969971                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    723393                       # Number of tag accesses
system.l2.tags.data_accesses                   723393                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2795509600                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      3776.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     14134.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       200.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     26437.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000817251932                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          213                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          213                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               62453                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3587                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       20836                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1901                       # Number of write requests accepted
system.mem_ctrls.readBursts                     41672                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3802                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    901                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    26                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.59                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.32                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 41672                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3802                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   15885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   16072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3003                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2813                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     654                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     634                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          213                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     167.276995                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     57.623217                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    465.948731                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           185     86.85%     86.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            7      3.29%     90.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            8      3.76%     93.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            7      3.29%     97.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.47%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            2      0.94%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.47%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.47%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.47%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           213                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          213                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.784038                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.727140                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.466715                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               55     25.82%     25.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      3.29%     29.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              122     57.28%     86.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      3.29%     89.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               15      7.04%     96.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      1.88%     98.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      1.41%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           213                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   57664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2667008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               243328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    954.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     87.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    2795432000                       # Total gap between requests
system.mem_ctrls.avgGap                     122946.39                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher       904576                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst        12800                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      1691968                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       242432                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 323581789.881887733936                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 4578771.612875162624                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 605244925.647903323174                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 86721934.347855567932                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        14146                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst          200                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        27326                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         3802                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    460987036                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      6450392                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data   1031126372                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  54193205090                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     32587.80                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     32251.96                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     37734.26                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  14253867.72                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.l2.prefetcher       905344                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst        12800                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      1748864                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2667008                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst        12800                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        12800                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       243328                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       243328                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher         7073                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst          100                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        13663                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          20836                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1901                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1901                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.l2.prefetcher    323856516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      4578772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    625597565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        954032853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      4578772                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      4578772                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     87042448                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        87042448                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     87042448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    323856516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      4578772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    625597565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1041075302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                40771                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                3788                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1970                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2160                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2046                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2366                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2453                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2134                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2172                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2372                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1754                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2176                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2234                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1917                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1365                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1866                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         9764                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2022                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          152                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          154                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          132                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          194                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          270                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          336                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          336                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          348                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          268                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          361                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          314                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          397                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           66                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          128                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          204                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          128                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               811898618                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             152972792                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1498563800                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                19913.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           36755.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               31537                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               3419                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            77.35                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.26                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         9602                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   296.998125                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   219.606148                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   276.107097                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           39      0.41%      0.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         5283     55.02%     55.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1903     19.82%     75.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          651      6.78%     82.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          390      4.06%     86.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          231      2.41%     88.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          131      1.36%     89.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          115      1.20%     91.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          859      8.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         9602                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2609344                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             242432                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              933.405487                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               86.721934                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.98                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.51                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               78.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2795509600                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    42079250.304000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    20775086.640000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   116969245.344000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  9778582.464000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 231414490.272001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 1068551890.559999                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 342651088.584000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1832219634.168000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   655.415254                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    758576348                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     93340000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1943593252                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    59094270.144000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    29157925.104000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   152874759.744000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  9493670.592000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 231414490.272001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 1367686889.183999                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 91105748.832000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  1940827753.872001                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   694.266174                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    188401009                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     93340000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2513768591                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2795509600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              19815                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1901                       # Transaction distribution
system.membus.trans_dist::CleanEvict            18117                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1021                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1021                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          19815                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        61690                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  61690                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2910336                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2910336                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             20836                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   20836    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               20836                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2795509600                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            70155289                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          193587535                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.9                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         1716520                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      1676326                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        15295                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       995615                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          995221                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.960426                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed             223                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            4                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            4                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            2                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      1187576                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls            3                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        15238                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      6673658                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.498534                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.806943                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      3506204     52.54%     52.54% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       758392     11.36%     63.90% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       115176      1.73%     65.63% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       163585      2.45%     68.08% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4      2130301     31.92%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      6673658                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000537                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       10000703                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             4879247                       # Number of memory references committed
system.switch_cpus.commit.loads               4291726                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1458815                       # Number of branches committed
system.switch_cpus.commit.vector                   18                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer             8541439                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls            20                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      5121448     51.21%     51.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%     51.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     51.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            3      0.00%     51.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     51.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     51.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            1      0.00%     51.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     51.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     51.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     51.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     51.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     51.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     51.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     51.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     51.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            4      0.00%     51.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     51.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     51.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     51.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     51.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     51.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     51.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     51.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     51.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     51.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     51.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     51.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     51.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     51.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     51.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     51.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     51.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     51.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     51.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     51.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     51.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     51.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     51.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     51.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     51.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     51.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     51.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     51.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     51.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     51.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     51.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      4291726     42.91%     94.13% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       587521      5.87%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     10000703                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples      2130301                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles           510239                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       4957017                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles            789279                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        707767                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          15788                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       942875                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            60                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       11408190                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts         55716                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2795509600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2795509600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles        21854                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               12077901                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             1716520                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       995444                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               6940958                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles           31692                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles          850                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles          169                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles          413                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           1240337                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes           394                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      6980090                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.730965                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.755285                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          4521723     64.78%     64.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           287530      4.12%     68.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           183870      2.63%     71.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           308365      4.42%     75.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           440212      6.31%     82.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           110006      1.58%     83.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           318014      4.56%     88.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           199999      2.87%     91.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8           610371      8.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      6980090                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.245611                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.728186                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2795509600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2795509600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads             1641887                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          519657                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses           61                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          528                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores          99491                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache           2478                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   2795509600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          15788                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles           919945                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         3393382                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         3160                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           1071964                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       1575851                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       11254431                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts         32534                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1865                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         659436                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents           1280                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents       922097                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     13708941                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            16630279                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         11866667                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups               35                       # Number of vector rename lookups
system.switch_cpus.rename.committedMaps      12266146                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          1442677                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing             106                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            6                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           4189231                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 15731168                       # The number of ROB reads
system.switch_cpus.rob.writes                22683227                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000002                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           10000168                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp            231332                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        43980                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       196670                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           18117                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             9036                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7493                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7493                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           481                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       230851                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1367                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       715032                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                716399                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       113408                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     61016064                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               61129472                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           29054                       # Total snoops (count)
system.tol2bus.snoopTraffic                    243328                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           267879                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001210                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.034757                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 267555     99.88%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    324      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             267879                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2795509600                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          573028000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             20.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            962000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         476688798                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            17.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
