INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MJ/Documents/Vivado/pipelined-RV32IMC/pipelined-RV32IMC.sim/sim_1/impl/timing/xsim/tb_top_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-311] analyzing module pipereg_exe_mem
INFO: [VRFC 10-311] analyzing module pipereg_id_exe
INFO: [VRFC 10-311] analyzing module pipereg_if_id
INFO: [VRFC 10-311] analyzing module pipereg_mem_wb
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/MJ/Documents/Vivado/pipelined-RV32IMC/pipelined-RV32IMC.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-311] analyzing module answerkey
