// Seed: 2145298533
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input  id_1,
    output id_2,
    input  id_3,
    input  id_4,
    input  id_5,
    input  id_6,
    input  id_7
);
  logic id_8;
  logic id_9;
  assign id_0[1] = 1 - 1;
  type_12(
      (id_6), id_5, 1, 1'b0
  );
  type_13 id_10 (
      .id_0(1),
      .id_1(id_1 & 1),
      .id_2(id_4)
  );
endmodule
