ARM GAS  C:\Users\master\AppData\Local\Temp\ccosCJ8h.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.eabi_attribute 28, 1
   5              		.fpu fpv4-sp-d16
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.thumb
  16              		.syntax unified
  17              		.file	"main.c"
  18              		.text
  19              	.Ltext0:
  20              		.cfi_sections	.debug_frame
  21              		.section	.text.MX_GPIO_Init,"ax",%progbits
  22              		.align	2
  23              		.thumb
  24              		.thumb_func
  26              	MX_GPIO_Init:
  27              	.LFB134:
  28              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/main.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/main.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** #include "mysetp.h"
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** 
ARM GAS  C:\Users\master\AppData\Local\Temp\ccosCJ8h.s 			page 2


  31:Core/Src/main.c **** /* USER CODE END PTD */
  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  44:Core/Src/main.c **** DMA_HandleTypeDef hdma_spi1_tx;
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* USER CODE BEGIN PV */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* USER CODE END PV */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  51:Core/Src/main.c **** void SystemClock_Config(void);
  52:Core/Src/main.c **** static void MX_GPIO_Init(void);
  53:Core/Src/main.c **** static void MX_SPI1_Init(void);
  54:Core/Src/main.c **** static void MX_DMA_Init(void);
  55:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* USER CODE END PFP */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  60:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* USER CODE END 0 */
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /**
  65:Core/Src/main.c ****   * @brief  The application entry point.
  66:Core/Src/main.c ****   * @retval int
  67:Core/Src/main.c ****   */
  68:Core/Src/main.c **** int main(void)
  69:Core/Src/main.c **** {
  70:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c ****   /* USER CODE END 1 */
  73:Core/Src/main.c **** 
  74:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  75:Core/Src/main.c **** 
  76:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  77:Core/Src/main.c ****   HAL_Init();
  78:Core/Src/main.c **** 
  79:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* USER CODE END Init */
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* Configure the system clock */
  84:Core/Src/main.c ****   SystemClock_Config();
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  87:Core/Src/main.c **** 
ARM GAS  C:\Users\master\AppData\Local\Temp\ccosCJ8h.s 			page 3


  88:Core/Src/main.c ****   /* USER CODE END SysInit */
  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****   /* Initialize all configured peripherals */
  91:Core/Src/main.c ****   MX_GPIO_Init();
  92:Core/Src/main.c ****   MX_SPI1_Init();
  93:Core/Src/main.c ****   MX_DMA_Init();
  94:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****   /* USER CODE END 2 */
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****   /* Infinite loop */
  99:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 100:Core/Src/main.c ****   while (1)
 101:Core/Src/main.c ****   {
 102:Core/Src/main.c ****     /* USER CODE END WHILE */
 103:Core/Src/main.c **** 
 104:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 105:Core/Src/main.c ****     while (1)
 106:Core/Src/main.c ****     {
 107:Core/Src/main.c ****             setp();
 108:Core/Src/main.c ****     }
 109:Core/Src/main.c ****     
 110:Core/Src/main.c ****     
 111:Core/Src/main.c ****   }
 112:Core/Src/main.c ****   /* USER CODE END 3 */
 113:Core/Src/main.c **** }
 114:Core/Src/main.c **** 
 115:Core/Src/main.c **** /**
 116:Core/Src/main.c ****   * @brief System Clock Configuration
 117:Core/Src/main.c ****   * @retval None
 118:Core/Src/main.c ****   */
 119:Core/Src/main.c **** void SystemClock_Config(void)
 120:Core/Src/main.c **** {
 121:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 122:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 123:Core/Src/main.c **** 
 124:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 125:Core/Src/main.c ****   */
 126:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 127:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 128:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 129:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 130:Core/Src/main.c ****   */
 131:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 132:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 133:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 134:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 135:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 25;
 136:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
 137:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 138:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 139:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 140:Core/Src/main.c ****   {
 141:Core/Src/main.c ****     Error_Handler();
 142:Core/Src/main.c ****   }
 143:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 144:Core/Src/main.c ****   */
ARM GAS  C:\Users\master\AppData\Local\Temp\ccosCJ8h.s 			page 4


 145:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 146:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 147:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 148:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 149:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 150:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 151:Core/Src/main.c **** 
 152:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 153:Core/Src/main.c ****   {
 154:Core/Src/main.c ****     Error_Handler();
 155:Core/Src/main.c ****   }
 156:Core/Src/main.c **** }
 157:Core/Src/main.c **** 
 158:Core/Src/main.c **** /**
 159:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 160:Core/Src/main.c ****   * @param None
 161:Core/Src/main.c ****   * @retval None
 162:Core/Src/main.c ****   */
 163:Core/Src/main.c **** static void MX_SPI1_Init(void)
 164:Core/Src/main.c **** {
 165:Core/Src/main.c **** 
 166:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 167:Core/Src/main.c **** 
 168:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 169:Core/Src/main.c **** 
 170:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 171:Core/Src/main.c **** 
 172:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 173:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 174:Core/Src/main.c ****   hspi1.Instance = SPI1;
 175:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 176:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 177:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 178:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 179:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 180:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 181:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 182:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 183:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 184:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 185:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 186:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 187:Core/Src/main.c ****   {
 188:Core/Src/main.c ****     Error_Handler();
 189:Core/Src/main.c ****   }
 190:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 191:Core/Src/main.c **** 
 192:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 193:Core/Src/main.c **** 
 194:Core/Src/main.c **** }
 195:Core/Src/main.c **** 
 196:Core/Src/main.c **** /**
 197:Core/Src/main.c ****   * Enable DMA controller clock
 198:Core/Src/main.c ****   */
 199:Core/Src/main.c **** static void MX_DMA_Init(void)
 200:Core/Src/main.c **** {
 201:Core/Src/main.c **** 
ARM GAS  C:\Users\master\AppData\Local\Temp\ccosCJ8h.s 			page 5


 202:Core/Src/main.c ****   /* DMA controller clock enable */
 203:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 204:Core/Src/main.c **** 
 205:Core/Src/main.c ****   /* DMA interrupt init */
 206:Core/Src/main.c ****   /* DMA2_Stream3_IRQn interrupt configuration */
 207:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 208:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 209:Core/Src/main.c **** 
 210:Core/Src/main.c **** }
 211:Core/Src/main.c **** 
 212:Core/Src/main.c **** /**
 213:Core/Src/main.c ****   * @brief GPIO Initialization Function
 214:Core/Src/main.c ****   * @param None
 215:Core/Src/main.c ****   * @retval None
 216:Core/Src/main.c ****   */
 217:Core/Src/main.c **** static void MX_GPIO_Init(void)
 218:Core/Src/main.c **** {
  29              		.loc 1 218 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 40
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 24
  36              		.cfi_offset 4, -24
  37              		.cfi_offset 5, -20
  38              		.cfi_offset 6, -16
  39              		.cfi_offset 7, -12
  40              		.cfi_offset 8, -8
  41              		.cfi_offset 14, -4
  42 0004 8AB0     		sub	sp, sp, #40
  43              	.LCFI1:
  44              		.cfi_def_cfa_offset 64
 219:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  45              		.loc 1 219 0
  46 0006 0024     		movs	r4, #0
  47 0008 0594     		str	r4, [sp, #20]
  48 000a 0694     		str	r4, [sp, #24]
  49 000c 0794     		str	r4, [sp, #28]
  50 000e 0894     		str	r4, [sp, #32]
  51 0010 0994     		str	r4, [sp, #36]
  52              	.LBB4:
 220:Core/Src/main.c **** 
 221:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 222:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  53              		.loc 1 222 0
  54 0012 0194     		str	r4, [sp, #4]
  55 0014 304B     		ldr	r3, .L3
  56 0016 1A6B     		ldr	r2, [r3, #48]
  57 0018 42F00402 		orr	r2, r2, #4
  58 001c 1A63     		str	r2, [r3, #48]
  59 001e 1A6B     		ldr	r2, [r3, #48]
  60 0020 02F00402 		and	r2, r2, #4
  61 0024 0192     		str	r2, [sp, #4]
  62 0026 019A     		ldr	r2, [sp, #4]
  63              	.LBE4:
  64              	.LBB5:
ARM GAS  C:\Users\master\AppData\Local\Temp\ccosCJ8h.s 			page 6


 223:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  65              		.loc 1 223 0
  66 0028 0294     		str	r4, [sp, #8]
  67 002a 1A6B     		ldr	r2, [r3, #48]
  68 002c 42F08002 		orr	r2, r2, #128
  69 0030 1A63     		str	r2, [r3, #48]
  70 0032 1A6B     		ldr	r2, [r3, #48]
  71 0034 02F08002 		and	r2, r2, #128
  72 0038 0292     		str	r2, [sp, #8]
  73 003a 029A     		ldr	r2, [sp, #8]
  74              	.LBE5:
  75              	.LBB6:
 224:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  76              		.loc 1 224 0
  77 003c 0394     		str	r4, [sp, #12]
  78 003e 1A6B     		ldr	r2, [r3, #48]
  79 0040 42F00102 		orr	r2, r2, #1
  80 0044 1A63     		str	r2, [r3, #48]
  81 0046 1A6B     		ldr	r2, [r3, #48]
  82 0048 02F00102 		and	r2, r2, #1
  83 004c 0392     		str	r2, [sp, #12]
  84 004e 039A     		ldr	r2, [sp, #12]
  85              	.LBE6:
  86              	.LBB7:
 225:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  87              		.loc 1 225 0
  88 0050 0494     		str	r4, [sp, #16]
  89 0052 1A6B     		ldr	r2, [r3, #48]
  90 0054 42F00202 		orr	r2, r2, #2
  91 0058 1A63     		str	r2, [r3, #48]
  92 005a 1B6B     		ldr	r3, [r3, #48]
  93 005c 03F00203 		and	r3, r3, #2
  94 0060 0493     		str	r3, [sp, #16]
  95 0062 049B     		ldr	r3, [sp, #16]
  96              	.LBE7:
 226:Core/Src/main.c **** 
 227:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 228:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
  97              		.loc 1 228 0
  98 0064 1D4E     		ldr	r6, .L3+4
  99 0066 2246     		mov	r2, r4
 100 0068 4FF40051 		mov	r1, #8192
 101 006c 3046     		mov	r0, r6
 102 006e FFF7FEFF 		bl	HAL_GPIO_WritePin
 103              	.LVL0:
 229:Core/Src/main.c **** 
 230:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 231:Core/Src/main.c ****   HAL_GPIO_WritePin(OLED_DC_GPIO_Port, OLED_DC_Pin, GPIO_PIN_RESET);
 104              		.loc 1 231 0
 105 0072 DFF87080 		ldr	r8, .L3+12
 106 0076 2246     		mov	r2, r4
 107 0078 4021     		movs	r1, #64
 108 007a 4046     		mov	r0, r8
 109 007c FFF7FEFF 		bl	HAL_GPIO_WritePin
 110              	.LVL1:
 232:Core/Src/main.c **** 
 233:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
ARM GAS  C:\Users\master\AppData\Local\Temp\ccosCJ8h.s 			page 7


 234:Core/Src/main.c ****   HAL_GPIO_WritePin(OLED_RST_GPIO_Port, OLED_RST_Pin, GPIO_PIN_SET);
 111              		.loc 1 234 0
 112 0080 174D     		ldr	r5, .L3+8
 113 0082 0122     		movs	r2, #1
 114 0084 1146     		mov	r1, r2
 115 0086 2846     		mov	r0, r5
 116 0088 FFF7FEFF 		bl	HAL_GPIO_WritePin
 117              	.LVL2:
 235:Core/Src/main.c **** 
 236:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 237:Core/Src/main.c ****   HAL_GPIO_WritePin(OLED_CS_GPIO_Port, OLED_CS_Pin, GPIO_PIN_RESET);
 118              		.loc 1 237 0
 119 008c 2246     		mov	r2, r4
 120 008e 0221     		movs	r1, #2
 121 0090 2846     		mov	r0, r5
 122 0092 FFF7FEFF 		bl	HAL_GPIO_WritePin
 123              	.LVL3:
 238:Core/Src/main.c **** 
 239:Core/Src/main.c ****   /*Configure GPIO pin : PC13 */
 240:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_13;
 124              		.loc 1 240 0
 125 0096 4FF40053 		mov	r3, #8192
 126 009a 0593     		str	r3, [sp, #20]
 241:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 127              		.loc 1 241 0
 128 009c 0127     		movs	r7, #1
 129 009e 0697     		str	r7, [sp, #24]
 242:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 130              		.loc 1 242 0
 131 00a0 0794     		str	r4, [sp, #28]
 243:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 132              		.loc 1 243 0
 133 00a2 0894     		str	r4, [sp, #32]
 244:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 134              		.loc 1 244 0
 135 00a4 05A9     		add	r1, sp, #20
 136 00a6 3046     		mov	r0, r6
 137 00a8 FFF7FEFF 		bl	HAL_GPIO_Init
 138              	.LVL4:
 245:Core/Src/main.c **** 
 246:Core/Src/main.c ****   /*Configure GPIO pin : OLED_DC_Pin */
 247:Core/Src/main.c ****   GPIO_InitStruct.Pin = OLED_DC_Pin;
 139              		.loc 1 247 0
 140 00ac 4023     		movs	r3, #64
 141 00ae 0593     		str	r3, [sp, #20]
 248:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 142              		.loc 1 248 0
 143 00b0 0697     		str	r7, [sp, #24]
 249:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 144              		.loc 1 249 0
 145 00b2 0794     		str	r4, [sp, #28]
 250:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 146              		.loc 1 250 0
 147 00b4 0326     		movs	r6, #3
 148 00b6 0896     		str	r6, [sp, #32]
 251:Core/Src/main.c ****   HAL_GPIO_Init(OLED_DC_GPIO_Port, &GPIO_InitStruct);
 149              		.loc 1 251 0
ARM GAS  C:\Users\master\AppData\Local\Temp\ccosCJ8h.s 			page 8


 150 00b8 05A9     		add	r1, sp, #20
 151 00ba 4046     		mov	r0, r8
 152 00bc FFF7FEFF 		bl	HAL_GPIO_Init
 153              	.LVL5:
 252:Core/Src/main.c **** 
 253:Core/Src/main.c ****   /*Configure GPIO pins : OLED_RST_Pin OLED_CS_Pin */
 254:Core/Src/main.c ****   GPIO_InitStruct.Pin = OLED_RST_Pin|OLED_CS_Pin;
 154              		.loc 1 254 0
 155 00c0 0596     		str	r6, [sp, #20]
 255:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 156              		.loc 1 255 0
 157 00c2 0697     		str	r7, [sp, #24]
 256:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 158              		.loc 1 256 0
 159 00c4 0794     		str	r4, [sp, #28]
 257:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 160              		.loc 1 257 0
 161 00c6 0896     		str	r6, [sp, #32]
 258:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 162              		.loc 1 258 0
 163 00c8 05A9     		add	r1, sp, #20
 164 00ca 2846     		mov	r0, r5
 165 00cc FFF7FEFF 		bl	HAL_GPIO_Init
 166              	.LVL6:
 259:Core/Src/main.c **** 
 260:Core/Src/main.c **** }
 167              		.loc 1 260 0
 168 00d0 0AB0     		add	sp, sp, #40
 169              	.LCFI2:
 170              		.cfi_def_cfa_offset 24
 171              		@ sp needed
 172 00d2 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 173              	.L4:
 174 00d6 00BF     		.align	2
 175              	.L3:
 176 00d8 00380240 		.word	1073887232
 177 00dc 00080240 		.word	1073874944
 178 00e0 00040240 		.word	1073873920
 179 00e4 00000240 		.word	1073872896
 180              		.cfi_endproc
 181              	.LFE134:
 183              		.section	.text.MX_DMA_Init,"ax",%progbits
 184              		.align	2
 185              		.thumb
 186              		.thumb_func
 188              	MX_DMA_Init:
 189              	.LFB133:
 200:Core/Src/main.c **** 
 190              		.loc 1 200 0
 191              		.cfi_startproc
 192              		@ args = 0, pretend = 0, frame = 8
 193              		@ frame_needed = 0, uses_anonymous_args = 0
 194 0000 00B5     		push	{lr}
 195              	.LCFI3:
 196              		.cfi_def_cfa_offset 4
 197              		.cfi_offset 14, -4
 198 0002 83B0     		sub	sp, sp, #12
ARM GAS  C:\Users\master\AppData\Local\Temp\ccosCJ8h.s 			page 9


 199              	.LCFI4:
 200              		.cfi_def_cfa_offset 16
 201              	.LBB8:
 203:Core/Src/main.c **** 
 202              		.loc 1 203 0
 203 0004 0021     		movs	r1, #0
 204 0006 0191     		str	r1, [sp, #4]
 205 0008 094B     		ldr	r3, .L7
 206 000a 1A6B     		ldr	r2, [r3, #48]
 207 000c 42F48002 		orr	r2, r2, #4194304
 208 0010 1A63     		str	r2, [r3, #48]
 209 0012 1B6B     		ldr	r3, [r3, #48]
 210 0014 03F48003 		and	r3, r3, #4194304
 211 0018 0193     		str	r3, [sp, #4]
 212 001a 019B     		ldr	r3, [sp, #4]
 213              	.LBE8:
 207:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 214              		.loc 1 207 0
 215 001c 0A46     		mov	r2, r1
 216 001e 3B20     		movs	r0, #59
 217 0020 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 218              	.LVL7:
 208:Core/Src/main.c **** 
 219              		.loc 1 208 0
 220 0024 3B20     		movs	r0, #59
 221 0026 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 222              	.LVL8:
 210:Core/Src/main.c **** 
 223              		.loc 1 210 0
 224 002a 03B0     		add	sp, sp, #12
 225              	.LCFI5:
 226              		.cfi_def_cfa_offset 4
 227              		@ sp needed
 228 002c 5DF804FB 		ldr	pc, [sp], #4
 229              	.L8:
 230              		.align	2
 231              	.L7:
 232 0030 00380240 		.word	1073887232
 233              		.cfi_endproc
 234              	.LFE133:
 236              		.section	.text.Error_Handler,"ax",%progbits
 237              		.align	2
 238              		.global	Error_Handler
 239              		.thumb
 240              		.thumb_func
 242              	Error_Handler:
 243              	.LFB135:
 261:Core/Src/main.c **** 
 262:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 263:Core/Src/main.c **** 
 264:Core/Src/main.c **** /* USER CODE END 4 */
 265:Core/Src/main.c **** 
 266:Core/Src/main.c **** /**
 267:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 268:Core/Src/main.c ****   * @retval None
 269:Core/Src/main.c ****   */
 270:Core/Src/main.c **** void Error_Handler(void)
ARM GAS  C:\Users\master\AppData\Local\Temp\ccosCJ8h.s 			page 10


 271:Core/Src/main.c **** {
 244              		.loc 1 271 0
 245              		.cfi_startproc
 246              		@ Volatile: function does not return.
 247              		@ args = 0, pretend = 0, frame = 0
 248              		@ frame_needed = 0, uses_anonymous_args = 0
 249              		@ link register save eliminated.
 250              	.LBB9:
 251              	.LBB10:
 252              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
ARM GAS  C:\Users\master\AppData\Local\Temp\ccosCJ8h.s 			page 11


  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
ARM GAS  C:\Users\master\AppData\Local\Temp\ccosCJ8h.s 			page 12


 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 253              		.loc 2 142 0
 254              		.syntax unified
 255              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 256 0000 72B6     		cpsid i
 257              	@ 0 "" 2
 258              		.thumb
 259              		.syntax unified
 260              	.L10:
 261 0002 FEE7     		b	.L10
 262              	.LBE10:
 263              	.LBE9:
 264              		.cfi_endproc
 265              	.LFE135:
 267              		.section	.text.MX_SPI1_Init,"ax",%progbits
 268              		.align	2
 269              		.thumb
 270              		.thumb_func
 272              	MX_SPI1_Init:
 273              	.LFB132:
ARM GAS  C:\Users\master\AppData\Local\Temp\ccosCJ8h.s 			page 13


 164:Core/Src/main.c **** 
 274              		.loc 1 164 0
 275              		.cfi_startproc
 276              		@ args = 0, pretend = 0, frame = 0
 277              		@ frame_needed = 0, uses_anonymous_args = 0
 278 0000 08B5     		push	{r3, lr}
 279              	.LCFI6:
 280              		.cfi_def_cfa_offset 8
 281              		.cfi_offset 3, -8
 282              		.cfi_offset 14, -4
 174:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 283              		.loc 1 174 0
 284 0002 0D48     		ldr	r0, .L14
 285 0004 0D4B     		ldr	r3, .L14+4
 286 0006 0360     		str	r3, [r0]
 175:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 287              		.loc 1 175 0
 288 0008 4FF48273 		mov	r3, #260
 289 000c 4360     		str	r3, [r0, #4]
 176:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 290              		.loc 1 176 0
 291 000e 0023     		movs	r3, #0
 292 0010 8360     		str	r3, [r0, #8]
 177:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 293              		.loc 1 177 0
 294 0012 C360     		str	r3, [r0, #12]
 178:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 295              		.loc 1 178 0
 296 0014 0361     		str	r3, [r0, #16]
 179:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 297              		.loc 1 179 0
 298 0016 4361     		str	r3, [r0, #20]
 180:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 299              		.loc 1 180 0
 300 0018 4FF40072 		mov	r2, #512
 301 001c 8261     		str	r2, [r0, #24]
 181:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 302              		.loc 1 181 0
 303 001e C361     		str	r3, [r0, #28]
 182:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 304              		.loc 1 182 0
 305 0020 0362     		str	r3, [r0, #32]
 183:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 306              		.loc 1 183 0
 307 0022 4362     		str	r3, [r0, #36]
 184:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 308              		.loc 1 184 0
 309 0024 8362     		str	r3, [r0, #40]
 185:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 310              		.loc 1 185 0
 311 0026 0A23     		movs	r3, #10
 312 0028 C362     		str	r3, [r0, #44]
 186:Core/Src/main.c ****   {
 313              		.loc 1 186 0
 314 002a FFF7FEFF 		bl	HAL_SPI_Init
 315              	.LVL9:
 316 002e 08B1     		cbz	r0, .L11
ARM GAS  C:\Users\master\AppData\Local\Temp\ccosCJ8h.s 			page 14


 188:Core/Src/main.c ****   }
 317              		.loc 1 188 0
 318 0030 FFF7FEFF 		bl	Error_Handler
 319              	.LVL10:
 320              	.L11:
 321 0034 08BD     		pop	{r3, pc}
 322              	.L15:
 323 0036 00BF     		.align	2
 324              	.L14:
 325 0038 00000000 		.word	hspi1
 326 003c 00300140 		.word	1073819648
 327              		.cfi_endproc
 328              	.LFE132:
 330              		.section	.text.SystemClock_Config,"ax",%progbits
 331              		.align	2
 332              		.global	SystemClock_Config
 333              		.thumb
 334              		.thumb_func
 336              	SystemClock_Config:
 337              	.LFB131:
 120:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 338              		.loc 1 120 0
 339              		.cfi_startproc
 340              		@ args = 0, pretend = 0, frame = 80
 341              		@ frame_needed = 0, uses_anonymous_args = 0
 342 0000 00B5     		push	{lr}
 343              	.LCFI7:
 344              		.cfi_def_cfa_offset 4
 345              		.cfi_offset 14, -4
 346 0002 95B0     		sub	sp, sp, #84
 347              	.LCFI8:
 348              		.cfi_def_cfa_offset 88
 121:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 349              		.loc 1 121 0
 350 0004 3022     		movs	r2, #48
 351 0006 0021     		movs	r1, #0
 352 0008 08A8     		add	r0, sp, #32
 353 000a FFF7FEFF 		bl	memset
 354              	.LVL11:
 122:Core/Src/main.c **** 
 355              		.loc 1 122 0
 356 000e 0023     		movs	r3, #0
 357 0010 0393     		str	r3, [sp, #12]
 358 0012 0493     		str	r3, [sp, #16]
 359 0014 0593     		str	r3, [sp, #20]
 360 0016 0693     		str	r3, [sp, #24]
 361 0018 0793     		str	r3, [sp, #28]
 362              	.LBB11:
 126:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 363              		.loc 1 126 0
 364 001a 0193     		str	r3, [sp, #4]
 365 001c 204A     		ldr	r2, .L20
 366 001e 116C     		ldr	r1, [r2, #64]
 367 0020 41F08051 		orr	r1, r1, #268435456
 368 0024 1164     		str	r1, [r2, #64]
 369 0026 126C     		ldr	r2, [r2, #64]
 370 0028 02F08052 		and	r2, r2, #268435456
ARM GAS  C:\Users\master\AppData\Local\Temp\ccosCJ8h.s 			page 15


 371 002c 0192     		str	r2, [sp, #4]
 372 002e 019A     		ldr	r2, [sp, #4]
 373              	.LBE11:
 374              	.LBB12:
 127:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 375              		.loc 1 127 0
 376 0030 0293     		str	r3, [sp, #8]
 377 0032 1C4A     		ldr	r2, .L20+4
 378 0034 1368     		ldr	r3, [r2]
 379 0036 23F44043 		bic	r3, r3, #49152
 380 003a 43F40043 		orr	r3, r3, #32768
 381 003e 1360     		str	r3, [r2]
 382 0040 1368     		ldr	r3, [r2]
 383 0042 03F44043 		and	r3, r3, #49152
 384 0046 0293     		str	r3, [sp, #8]
 385 0048 029B     		ldr	r3, [sp, #8]
 386              	.LBE12:
 131:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 387              		.loc 1 131 0
 388 004a 0123     		movs	r3, #1
 389 004c 0893     		str	r3, [sp, #32]
 132:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 390              		.loc 1 132 0
 391 004e 4FF48033 		mov	r3, #65536
 392 0052 0993     		str	r3, [sp, #36]
 133:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 393              		.loc 1 133 0
 394 0054 0223     		movs	r3, #2
 395 0056 0E93     		str	r3, [sp, #56]
 134:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 25;
 396              		.loc 1 134 0
 397 0058 4FF48002 		mov	r2, #4194304
 398 005c 0F92     		str	r2, [sp, #60]
 135:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
 399              		.loc 1 135 0
 400 005e 1922     		movs	r2, #25
 401 0060 1092     		str	r2, [sp, #64]
 136:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 402              		.loc 1 136 0
 403 0062 A822     		movs	r2, #168
 404 0064 1192     		str	r2, [sp, #68]
 137:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 405              		.loc 1 137 0
 406 0066 1293     		str	r3, [sp, #72]
 138:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 407              		.loc 1 138 0
 408 0068 0423     		movs	r3, #4
 409 006a 1393     		str	r3, [sp, #76]
 139:Core/Src/main.c ****   {
 410              		.loc 1 139 0
 411 006c 08A8     		add	r0, sp, #32
 412 006e FFF7FEFF 		bl	HAL_RCC_OscConfig
 413              	.LVL12:
 414 0072 08B1     		cbz	r0, .L17
 141:Core/Src/main.c ****   }
 415              		.loc 1 141 0
 416 0074 FFF7FEFF 		bl	Error_Handler
ARM GAS  C:\Users\master\AppData\Local\Temp\ccosCJ8h.s 			page 16


 417              	.LVL13:
 418              	.L17:
 145:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 419              		.loc 1 145 0
 420 0078 0F23     		movs	r3, #15
 421 007a 0393     		str	r3, [sp, #12]
 147:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 422              		.loc 1 147 0
 423 007c 0221     		movs	r1, #2
 424 007e 0491     		str	r1, [sp, #16]
 148:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 425              		.loc 1 148 0
 426 0080 0023     		movs	r3, #0
 427 0082 0593     		str	r3, [sp, #20]
 149:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 428              		.loc 1 149 0
 429 0084 4FF48052 		mov	r2, #4096
 430 0088 0692     		str	r2, [sp, #24]
 150:Core/Src/main.c **** 
 431              		.loc 1 150 0
 432 008a 0793     		str	r3, [sp, #28]
 152:Core/Src/main.c ****   {
 433              		.loc 1 152 0
 434 008c 03A8     		add	r0, sp, #12
 435 008e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 436              	.LVL14:
 437 0092 08B1     		cbz	r0, .L16
 154:Core/Src/main.c ****   }
 438              		.loc 1 154 0
 439 0094 FFF7FEFF 		bl	Error_Handler
 440              	.LVL15:
 441              	.L16:
 156:Core/Src/main.c **** 
 442              		.loc 1 156 0
 443 0098 15B0     		add	sp, sp, #84
 444              	.LCFI9:
 445              		.cfi_def_cfa_offset 4
 446              		@ sp needed
 447 009a 5DF804FB 		ldr	pc, [sp], #4
 448              	.L21:
 449 009e 00BF     		.align	2
 450              	.L20:
 451 00a0 00380240 		.word	1073887232
 452 00a4 00700040 		.word	1073770496
 453              		.cfi_endproc
 454              	.LFE131:
 456              		.section	.text.main,"ax",%progbits
 457              		.align	2
 458              		.global	main
 459              		.thumb
 460              		.thumb_func
 462              	main:
 463              	.LFB130:
  69:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 464              		.loc 1 69 0
 465              		.cfi_startproc
 466              		@ Volatile: function does not return.
ARM GAS  C:\Users\master\AppData\Local\Temp\ccosCJ8h.s 			page 17


 467              		@ args = 0, pretend = 0, frame = 0
 468              		@ frame_needed = 0, uses_anonymous_args = 0
 469 0000 08B5     		push	{r3, lr}
 470              	.LCFI10:
 471              		.cfi_def_cfa_offset 8
 472              		.cfi_offset 3, -8
 473              		.cfi_offset 14, -4
  77:Core/Src/main.c **** 
 474              		.loc 1 77 0
 475 0002 FFF7FEFF 		bl	HAL_Init
 476              	.LVL16:
  84:Core/Src/main.c **** 
 477              		.loc 1 84 0
 478 0006 FFF7FEFF 		bl	SystemClock_Config
 479              	.LVL17:
  91:Core/Src/main.c ****   MX_SPI1_Init();
 480              		.loc 1 91 0
 481 000a FFF7FEFF 		bl	MX_GPIO_Init
 482              	.LVL18:
  92:Core/Src/main.c ****   MX_DMA_Init();
 483              		.loc 1 92 0
 484 000e FFF7FEFF 		bl	MX_SPI1_Init
 485              	.LVL19:
  93:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 486              		.loc 1 93 0
 487 0012 FFF7FEFF 		bl	MX_DMA_Init
 488              	.LVL20:
 489              	.L23:
 107:Core/Src/main.c ****     }
 490              		.loc 1 107 0 discriminator 1
 491 0016 FFF7FEFF 		bl	setp
 492              	.LVL21:
 493 001a FCE7     		b	.L23
 494              		.cfi_endproc
 495              	.LFE130:
 497              		.comm	hdma_spi1_tx,96,4
 498              		.comm	hspi1,88,4
 499              		.text
 500              	.Letext0:
 501              		.file 3 "c:\\program files (x86)\\gnu tools arm embedded\\5.4 2016q3\\arm-none-eabi\\include\\mach
 502              		.file 4 "c:\\program files (x86)\\gnu tools arm embedded\\5.4 2016q3\\arm-none-eabi\\include\\sys\
 503              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xc.h"
 504              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 505              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 506              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 507              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 508              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 509              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 510              		.file 12 "Drivers/CMSIS/Include/core_cm4.h"
 511              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 512              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 513              		.file 15 "Core/Inc/mysetp.h"
ARM GAS  C:\Users\master\AppData\Local\Temp\ccosCJ8h.s 			page 18


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\master\AppData\Local\Temp\ccosCJ8h.s:22     .text.MX_GPIO_Init:00000000 $t
C:\Users\master\AppData\Local\Temp\ccosCJ8h.s:26     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\master\AppData\Local\Temp\ccosCJ8h.s:176    .text.MX_GPIO_Init:000000d8 $d
C:\Users\master\AppData\Local\Temp\ccosCJ8h.s:184    .text.MX_DMA_Init:00000000 $t
C:\Users\master\AppData\Local\Temp\ccosCJ8h.s:188    .text.MX_DMA_Init:00000000 MX_DMA_Init
C:\Users\master\AppData\Local\Temp\ccosCJ8h.s:232    .text.MX_DMA_Init:00000030 $d
C:\Users\master\AppData\Local\Temp\ccosCJ8h.s:237    .text.Error_Handler:00000000 $t
C:\Users\master\AppData\Local\Temp\ccosCJ8h.s:242    .text.Error_Handler:00000000 Error_Handler
C:\Users\master\AppData\Local\Temp\ccosCJ8h.s:268    .text.MX_SPI1_Init:00000000 $t
C:\Users\master\AppData\Local\Temp\ccosCJ8h.s:272    .text.MX_SPI1_Init:00000000 MX_SPI1_Init
C:\Users\master\AppData\Local\Temp\ccosCJ8h.s:325    .text.MX_SPI1_Init:00000038 $d
                            *COM*:00000058 hspi1
C:\Users\master\AppData\Local\Temp\ccosCJ8h.s:331    .text.SystemClock_Config:00000000 $t
C:\Users\master\AppData\Local\Temp\ccosCJ8h.s:336    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\master\AppData\Local\Temp\ccosCJ8h.s:451    .text.SystemClock_Config:000000a0 $d
C:\Users\master\AppData\Local\Temp\ccosCJ8h.s:457    .text.main:00000000 $t
C:\Users\master\AppData\Local\Temp\ccosCJ8h.s:462    .text.main:00000000 main
                            *COM*:00000060 hdma_spi1_tx
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_SPI_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
setp
