[11/27 18:43:45      0s] 
[11/27 18:43:45      0s] Cadence Innovus(TM) Implementation System.
[11/27 18:43:45      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[11/27 18:43:45      0s] 
[11/27 18:43:45      0s] Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
[11/27 18:43:45      0s] Options:	
[11/27 18:43:45      0s] Date:		Mon Nov 27 18:43:45 2023
[11/27 18:43:45      0s] Host:		lab1-4.eng.utah.edu (x86_64 w/Linux 4.18.0-477.27.1.el8_8.x86_64) (8cores*16cpus*Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz 16384KB)
[11/27 18:43:45      0s] OS:		Red Hat Enterprise Linux release 8.8 (Ootpa)
[11/27 18:43:45      0s] 
[11/27 18:43:45      0s] License:
[11/27 18:43:45      0s] 		[18:43:45.041418] Configured Lic search path (21.01-s002): /uusoc/facility/cad_tools/Cadence/common_license:/uusoc/facility/cad_tools/Mentor/common_license

[11/27 18:43:46      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[11/27 18:43:46      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[11/27 18:44:01      8s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.15-s110_1 (64bit) 09/23/2022 13:08 (Linux 3.10.0-693.el7.x86_64)
[11/27 18:44:04     10s] @(#)CDS: NanoRoute 21.15-s110_1 NR220912-2004/21_15-UB (database version 18.20.592) {superthreading v2.17}
[11/27 18:44:04     10s] @(#)CDS: AAE 21.15-s039 (64bit) 09/23/2022 (Linux 3.10.0-693.el7.x86_64)
[11/27 18:44:04     10s] @(#)CDS: CTE 21.15-s038_1 () Sep 20 2022 11:42:13 ( )
[11/27 18:44:04     10s] @(#)CDS: SYNTECH 21.15-s012_1 () Sep  5 2022 10:25:51 ( )
[11/27 18:44:04     10s] @(#)CDS: CPE v21.15-s076
[11/27 18:44:04     10s] @(#)CDS: IQuantus/TQuantus 21.1.1-s867 (64bit) Sun Jun 26 22:12:54 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[11/27 18:44:04     10s] @(#)CDS: OA 22.60-p076 Wed May 18 13:45:29 2022
[11/27 18:44:04     10s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[11/27 18:44:04     10s] @(#)CDS: RCDB 11.15.0
[11/27 18:44:04     10s] @(#)CDS: STYLUS 21.12-s013_1 (08/15/2022 08:25 PDT)
[11/27 18:44:04     10s] @(#)CDS: SystemPlanner-21.15Rel-8720 (21.15) (2022-08-22 18:31:54+0800)
[11/27 18:44:04     10s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_2614079_lab1-4.eng.utah.edu_u1224540_eLgotz.

[11/27 18:44:04     10s] Change the soft stacksize limit to 0.2%RAM (128 mbytes). Set global soft_stack_size_limit to change the value.
[11/27 18:44:08     11s] 
[11/27 18:44:08     11s] **INFO:  MMMC transition support version v31-84 
[11/27 18:44:08     11s] 
[11/27 18:44:08     11s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/27 18:44:08     11s] <CMD> suppressMessage ENCEXT-2799
[11/27 18:44:08     11s] <CMD> win
[11/27 18:44:39     13s] <CMD> set init_design_uniquify 1
[11/27 18:44:44     13s] <CMD> set init_lef_file { /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef  /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef  /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef  /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180_antenna.lef  /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD.vclef  /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD_ant.lef  /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH.vclef  /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH_ant.lef }
[11/27 18:44:44     13s] <CMD> set init_mmmc_file { CONF/picosoc.view }
[11/27 18:44:44     13s] <CMD> set init_verilog { HDL/GATE/soc_top_m.v }
[11/27 18:44:44     13s] <CMD> set init_io_file { SCRIPTS/place_io_pad.io }
[11/27 18:44:44     13s] <CMD> set init_pwr_net { VDD }
[11/27 18:44:44     13s] <CMD> set init_gnd_net { VSS }
[11/27 18:44:44     13s] <CMD> init_design
[11/27 18:44:44     13s] #% Begin Load MMMC data ... (date=11/27 18:44:44, mem=986.8M)
[11/27 18:44:44     13s] #% End Load MMMC data ... (date=11/27 18:44:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=987.6M, current mem=987.6M)
[11/27 18:44:44     13s] 
[11/27 18:44:44     13s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef ...
[11/27 18:44:44     13s] 
[11/27 18:44:44     13s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef ...
[11/27 18:44:44     13s] Set DBUPerIGU to M2 pitch 1120.
[11/27 18:44:44     13s] 
[11/27 18:44:44     13s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef ...
[11/27 18:44:44     13s] 
[11/27 18:44:44     13s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180_antenna.lef ...
[11/27 18:44:44     13s] **WARN: (IMPLF-58):	MACRO 'AND2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 18:44:44     13s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 18:44:44     13s] Type 'man IMPLF-58' for more detail.
[11/27 18:44:44     13s] **WARN: (IMPLF-58):	MACRO 'ANTENNA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 18:44:44     13s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 18:44:44     13s] Type 'man IMPLF-58' for more detail.
[11/27 18:44:44     13s] **WARN: (IMPLF-58):	MACRO 'BUFX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 18:44:44     13s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 18:44:44     13s] Type 'man IMPLF-58' for more detail.
[11/27 18:44:44     13s] **WARN: (IMPLF-58):	MACRO 'DFFQBX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 18:44:44     13s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 18:44:44     13s] Type 'man IMPLF-58' for more detail.
[11/27 18:44:44     13s] **WARN: (IMPLF-58):	MACRO 'DFFQQBX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 18:44:44     13s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 18:44:44     13s] Type 'man IMPLF-58' for more detail.
[11/27 18:44:44     13s] **WARN: (IMPLF-58):	MACRO 'DFFQSRX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 18:44:44     13s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 18:44:44     13s] Type 'man IMPLF-58' for more detail.
[11/27 18:44:44     13s] **WARN: (IMPLF-58):	MACRO 'DFFQX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 18:44:44     13s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 18:44:44     13s] Type 'man IMPLF-58' for more detail.
[11/27 18:44:44     13s] **WARN: (IMPLF-58):	MACRO 'FILL1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 18:44:44     13s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 18:44:44     13s] Type 'man IMPLF-58' for more detail.
[11/27 18:44:44     13s] **WARN: (IMPLF-58):	MACRO 'FILL16' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 18:44:44     13s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 18:44:44     13s] Type 'man IMPLF-58' for more detail.
[11/27 18:44:44     13s] **WARN: (IMPLF-58):	MACRO 'FILL2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 18:44:44     13s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 18:44:44     13s] Type 'man IMPLF-58' for more detail.
[11/27 18:44:44     13s] **WARN: (IMPLF-58):	MACRO 'FILL32' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 18:44:44     13s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 18:44:44     13s] Type 'man IMPLF-58' for more detail.
[11/27 18:44:44     13s] **WARN: (IMPLF-58):	MACRO 'FILL4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 18:44:44     13s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 18:44:44     13s] Type 'man IMPLF-58' for more detail.
[11/27 18:44:44     13s] **WARN: (IMPLF-58):	MACRO 'FILL8' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 18:44:44     13s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 18:44:44     13s] Type 'man IMPLF-58' for more detail.
[11/27 18:44:44     13s] **WARN: (IMPLF-58):	MACRO 'INVX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 18:44:44     13s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 18:44:44     13s] Type 'man IMPLF-58' for more detail.
[11/27 18:44:44     13s] **WARN: (IMPLF-58):	MACRO 'INVX16' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 18:44:44     13s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 18:44:44     13s] Type 'man IMPLF-58' for more detail.
[11/27 18:44:44     13s] **WARN: (IMPLF-58):	MACRO 'INVX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 18:44:44     13s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 18:44:44     13s] Type 'man IMPLF-58' for more detail.
[11/27 18:44:44     13s] **WARN: (IMPLF-58):	MACRO 'INVX32' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 18:44:44     13s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 18:44:44     13s] Type 'man IMPLF-58' for more detail.
[11/27 18:44:44     13s] **WARN: (IMPLF-58):	MACRO 'INVX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 18:44:44     13s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 18:44:44     13s] Type 'man IMPLF-58' for more detail.
[11/27 18:44:44     13s] **WARN: (IMPLF-58):	MACRO 'INVX8' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 18:44:44     13s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 18:44:44     13s] Type 'man IMPLF-58' for more detail.
[11/27 18:44:44     13s] **WARN: (IMPLF-58):	MACRO 'MUX2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 18:44:44     13s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 18:44:44     13s] Type 'man IMPLF-58' for more detail.
[11/27 18:44:44     13s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[11/27 18:44:44     13s] To increase the message display limit, refer to the product command reference manual.
[11/27 18:44:44     13s] 
[11/27 18:44:44     13s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD.vclef ...
[11/27 18:44:44     13s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement in LEF files with version 5.5 and earlier.
[11/27 18:44:44     13s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[11/27 18:44:44     13s] Refer to the LEF/DEF 5.5 or earlier Language Reference manual on how to define this statement. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD.vclef at line 5084.
[11/27 18:44:44     13s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statement in LEF files with version 5.5 and earlier.
[11/27 18:44:44     13s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[11/27 18:44:44     13s] Refer to the LEF/DEF 5.5 or earlier Language Reference manual on how to define this statement. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD.vclef at line 5084.
[11/27 18:44:44     13s] 
[11/27 18:44:44     13s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD_ant.lef ...
[11/27 18:44:44     13s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD_ant.lef at line 135.
[11/27 18:44:44     13s] 
[11/27 18:44:44     13s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH.vclef ...
[11/27 18:44:44     13s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[11/27 18:44:44     13s] The LEF parser will ignore this statement.
[11/27 18:44:44     13s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH.vclef at line 12.
[11/27 18:44:44     13s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH.vclef at line 2241.
[11/27 18:44:44     13s] 
[11/27 18:44:44     13s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH_ant.lef ...
[11/27 18:44:44     13s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH_ant.lef at line 141.
[11/27 18:44:44     13s] **WARN: (IMPLF-61):	29 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[11/27 18:44:44     13s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 18:44:44     13s] Type 'man IMPLF-61' for more detail.
[11/27 18:44:44     13s] **WARN: (IMPLF-201):	Pin 'QA[0]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 18:44:44     13s] Type 'man IMPLF-201' for more detail.
[11/27 18:44:44     13s] **WARN: (IMPLF-201):	Pin 'QA[10]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 18:44:44     13s] Type 'man IMPLF-201' for more detail.
[11/27 18:44:44     13s] **WARN: (IMPLF-201):	Pin 'QA[11]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 18:44:44     13s] Type 'man IMPLF-201' for more detail.
[11/27 18:44:44     13s] **WARN: (IMPLF-201):	Pin 'QA[12]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 18:44:44     13s] Type 'man IMPLF-201' for more detail.
[11/27 18:44:44     13s] **WARN: (IMPLF-201):	Pin 'QA[13]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 18:44:44     13s] Type 'man IMPLF-201' for more detail.
[11/27 18:44:44     13s] **WARN: (IMPLF-201):	Pin 'QA[14]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 18:44:44     13s] Type 'man IMPLF-201' for more detail.
[11/27 18:44:44     13s] **WARN: (IMPLF-201):	Pin 'QA[15]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 18:44:44     13s] Type 'man IMPLF-201' for more detail.
[11/27 18:44:44     13s] **WARN: (IMPLF-201):	Pin 'QA[16]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 18:44:44     13s] Type 'man IMPLF-201' for more detail.
[11/27 18:44:44     13s] **WARN: (IMPLF-201):	Pin 'QA[17]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 18:44:44     13s] Type 'man IMPLF-201' for more detail.
[11/27 18:44:44     13s] **WARN: (IMPLF-201):	Pin 'QA[18]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 18:44:44     13s] Type 'man IMPLF-201' for more detail.
[11/27 18:44:44     13s] **WARN: (IMPLF-201):	Pin 'QA[19]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 18:44:44     13s] Type 'man IMPLF-201' for more detail.
[11/27 18:44:44     13s] **WARN: (IMPLF-201):	Pin 'QA[1]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 18:44:44     13s] Type 'man IMPLF-201' for more detail.
[11/27 18:44:44     13s] **WARN: (IMPLF-201):	Pin 'QA[20]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 18:44:44     13s] Type 'man IMPLF-201' for more detail.
[11/27 18:44:44     13s] **WARN: (IMPLF-201):	Pin 'QA[21]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 18:44:44     13s] Type 'man IMPLF-201' for more detail.
[11/27 18:44:44     13s] **WARN: (IMPLF-201):	Pin 'QA[22]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 18:44:44     13s] Type 'man IMPLF-201' for more detail.
[11/27 18:44:44     13s] **WARN: (IMPLF-201):	Pin 'QA[23]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 18:44:44     13s] Type 'man IMPLF-201' for more detail.
[11/27 18:44:44     13s] **WARN: (IMPLF-201):	Pin 'QA[24]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 18:44:44     13s] Type 'man IMPLF-201' for more detail.
[11/27 18:44:44     13s] **WARN: (IMPLF-201):	Pin 'QA[25]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 18:44:44     13s] Type 'man IMPLF-201' for more detail.
[11/27 18:44:44     13s] **WARN: (IMPLF-201):	Pin 'QA[26]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 18:44:44     13s] Type 'man IMPLF-201' for more detail.
[11/27 18:44:44     13s] **WARN: (IMPLF-201):	Pin 'QA[27]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 18:44:44     13s] Type 'man IMPLF-201' for more detail.
[11/27 18:44:44     13s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[11/27 18:44:44     13s] To increase the message display limit, refer to the product command reference manual.
[11/27 18:44:44     13s] **WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 18:44:44     13s] Type 'man IMPLF-200' for more detail.
[11/27 18:44:44     13s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 18:44:44     13s] Type 'man IMPLF-200' for more detail.
[11/27 18:44:44     13s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_in' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 18:44:44     13s] Type 'man IMPLF-200' for more detail.
[11/27 18:44:44     13s] **WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 18:44:44     13s] Type 'man IMPLF-200' for more detail.
[11/27 18:44:44     13s] **WARN: (IMPLF-200):	Pin 'EN' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 18:44:44     13s] Type 'man IMPLF-200' for more detail.
[11/27 18:44:44     13s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 18:44:44     13s] Type 'man IMPLF-200' for more detail.
[11/27 18:44:44     13s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 18:44:44     13s] Type 'man IMPLF-200' for more detail.
[11/27 18:44:44     13s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[11/27 18:44:44     13s] Loading view definition file from CONF/picosoc.view
[11/27 18:44:44     13s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib' ...
[11/27 18:44:44     13s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[11/27 18:44:44     13s] Read 21 cells in library 'sclib_tsmc180_ss' 
[11/27 18:44:44     13s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib' ...
[11/27 18:44:44     13s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_vdd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[11/27 18:44:44     13s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_gnd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[11/27 18:44:44     13s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_ana'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[11/27 18:44:44     13s] Read 6 cells in library 'padlib_tsmc180_ss' 
[11/27 18:44:44     13s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH_fast@0C_syn.lib' ...
[11/27 18:44:44     13s] Read 1 cells in library 'USERLIB' 
[11/27 18:44:44     13s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD_fast@0C_syn.lib' ...
[11/27 18:44:44     13s] **WARN: (TECHLIB-459):	Appending library 'USERLIB' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD_fast@0C_syn.lib)
[11/27 18:44:44     13s] Read 1 cells in library 'USERLIB' 
[11/27 18:44:44     13s] Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib' ...
[11/27 18:44:44     13s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib)
[11/27 18:44:44     13s] Read 21 cells in library 'sclib_tsmc180_ff' 
[11/27 18:44:44     13s] Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib' ...
[11/27 18:44:44     13s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_vdd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[11/27 18:44:44     13s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_gnd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[11/27 18:44:44     13s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_ana'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[11/27 18:44:44     13s] Read 6 cells in library 'padlib_tsmc180_ff' 
[11/27 18:44:44     13s] Ending "PreSetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1035.3M, current mem=1003.2M)
[11/27 18:44:44     13s] *** End library_loading (cpu=0.00min, real=0.00min, mem=27.5M, fe_cpu=0.23min, fe_real=0.98min, fe_mem=1026.5M) ***
[11/27 18:44:45     13s] #% Begin Load netlist data ... (date=11/27 18:44:44, mem=1003.1M)
[11/27 18:44:45     13s] *** Begin netlist parsing (mem=1026.5M) ***
[11/27 18:44:45     13s] Pin 'pad' of cell 'pad_ana' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/27 18:44:45     13s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'RA1SHD_RD' is defined in LEF but not in the timing library.
[11/27 18:44:45     13s] Type 'man IMPVL-159' for more detail.
[11/27 18:44:45     13s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'RA1SHD_RD' is defined in LEF but not in the timing library.
[11/27 18:44:45     13s] Type 'man IMPVL-159' for more detail.
[11/27 18:44:45     13s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'RF2SH' is defined in LEF but not in the timing library.
[11/27 18:44:45     13s] Type 'man IMPVL-159' for more detail.
[11/27 18:44:45     13s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'RF2SH' is defined in LEF but not in the timing library.
[11/27 18:44:45     13s] Type 'man IMPVL-159' for more detail.
[11/27 18:44:45     13s] Created 29 new cells from 5 timing libraries.
[11/27 18:44:45     13s] Reading netlist ...
[11/27 18:44:45     13s] Backslashed names will retain backslash and a trailing blank character.
[11/27 18:44:45     13s] Reading verilog netlist 'HDL/GATE/soc_top_m.v'
[11/27 18:44:45     13s] 
[11/27 18:44:45     13s] *** Memory Usage v#1 (Current mem = 1026.488M, initial mem = 483.875M) ***
[11/27 18:44:45     13s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1026.5M) ***
[11/27 18:44:45     13s] #% End Load netlist data ... (date=11/27 18:44:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1008.4M, current mem=1008.4M)
[11/27 18:44:45     13s] Top level cell is soc_top.
[11/27 18:44:45     13s] Hooked 56 DB cells to tlib cells.
[11/27 18:44:45     13s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1013.1M, current mem=1013.1M)
[11/27 18:44:45     13s] 1 empty module found.
[11/27 18:44:45     13s] Starting recursive module instantiation check.
[11/27 18:44:45     13s] No recursion found.
[11/27 18:44:45     13s] Building hierarchical netlist for Cell soc_top ...
[11/27 18:44:45     13s] *** Netlist is NOT unique.
[11/27 18:44:45     13s] Setting Std. cell height to 7840 DBU (smallest netlist inst).
[11/27 18:44:45     13s] ** info: there are 74 modules.
[11/27 18:44:45     13s] ** info: there are 822 stdCell insts.
[11/27 18:44:45     13s] ** info: there are 51 Pad insts.
[11/27 18:44:45     13s] 
[11/27 18:44:45     13s] *** Memory Usage v#1 (Current mem = 1080.902M, initial mem = 483.875M) ***
[11/27 18:44:45     13s] Reading IO assignment file "SCRIPTS/place_io_pad.io" ...
[11/27 18:44:45     13s] **WARN: (IMPFP-53):	Failed to find instance 'corner0'.
[11/27 18:44:45     13s] **WARN: (IMPFP-53):	Failed to find instance 'corner1'.
[11/27 18:44:45     13s] **WARN: (IMPFP-53):	Failed to find instance 'corner2'.
[11/27 18:44:45     13s] **WARN: (IMPFP-53):	Failed to find instance 'corner3'.
[11/27 18:44:45     13s] **WARN: (IMPFP-53):	Failed to find instance 'ser_tx_pad'.
[11/27 18:44:45     13s] **WARN: (IMPFP-53):	Failed to find instance 'ser_rx_pad'.
[11/27 18:44:45     13s] **WARN: (IMPFP-53):	Failed to find instance 'vss0'.
[11/27 18:44:45     13s] **WARN: (IMPFP-53):	Failed to find instance 'vdd0'.
[11/27 18:44:45     13s] **WARN: (IMPFP-53):	Failed to find instance 'ledr_n_pad'.
[11/27 18:44:45     13s] **WARN: (IMPFP-53):	Failed to find instance 'ledg_n_pad'.
[11/27 18:44:45     13s] **WARN: (IMPFP-53):	Failed to find instance 'flash_csb_pad'.
[11/27 18:44:45     13s] **WARN: (IMPFP-53):	Failed to find instance 'flash_clk_pad'.
[11/27 18:44:45     13s] **WARN: (IMPFP-53):	Failed to find instance 'flash_io0_pad'.
[11/27 18:44:45     13s] **WARN: (IMPFP-53):	Failed to find instance 'flash_io1_pad'.
[11/27 18:44:45     13s] **WARN: (IMPFP-53):	Failed to find instance 'flash_io2_pad'.
[11/27 18:44:45     13s] **WARN: (IMPFP-53):	Failed to find instance 'flash_io3_pad'.
[11/27 18:44:45     13s] **WARN: (IMPFP-53):	Failed to find instance 'led1_pad'.
[11/27 18:44:45     13s] **WARN: (IMPFP-53):	Failed to find instance 'led2_pad'.
[11/27 18:44:45     13s] **WARN: (IMPFP-53):	Failed to find instance 'led3_pad'.
[11/27 18:44:45     13s] **WARN: (IMPFP-53):	Failed to find instance 'led4_pad'.
[11/27 18:44:45     13s] **WARN: (EMS-27):	Message (IMPFP-53) has exceeded the current message display limit of 20.
[11/27 18:44:45     13s] To increase the message display limit, refer to the product command reference manual.
[11/27 18:44:45     13s] Adjusting Core to Left to: 0.3200.
[11/27 18:44:45     13s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/27 18:44:45     13s] Type 'man IMPFP-3961' for more detail.
[11/27 18:44:45     13s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/27 18:44:45     13s] Type 'man IMPFP-3961' for more detail.
[11/27 18:44:45     13s] Start create_tracks
[11/27 18:44:45     13s] Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
[11/27 18:44:45     13s] Extraction setup Started 
[11/27 18:44:45     14s] 
[11/27 18:44:45     14s] Trim Metal Layers:
[11/27 18:44:45     14s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[11/27 18:44:45     14s] Reading Capacitance Table File /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable ...
[11/27 18:44:45     14s] Reading Capacitance Table File /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable ...
[11/27 18:44:45     14s] Importing multi-corner RC tables ... 
[11/27 18:44:45     14s] Summary of Active RC-Corners : 
[11/27 18:44:45     14s]  
[11/27 18:44:45     14s]  Analysis View: wc
[11/27 18:44:45     14s]     RC-Corner Name        : wc
[11/27 18:44:45     14s]     RC-Corner Index       : 0
[11/27 18:44:45     14s]     RC-Corner Temperature : 25 Celsius
[11/27 18:44:45     14s]     RC-Corner Cap Table   : '/research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable'
[11/27 18:44:45     14s]     RC-Corner PreRoute Res Factor         : 1
[11/27 18:44:45     14s]     RC-Corner PreRoute Cap Factor         : 1
[11/27 18:44:45     14s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/27 18:44:45     14s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/27 18:44:45     14s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/27 18:44:45     14s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/27 18:44:45     14s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/27 18:44:45     14s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/27 18:44:45     14s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/27 18:44:45     14s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/27 18:44:45     14s]  
[11/27 18:44:45     14s]  Analysis View: bc
[11/27 18:44:45     14s]     RC-Corner Name        : bc
[11/27 18:44:45     14s]     RC-Corner Index       : 1
[11/27 18:44:45     14s]     RC-Corner Temperature : 25 Celsius
[11/27 18:44:45     14s]     RC-Corner Cap Table   : '/research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable'
[11/27 18:44:45     14s]     RC-Corner PreRoute Res Factor         : 1
[11/27 18:44:45     14s]     RC-Corner PreRoute Cap Factor         : 1
[11/27 18:44:45     14s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/27 18:44:45     14s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/27 18:44:45     14s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/27 18:44:45     14s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/27 18:44:45     14s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/27 18:44:45     14s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/27 18:44:45     14s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/27 18:44:45     14s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/27 18:44:45     14s] 
[11/27 18:44:45     14s] Trim Metal Layers:
[11/27 18:44:45     14s] LayerId::1 widthSet size::4
[11/27 18:44:45     14s] LayerId::2 widthSet size::4
[11/27 18:44:45     14s] LayerId::3 widthSet size::4
[11/27 18:44:45     14s] LayerId::4 widthSet size::4
[11/27 18:44:45     14s] LayerId::5 widthSet size::4
[11/27 18:44:45     14s] LayerId::6 widthSet size::3
[11/27 18:44:45     14s] Updating RC grid for preRoute extraction ...
[11/27 18:44:45     14s] eee: pegSigSF::1.070000
[11/27 18:44:45     14s] Initializing multi-corner capacitance tables ... 
[11/27 18:44:45     14s] Initializing multi-corner resistance tables ...
[11/27 18:44:45     14s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/27 18:44:45     14s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/27 18:44:45     14s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/27 18:44:45     14s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/27 18:44:45     14s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/27 18:44:45     14s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/27 18:44:45     14s] {RT wc 0 6 6 {5 0} 1}
[11/27 18:44:45     14s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.555600 newSi=0.000000 wHLS=1.389000 siPrev=0 viaL=0.000000
[11/27 18:44:45     14s] *Info: initialize multi-corner CTS.
[11/27 18:44:45     14s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1279.6M, current mem=1051.2M)
[11/27 18:44:45     14s] Reading timing constraints file 'SDC/soc_top_m.sdc' ...
[11/27 18:44:45     14s] Current (total cpu=0:00:14.1, real=0:01:00.0, peak res=1297.4M, current mem=1297.4M)
[11/27 18:44:45     14s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/soc_top_m.sdc, Line 9).
[11/27 18:44:45     14s] 
[11/27 18:44:45     14s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/soc_top_m.sdc, Line 10).
[11/27 18:44:45     14s] 
[11/27 18:44:45     14s] INFO (CTE): Reading of timing constraints file SDC/soc_top_m.sdc completed, with 2 WARNING
[11/27 18:44:45     14s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1305.2M, current mem=1305.2M)
[11/27 18:44:45     14s] Current (total cpu=0:00:14.2, real=0:01:00.0, peak res=1305.2M, current mem=1305.2M)
[11/27 18:44:45     14s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[11/27 18:44:45     14s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/27 18:44:45     14s] 
[11/27 18:44:45     14s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[11/27 18:44:45     14s] Summary for sequential cells identification: 
[11/27 18:44:45     14s]   Identified SBFF number: 4
[11/27 18:44:45     14s]   Identified MBFF number: 0
[11/27 18:44:45     14s]   Identified SB Latch number: 0
[11/27 18:44:45     14s]   Identified MB Latch number: 0
[11/27 18:44:45     14s]   Not identified SBFF number: 0
[11/27 18:44:45     14s]   Not identified MBFF number: 0
[11/27 18:44:45     14s]   Not identified SB Latch number: 0
[11/27 18:44:45     14s]   Not identified MB Latch number: 0
[11/27 18:44:45     14s]   Number of sequential cells which are not FFs: 0
[11/27 18:44:45     14s] Total number of combinational cells: 17
[11/27 18:44:45     14s] Total number of sequential cells: 4
[11/27 18:44:45     14s] Total number of tristate cells: 0
[11/27 18:44:45     14s] Total number of level shifter cells: 0
[11/27 18:44:45     14s] Total number of power gating cells: 0
[11/27 18:44:45     14s] Total number of isolation cells: 0
[11/27 18:44:45     14s] Total number of power switch cells: 0
[11/27 18:44:45     14s] Total number of pulse generator cells: 0
[11/27 18:44:45     14s] Total number of always on buffers: 0
[11/27 18:44:45     14s] Total number of retention cells: 0
[11/27 18:44:45     14s] List of usable buffers: BUFX1
[11/27 18:44:45     14s] Total number of usable buffers: 1
[11/27 18:44:45     14s] List of unusable buffers:
[11/27 18:44:45     14s] Total number of unusable buffers: 0
[11/27 18:44:45     14s] List of usable inverters: INVX2 INVX1 INVX16 INVX32 INVX4 INVX8
[11/27 18:44:45     14s] Total number of usable inverters: 6
[11/27 18:44:45     14s] List of unusable inverters:
[11/27 18:44:45     14s] Total number of unusable inverters: 0
[11/27 18:44:45     14s] List of identified usable delay cells:
[11/27 18:44:45     14s] Total number of identified usable delay cells: 0
[11/27 18:44:45     14s] List of identified unusable delay cells:
[11/27 18:44:45     14s] Total number of identified unusable delay cells: 0
[11/27 18:44:45     14s] 
[11/27 18:44:45     14s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[11/27 18:44:45     14s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[11/27 18:44:45     14s] 
[11/27 18:44:45     14s] TimeStamp Deleting Cell Server Begin ...
[11/27 18:44:45     14s] 
[11/27 18:44:45     14s] TimeStamp Deleting Cell Server End ...
[11/27 18:44:45     14s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1334.6M, current mem=1334.6M)
[11/27 18:44:45     14s] 
[11/27 18:44:45     14s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/27 18:44:45     14s] Summary for sequential cells identification: 
[11/27 18:44:45     14s]   Identified SBFF number: 4
[11/27 18:44:45     14s]   Identified MBFF number: 0
[11/27 18:44:45     14s]   Identified SB Latch number: 0
[11/27 18:44:45     14s]   Identified MB Latch number: 0
[11/27 18:44:45     14s]   Not identified SBFF number: 0
[11/27 18:44:45     14s]   Not identified MBFF number: 0
[11/27 18:44:45     14s]   Not identified SB Latch number: 0
[11/27 18:44:45     14s]   Not identified MB Latch number: 0
[11/27 18:44:45     14s]   Number of sequential cells which are not FFs: 0
[11/27 18:44:45     14s]  Visiting view : wc
[11/27 18:44:45     14s]    : PowerDomain = none : Weighted F : unweighted  = 41.00 (1.000) with rcCorner = 0
[11/27 18:44:45     14s]    : PowerDomain = none : Weighted F : unweighted  = 39.50 (1.000) with rcCorner = -1
[11/27 18:44:45     14s]  Visiting view : bc
[11/27 18:44:45     14s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[11/27 18:44:45     14s]    : PowerDomain = none : Weighted F : unweighted  = 21.00 (1.000) with rcCorner = -1
[11/27 18:44:45     14s] TLC MultiMap info (StdDelay):
[11/27 18:44:45     14s]   : bc + bc + 1 + no RcCorner := 21ps
[11/27 18:44:45     14s]   : bc + bc + 1 + bc := 22.2ps
[11/27 18:44:45     14s]   : wc + wc + 1 + no RcCorner := 39.5ps
[11/27 18:44:45     14s]   : wc + wc + 1 + wc := 41ps
[11/27 18:44:45     14s]  Setting StdDelay to: 41ps
[11/27 18:44:45     14s] 
[11/27 18:44:45     14s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/27 18:44:45     14s] 
[11/27 18:44:45     14s] TimeStamp Deleting Cell Server Begin ...
[11/27 18:44:45     14s] 
[11/27 18:44:45     14s] TimeStamp Deleting Cell Server End ...
[11/27 18:44:45     14s] 
[11/27 18:44:45     14s] *** Summary of all messages that are not suppressed in this session:
[11/27 18:44:45     14s] Severity  ID               Count  Summary                                  
[11/27 18:44:45     14s] WARNING   IMPLF-58            29  MACRO '%s' has been found in the databas...
[11/27 18:44:45     14s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[11/27 18:44:45     14s] WARNING   IMPLF-200            7  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/27 18:44:45     14s] WARNING   IMPLF-201           69  Pin '%s' in macro '%s' has no ANTENNADIF...
[11/27 18:44:45     14s] WARNING   IMPFP-53            21  Failed to find instance '%s'.            
[11/27 18:44:45     14s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[11/27 18:44:45     14s] WARNING   IMPVL-159            4  Pin '%s' of cell '%s' is defined in LEF ...
[11/27 18:44:45     14s] WARNING   TA-976               1  Path groups asserted by the group_path c...
[11/27 18:44:45     14s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[11/27 18:44:45     14s] WARNING   TECHLIB-302          8  No function defined for cell '%s'. The c...
[11/27 18:44:45     14s] WARNING   TECHLIB-459          1  Appending library '%s' to the previously...
[11/27 18:44:45     14s] *** Message Summary: 145 warning(s), 0 error(s)
[11/27 18:44:45     14s] 
[11/27 18:44:45     14s] <CMD> saveDesign DBS/soc_top-import.enc
[11/27 18:44:45     14s] #% Begin save design ... (date=11/27 18:44:45, mem=1338.6M)
[11/27 18:44:45     14s] % Begin Save ccopt configuration ... (date=11/27 18:44:45, mem=1338.8M)
[11/27 18:44:45     14s] % End Save ccopt configuration ... (date=11/27 18:44:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1339.7M, current mem=1339.7M)
[11/27 18:44:45     14s] % Begin Save netlist data ... (date=11/27 18:44:45, mem=1339.7M)
[11/27 18:44:45     14s] Writing Binary DB to DBS/soc_top-import.enc.dat.tmp/soc_top.v.bin in single-threaded mode...
[11/27 18:44:45     14s] % End Save netlist data ... (date=11/27 18:44:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1345.7M, current mem=1340.3M)
[11/27 18:44:45     14s] Saving symbol-table file ...
[11/27 18:44:45     14s] Saving congestion map file DBS/soc_top-import.enc.dat.tmp/soc_top.route.congmap.gz ...
[11/27 18:44:45     14s] % Begin Save AAE data ... (date=11/27 18:44:45, mem=1340.9M)
[11/27 18:44:45     14s] Saving AAE Data ...
[11/27 18:44:45     14s] % End Save AAE data ... (date=11/27 18:44:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1340.9M, current mem=1340.9M)
[11/27 18:44:45     14s] Saving preference file DBS/soc_top-import.enc.dat.tmp/gui.pref.tcl ...
[11/27 18:44:46     14s] Saving mode setting ...
[11/27 18:44:46     14s] Saving global file ...
[11/27 18:44:46     14s] % Begin Save floorplan data ... (date=11/27 18:44:46, mem=1345.4M)
[11/27 18:44:46     14s] Saving floorplan file ...
[11/27 18:44:46     14s] % End Save floorplan data ... (date=11/27 18:44:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1347.4M, current mem=1347.4M)
[11/27 18:44:46     14s] Saving Drc markers ...
[11/27 18:44:46     14s] ... No Drc file written since there is no markers found.
[11/27 18:44:46     14s] % Begin Save placement data ... (date=11/27 18:44:46, mem=1347.4M)
[11/27 18:44:46     14s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/27 18:44:46     14s] Save Adaptive View Pruning View Names to Binary file
[11/27 18:44:46     14s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1387.9M) ***
[11/27 18:44:46     14s] % End Save placement data ... (date=11/27 18:44:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1348.1M, current mem=1348.1M)
[11/27 18:44:46     14s] % Begin Save routing data ... (date=11/27 18:44:46, mem=1348.1M)
[11/27 18:44:46     14s] Saving route file ...
[11/27 18:44:46     14s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1384.9M) ***
[11/27 18:44:46     14s] % End Save routing data ... (date=11/27 18:44:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1348.4M, current mem=1348.4M)
[11/27 18:44:46     14s] Saving property file DBS/soc_top-import.enc.dat.tmp/soc_top.prop
[11/27 18:44:46     14s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1387.9M) ***
[11/27 18:44:46     14s] % Begin Save power constraints data ... (date=11/27 18:44:46, mem=1349.8M)
[11/27 18:44:46     14s] % End Save power constraints data ... (date=11/27 18:44:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1349.8M, current mem=1349.8M)
[11/27 18:44:47     14s] Generated self-contained design soc_top-import.enc.dat.tmp
[11/27 18:44:47     14s] #% End save design ... (date=11/27 18:44:47, total cpu=0:00:00.3, real=0:00:02.0, peak res=1376.2M, current mem=1352.8M)
[11/27 18:44:47     14s] *** Message Summary: 0 warning(s), 0 error(s)
[11/27 18:44:47     14s] 
[11/27 18:44:47     14s] <CMD> setDrawView fplan
[11/27 18:44:47     14s] <CMD> fit
[11/27 18:44:50     14s] <CMD> freeDesign
[11/27 18:44:50     14s] **WARN: (IMPSYC-6379):	freeDesign cannot completely reset all design states and settings, which would cause ERROR or even crash if user restores a db and edit it right after freeDesign.
[11/27 18:44:50     14s] Reset to color id 0 for chip_displayer (Seg7Display) and all their descendants.
[11/27 18:44:50     14s] All LLGs are deleted
[11/27 18:44:50     14s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:44:50     14s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:44:50     14s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1469.6M, EPOCH TIME: 1701135890.126123
[11/27 18:44:50     14s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1469.6M, EPOCH TIME: 1701135890.126192
[11/27 18:44:50     14s] 
[11/27 18:44:50     14s] viaInitial starts at Mon Nov 27 18:44:50 2023
viaInitial ends at Mon Nov 27 18:44:50 2023
Free PSO.
[11/27 18:44:50     14s] Reset cap table.
[11/27 18:44:50     14s] Cleaning up the current multi-corner RC extraction setup.
[11/27 18:44:50     14s] Reset Parastics called with the command setExtractRCMode -resetSet DBUPerIGU to 1000.
[11/27 18:44:50     14s] Set net toggle Scale Factor to 1.00
[11/27 18:44:50     14s] Set Shrink Factor to 1.00000
[11/27 18:44:50     14s] Set net toggle Scale Factor to 1.00
[11/27 18:44:50     14s] Set Shrink Factor to 1.00000
[11/27 18:44:50     14s] Set net toggle Scale Factor to 1.00
[11/27 18:44:50     14s] Set Shrink Factor to 1.00000
[11/27 18:44:50     14s] 
[11/27 18:44:50     14s] *** Memory Usage v#1 (Current mem = 1194.555M, initial mem = 483.875M) ***
[11/27 18:44:50     14s] 
[11/27 18:44:50     14s] 
[11/27 18:44:50     14s] Info (SM2C): Status of key globals:
[11/27 18:44:50     14s] 	 MMMC-by-default flow     : 1
[11/27 18:44:50     14s] 	 Default MMMC objs envvar : 0
[11/27 18:44:50     14s] 	 Data portability         : 0
[11/27 18:44:50     14s] 	 MMMC PV Emulation        : 0
[11/27 18:44:50     14s] 	 MMMC debug               : 0
[11/27 18:44:50     14s] 	 Init_Design flow         : 1
[11/27 18:44:50     14s] 
[11/27 18:44:50     14s] 
[11/27 18:44:50     14s] 	 CTE SM2C global          : false
[11/27 18:44:50     14s] 	 Reporting view filter    : false
[11/27 18:44:50     14s] <CMD> set init_lef_file { /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef  /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef  /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef  /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180_antenna.lef  /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD.vclef  /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD_ant.lef  /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH.vclef  /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH_ant.lef }
[11/27 18:44:50     14s] <CMD> set init_mmmc_file { CONF/picosoc.view }
[11/27 18:44:50     14s] <CMD> set init_verilog { HDL/GATE/soc_top_m.v }
[11/27 18:44:50     14s] <CMD> set init_io_file { SCRIPTS/place_io_pad.io }
[11/27 18:44:50     14s] <CMD> set init_pwr_net { VDD }
[11/27 18:44:50     14s] <CMD> set init_gnd_net { VSS }
[11/27 18:44:50     14s] <CMD> init_design
[11/27 18:44:50     14s] #% Begin Load MMMC data ... (date=11/27 18:44:50, mem=1126.7M)
[11/27 18:44:50     14s] #% End Load MMMC data ... (date=11/27 18:44:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1126.7M, current mem=1126.7M)
[11/27 18:44:50     14s] 
[11/27 18:44:50     14s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/tech.lef ...
[11/27 18:44:50     14s] 
[11/27 18:44:50     14s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180.lef ...
[11/27 18:44:50     14s] Set DBUPerIGU to M2 pitch 1120.
[11/27 18:44:50     14s] 
[11/27 18:44:50     14s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/padlib_tsmc180.lef ...
[11/27 18:44:50     14s] 
[11/27 18:44:50     14s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lef/sclib_tsmc180_antenna.lef ...
[11/27 18:44:50     14s] **WARN: (IMPLF-58):	MACRO 'AND2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 18:44:50     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 18:44:50     14s] Type 'man IMPLF-58' for more detail.
[11/27 18:44:50     14s] **WARN: (IMPLF-58):	MACRO 'ANTENNA' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 18:44:50     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 18:44:50     14s] Type 'man IMPLF-58' for more detail.
[11/27 18:44:50     14s] **WARN: (IMPLF-58):	MACRO 'BUFX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 18:44:50     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 18:44:50     14s] Type 'man IMPLF-58' for more detail.
[11/27 18:44:50     14s] **WARN: (IMPLF-58):	MACRO 'DFFQBX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 18:44:50     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 18:44:50     14s] Type 'man IMPLF-58' for more detail.
[11/27 18:44:50     14s] **WARN: (IMPLF-58):	MACRO 'DFFQQBX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 18:44:50     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 18:44:50     14s] Type 'man IMPLF-58' for more detail.
[11/27 18:44:50     14s] **WARN: (IMPLF-58):	MACRO 'DFFQSRX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 18:44:50     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 18:44:50     14s] Type 'man IMPLF-58' for more detail.
[11/27 18:44:50     14s] **WARN: (IMPLF-58):	MACRO 'DFFQX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 18:44:50     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 18:44:50     14s] Type 'man IMPLF-58' for more detail.
[11/27 18:44:50     14s] **WARN: (IMPLF-58):	MACRO 'FILL1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 18:44:50     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 18:44:50     14s] Type 'man IMPLF-58' for more detail.
[11/27 18:44:50     14s] **WARN: (IMPLF-58):	MACRO 'FILL16' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 18:44:50     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 18:44:50     14s] Type 'man IMPLF-58' for more detail.
[11/27 18:44:50     14s] **WARN: (IMPLF-58):	MACRO 'FILL2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 18:44:50     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 18:44:50     14s] Type 'man IMPLF-58' for more detail.
[11/27 18:44:50     14s] **WARN: (IMPLF-58):	MACRO 'FILL32' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 18:44:50     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 18:44:50     14s] Type 'man IMPLF-58' for more detail.
[11/27 18:44:50     14s] **WARN: (IMPLF-58):	MACRO 'FILL4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 18:44:50     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 18:44:50     14s] Type 'man IMPLF-58' for more detail.
[11/27 18:44:50     14s] **WARN: (IMPLF-58):	MACRO 'FILL8' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 18:44:50     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 18:44:50     14s] Type 'man IMPLF-58' for more detail.
[11/27 18:44:50     14s] **WARN: (IMPLF-58):	MACRO 'INVX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 18:44:50     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 18:44:50     14s] Type 'man IMPLF-58' for more detail.
[11/27 18:44:50     14s] **WARN: (IMPLF-58):	MACRO 'INVX16' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 18:44:50     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 18:44:50     14s] Type 'man IMPLF-58' for more detail.
[11/27 18:44:50     14s] **WARN: (IMPLF-58):	MACRO 'INVX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 18:44:50     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 18:44:50     14s] Type 'man IMPLF-58' for more detail.
[11/27 18:44:50     14s] **WARN: (IMPLF-58):	MACRO 'INVX32' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 18:44:50     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 18:44:50     14s] Type 'man IMPLF-58' for more detail.
[11/27 18:44:50     14s] **WARN: (IMPLF-58):	MACRO 'INVX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 18:44:50     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 18:44:50     14s] Type 'man IMPLF-58' for more detail.
[11/27 18:44:50     14s] **WARN: (IMPLF-58):	MACRO 'INVX8' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 18:44:50     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 18:44:50     14s] Type 'man IMPLF-58' for more detail.
[11/27 18:44:50     14s] **WARN: (IMPLF-58):	MACRO 'MUX2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/27 18:44:50     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 18:44:50     14s] Type 'man IMPLF-58' for more detail.
[11/27 18:44:50     14s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[11/27 18:44:50     14s] To increase the message display limit, refer to the product command reference manual.
[11/27 18:44:50     14s] 
[11/27 18:44:50     14s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD.vclef ...
[11/27 18:44:50     14s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement in LEF files with version 5.5 and earlier.
[11/27 18:44:50     14s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[11/27 18:44:50     14s] Refer to the LEF/DEF 5.5 or earlier Language Reference manual on how to define this statement. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD.vclef at line 5084.
[11/27 18:44:50     14s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statement in LEF files with version 5.5 and earlier.
[11/27 18:44:50     14s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[11/27 18:44:50     14s] Refer to the LEF/DEF 5.5 or earlier Language Reference manual on how to define this statement. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD.vclef at line 5084.
[11/27 18:44:50     14s] 
[11/27 18:44:50     14s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD_ant.lef ...
[11/27 18:44:50     14s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD_ant.lef at line 135.
[11/27 18:44:50     14s] 
[11/27 18:44:50     14s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH.vclef ...
[11/27 18:44:50     14s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[11/27 18:44:50     14s] The LEF parser will ignore this statement.
[11/27 18:44:50     14s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH.vclef at line 12.
[11/27 18:44:50     14s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH.vclef at line 2241.
[11/27 18:44:50     14s] 
[11/27 18:44:50     14s] Loading LEF file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH_ant.lef ...
[11/27 18:44:50     14s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH_ant.lef at line 141.
[11/27 18:44:50     14s] **WARN: (IMPLF-61):	29 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[11/27 18:44:50     14s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[11/27 18:44:50     14s] Type 'man IMPLF-61' for more detail.
[11/27 18:44:50     14s] **WARN: (IMPLF-201):	Pin 'QA[0]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 18:44:50     14s] Type 'man IMPLF-201' for more detail.
[11/27 18:44:50     14s] **WARN: (IMPLF-201):	Pin 'QA[10]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 18:44:50     14s] Type 'man IMPLF-201' for more detail.
[11/27 18:44:50     14s] **WARN: (IMPLF-201):	Pin 'QA[11]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 18:44:50     14s] Type 'man IMPLF-201' for more detail.
[11/27 18:44:50     14s] **WARN: (IMPLF-201):	Pin 'QA[12]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 18:44:50     14s] Type 'man IMPLF-201' for more detail.
[11/27 18:44:50     14s] **WARN: (IMPLF-201):	Pin 'QA[13]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 18:44:50     14s] Type 'man IMPLF-201' for more detail.
[11/27 18:44:50     14s] **WARN: (IMPLF-201):	Pin 'QA[14]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 18:44:50     14s] Type 'man IMPLF-201' for more detail.
[11/27 18:44:50     14s] **WARN: (IMPLF-201):	Pin 'QA[15]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 18:44:50     14s] Type 'man IMPLF-201' for more detail.
[11/27 18:44:50     14s] **WARN: (IMPLF-201):	Pin 'QA[16]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 18:44:50     14s] Type 'man IMPLF-201' for more detail.
[11/27 18:44:50     14s] **WARN: (IMPLF-201):	Pin 'QA[17]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 18:44:50     14s] Type 'man IMPLF-201' for more detail.
[11/27 18:44:50     14s] **WARN: (IMPLF-201):	Pin 'QA[18]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 18:44:50     14s] Type 'man IMPLF-201' for more detail.
[11/27 18:44:50     14s] **WARN: (IMPLF-201):	Pin 'QA[19]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 18:44:50     14s] Type 'man IMPLF-201' for more detail.
[11/27 18:44:50     14s] **WARN: (IMPLF-201):	Pin 'QA[1]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 18:44:50     14s] Type 'man IMPLF-201' for more detail.
[11/27 18:44:50     14s] **WARN: (IMPLF-201):	Pin 'QA[20]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 18:44:50     14s] Type 'man IMPLF-201' for more detail.
[11/27 18:44:50     14s] **WARN: (IMPLF-201):	Pin 'QA[21]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 18:44:50     14s] Type 'man IMPLF-201' for more detail.
[11/27 18:44:50     14s] **WARN: (IMPLF-201):	Pin 'QA[22]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 18:44:50     14s] Type 'man IMPLF-201' for more detail.
[11/27 18:44:50     14s] **WARN: (IMPLF-201):	Pin 'QA[23]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 18:44:50     14s] Type 'man IMPLF-201' for more detail.
[11/27 18:44:50     14s] **WARN: (IMPLF-201):	Pin 'QA[24]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 18:44:50     14s] Type 'man IMPLF-201' for more detail.
[11/27 18:44:50     14s] **WARN: (IMPLF-201):	Pin 'QA[25]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 18:44:50     14s] Type 'man IMPLF-201' for more detail.
[11/27 18:44:50     14s] **WARN: (IMPLF-201):	Pin 'QA[26]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 18:44:50     14s] Type 'man IMPLF-201' for more detail.
[11/27 18:44:50     14s] **WARN: (IMPLF-201):	Pin 'QA[27]' in macro 'RF2SH' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 18:44:50     14s] Type 'man IMPLF-201' for more detail.
[11/27 18:44:50     14s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[11/27 18:44:50     14s] To increase the message display limit, refer to the product command reference manual.
[11/27 18:44:50     14s] **WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 18:44:50     14s] Type 'man IMPLF-200' for more detail.
[11/27 18:44:50     14s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_out' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 18:44:50     14s] Type 'man IMPLF-200' for more detail.
[11/27 18:44:50     14s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_in' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 18:44:50     14s] Type 'man IMPLF-200' for more detail.
[11/27 18:44:50     14s] **WARN: (IMPLF-200):	Pin 'DataOut' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 18:44:50     14s] Type 'man IMPLF-200' for more detail.
[11/27 18:44:50     14s] **WARN: (IMPLF-200):	Pin 'EN' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 18:44:50     14s] Type 'man IMPLF-200' for more detail.
[11/27 18:44:50     14s] **WARN: (IMPLF-200):	Pin 'pad' in macro 'pad_bidirhe' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 18:44:50     14s] Type 'man IMPLF-200' for more detail.
[11/27 18:44:50     14s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/27 18:44:50     14s] Type 'man IMPLF-200' for more detail.
[11/27 18:44:50     14s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[11/27 18:44:50     14s] Loading view definition file from CONF/picosoc.view
[11/27 18:44:50     14s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib' ...
[11/27 18:44:50     14s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.lib)
[11/27 18:44:50     14s] Read 21 cells in library 'sclib_tsmc180_ss' 
[11/27 18:44:50     14s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib' ...
[11/27 18:44:50     14s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_vdd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[11/27 18:44:50     14s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_gnd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[11/27 18:44:50     14s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_ana'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ss_nldm.lib)
[11/27 18:44:50     14s] Read 6 cells in library 'padlib_tsmc180_ss' 
[11/27 18:44:50     14s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RF2SH/RF2SH_fast@0C_syn.lib' ...
[11/27 18:44:50     14s] Read 1 cells in library 'USERLIB' 
[11/27 18:44:50     14s] Reading wc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD_fast@0C_syn.lib' ...
[11/27 18:44:50     14s] **WARN: (TECHLIB-459):	Appending library 'USERLIB' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/arm_ip/RA1SHD_RD/RA1SHD_RD_fast@0C_syn.lib)
[11/27 18:44:50     14s] Read 1 cells in library 'USERLIB' 
[11/27 18:44:50     14s] Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib' ...
[11/27 18:44:50     14s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ff_nldm.lib)
[11/27 18:44:50     14s] Read 21 cells in library 'sclib_tsmc180_ff' 
[11/27 18:44:50     14s] Reading bc timing library '/research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib' ...
[11/27 18:44:50     14s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_vdd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[11/27 18:44:50     14s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_gnd'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[11/27 18:44:50     14s] **WARN: (TECHLIB-302):	No function defined for cell 'pad_ana'. The cell will only be used for analysis. (File /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/padlib_tsmc180_ff_nldm.lib)
[11/27 18:44:50     14s] Read 6 cells in library 'padlib_tsmc180_ff' 
[11/27 18:44:50     14s] Ending "PreSetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1128.4M, current mem=1128.4M)
[11/27 18:44:50     14s] *** End library_loading (cpu=0.00min, real=0.00min, mem=8.5M, fe_cpu=0.25min, fe_real=1.08min, fe_mem=1200.0M) ***
[11/27 18:44:50     15s] #% Begin Load netlist data ... (date=11/27 18:44:50, mem=1128.4M)
[11/27 18:44:50     15s] *** Begin netlist parsing (mem=1200.0M) ***
[11/27 18:44:50     15s] Pin 'pad' of cell 'pad_ana' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/27 18:44:50     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'RA1SHD_RD' is defined in LEF but not in the timing library.
[11/27 18:44:50     15s] Type 'man IMPVL-159' for more detail.
[11/27 18:44:50     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'RA1SHD_RD' is defined in LEF but not in the timing library.
[11/27 18:44:50     15s] Type 'man IMPVL-159' for more detail.
[11/27 18:44:50     15s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'RF2SH' is defined in LEF but not in the timing library.
[11/27 18:44:50     15s] Type 'man IMPVL-159' for more detail.
[11/27 18:44:50     15s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'RF2SH' is defined in LEF but not in the timing library.
[11/27 18:44:50     15s] Type 'man IMPVL-159' for more detail.
[11/27 18:44:50     15s] Created 29 new cells from 5 timing libraries.
[11/27 18:44:50     15s] Reading netlist ...
[11/27 18:44:50     15s] Backslashed names will retain backslash and a trailing blank character.
[11/27 18:44:50     15s] Reading verilog netlist 'HDL/GATE/soc_top_m.v'
[11/27 18:44:50     15s] 
[11/27 18:44:50     15s] *** Memory Usage v#1 (Current mem = 1200.027M, initial mem = 483.875M) ***
[11/27 18:44:50     15s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1200.0M) ***
[11/27 18:44:50     15s] #% End Load netlist data ... (date=11/27 18:44:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1129.5M, current mem=1129.5M)
[11/27 18:44:50     15s] Top level cell is soc_top.
[11/27 18:44:50     15s] Hooked 56 DB cells to tlib cells.
[11/27 18:44:50     15s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1131.3M, current mem=1131.3M)
[11/27 18:44:50     15s] 1 empty module found.
[11/27 18:44:50     15s] Starting recursive module instantiation check.
[11/27 18:44:50     15s] No recursion found.
[11/27 18:44:50     15s] Building hierarchical netlist for Cell soc_top ...
[11/27 18:44:50     15s] *** Netlist is NOT unique.
[11/27 18:44:50     15s] Setting Std. cell height to 7840 DBU (smallest netlist inst).
[11/27 18:44:50     15s] ** info: there are 74 modules.
[11/27 18:44:50     15s] ** info: there are 822 stdCell insts.
[11/27 18:44:50     15s] ** info: there are 51 Pad insts.
[11/27 18:44:50     15s] 
[11/27 18:44:50     15s] *** Memory Usage v#1 (Current mem = 1207.941M, initial mem = 483.875M) ***
[11/27 18:44:50     15s] *info: set bottom ioPad orient R0
[11/27 18:44:50     15s] Reading IO assignment file "SCRIPTS/place_io_pad.io" ...
[11/27 18:44:50     15s] **WARN: (IMPFP-53):	Failed to find instance 'corner0'.
[11/27 18:44:50     15s] **WARN: (IMPFP-53):	Failed to find instance 'corner1'.
[11/27 18:44:50     15s] **WARN: (IMPFP-53):	Failed to find instance 'corner2'.
[11/27 18:44:50     15s] **WARN: (IMPFP-53):	Failed to find instance 'corner3'.
[11/27 18:44:50     15s] **WARN: (IMPFP-53):	Failed to find instance 'ser_tx_pad'.
[11/27 18:44:50     15s] **WARN: (IMPFP-53):	Failed to find instance 'ser_rx_pad'.
[11/27 18:44:50     15s] **WARN: (IMPFP-53):	Failed to find instance 'vss0'.
[11/27 18:44:50     15s] **WARN: (IMPFP-53):	Failed to find instance 'vdd0'.
[11/27 18:44:50     15s] **WARN: (IMPFP-53):	Failed to find instance 'ledr_n_pad'.
[11/27 18:44:50     15s] **WARN: (IMPFP-53):	Failed to find instance 'ledg_n_pad'.
[11/27 18:44:50     15s] **WARN: (IMPFP-53):	Failed to find instance 'flash_csb_pad'.
[11/27 18:44:50     15s] **WARN: (IMPFP-53):	Failed to find instance 'flash_clk_pad'.
[11/27 18:44:50     15s] **WARN: (IMPFP-53):	Failed to find instance 'flash_io0_pad'.
[11/27 18:44:50     15s] **WARN: (IMPFP-53):	Failed to find instance 'flash_io1_pad'.
[11/27 18:44:50     15s] **WARN: (IMPFP-53):	Failed to find instance 'flash_io2_pad'.
[11/27 18:44:50     15s] **WARN: (IMPFP-53):	Failed to find instance 'flash_io3_pad'.
[11/27 18:44:50     15s] **WARN: (IMPFP-53):	Failed to find instance 'led1_pad'.
[11/27 18:44:50     15s] **WARN: (IMPFP-53):	Failed to find instance 'led2_pad'.
[11/27 18:44:50     15s] **WARN: (IMPFP-53):	Failed to find instance 'led3_pad'.
[11/27 18:44:50     15s] **WARN: (IMPFP-53):	Failed to find instance 'led4_pad'.
[11/27 18:44:50     15s] **WARN: (EMS-27):	Message (IMPFP-53) has exceeded the current message display limit of 20.
[11/27 18:44:50     15s] To increase the message display limit, refer to the product command reference manual.
[11/27 18:44:50     15s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/27 18:44:50     15s] Type 'man IMPFP-3961' for more detail.
[11/27 18:44:50     15s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/27 18:44:50     15s] Type 'man IMPFP-3961' for more detail.
[11/27 18:44:50     15s] Start create_tracks
[11/27 18:44:50     15s] Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
[11/27 18:44:50     15s] **WARN: analysis view bc not found, use default_view_setup
[11/27 18:44:50     15s] **WARN: analysis view wc not found, use default_view_setup
[11/27 18:44:50     15s] Extraction setup Started 
[11/27 18:44:50     15s] 
[11/27 18:44:50     15s] Trim Metal Layers:
[11/27 18:44:50     15s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[11/27 18:44:50     15s] Reading Capacitance Table File /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable ...
[11/27 18:44:50     15s] Reading Capacitance Table File /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable ...
[11/27 18:44:50     15s] Importing multi-corner RC tables ... 
[11/27 18:44:50     15s] Summary of Active RC-Corners : 
[11/27 18:44:50     15s]  
[11/27 18:44:50     15s]  Analysis View: wc
[11/27 18:44:50     15s]     RC-Corner Name        : wc
[11/27 18:44:50     15s]     RC-Corner Index       : 0
[11/27 18:44:50     15s]     RC-Corner Temperature : 25 Celsius
[11/27 18:44:50     15s]     RC-Corner Cap Table   : '/research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable'
[11/27 18:44:50     15s]     RC-Corner PreRoute Res Factor         : 1
[11/27 18:44:50     15s]     RC-Corner PreRoute Cap Factor         : 1
[11/27 18:44:50     15s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/27 18:44:50     15s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/27 18:44:50     15s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/27 18:44:50     15s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/27 18:44:50     15s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/27 18:44:50     15s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/27 18:44:50     15s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/27 18:44:50     15s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/27 18:44:50     15s]  
[11/27 18:44:50     15s]  Analysis View: bc
[11/27 18:44:50     15s]     RC-Corner Name        : bc
[11/27 18:44:50     15s]     RC-Corner Index       : 1
[11/27 18:44:50     15s]     RC-Corner Temperature : 25 Celsius
[11/27 18:44:50     15s]     RC-Corner Cap Table   : '/research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/t018lo_1p6m_typical.captable'
[11/27 18:44:50     15s]     RC-Corner PreRoute Res Factor         : 1
[11/27 18:44:50     15s]     RC-Corner PreRoute Cap Factor         : 1
[11/27 18:44:50     15s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/27 18:44:50     15s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/27 18:44:50     15s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/27 18:44:50     15s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/27 18:44:50     15s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/27 18:44:50     15s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/27 18:44:50     15s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/27 18:44:50     15s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/27 18:44:50     15s] 
[11/27 18:44:50     15s] Trim Metal Layers:
[11/27 18:44:50     15s] LayerId::1 widthSet size::4
[11/27 18:44:50     15s] LayerId::2 widthSet size::4
[11/27 18:44:50     15s] LayerId::3 widthSet size::4
[11/27 18:44:50     15s] LayerId::4 widthSet size::4
[11/27 18:44:50     15s] LayerId::5 widthSet size::4
[11/27 18:44:50     15s] LayerId::6 widthSet size::3
[11/27 18:44:50     15s] Updating RC grid for preRoute extraction ...
[11/27 18:44:50     15s] eee: pegSigSF::1.070000
[11/27 18:44:50     15s] Initializing multi-corner capacitance tables ... 
[11/27 18:44:50     15s] Initializing multi-corner resistance tables ...
[11/27 18:44:50     15s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/27 18:44:50     15s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/27 18:44:50     15s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/27 18:44:50     15s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/27 18:44:50     15s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/27 18:44:50     15s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/27 18:44:50     15s] {RT wc 0 6 6 {5 0} 1}
[11/27 18:44:50     15s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.555600 newSi=0.000000 wHLS=1.389000 siPrev=0 viaL=0.000000
[11/27 18:44:50     15s] *Info: initialize multi-corner CTS.
[11/27 18:44:50     15s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1145.4M, current mem=1145.4M)
[11/27 18:44:50     15s] Reading timing constraints file 'SDC/soc_top_m.sdc' ...
[11/27 18:44:50     15s] Current (total cpu=0:00:15.3, real=0:01:05, peak res=1404.9M, current mem=1390.9M)
[11/27 18:44:50     15s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/soc_top_m.sdc, Line 9).
[11/27 18:44:50     15s] 
[11/27 18:44:50     15s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File SDC/soc_top_m.sdc, Line 10).
[11/27 18:44:50     15s] 
[11/27 18:44:51     15s] INFO (CTE): Reading of timing constraints file SDC/soc_top_m.sdc completed, with 2 WARNING
[11/27 18:44:51     15s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:01.0, peak res=1391.8M, current mem=1391.8M)
[11/27 18:44:51     15s] Current (total cpu=0:00:15.3, real=0:01:06, peak res=1404.9M, current mem=1391.8M)
[11/27 18:44:51     15s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[11/27 18:44:51     15s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/27 18:44:51     15s] 
[11/27 18:44:51     15s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[11/27 18:44:51     15s] Summary for sequential cells identification: 
[11/27 18:44:51     15s]   Identified SBFF number: 4
[11/27 18:44:51     15s]   Identified MBFF number: 0
[11/27 18:44:51     15s]   Identified SB Latch number: 0
[11/27 18:44:51     15s]   Identified MB Latch number: 0
[11/27 18:44:51     15s]   Not identified SBFF number: 0
[11/27 18:44:51     15s]   Not identified MBFF number: 0
[11/27 18:44:51     15s]   Not identified SB Latch number: 0
[11/27 18:44:51     15s]   Not identified MB Latch number: 0
[11/27 18:44:51     15s]   Number of sequential cells which are not FFs: 0
[11/27 18:44:51     15s] Total number of combinational cells: 17
[11/27 18:44:51     15s] Total number of sequential cells: 4
[11/27 18:44:51     15s] Total number of tristate cells: 0
[11/27 18:44:51     15s] Total number of level shifter cells: 0
[11/27 18:44:51     15s] Total number of power gating cells: 0
[11/27 18:44:51     15s] Total number of isolation cells: 0
[11/27 18:44:51     15s] Total number of power switch cells: 0
[11/27 18:44:51     15s] Total number of pulse generator cells: 0
[11/27 18:44:51     15s] Total number of always on buffers: 0
[11/27 18:44:51     15s] Total number of retention cells: 0
[11/27 18:44:51     15s] List of usable buffers: BUFX1
[11/27 18:44:51     15s] Total number of usable buffers: 1
[11/27 18:44:51     15s] List of unusable buffers:
[11/27 18:44:51     15s] Total number of unusable buffers: 0
[11/27 18:44:51     15s] List of usable inverters: INVX2 INVX1 INVX16 INVX32 INVX4 INVX8
[11/27 18:44:51     15s] Total number of usable inverters: 6
[11/27 18:44:51     15s] List of unusable inverters:
[11/27 18:44:51     15s] Total number of unusable inverters: 0
[11/27 18:44:51     15s] List of identified usable delay cells:
[11/27 18:44:51     15s] Total number of identified usable delay cells: 0
[11/27 18:44:51     15s] List of identified unusable delay cells:
[11/27 18:44:51     15s] Total number of identified unusable delay cells: 0
[11/27 18:44:51     15s] 
[11/27 18:44:51     15s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[11/27 18:44:51     15s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[11/27 18:44:51     15s] 
[11/27 18:44:51     15s] TimeStamp Deleting Cell Server Begin ...
[11/27 18:44:51     15s] 
[11/27 18:44:51     15s] TimeStamp Deleting Cell Server End ...
[11/27 18:44:51     15s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1400.0M, current mem=1400.0M)
[11/27 18:44:51     15s] 
[11/27 18:44:51     15s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/27 18:44:51     15s] Summary for sequential cells identification: 
[11/27 18:44:51     15s]   Identified SBFF number: 4
[11/27 18:44:51     15s]   Identified MBFF number: 0
[11/27 18:44:51     15s]   Identified SB Latch number: 0
[11/27 18:44:51     15s]   Identified MB Latch number: 0
[11/27 18:44:51     15s]   Not identified SBFF number: 0
[11/27 18:44:51     15s]   Not identified MBFF number: 0
[11/27 18:44:51     15s]   Not identified SB Latch number: 0
[11/27 18:44:51     15s]   Not identified MB Latch number: 0
[11/27 18:44:51     15s]   Number of sequential cells which are not FFs: 0
[11/27 18:44:51     15s]  Visiting view : wc
[11/27 18:44:51     15s]    : PowerDomain = none : Weighted F : unweighted  = 41.00 (1.000) with rcCorner = 0
[11/27 18:44:51     15s]    : PowerDomain = none : Weighted F : unweighted  = 39.50 (1.000) with rcCorner = -1
[11/27 18:44:51     15s]  Visiting view : bc
[11/27 18:44:51     15s]    : PowerDomain = none : Weighted F : unweighted  = 22.20 (1.000) with rcCorner = 1
[11/27 18:44:51     15s]    : PowerDomain = none : Weighted F : unweighted  = 21.00 (1.000) with rcCorner = -1
[11/27 18:44:51     15s] TLC MultiMap info (StdDelay):
[11/27 18:44:51     15s]   : bc + bc + 1 + bc := 22.2ps
[11/27 18:44:51     15s]   : wc + wc + 1 + no RcCorner := 39.5ps
[11/27 18:44:51     15s]   : bc + bc + 1 + no RcCorner := 21ps
[11/27 18:44:51     15s]   : wc + wc + 1 + wc := 41ps
[11/27 18:44:51     15s]  Setting StdDelay to: 41ps
[11/27 18:44:51     15s] 
[11/27 18:44:51     15s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/27 18:44:51     15s] 
[11/27 18:44:51     15s] TimeStamp Deleting Cell Server Begin ...
[11/27 18:44:51     15s] 
[11/27 18:44:51     15s] TimeStamp Deleting Cell Server End ...
[11/27 18:44:51     15s] 
[11/27 18:44:51     15s] *** Summary of all messages that are not suppressed in this session:
[11/27 18:44:51     15s] Severity  ID               Count  Summary                                  
[11/27 18:44:51     15s] WARNING   IMPLF-58            29  MACRO '%s' has been found in the databas...
[11/27 18:44:51     15s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[11/27 18:44:51     15s] WARNING   IMPLF-200            7  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/27 18:44:51     15s] WARNING   IMPLF-201           69  Pin '%s' in macro '%s' has no ANTENNADIF...
[11/27 18:44:51     15s] WARNING   IMPFP-53            21  Failed to find instance '%s'.            
[11/27 18:44:51     15s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[11/27 18:44:51     15s] WARNING   IMPVL-159            4  Pin '%s' of cell '%s' is defined in LEF ...
[11/27 18:44:51     15s] WARNING   TA-976               1  Path groups asserted by the group_path c...
[11/27 18:44:51     15s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[11/27 18:44:51     15s] WARNING   TECHLIB-302          8  No function defined for cell '%s'. The c...
[11/27 18:44:51     15s] WARNING   TECHLIB-459          1  Appending library '%s' to the previously...
[11/27 18:44:51     15s] *** Message Summary: 145 warning(s), 0 error(s)
[11/27 18:44:51     15s] 
[11/27 18:44:51     15s] <CMD> saveDesign DBS/soc_top-import.enc
[11/27 18:44:51     15s] #% Begin save design ... (date=11/27 18:44:51, mem=1400.1M)
[11/27 18:44:51     15s] % Begin Save ccopt configuration ... (date=11/27 18:44:51, mem=1400.1M)
[11/27 18:44:51     15s] % End Save ccopt configuration ... (date=11/27 18:44:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1400.1M, current mem=1400.1M)
[11/27 18:44:51     15s] % Begin Save netlist data ... (date=11/27 18:44:51, mem=1400.1M)
[11/27 18:44:51     15s] Writing Binary DB to DBS/soc_top-import.enc.dat.tmp/soc_top.v.bin in single-threaded mode...
[11/27 18:44:51     15s] % End Save netlist data ... (date=11/27 18:44:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1400.3M, current mem=1400.3M)
[11/27 18:44:51     15s] Saving symbol-table file ...
[11/27 18:44:51     15s] Saving congestion map file DBS/soc_top-import.enc.dat.tmp/soc_top.route.congmap.gz ...
[11/27 18:44:51     15s] % Begin Save AAE data ... (date=11/27 18:44:51, mem=1400.3M)
[11/27 18:44:51     15s] Saving AAE Data ...
[11/27 18:44:51     15s] % End Save AAE data ... (date=11/27 18:44:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1400.3M, current mem=1400.3M)
[11/27 18:44:51     15s] Saving preference file DBS/soc_top-import.enc.dat.tmp/gui.pref.tcl ...
[11/27 18:44:51     15s] Saving mode setting ...
[11/27 18:44:51     15s] Saving global file ...
[11/27 18:44:51     15s] % Begin Save floorplan data ... (date=11/27 18:44:51, mem=1402.8M)
[11/27 18:44:51     15s] Saving floorplan file ...
[11/27 18:44:51     15s] % End Save floorplan data ... (date=11/27 18:44:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1402.8M, current mem=1402.8M)
[11/27 18:44:51     15s] Saving Drc markers ...
[11/27 18:44:51     15s] ... No Drc file written since there is no markers found.
[11/27 18:44:51     15s] % Begin Save placement data ... (date=11/27 18:44:51, mem=1402.8M)
[11/27 18:44:51     15s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/27 18:44:51     15s] Save Adaptive View Pruning View Names to Binary file
[11/27 18:44:51     15s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1469.7M) ***
[11/27 18:44:51     15s] % End Save placement data ... (date=11/27 18:44:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1402.9M, current mem=1402.9M)
[11/27 18:44:51     15s] % Begin Save routing data ... (date=11/27 18:44:51, mem=1402.9M)
[11/27 18:44:51     15s] Saving route file ...
[11/27 18:44:51     15s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1466.7M) ***
[11/27 18:44:51     15s] % End Save routing data ... (date=11/27 18:44:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1402.9M, current mem=1402.9M)
[11/27 18:44:51     15s] Saving property file DBS/soc_top-import.enc.dat.tmp/soc_top.prop
[11/27 18:44:51     15s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1469.7M) ***
[11/27 18:44:52     15s] % Begin Save power constraints data ... (date=11/27 18:44:51, mem=1402.9M)
[11/27 18:44:52     15s] % End Save power constraints data ... (date=11/27 18:44:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1402.9M, current mem=1402.9M)
[11/27 18:44:52     15s] Generated self-contained design soc_top-import.enc.dat.tmp
[11/27 18:44:52     15s] #% End save design ... (date=11/27 18:44:52, total cpu=0:00:00.3, real=0:00:01.0, peak res=1433.4M, current mem=1402.4M)
[11/27 18:44:52     15s] *** Message Summary: 0 warning(s), 0 error(s)
[11/27 18:44:52     15s] 
[11/27 18:44:52     15s] <CMD> setDrawView fplan
[11/27 18:44:52     15s] <CMD> fit
[11/27 18:44:52     15s] <CMD> floorPlan -site core7T -s 1070 910 80 80 80 80
[11/27 18:44:52     15s] **WARN: (IMPFP-4026):	Adjusting core to 'Left' to 80.080000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[11/27 18:44:52     15s] **WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 80.080000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[11/27 18:44:52     15s] **WARN: (IMPFP-4026):	Adjusting core to 'Right' to 80.080000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[11/27 18:44:52     15s] **WARN: (IMPFP-4026):	Adjusting core to 'Top' to 80.080000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[11/27 18:44:52     15s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/27 18:44:52     15s] Type 'man IMPFP-3961' for more detail.
[11/27 18:44:52     15s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/27 18:44:52     15s] Type 'man IMPFP-3961' for more detail.
[11/27 18:44:52     15s] Start create_tracks
[11/27 18:44:52     15s] Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
[11/27 18:44:52     15s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[11/27 18:44:52     15s] <CMD> setDrawView fplan
[11/27 18:44:52     15s] <CMD> fit
[11/27 18:44:52     15s] <CMD> saveDesign DBS/soc_top-fplan.enc
[11/27 18:44:52     15s] #% Begin save design ... (date=11/27 18:44:52, mem=1403.1M)
[11/27 18:44:52     15s] % Begin Save ccopt configuration ... (date=11/27 18:44:52, mem=1403.1M)
[11/27 18:44:52     15s] % End Save ccopt configuration ... (date=11/27 18:44:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1403.1M, current mem=1403.1M)
[11/27 18:44:52     15s] % Begin Save netlist data ... (date=11/27 18:44:52, mem=1403.1M)
[11/27 18:44:52     15s] Writing Binary DB to DBS/soc_top-fplan.enc.dat/soc_top.v.bin in single-threaded mode...
[11/27 18:44:53     15s] % End Save netlist data ... (date=11/27 18:44:53, total cpu=0:00:00.0, real=0:00:01.0, peak res=1403.1M, current mem=1403.1M)
[11/27 18:44:53     15s] Saving symbol-table file ...
[11/27 18:44:53     15s] Saving congestion map file DBS/soc_top-fplan.enc.dat/soc_top.route.congmap.gz ...
[11/27 18:44:53     15s] % Begin Save AAE data ... (date=11/27 18:44:53, mem=1403.1M)
[11/27 18:44:53     15s] Saving AAE Data ...
[11/27 18:44:53     15s] % End Save AAE data ... (date=11/27 18:44:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1403.1M, current mem=1403.1M)
[11/27 18:44:53     15s] Saving preference file DBS/soc_top-fplan.enc.dat/gui.pref.tcl ...
[11/27 18:44:53     15s] Saving mode setting ...
[11/27 18:44:53     15s] Saving global file ...
[11/27 18:44:53     15s] % Begin Save floorplan data ... (date=11/27 18:44:53, mem=1403.1M)
[11/27 18:44:53     15s] Saving floorplan file ...
[11/27 18:44:53     15s] % End Save floorplan data ... (date=11/27 18:44:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1403.1M, current mem=1403.1M)
[11/27 18:44:53     15s] Saving Drc markers ...
[11/27 18:44:53     15s] ... No Drc file written since there is no markers found.
[11/27 18:44:53     15s] % Begin Save placement data ... (date=11/27 18:44:53, mem=1403.1M)
[11/27 18:44:53     15s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/27 18:44:53     15s] Save Adaptive View Pruning View Names to Binary file
[11/27 18:44:53     15s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1489.4M) ***
[11/27 18:44:53     15s] % End Save placement data ... (date=11/27 18:44:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1403.1M, current mem=1403.1M)
[11/27 18:44:53     15s] % Begin Save routing data ... (date=11/27 18:44:53, mem=1403.1M)
[11/27 18:44:53     15s] Saving route file ...
[11/27 18:44:53     15s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1486.4M) ***
[11/27 18:44:53     15s] % End Save routing data ... (date=11/27 18:44:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1403.1M, current mem=1403.1M)
[11/27 18:44:53     15s] Saving property file DBS/soc_top-fplan.enc.dat/soc_top.prop
[11/27 18:44:53     15s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1489.4M) ***
[11/27 18:44:53     15s] % Begin Save power constraints data ... (date=11/27 18:44:53, mem=1403.1M)
[11/27 18:44:53     15s] % End Save power constraints data ... (date=11/27 18:44:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1403.1M, current mem=1403.1M)
[11/27 18:44:54     15s] Generated self-contained design soc_top-fplan.enc.dat
[11/27 18:44:54     15s] #% End save design ... (date=11/27 18:44:54, total cpu=0:00:00.3, real=0:00:02.0, peak res=1433.8M, current mem=1403.4M)
[11/27 18:44:54     15s] *** Message Summary: 0 warning(s), 0 error(s)
[11/27 18:44:54     15s] 
[11/27 18:44:54     15s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -all -verbose
[11/27 18:44:54     15s] 873 new pwr-pin connections were made to global net 'VDD'.
[11/27 18:44:54     15s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -all -verbose
[11/27 18:44:54     15s] 873 new gnd-pin connections were made to global net 'VSS'.
[11/27 18:44:54     15s] <CMD> globalNetConnect VDD -type tiehi
[11/27 18:44:54     15s] <CMD> globalNetConnect VSS -type tielo
[11/27 18:44:54     15s] <CMD> deleteIoFiller
[11/27 18:44:54     15s] No cell name specified, will delete physical io cells with CLASS PAD SPACER only.
[11/27 18:44:54     15s] Total 0 cells are deleted.
[11/27 18:44:54     15s] <CMD> addIoFiller -cell pad_fill_32 -prefix FILLER -side n
[11/27 18:44:54     15s] Added 0 of filler cell 'pad_fill_32' on top side.
[11/27 18:44:54     15s] <CMD> addIoFiller -cell pad_fill_16 -prefix FILLER -side n
[11/27 18:44:54     15s] Added 0 of filler cell 'pad_fill_16' on top side.
[11/27 18:44:54     15s] <CMD> addIoFiller -cell pad_fill_8 -prefix FILLER -side n
[11/27 18:44:54     15s] Added 0 of filler cell 'pad_fill_8' on top side.
[11/27 18:44:54     15s] <CMD> addIoFiller -cell pad_fill_4 -prefix FILLER -side n
[11/27 18:44:54     15s] Added 12 of filler cell 'pad_fill_4' on top side.
[11/27 18:44:54     15s] <CMD> addIoFiller -cell pad_fill_2 -prefix FILLER -side n
[11/27 18:44:54     15s] Added 0 of filler cell 'pad_fill_2' on top side.
[11/27 18:44:54     15s] <CMD> addIoFiller -cell pad_fill_1 -prefix FILLER -side n
[11/27 18:44:54     15s] Added 12 of filler cell 'pad_fill_1' on top side.
[11/27 18:44:54     15s] <CMD> addIoFiller -cell pad_fill_01 -prefix FILLER -side n
[11/27 18:44:54     15s] Added 0 of filler cell 'pad_fill_01' on top side.
[11/27 18:44:54     15s] <CMD> addIoFiller -cell pad_fill_005 -prefix FILLER -side n -fillAnyGap
[11/27 18:44:54     15s] Added 64 of filler cell 'pad_fill_005' on top side.
[11/27 18:44:54     15s] <CMD> addIoFiller -cell pad_fill_32 -prefix FILLER -side s
[11/27 18:44:54     15s] Added 0 of filler cell 'pad_fill_32' on bottom side.
[11/27 18:44:54     15s] <CMD> addIoFiller -cell pad_fill_16 -prefix FILLER -side s
[11/27 18:44:54     15s] Added 0 of filler cell 'pad_fill_16' on bottom side.
[11/27 18:44:54     15s] <CMD> addIoFiller -cell pad_fill_8 -prefix FILLER -side s
[11/27 18:44:54     15s] Added 0 of filler cell 'pad_fill_8' on bottom side.
[11/27 18:44:54     15s] <CMD> addIoFiller -cell pad_fill_4 -prefix FILLER -side s
[11/27 18:44:54     15s] Added 12 of filler cell 'pad_fill_4' on bottom side.
[11/27 18:44:54     15s] <CMD> addIoFiller -cell pad_fill_2 -prefix FILLER -side s
[11/27 18:44:54     15s] Added 0 of filler cell 'pad_fill_2' on bottom side.
[11/27 18:44:54     15s] <CMD> addIoFiller -cell pad_fill_1 -prefix FILLER -side s
[11/27 18:44:54     15s] Added 12 of filler cell 'pad_fill_1' on bottom side.
[11/27 18:44:54     15s] <CMD> addIoFiller -cell pad_fill_01 -prefix FILLER -side s
[11/27 18:44:54     15s] Added 0 of filler cell 'pad_fill_01' on bottom side.
[11/27 18:44:54     15s] <CMD> addIoFiller -cell pad_fill_005 -prefix FILLER -side s -fillAnyGap
[11/27 18:44:54     15s] Added 64 of filler cell 'pad_fill_005' on bottom side.
[11/27 18:44:54     15s] <CMD> addIoFiller -cell pad_fill_32 -prefix FILLER -side e
[11/27 18:44:54     15s] Added 0 of filler cell 'pad_fill_32' on right side.
[11/27 18:44:54     15s] <CMD> addIoFiller -cell pad_fill_16 -prefix FILLER -side e
[11/27 18:44:54     15s] Added 0 of filler cell 'pad_fill_16' on right side.
[11/27 18:44:54     15s] <CMD> addIoFiller -cell pad_fill_8 -prefix FILLER -side e
[11/27 18:44:54     15s] Added 11 of filler cell 'pad_fill_8' on right side.
[11/27 18:44:54     15s] <CMD> addIoFiller -cell pad_fill_4 -prefix FILLER -side e
[11/27 18:44:54     15s] Added 0 of filler cell 'pad_fill_4' on right side.
[11/27 18:44:54     15s] <CMD> addIoFiller -cell pad_fill_2 -prefix FILLER -side e
[11/27 18:44:54     15s] Added 0 of filler cell 'pad_fill_2' on right side.
[11/27 18:44:54     15s] <CMD> addIoFiller -cell pad_fill_1 -prefix FILLER -side e
[11/27 18:44:54     15s] Added 0 of filler cell 'pad_fill_1' on right side.
[11/27 18:44:54     15s] <CMD> addIoFiller -cell pad_fill_01 -prefix FILLER -side e
[11/27 18:44:54     15s] Added 11 of filler cell 'pad_fill_01' on right side.
[11/27 18:44:54     15s] <CMD> addIoFiller -cell pad_fill_005 -prefix FILLER -side e -fillAnyGap
[11/27 18:44:54     15s] Added 180 of filler cell 'pad_fill_005' on right side.
[11/27 18:44:54     15s] <CMD> addIoFiller -cell pad_fill_32 -prefix FILLER -side w
[11/27 18:44:54     15s] Added 0 of filler cell 'pad_fill_32' on left side.
[11/27 18:44:54     15s] <CMD> addIoFiller -cell pad_fill_16 -prefix FILLER -side w
[11/27 18:44:54     15s] Added 0 of filler cell 'pad_fill_16' on left side.
[11/27 18:44:54     15s] <CMD> addIoFiller -cell pad_fill_8 -prefix FILLER -side w
[11/27 18:44:54     15s] Added 0 of filler cell 'pad_fill_8' on left side.
[11/27 18:44:54     15s] <CMD> addIoFiller -cell pad_fill_4 -prefix FILLER -side w
[11/27 18:44:54     15s] Added 0 of filler cell 'pad_fill_4' on left side.
[11/27 18:44:54     15s] <CMD> addIoFiller -cell pad_fill_2 -prefix FILLER -side w
[11/27 18:44:54     15s] Added 0 of filler cell 'pad_fill_2' on left side.
[11/27 18:44:54     15s] <CMD> addIoFiller -cell pad_fill_1 -prefix FILLER -side w
[11/27 18:44:54     15s] Added 0 of filler cell 'pad_fill_1' on left side.
[11/27 18:44:54     15s] <CMD> addIoFiller -cell pad_fill_01 -prefix FILLER -side w
[11/27 18:44:54     15s] Added 0 of filler cell 'pad_fill_01' on left side.
[11/27 18:44:54     15s] <CMD> addIoFiller -cell pad_fill_005 -prefix FILLER -side w -fillAnyGap
[11/27 18:44:54     15s] Added 0 of filler cell 'pad_fill_005' on left side.
[11/27 18:44:54     15s] <CMD> addRing -type core_rings -follow core -nets {VDD VDD VSS VSS} -center 1 -width {top 10 bottom 10 left 10 right 10} -spacing {top 4 bottom 4 left 4 right 4} -center 1 -layer {top METAL5 bottom METAL5 left METAL6 right METAL6} -use_wire_group 1 -extend_corner {} -jog_distance 0 -snap_wire_center_to_grid None -threshold 0
[11/27 18:44:54     15s] 
[11/27 18:44:54     15s] 
[11/27 18:44:54     15s] viaInitial starts at Mon Nov 27 18:44:54 2023
viaInitial ends at Mon Nov 27 18:44:54 2023
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1494.5M)
[11/27 18:44:54     15s] Ring generation is complete.
[11/27 18:44:54     15s] vias are now being generated.
[11/27 18:44:54     15s] addRing created 16 wires.
[11/27 18:44:54     15s] ViaGen created 32 vias, deleted 0 via to avoid violation.
[11/27 18:44:54     15s] +--------+----------------+----------------+
[11/27 18:44:54     15s] |  Layer |     Created    |     Deleted    |
[11/27 18:44:54     15s] +--------+----------------+----------------+
[11/27 18:44:54     15s] | METAL5 |        8       |       NA       |
[11/27 18:44:54     15s] |  VIA56 |       32       |        0       |
[11/27 18:44:54     15s] | METAL6 |        8       |       NA       |
[11/27 18:44:54     15s] +--------+----------------+----------------+
[11/27 18:44:54     15s] <CMD> addStripe -nets {VDD VSS} -layer METAL6 -direction vertical -width 5 -spacing 5 -number_of_sets 10 -start_from left -start_offset 25 -stop_offset 30 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL6 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL6 -block_ring_bottom_layer_limit METAL1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[11/27 18:44:54     15s] 
[11/27 18:44:54     15s] Initialize fgc environment(mem: 1494.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1494.5M)
[11/27 18:44:54     15s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1494.5M)
[11/27 18:44:54     15s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1494.5M)
[11/27 18:44:54     15s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1494.5M)
[11/27 18:44:54     15s] Starting stripe generation ...
[11/27 18:44:54     15s] Non-Default Mode Option Settings :
[11/27 18:44:54     15s]   NONE
[11/27 18:44:54     15s] Stripe generation is complete.
[11/27 18:44:54     15s] vias are now being generated.
[11/27 18:44:54     15s] addStripe created 20 wires.
[11/27 18:44:54     15s] ViaGen created 80 vias, deleted 0 via to avoid violation.
[11/27 18:44:54     15s] +--------+----------------+----------------+
[11/27 18:44:54     15s] |  Layer |     Created    |     Deleted    |
[11/27 18:44:54     15s] +--------+----------------+----------------+
[11/27 18:44:54     15s] |  VIA56 |       80       |        0       |
[11/27 18:44:54     15s] | METAL6 |       20       |       NA       |
[11/27 18:44:54     15s] +--------+----------------+----------------+
[11/27 18:44:54     15s] <CMD> addStripe -nets {VDD VSS} -layer METAL5 -direction horizontal -width 5 -spacing 5 -number_of_sets 9 -start_from left -start_offset 30 -stop_offset 30 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL6 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL6 -block_ring_bottom_layer_limit METAL1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[11/27 18:44:54     15s] 
[11/27 18:44:54     16s] Initialize fgc environment(mem: 1494.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1494.5M)
[11/27 18:44:54     16s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1494.5M)
[11/27 18:44:54     16s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1494.5M)
[11/27 18:44:54     16s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1494.5M)
[11/27 18:44:54     16s] Starting stripe generation ...
[11/27 18:44:54     16s] Non-Default Mode Option Settings :
[11/27 18:44:54     16s]   NONE
[11/27 18:44:54     16s] Stripe generation is complete.
[11/27 18:44:54     16s] vias are now being generated.
[11/27 18:44:54     16s] addStripe created 18 wires.
[11/27 18:44:54     16s] ViaGen created 252 vias, deleted 0 via to avoid violation.
[11/27 18:44:54     16s] +--------+----------------+----------------+
[11/27 18:44:54     16s] |  Layer |     Created    |     Deleted    |
[11/27 18:44:54     16s] +--------+----------------+----------------+
[11/27 18:44:54     16s] | METAL5 |       18       |       NA       |
[11/27 18:44:54     16s] |  VIA56 |       252      |        0       |
[11/27 18:44:54     16s] +--------+----------------+----------------+
[11/27 18:44:54     16s] <CMD> saveDesign DBS/soc_top-power.enc
[11/27 18:44:54     16s] #% Begin save design ... (date=11/27 18:44:54, mem=1408.3M)
[11/27 18:44:54     16s] % Begin Save ccopt configuration ... (date=11/27 18:44:54, mem=1408.3M)
[11/27 18:44:54     16s] % End Save ccopt configuration ... (date=11/27 18:44:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=1408.3M, current mem=1408.3M)
[11/27 18:44:54     16s] % Begin Save netlist data ... (date=11/27 18:44:54, mem=1408.3M)
[11/27 18:44:54     16s] Writing Binary DB to DBS/soc_top-power.enc.dat/soc_top.v.bin in single-threaded mode...
[11/27 18:44:54     16s] % End Save netlist data ... (date=11/27 18:44:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=1408.5M, current mem=1408.5M)
[11/27 18:44:54     16s] Saving symbol-table file ...
[11/27 18:44:54     16s] Saving congestion map file DBS/soc_top-power.enc.dat/soc_top.route.congmap.gz ...
[11/27 18:44:54     16s] % Begin Save AAE data ... (date=11/27 18:44:54, mem=1408.5M)
[11/27 18:44:54     16s] Saving AAE Data ...
[11/27 18:44:54     16s] % End Save AAE data ... (date=11/27 18:44:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=1408.5M, current mem=1408.5M)
[11/27 18:44:55     16s] Saving preference file DBS/soc_top-power.enc.dat/gui.pref.tcl ...
[11/27 18:44:55     16s] Saving mode setting ...
[11/27 18:44:55     16s] Saving global file ...
[11/27 18:44:55     16s] % Begin Save floorplan data ... (date=11/27 18:44:55, mem=1408.7M)
[11/27 18:44:55     16s] Saving floorplan file ...
[11/27 18:44:55     16s] % End Save floorplan data ... (date=11/27 18:44:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1408.8M, current mem=1408.8M)
[11/27 18:44:55     16s] Saving PG file DBS/soc_top-power.enc.dat/soc_top.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Mon Nov 27 18:44:55 2023)
[11/27 18:44:55     16s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1496.0M) ***
[11/27 18:44:55     16s] Saving Drc markers ...
[11/27 18:44:55     16s] ... No Drc file written since there is no markers found.
[11/27 18:44:55     16s] % Begin Save placement data ... (date=11/27 18:44:55, mem=1408.8M)
[11/27 18:44:55     16s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/27 18:44:55     16s] Save Adaptive View Pruning View Names to Binary file
[11/27 18:44:55     16s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1499.0M) ***
[11/27 18:44:55     16s] % End Save placement data ... (date=11/27 18:44:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1408.8M, current mem=1408.8M)
[11/27 18:44:55     16s] % Begin Save routing data ... (date=11/27 18:44:55, mem=1408.8M)
[11/27 18:44:55     16s] Saving route file ...
[11/27 18:44:55     16s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1496.0M) ***
[11/27 18:44:55     16s] % End Save routing data ... (date=11/27 18:44:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1408.8M, current mem=1408.8M)
[11/27 18:44:55     16s] Saving property file DBS/soc_top-power.enc.dat/soc_top.prop
[11/27 18:44:55     16s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1499.0M) ***
[11/27 18:44:55     16s] % Begin Save power constraints data ... (date=11/27 18:44:55, mem=1408.8M)
[11/27 18:44:55     16s] % End Save power constraints data ... (date=11/27 18:44:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1408.8M, current mem=1408.8M)
[11/27 18:44:56     16s] Generated self-contained design soc_top-power.enc.dat
[11/27 18:44:56     16s] #% End save design ... (date=11/27 18:44:56, total cpu=0:00:00.3, real=0:00:02.0, peak res=1439.5M, current mem=1409.2M)
[11/27 18:44:56     16s] *** Message Summary: 0 warning(s), 0 error(s)
[11/27 18:44:56     16s] 
[11/27 18:44:56     16s] <CMD> sroute -connect { blockPin corePin padPin floatingStripe} -layerChangeRange { METAL1(1) METAL6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPintarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -crossoverViaLayerRange { METAL1(1) METAL6(6) } -nets { VDD VSS } -allowJogging 1 -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { METAL1(1) METAL6(6)}
[11/27 18:44:56     16s] *** Begin SPECIAL ROUTE on Mon Nov 27 18:44:56 2023 ***
[11/27 18:44:56     16s] SPECIAL ROUTE ran on directory: /home/u1224540/5710/Project/innovus
[11/27 18:44:56     16s] SPECIAL ROUTE ran on machine: lab1-4.eng.utah.edu (Linux 4.18.0-477.27.1.el8_8.x86_64 x86_64 2.90Ghz)
[11/27 18:44:56     16s] 
[11/27 18:44:56     16s] Begin option processing ...
[11/27 18:44:56     16s] srouteConnectPowerBump set to false
[11/27 18:44:56     16s] routeSelectNet set to "VDD VSS"
[11/27 18:44:56     16s] routeSpecial set to true
[11/27 18:44:56     16s] srouteBlockPin set to "useLef"
[11/27 18:44:56     16s] srouteBottomLayerLimit set to 1
[11/27 18:44:56     16s] srouteBottomTargetLayerLimit set to 1
[11/27 18:44:56     16s] srouteConnectConverterPin set to false
[11/27 18:44:56     16s] srouteCrossoverViaBottomLayer set to 1
[11/27 18:44:56     16s] srouteCrossoverViaTopLayer set to 6
[11/27 18:44:56     16s] srouteFollowCorePinEnd set to 3
[11/27 18:44:56     16s] srouteFollowPadPin set to false
[11/27 18:44:56     16s] srouteJogControl set to "preferWithChanges differentLayer"
[11/27 18:44:56     16s] sroutePadPinAllPorts set to true
[11/27 18:44:56     16s] sroutePreserveExistingRoutes set to true
[11/27 18:44:56     16s] srouteRoutePowerBarPortOnBothDir set to true
[11/27 18:44:56     16s] srouteStopBlockPin set to "nearestTarget"
[11/27 18:44:56     16s] srouteTopLayerLimit set to 6
[11/27 18:44:56     16s] srouteTopTargetLayerLimit set to 6
[11/27 18:44:56     16s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2995.00 megs.
[11/27 18:44:56     16s] 
[11/27 18:44:56     16s] Reading DB technology information...
[11/27 18:44:56     16s] Finished reading DB technology information.
[11/27 18:44:56     16s] Reading floorplan and netlist information...
[11/27 18:44:56     16s] Finished reading floorplan and netlist information.
[11/27 18:44:56     16s] Read in 13 layers, 6 routing layers, 1 overlap layer
[11/27 18:44:56     16s] Read in 35 macros, 20 used
[11/27 18:44:56     16s] Read in 441 components
[11/27 18:44:56     16s]   12 core components: 12 unplaced, 0 placed, 0 fixed
[11/27 18:44:56     16s]   429 pad components: 0 unplaced, 428 placed, 1 fixed
[11/27 18:44:56     16s] Read in 51 logical pins
[11/27 18:44:56     16s] Read in 51 nets
[11/27 18:44:56     16s] Read in 2 special nets, 2 routed
[11/27 18:44:56     16s] Read in 882 terminals
[11/27 18:44:56     16s] 2 nets selected.
[11/27 18:44:56     16s] 
[11/27 18:44:56     16s] Begin power routing ...
[11/27 18:44:56     16s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/27 18:44:56     16s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[11/27 18:44:56     16s] Type 'man IMPSR-1256' for more detail.
[11/27 18:44:56     16s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/27 18:44:56     16s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/27 18:44:56     16s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[11/27 18:44:56     16s] Type 'man IMPSR-1256' for more detail.
[11/27 18:44:56     16s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/27 18:44:56     16s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (782.78, 1293.40) (787.78, 1293.52).
[11/27 18:44:56     16s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (893.91, 1293.40) (898.91, 1293.52).
[11/27 18:44:56     16s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (1005.03, 1293.40) (1010.03, 1293.52).
[11/27 18:44:56     16s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (1116.16, 1293.40) (1121.16, 1293.52).
[11/27 18:44:56     16s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (1227.28, 1293.40) (1232.28, 1293.52).
[11/27 18:44:56     16s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (1338.41, 1293.40) (1343.41, 1293.52).
[11/27 18:44:56     16s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (338.28, 1293.40) (343.28, 1293.52).
[11/27 18:44:56     16s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (449.40, 1293.40) (454.40, 1293.52).
[11/27 18:44:56     16s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (560.53, 1293.40) (565.53, 1293.52).
[11/27 18:44:56     16s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (671.66, 1293.40) (676.66, 1293.52).
[11/27 18:44:56     16s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (782.78, 469.85) (787.78, 469.86).
[11/27 18:44:56     16s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (893.91, 469.85) (898.91, 469.86).
[11/27 18:44:56     16s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (1005.03, 469.85) (1010.03, 469.86).
[11/27 18:44:56     16s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (1116.16, 469.85) (1121.16, 469.86).
[11/27 18:44:56     16s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (1227.28, 469.85) (1232.28, 469.86).
[11/27 18:44:56     16s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (1338.41, 469.85) (1343.41, 469.86).
[11/27 18:44:56     16s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (338.28, 469.85) (343.28, 469.86).
[11/27 18:44:56     16s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (449.40, 469.85) (454.40, 469.86).
[11/27 18:44:56     16s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (560.53, 469.85) (565.53, 469.86).
[11/27 18:44:56     16s] **WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer VIA45 at (671.66, 469.85) (676.66, 469.86).
[11/27 18:44:56     16s] CPU time for VDD FollowPin 0 seconds
[11/27 18:44:56     16s] **WARN: (EMS-27):	Message (IMPPP-531) has exceeded the current message display limit of 20.
[11/27 18:44:56     16s] To increase the message display limit, refer to the product command reference manual.
[11/27 18:44:56     16s] CPU time for VSS FollowPin 0 seconds
[11/27 18:44:56     16s]   Number of IO ports routed: 0
[11/27 18:44:56     16s]   Number of Block ports routed: 0
[11/27 18:44:56     16s]   Number of Stripe ports routed: 0
[11/27 18:44:56     16s]   Number of Core ports routed: 516
[11/27 18:44:56     16s]   Number of Power Bump ports routed: 0
[11/27 18:44:56     16s]   Number of Followpin connections: 258
[11/27 18:44:56     16s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2999.00 megs.
[11/27 18:44:56     16s] 
[11/27 18:44:56     16s] 
[11/27 18:44:56     16s] 
[11/27 18:44:56     16s]  Begin updating DB with routing results ...
[11/27 18:44:56     16s]  Updating DB with 5 via definition ...Extracting standard cell pins and blockage ...... 
[11/27 18:44:56     16s] Pin and blockage extraction finished
[11/27 18:44:56     16s] 
[11/27 18:44:56     16s] 
sroute post-processing starts at Mon Nov 27 18:44:56 2023
The viaGen is rebuilding shadow vias for net VSS.
[11/27 18:44:56     16s] sroute post-processing ends at Mon Nov 27 18:44:56 2023

sroute post-processing starts at Mon Nov 27 18:44:56 2023
The viaGen is rebuilding shadow vias for net VDD.
[11/27 18:44:56     16s] sroute post-processing ends at Mon Nov 27 18:44:56 2023
sroute created 810 wires.
[11/27 18:44:56     16s] ViaGen created 17100 vias, deleted 42 vias to avoid violation.
[11/27 18:44:56     16s] +--------+----------------+----------------+
[11/27 18:44:56     16s] |  Layer |     Created    |     Deleted    |
[11/27 18:44:56     16s] +--------+----------------+----------------+
[11/27 18:44:56     16s] | METAL1 |       810      |       NA       |
[11/27 18:44:56     16s] |  VIA12 |      3448      |        0       |
[11/27 18:44:56     16s] |  VIA23 |      3448      |        0       |
[11/27 18:44:56     16s] |  VIA34 |      3448      |        0       |
[11/27 18:44:56     16s] |  VIA45 |      3448      |        0       |
[11/27 18:44:56     16s] |  VIA56 |      3308      |       42       |
[11/27 18:44:56     16s] +--------+----------------+----------------+
[11/27 18:44:56     16s] <CMD> fit
[11/27 18:44:56     16s] <CMD> saveDesign DBS/soc_top-power-routed.enc
[11/27 18:44:56     16s] #% Begin save design ... (date=11/27 18:44:56, mem=1418.7M)
[11/27 18:44:56     16s] % Begin Save ccopt configuration ... (date=11/27 18:44:56, mem=1418.7M)
[11/27 18:44:57     16s] % End Save ccopt configuration ... (date=11/27 18:44:56, total cpu=0:00:00.0, real=0:00:01.0, peak res=1418.7M, current mem=1418.7M)
[11/27 18:44:57     16s] % Begin Save netlist data ... (date=11/27 18:44:57, mem=1418.7M)
[11/27 18:44:57     16s] Writing Binary DB to DBS/soc_top-power-routed.enc.dat/soc_top.v.bin in single-threaded mode...
[11/27 18:44:57     16s] % End Save netlist data ... (date=11/27 18:44:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1418.9M, current mem=1418.9M)
[11/27 18:44:57     16s] Saving symbol-table file ...
[11/27 18:44:57     16s] Saving congestion map file DBS/soc_top-power-routed.enc.dat/soc_top.route.congmap.gz ...
[11/27 18:44:57     16s] % Begin Save AAE data ... (date=11/27 18:44:57, mem=1418.9M)
[11/27 18:44:57     16s] Saving AAE Data ...
[11/27 18:44:57     16s] % End Save AAE data ... (date=11/27 18:44:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1418.9M, current mem=1418.9M)
[11/27 18:44:57     16s] Saving preference file DBS/soc_top-power-routed.enc.dat/gui.pref.tcl ...
[11/27 18:44:57     16s] Saving mode setting ...
[11/27 18:44:57     16s] Saving global file ...
[11/27 18:44:57     16s] % Begin Save floorplan data ... (date=11/27 18:44:57, mem=1419.2M)
[11/27 18:44:57     16s] Saving floorplan file ...
[11/27 18:44:57     16s] % End Save floorplan data ... (date=11/27 18:44:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1419.2M, current mem=1419.2M)
[11/27 18:44:57     16s] Saving PG file DBS/soc_top-power-routed.enc.dat/soc_top.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Mon Nov 27 18:44:57 2023)
[11/27 18:44:57     16s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1498.1M) ***
[11/27 18:44:57     16s] Saving Drc markers ...
[11/27 18:44:57     16s] ... No Drc file written since there is no markers found.
[11/27 18:44:57     16s] % Begin Save placement data ... (date=11/27 18:44:57, mem=1419.2M)
[11/27 18:44:57     16s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/27 18:44:57     16s] Save Adaptive View Pruning View Names to Binary file
[11/27 18:44:57     16s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1501.1M) ***
[11/27 18:44:57     17s] % End Save placement data ... (date=11/27 18:44:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1419.2M, current mem=1419.2M)
[11/27 18:44:57     17s] % Begin Save routing data ... (date=11/27 18:44:57, mem=1419.2M)
[11/27 18:44:57     17s] Saving route file ...
[11/27 18:44:57     17s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1498.1M) ***
[11/27 18:44:57     17s] % End Save routing data ... (date=11/27 18:44:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1419.2M, current mem=1419.2M)
[11/27 18:44:57     17s] Saving property file DBS/soc_top-power-routed.enc.dat/soc_top.prop
[11/27 18:44:57     17s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1501.1M) ***
[11/27 18:44:58     17s] % Begin Save power constraints data ... (date=11/27 18:44:58, mem=1419.2M)
[11/27 18:44:58     17s] % End Save power constraints data ... (date=11/27 18:44:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1419.2M, current mem=1419.2M)
[11/27 18:44:58     17s] Generated self-contained design soc_top-power-routed.enc.dat
[11/27 18:44:58     17s] #% End save design ... (date=11/27 18:44:58, total cpu=0:00:00.3, real=0:00:02.0, peak res=1449.4M, current mem=1419.6M)
[11/27 18:44:58     17s] *** Message Summary: 0 warning(s), 0 error(s)
[11/27 18:44:58     17s] 
[11/27 18:44:58     17s] <CMD> setMultiCpuUsage -localCpu 2 -keepLicense true -acquireLicense 2
[11/27 18:44:58     17s] Setting releaseMultiCpuLicenseMode to false.
[11/27 18:44:58     17s] <CMD> setDesignMode -process 180
[11/27 18:44:58     17s] ##  Process: 180           (User Set)               
[11/27 18:44:58     17s] ##     Node: (not set)                           
[11/27 18:44:58     17s] 
##  Check design process and node:  
##  Design tech node is not set.

[11/27 18:44:58     17s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[11/27 18:44:58     17s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[11/27 18:44:58     17s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[11/27 18:44:58     17s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[11/27 18:44:58     17s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[11/27 18:44:58     17s] <CMD> setDesignMode -topRoutingLayer 4
[11/27 18:44:58     17s] <CMD> setPlaceMode -timingDriven true -congEffort high -placeIOPins 1 -place_global_max_density 0.45
[11/27 18:44:58     17s] <CMD> place_design
[11/27 18:44:58     17s] *** placeDesign #1 [begin] : totSession cpu/real = 0:00:17.1/0:01:06.9 (0.3), mem = 1499.1M
[11/27 18:44:58     17s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 123, percentage of missing scan cell = 0.00% (0 / 123)
[11/27 18:44:58     17s] #Start colorize_geometry on Mon Nov 27 18:44:58 2023
[11/27 18:44:58     17s] #
[11/27 18:44:58     17s] ### Time Record (colorize_geometry) is installed.
[11/27 18:44:58     17s] ### Time Record (Pre Callback) is installed.
[11/27 18:44:58     17s] ### Time Record (Pre Callback) is uninstalled.
[11/27 18:44:58     17s] ### Time Record (DB Import) is installed.
[11/27 18:44:58     17s] #create default rule from bind_ndr_rule rule=0x7f80397a0a00 0x7f8020cca018
[11/27 18:44:58     17s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1867210192 placement=1766661206 pin_access=1 inst_pattern=1
[11/27 18:44:58     17s] ### Time Record (DB Import) is uninstalled.
[11/27 18:44:58     17s] ### Time Record (DB Export) is installed.
[11/27 18:44:58     17s] Extracting standard cell pins and blockage ...... 
[11/27 18:44:58     17s] Pin and blockage extraction finished
[11/27 18:44:58     17s] ### export design design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1867210192 placement=1766661206 pin_access=1 inst_pattern=1
[11/27 18:44:58     17s] ### Time Record (DB Export) is uninstalled.
[11/27 18:44:58     17s] ### Time Record (Post Callback) is installed.
[11/27 18:44:58     17s] ### Time Record (Post Callback) is uninstalled.
[11/27 18:44:58     17s] #
[11/27 18:44:58     17s] #colorize_geometry statistics:
[11/27 18:44:58     17s] #Cpu time = 00:00:00
[11/27 18:44:58     17s] #Elapsed time = 00:00:00
[11/27 18:44:58     17s] #Increased memory = 6.23 (MB)
[11/27 18:44:58     17s] #Total memory = 1427.48 (MB)
[11/27 18:44:58     17s] #Peak memory = 1449.40 (MB)
[11/27 18:44:58     17s] #Number of warnings = 0
[11/27 18:44:58     17s] #Total number of warnings = 0
[11/27 18:44:58     17s] #Number of fails = 0
[11/27 18:44:58     17s] #Total number of fails = 0
[11/27 18:44:58     17s] #Complete colorize_geometry on Mon Nov 27 18:44:58 2023
[11/27 18:44:58     17s] #
[11/27 18:44:58     17s] ### Time Record (colorize_geometry) is uninstalled.
[11/27 18:44:58     17s] ### 
[11/27 18:44:58     17s] ###   Scalability Statistics
[11/27 18:44:58     17s] ### 
[11/27 18:44:58     17s] ### ------------------------+----------------+----------------+----------------+
[11/27 18:44:58     17s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[11/27 18:44:58     17s] ### ------------------------+----------------+----------------+----------------+
[11/27 18:44:58     17s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[11/27 18:44:58     17s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[11/27 18:44:58     17s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[11/27 18:44:58     17s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[11/27 18:44:58     17s] ###   Entire Command        |        00:00:00|        00:00:00|             0.8|
[11/27 18:44:58     17s] ### ------------------------+----------------+----------------+----------------+
[11/27 18:44:58     17s] ### 
[11/27 18:44:58     17s] *** Starting placeDesign default flow ***
[11/27 18:44:58     17s] ### Creating LA Mngr. totSessionCpu=0:00:17.3 mem=1503.1M
[11/27 18:44:58     17s] ### Creating LA Mngr, finished. totSessionCpu=0:00:17.3 mem=1503.1M
[11/27 18:44:58     17s] *** Start deleteBufferTree ***
[11/27 18:44:59     17s] Multithreaded Timing Analysis is initialized with 2 threads
[11/27 18:44:59     17s] 
[11/27 18:44:59     17s] Info: Detect buffers to remove automatically.
[11/27 18:44:59     17s] Analyzing netlist ...
[11/27 18:44:59     17s] Updating netlist
[11/27 18:44:59     17s] 
[11/27 18:44:59     17s] *summary: 90 instances (buffers/inverters) removed
[11/27 18:44:59     17s] *** Finish deleteBufferTree (0:00:00.1) ***
[11/27 18:44:59     17s] **INFO: Enable pre-place timing setting for timing analysis
[11/27 18:44:59     17s] Set Using Default Delay Limit as 101.
[11/27 18:44:59     17s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/27 18:44:59     17s] Set Default Net Delay as 0 ps.
[11/27 18:44:59     17s] Set Default Net Load as 0 pF. 
[11/27 18:44:59     17s] Set Default Input Pin Transition as 1 ps.
[11/27 18:44:59     17s] **INFO: Analyzing IO path groups for slack adjustment
[11/27 18:44:59     17s] Effort level <high> specified for reg2reg_tmp.2614079 path_group
[11/27 18:44:59     17s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/27 18:44:59     17s] AAE DB initialization (MEM=1638.39 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/27 18:44:59     17s] #################################################################################
[11/27 18:44:59     17s] # Design Stage: PreRoute
[11/27 18:44:59     17s] # Design Name: soc_top
[11/27 18:44:59     17s] # Design Mode: 180nm
[11/27 18:44:59     17s] # Analysis Mode: MMMC Non-OCV 
[11/27 18:44:59     17s] # Parasitics Mode: No SPEF/RCDB 
[11/27 18:44:59     17s] # Signoff Settings: SI Off 
[11/27 18:44:59     17s] #################################################################################
[11/27 18:44:59     17s] Topological Sorting (REAL = 0:00:00.0, MEM = 1640.4M, InitMEM = 1638.4M)
[11/27 18:44:59     17s] Calculate delays in BcWc mode...
[11/27 18:44:59     17s] Start delay calculation (fullDC) (2 T). (MEM=1640.39)
[11/27 18:44:59     17s] Start AAE Lib Loading. (MEM=1651.91)
[11/27 18:44:59     17s] End AAE Lib Loading. (MEM=1690.07 CPU=0:00:00.0 Real=0:00:00.0)
[11/27 18:44:59     17s] End AAE Lib Interpolated Model. (MEM=1690.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/27 18:44:59     17s] Total number of fetched objects 764
[11/27 18:44:59     17s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/27 18:44:59     17s] End delay calculation. (MEM=1862.24 CPU=0:00:00.1 REAL=0:00:00.0)
[11/27 18:44:59     17s] End delay calculation (fullDC). (MEM=1862.24 CPU=0:00:00.1 REAL=0:00:00.0)
[11/27 18:44:59     17s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1862.2M) ***
[11/27 18:44:59     17s] **INFO: Disable pre-place timing setting for timing analysis
[11/27 18:44:59     18s] Set Using Default Delay Limit as 1000.
[11/27 18:44:59     18s] Set Default Net Delay as 1000 ps.
[11/27 18:44:59     18s] Set Default Input Pin Transition as 0.1 ps.
[11/27 18:44:59     18s] Set Default Net Load as 0.5 pF. 
[11/27 18:44:59     18s] **INFO: Pre-place timing setting for timing analysis already disabled
[11/27 18:44:59     18s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1836.7M, EPOCH TIME: 1701135899.854019
[11/27 18:44:59     18s] Deleted 0 physical inst  (cell - / prefix -).
[11/27 18:44:59     18s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.004, MEM:1836.7M, EPOCH TIME: 1701135899.858201
[11/27 18:44:59     18s] INFO: #ExclusiveGroups=0
[11/27 18:44:59     18s] INFO: There are no Exclusive Groups.
[11/27 18:44:59     18s] *** Starting "NanoPlace(TM) placement v#6 (mem=1836.7M)" ...
[11/27 18:44:59     18s] Wait...
[11/27 18:44:59     18s] *** Build Buffered Sizing Timing Model
[11/27 18:44:59     18s] (cpu=0:00:00.0 mem=1852.7M) ***
[11/27 18:44:59     18s] *** Build Virtual Sizing Timing Model
[11/27 18:44:59     18s] (cpu=0:00:00.0 mem=1852.7M) ***
[11/27 18:44:59     18s] No user-set net weight.
[11/27 18:44:59     18s] Net fanout histogram:
[11/27 18:44:59     18s] 2		: 484 (61.4%) nets
[11/27 18:44:59     18s] 3		: 144 (18.3%) nets
[11/27 18:44:59     18s] 4     -	14	: 155 (19.7%) nets
[11/27 18:44:59     18s] 15    -	39	: 2 (0.3%) nets
[11/27 18:44:59     18s] 40    -	79	: 2 (0.3%) nets
[11/27 18:44:59     18s] 80    -	159	: 1 (0.1%) nets
[11/27 18:44:59     18s] 160   -	319	: 0 (0.0%) nets
[11/27 18:44:59     18s] 320   -	639	: 0 (0.0%) nets
[11/27 18:44:59     18s] 640   -	1279	: 0 (0.0%) nets
[11/27 18:44:59     18s] 1280  -	2559	: 0 (0.0%) nets
[11/27 18:44:59     18s] 2560  -	5119	: 0 (0.0%) nets
[11/27 18:44:59     18s] 5120+		: 0 (0.0%) nets
[11/27 18:44:59     18s] no activity file in design. spp won't run.
[11/27 18:44:59     18s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=high gpeffort=medium 
[11/27 18:44:59     18s] Scan chains were not defined.
[11/27 18:44:59     18s] **WARN: (IMPDB-2078):	Output pin Q of instance chip_backlight_light_mode_reg is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/27 18:44:59     18s] **WARN: (IMPDB-2078):	Output pin Q of instance chip_fsm_next_state_reg[2] is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/27 18:44:59     18s] **WARN: (IMPDB-2078):	Output pin Q of instance chip_fsm_next_state_reg[1] is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/27 18:44:59     18s] **WARN: (IMPDB-2078):	Output pin Q of instance chip_fsm_next_state_reg[0] is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/27 18:44:59     18s] Processing tracks to init pin-track alignment.
[11/27 18:44:59     18s] z: 2, totalTracks: 1
[11/27 18:44:59     18s] z: 4, totalTracks: 1
[11/27 18:44:59     18s] z: 6, totalTracks: 1
[11/27 18:44:59     18s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/27 18:44:59     18s] All LLGs are deleted
[11/27 18:44:59     18s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:44:59     18s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:44:59     18s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1852.7M, EPOCH TIME: 1701135899.877550
[11/27 18:44:59     18s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1852.7M, EPOCH TIME: 1701135899.877591
[11/27 18:44:59     18s] # Building soc_top llgBox search-tree.
[11/27 18:44:59     18s] #std cell=734 (0 fixed + 734 movable) #buf cell=0 #inv cell=62 #block=0 (0 floating + 0 preplaced)
[11/27 18:44:59     18s] #ioInst=429 #net=788 #term=2441 #term/net=3.10, #fixedIo=429, #floatIo=0, #fixedPin=51, #floatPin=0
[11/27 18:44:59     18s] stdCell: 734 single + 0 double + 0 multi
[11/27 18:44:59     18s] Total standard cell length = 4.1843 (mm), area = 0.0164 (mm^2)
[11/27 18:44:59     18s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1852.7M, EPOCH TIME: 1701135899.880306
[11/27 18:44:59     18s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:44:59     18s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:44:59     18s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1884.7M, EPOCH TIME: 1701135899.880769
[11/27 18:44:59     18s] Max number of tech site patterns supported in site array is 256.
[11/27 18:44:59     18s] Core basic site is core7T
[11/27 18:44:59     18s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1884.7M, EPOCH TIME: 1701135899.897944
[11/27 18:44:59     18s] After signature check, allow fast init is false, keep pre-filter is false.
[11/27 18:44:59     18s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/27 18:44:59     18s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.002, REAL:0.001, MEM:1900.7M, EPOCH TIME: 1701135899.898921
[11/27 18:44:59     18s] Use non-trimmed site array because memory saving is not enough.
[11/27 18:44:59     18s] SiteArray: non-trimmed site array dimensions = 257 x 1911
[11/27 18:44:59     18s] SiteArray: use 2,633,728 bytes
[11/27 18:44:59     18s] SiteArray: current memory after site array memory allocation 1903.2M
[11/27 18:44:59     18s] SiteArray: FP blocked sites are writable
[11/27 18:44:59     18s] Estimated cell power/ground rail width = 0.551 um
[11/27 18:44:59     18s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/27 18:44:59     18s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1887.2M, EPOCH TIME: 1701135899.901882
[11/27 18:44:59     18s] Process 12962 wires and vias for routing blockage analysis
[11/27 18:44:59     18s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.012, REAL:0.006, MEM:1903.2M, EPOCH TIME: 1701135899.908177
[11/27 18:44:59     18s] SiteArray: number of non floorplan blocked sites for llg default is 491127
[11/27 18:44:59     18s] Atter site array init, number of instance map data is 0.
[11/27 18:44:59     18s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.038, REAL:0.038, MEM:1903.2M, EPOCH TIME: 1701135899.918853
[11/27 18:44:59     18s] 
[11/27 18:44:59     18s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/27 18:44:59     18s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.040, MEM:1887.2M, EPOCH TIME: 1701135899.920806
[11/27 18:44:59     18s] 
[11/27 18:44:59     18s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/27 18:44:59     18s] Average module density = 0.015.
[11/27 18:44:59     18s] Density for the design = 0.015.
[11/27 18:44:59     18s]        = stdcell_area 7472 sites (16403 um^2) / alloc_area 491127 sites (1078122 um^2).
[11/27 18:44:59     18s] Pin Density = 0.004970.
[11/27 18:44:59     18s]             = total # of pins 2441 / total area 491127.
[11/27 18:44:59     18s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1887.2M, EPOCH TIME: 1701135899.938922
[11/27 18:44:59     18s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.001, REAL:0.002, MEM:1887.2M, EPOCH TIME: 1701135899.940963
[11/27 18:44:59     18s] OPERPROF: Starting pre-place ADS at level 1, MEM:1887.2M, EPOCH TIME: 1701135899.943191
[11/27 18:44:59     18s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1887.2M, EPOCH TIME: 1701135899.952198
[11/27 18:44:59     18s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1887.2M, EPOCH TIME: 1701135899.952238
[11/27 18:44:59     18s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1887.2M, EPOCH TIME: 1701135899.952272
[11/27 18:44:59     18s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1887.2M, EPOCH TIME: 1701135899.952294
[11/27 18:44:59     18s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1887.2M, EPOCH TIME: 1701135899.952313
[11/27 18:44:59     18s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.001, REAL:0.002, MEM:1887.2M, EPOCH TIME: 1701135899.954245
[11/27 18:44:59     18s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1887.2M, EPOCH TIME: 1701135899.954270
[11/27 18:44:59     18s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.001, MEM:1887.2M, EPOCH TIME: 1701135899.955202
[11/27 18:44:59     18s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.003, REAL:0.003, MEM:1887.2M, EPOCH TIME: 1701135899.955226
[11/27 18:44:59     18s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.003, REAL:0.003, MEM:1887.2M, EPOCH TIME: 1701135899.955420
[11/27 18:44:59     18s] ADSU 0.015 -> 0.015. site 491127.000 -> 491127.000. GS 31.360
[11/27 18:44:59     18s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.012, REAL:0.016, MEM:1887.2M, EPOCH TIME: 1701135899.959097
[11/27 18:44:59     18s] OPERPROF: Starting spMPad at level 1, MEM:1791.2M, EPOCH TIME: 1701135899.959933
[11/27 18:44:59     18s] OPERPROF:   Starting spContextMPad at level 2, MEM:1791.2M, EPOCH TIME: 1701135899.959986
[11/27 18:44:59     18s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1791.2M, EPOCH TIME: 1701135899.960006
[11/27 18:44:59     18s] OPERPROF: Finished spMPad at level 1, CPU:0.001, REAL:0.000, MEM:1791.2M, EPOCH TIME: 1701135899.960025
[11/27 18:44:59     18s] Initial padding reaches pin density 0.455 for top
[11/27 18:44:59     18s] InitPadU 0.015 -> 0.017 for top
[11/27 18:44:59     18s] Enabling multi-CPU acceleration with 2 CPU(s) for placement
[11/27 18:44:59     18s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1792.7M, EPOCH TIME: 1701135899.976206
[11/27 18:44:59     18s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.002, REAL:0.003, MEM:1792.7M, EPOCH TIME: 1701135899.979201
[11/27 18:44:59     18s] === lastAutoLevel = 9 
[11/27 18:44:59     18s] OPERPROF: Starting spInitNetWt at level 1, MEM:1792.7M, EPOCH TIME: 1701135899.982814
[11/27 18:44:59     18s] no activity file in design. spp won't run.
[11/27 18:44:59     18s] [spp] 0
[11/27 18:44:59     18s] [adp] 0:1:1:3
[11/27 18:45:00     18s] **WARN: (IMPDC-348):	The output pin \chip_fsm_next_state_reg[0] /Q is connected to power/ground net VSS. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/27 18:45:00     18s] **WARN: (IMPDC-348):	The output pin \chip_fsm_next_state_reg[1] /Q is connected to power/ground net VSS. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/27 18:45:00     18s] **WARN: (IMPDC-348):	The output pin \chip_fsm_next_state_reg[2] /Q is connected to power/ground net VSS. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/27 18:45:00     18s] **WARN: (IMPDC-348):	The output pin chip_backlight_light_mode_reg/Q is connected to power/ground net VSS. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/27 18:45:00     18s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.173, REAL:0.191, MEM:1812.7M, EPOCH TIME: 1701135900.174014
[11/27 18:45:00     18s] Clock gating cells determined by native netlist tracing.
[11/27 18:45:00     18s] no activity file in design. spp won't run.
[11/27 18:45:00     18s] no activity file in design. spp won't run.
[11/27 18:45:00     18s] Effort level <high> specified for reg2reg path_group
[11/27 18:45:00     18s] OPERPROF: Starting npMain at level 1, MEM:1818.7M, EPOCH TIME: 1701135900.235303
[11/27 18:45:01     18s] OPERPROF:   Starting npPlace at level 2, MEM:1866.7M, EPOCH TIME: 1701135901.249944
[11/27 18:45:01     18s] Iteration  1: Total net bbox = 5.863e+04 (3.07e+04 2.79e+04)
[11/27 18:45:01     18s]               Est.  stn bbox = 6.334e+04 (3.32e+04 3.01e+04)
[11/27 18:45:01     18s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1870.7M
[11/27 18:45:01     18s] Iteration  2: Total net bbox = 5.863e+04 (3.07e+04 2.79e+04)
[11/27 18:45:01     18s]               Est.  stn bbox = 6.334e+04 (3.32e+04 3.01e+04)
[11/27 18:45:01     18s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1870.7M
[11/27 18:45:01     18s] exp_mt_sequential is set from setPlaceMode option to 1
[11/27 18:45:01     18s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=2)
[11/27 18:45:01     18s] place_exp_mt_interval set to default 32
[11/27 18:45:01     18s] place_exp_mt_interval_bias (first half) set to default 0.750000
[11/27 18:45:01     18s] Iteration  3: Total net bbox = 6.240e+04 (3.19e+04 3.05e+04)
[11/27 18:45:01     18s]               Est.  stn bbox = 7.045e+04 (3.63e+04 3.42e+04)
[11/27 18:45:01     18s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1905.2M
[11/27 18:45:01     18s] Total number of setup views is 1.
[11/27 18:45:01     18s] Total number of active setup views is 1.
[11/27 18:45:01     18s] Active setup views:
[11/27 18:45:01     18s]     wc
[11/27 18:45:01     18s] Iteration  4: Total net bbox = 5.980e+04 (3.06e+04 2.92e+04)
[11/27 18:45:01     18s]               Est.  stn bbox = 6.738e+04 (3.47e+04 3.27e+04)
[11/27 18:45:01     18s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1905.2M
[11/27 18:45:01     18s] Iteration  5: Total net bbox = 5.413e+04 (2.77e+04 2.65e+04)
[11/27 18:45:01     18s]               Est.  stn bbox = 6.050e+04 (3.11e+04 2.94e+04)
[11/27 18:45:01     18s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1905.2M
[11/27 18:45:01     18s] OPERPROF:   Finished npPlace at level 2, CPU:0.223, REAL:0.150, MEM:1905.2M, EPOCH TIME: 1701135901.399652
[11/27 18:45:01     18s] OPERPROF: Finished npMain at level 1, CPU:0.227, REAL:1.165, MEM:1905.2M, EPOCH TIME: 1701135901.400468
[11/27 18:45:01     18s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1905.2M, EPOCH TIME: 1701135901.405236
[11/27 18:45:01     18s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/27 18:45:01     18s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.000, MEM:1905.2M, EPOCH TIME: 1701135901.405444
[11/27 18:45:01     18s] OPERPROF: Starting npMain at level 1, MEM:1905.2M, EPOCH TIME: 1701135901.405533
[11/27 18:45:01     18s] OPERPROF:   Starting npPlace at level 2, MEM:1905.2M, EPOCH TIME: 1701135901.407444
[11/27 18:45:01     18s] Iteration  6: Total net bbox = 5.014e+04 (2.58e+04 2.44e+04)
[11/27 18:45:01     18s]               Est.  stn bbox = 5.515e+04 (2.85e+04 2.66e+04)
[11/27 18:45:01     18s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1938.2M
[11/27 18:45:01     18s] OPERPROF:   Finished npPlace at level 2, CPU:0.097, REAL:0.064, MEM:1938.2M, EPOCH TIME: 1701135901.471416
[11/27 18:45:01     18s] OPERPROF: Finished npMain at level 1, CPU:0.100, REAL:0.067, MEM:1906.2M, EPOCH TIME: 1701135901.472828
[11/27 18:45:01     18s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1906.2M, EPOCH TIME: 1701135901.472945
[11/27 18:45:01     18s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/27 18:45:01     18s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1906.2M, EPOCH TIME: 1701135901.473035
[11/27 18:45:01     18s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1906.2M, EPOCH TIME: 1701135901.473059
[11/27 18:45:01     18s] Starting Early Global Route rough congestion estimation: mem = 1906.2M
[11/27 18:45:01     18s] (I)      ==================== Layers =====================
[11/27 18:45:01     18s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 18:45:01     18s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/27 18:45:01     18s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 18:45:01     18s] (I)      |  33 |  0 |    CONT |     cut |      1 |       |
[11/27 18:45:01     18s] (I)      |   1 |  1 |  METAL1 |    wire |      1 |       |
[11/27 18:45:01     18s] (I)      |  34 |  1 |   VIA12 |     cut |      1 |       |
[11/27 18:45:01     18s] (I)      |   2 |  2 |  METAL2 |    wire |      1 |       |
[11/27 18:45:01     18s] (I)      |  35 |  2 |   VIA23 |     cut |      1 |       |
[11/27 18:45:01     18s] (I)      |   3 |  3 |  METAL3 |    wire |      1 |       |
[11/27 18:45:01     18s] (I)      |  36 |  3 |   VIA34 |     cut |      1 |       |
[11/27 18:45:01     18s] (I)      |   4 |  4 |  METAL4 |    wire |      1 |       |
[11/27 18:45:01     18s] (I)      |  37 |  4 |   VIA45 |     cut |      1 |       |
[11/27 18:45:01     18s] (I)      |   5 |  5 |  METAL5 |    wire |      1 |       |
[11/27 18:45:01     18s] (I)      |  38 |  5 |   VIA56 |     cut |      1 |       |
[11/27 18:45:01     18s] (I)      |   6 |  6 |  METAL6 |    wire |      1 |       |
[11/27 18:45:01     18s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 18:45:01     18s] (I)      |  64 | 64 |   POLY1 |   other |        |    MS |
[11/27 18:45:01     18s] (I)      |   0 |  0 |   POLY2 |   other |        |    MS |
[11/27 18:45:01     18s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[11/27 18:45:01     18s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 18:45:01     18s] (I)      Started Import and model ( Curr Mem: 1906.20 MB )
[11/27 18:45:01     18s] (I)      Default pattern map key = soc_top_default.
[11/27 18:45:01     18s] (I)      == Non-default Options ==
[11/27 18:45:01     18s] (I)      Print mode                                         : 2
[11/27 18:45:01     18s] (I)      Stop if highly congested                           : false
[11/27 18:45:01     18s] (I)      Maximum routing layer                              : 4
[11/27 18:45:01     18s] (I)      Assign partition pins                              : false
[11/27 18:45:01     18s] (I)      Support large GCell                                : true
[11/27 18:45:01     18s] (I)      Number of threads                                  : 2
[11/27 18:45:01     18s] (I)      Number of rows per GCell                           : 17
[11/27 18:45:01     18s] (I)      Max num rows per GCell                             : 32
[11/27 18:45:01     18s] (I)      Method to set GCell size                           : row
[11/27 18:45:01     18s] (I)      Counted 18282 PG shapes. We will not process PG shapes layer by layer.
[11/27 18:45:01     18s] (I)      Use row-based GCell size
[11/27 18:45:01     18s] (I)      Use row-based GCell align
[11/27 18:45:01     18s] (I)      layer 0 area = 808000
[11/27 18:45:01     18s] (I)      layer 1 area = 808000
[11/27 18:45:01     18s] (I)      layer 2 area = 808000
[11/27 18:45:01     18s] (I)      layer 3 area = 808000
[11/27 18:45:01     18s] (I)      GCell unit size   : 7840
[11/27 18:45:01     18s] (I)      GCell multiplier  : 17
[11/27 18:45:01     18s] (I)      GCell row height  : 7840
[11/27 18:45:01     18s] (I)      Actual row height : 7840
[11/27 18:45:01     18s] (I)      GCell align ref   : 626560 626560
[11/27 18:45:01     18s] [NR-eGR] Track table information for default rule: 
[11/27 18:45:01     18s] [NR-eGR] METAL1 has single uniform track structure
[11/27 18:45:01     18s] [NR-eGR] METAL2 has single uniform track structure
[11/27 18:45:01     18s] [NR-eGR] METAL3 has single uniform track structure
[11/27 18:45:01     18s] [NR-eGR] METAL4 has single uniform track structure
[11/27 18:45:01     18s] [NR-eGR] METAL5 has single uniform track structure
[11/27 18:45:01     18s] [NR-eGR] METAL6 has single uniform track structure
[11/27 18:45:01     18s] (I)      ============== Default via ===============
[11/27 18:45:01     18s] (I)      +---+------------------+-----------------+
[11/27 18:45:01     18s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/27 18:45:01     18s] (I)      +---+------------------+-----------------+
[11/27 18:45:01     18s] (I)      | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[11/27 18:45:01     18s] (I)      | 2 |    5  VIA2       |    5  VIA2      |
[11/27 18:45:01     18s] (I)      | 3 |    8  VIA3       |    8  VIA3      |
[11/27 18:45:01     18s] (I)      | 4 |   11  VIA4       |   11  VIA4      |
[11/27 18:45:01     18s] (I)      | 5 |   14  VIA5       |   15  VIA5EAST  |
[11/27 18:45:01     18s] (I)      +---+------------------+-----------------+
[11/27 18:45:01     18s] [NR-eGR] Read 20688 PG shapes
[11/27 18:45:01     18s] [NR-eGR] Read 0 clock shapes
[11/27 18:45:01     18s] [NR-eGR] Read 0 other shapes
[11/27 18:45:01     18s] [NR-eGR] #Routing Blockages  : 0
[11/27 18:45:01     18s] [NR-eGR] #Instance Blockages : 10813
[11/27 18:45:01     18s] [NR-eGR] #PG Blockages       : 20688
[11/27 18:45:01     18s] [NR-eGR] #Halo Blockages     : 0
[11/27 18:45:01     18s] [NR-eGR] #Boundary Blockages : 0
[11/27 18:45:01     18s] [NR-eGR] #Clock Blockages    : 0
[11/27 18:45:01     18s] [NR-eGR] #Other Blockages    : 0
[11/27 18:45:01     18s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/27 18:45:01     18s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/27 18:45:01     18s] [NR-eGR] Read 788 nets ( ignored 0 )
[11/27 18:45:01     18s] (I)      early_global_route_priority property id does not exist.
[11/27 18:45:01     18s] (I)      Read Num Blocks=31501  Num Prerouted Wires=0  Num CS=0
[11/27 18:45:01     18s] (I)      Layer 1 (V) : #blockages 15658 : #preroutes 0
[11/27 18:45:01     18s] (I)      Layer 2 (H) : #blockages 8786 : #preroutes 0
[11/27 18:45:01     18s] (I)      Layer 3 (V) : #blockages 7057 : #preroutes 0
[11/27 18:45:01     18s] (I)      Number of ignored nets                =      0
[11/27 18:45:01     18s] (I)      Number of connected nets              =      0
[11/27 18:45:01     18s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/27 18:45:01     18s] (I)      Number of clock nets                  =      2.  Ignored: No
[11/27 18:45:01     18s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/27 18:45:01     18s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/27 18:45:01     18s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/27 18:45:01     18s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/27 18:45:01     18s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/27 18:45:01     18s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/27 18:45:01     18s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/27 18:45:01     18s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/27 18:45:01     18s] (I)      Ndr track 0 does not exist
[11/27 18:45:01     18s] (I)      ---------------------Grid Graph Info--------------------
[11/27 18:45:01     18s] (I)      Routing area        : (0, 0) - (3393440, 3272800)
[11/27 18:45:01     18s] (I)      Core area           : (626560, 626560) - (2766880, 2646240)
[11/27 18:45:01     18s] (I)      Site width          :  1120  (dbu)
[11/27 18:45:01     18s] (I)      Row height          :  7840  (dbu)
[11/27 18:45:01     18s] (I)      GCell row height    :  7840  (dbu)
[11/27 18:45:01     18s] (I)      GCell width         : 133280  (dbu)
[11/27 18:45:01     18s] (I)      GCell height        : 133280  (dbu)
[11/27 18:45:01     18s] (I)      Grid                :    26    25     4
[11/27 18:45:01     18s] (I)      Layer numbers       :     1     2     3     4
[11/27 18:45:01     18s] (I)      Vertical capacity   :     0 133280     0 133280
[11/27 18:45:01     18s] (I)      Horizontal capacity :     0     0 133280     0
[11/27 18:45:01     18s] (I)      Default wire width  :   460   560   560   560
[11/27 18:45:01     18s] (I)      Default wire space  :   460   560   560   560
[11/27 18:45:01     18s] (I)      Default wire pitch  :   920  1120  1120  1120
[11/27 18:45:01     18s] (I)      Default pitch size  :   920  1120  1120  1120
[11/27 18:45:01     18s] (I)      First track coord   :  1040  1040  1040  1040
[11/27 18:45:01     18s] (I)      Num tracks per GCell: 144.87 119.00 119.00 119.00
[11/27 18:45:01     18s] (I)      Total num of tracks :  2922  3029  2921  3029
[11/27 18:45:01     18s] (I)      Num of masks        :     1     1     1     1
[11/27 18:45:01     18s] (I)      Num of trim masks   :     0     0     0     0
[11/27 18:45:01     18s] (I)      --------------------------------------------------------
[11/27 18:45:01     18s] 
[11/27 18:45:01     18s] [NR-eGR] ============ Routing rule table ============
[11/27 18:45:01     18s] [NR-eGR] Rule id: 0  Nets: 737
[11/27 18:45:01     18s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/27 18:45:01     18s] (I)                    Layer     2     3     4 
[11/27 18:45:01     18s] (I)                    Pitch  1120  1120  1120 
[11/27 18:45:01     18s] (I)             #Used tracks     1     1     1 
[11/27 18:45:01     18s] (I)       #Fully used tracks     1     1     1 
[11/27 18:45:01     18s] [NR-eGR] ========================================
[11/27 18:45:01     18s] [NR-eGR] 
[11/27 18:45:01     18s] (I)      =============== Blocked Tracks ===============
[11/27 18:45:01     18s] (I)      +-------+---------+----------+---------------+
[11/27 18:45:01     18s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/27 18:45:01     18s] (I)      +-------+---------+----------+---------------+
[11/27 18:45:01     18s] (I)      |     1 |       0 |        0 |         0.00% |
[11/27 18:45:01     18s] (I)      |     2 |   75725 |    42236 |        55.78% |
[11/27 18:45:01     18s] (I)      |     3 |   75946 |    39233 |        51.66% |
[11/27 18:45:01     18s] (I)      |     4 |   75725 |    41497 |        54.80% |
[11/27 18:45:01     18s] (I)      +-------+---------+----------+---------------+
[11/27 18:45:01     18s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.03 sec, Curr Mem: 1906.20 MB )
[11/27 18:45:01     18s] (I)      Reset routing kernel
[11/27 18:45:01     18s] (I)      numLocalWires=2787  numGlobalNetBranches=357  numLocalNetBranches=1037
[11/27 18:45:01     18s] (I)      totalPins=2339  totalGlobalPin=366 (15.65%)
[11/27 18:45:01     18s] (I)      total 2D Cap : 128526 = (44562 H, 83964 V)
[11/27 18:45:01     18s] (I)      
[11/27 18:45:01     18s] (I)      ============  Phase 1a Route ============
[11/27 18:45:01     18s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 11
[11/27 18:45:01     18s] (I)      Usage: 796 = (377 H, 419 V) = (0.85% H, 0.50% V) = (2.512e+04um H, 2.792e+04um V)
[11/27 18:45:01     18s] (I)      
[11/27 18:45:01     18s] (I)      ============  Phase 1b Route ============
[11/27 18:45:01     18s] (I)      Usage: 796 = (377 H, 419 V) = (0.85% H, 0.50% V) = (2.512e+04um H, 2.792e+04um V)
[11/27 18:45:01     18s] (I)      eGR overflow: 0.67% H + 0.00% V
[11/27 18:45:01     18s] 
[11/27 18:45:01     18s] [NR-eGR] Overflow after Early Global Route 0.39% H + 0.00% V
[11/27 18:45:01     18s] Finished Early Global Route rough congestion estimation: mem = 1906.2M
[11/27 18:45:01     18s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.015, REAL:0.072, MEM:1906.2M, EPOCH TIME: 1701135901.544975
[11/27 18:45:01     18s] earlyGlobalRoute rough estimation gcell size 17 row height
[11/27 18:45:01     18s] OPERPROF: Starting CDPad at level 1, MEM:1906.2M, EPOCH TIME: 1701135901.545031
[11/27 18:45:01     18s] CDPadU 0.017 -> 0.017. R=0.015, N=734, GS=66.640
[11/27 18:45:01     18s] OPERPROF: Finished CDPad at level 1, CPU:0.014, REAL:0.009, MEM:1906.2M, EPOCH TIME: 1701135901.553548
[11/27 18:45:01     18s] OPERPROF: Starting npMain at level 1, MEM:1906.2M, EPOCH TIME: 1701135901.553696
[11/27 18:45:01     18s] OPERPROF:   Starting npPlace at level 2, MEM:1906.2M, EPOCH TIME: 1701135901.555786
[11/27 18:45:01     18s] OPERPROF:   Finished npPlace at level 2, CPU:0.023, REAL:0.012, MEM:1906.2M, EPOCH TIME: 1701135901.568190
[11/27 18:45:01     18s] OPERPROF: Finished npMain at level 1, CPU:0.027, REAL:0.015, MEM:1906.2M, EPOCH TIME: 1701135901.569095
[11/27 18:45:01     18s] Global placement CDP skipped at cutLevel 7.
[11/27 18:45:01     18s] Iteration  7: Total net bbox = 5.206e+04 (2.75e+04 2.46e+04)
[11/27 18:45:01     18s]               Est.  stn bbox = 5.714e+04 (3.03e+04 2.68e+04)
[11/27 18:45:01     18s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1906.2M
[11/27 18:45:01     18s] **WARN: (IMPDC-348):	The output pin \chip_fsm_next_state_reg[0] /Q is connected to power/ground net VSS. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/27 18:45:01     18s] **WARN: (IMPDC-348):	The output pin \chip_fsm_next_state_reg[1] /Q is connected to power/ground net VSS. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/27 18:45:01     18s] **WARN: (IMPDC-348):	The output pin \chip_fsm_next_state_reg[2] /Q is connected to power/ground net VSS. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/27 18:45:01     18s] **WARN: (IMPDC-348):	The output pin chip_backlight_light_mode_reg/Q is connected to power/ground net VSS. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/27 18:45:01     18s] 
[11/27 18:45:01     18s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/27 18:45:01     18s] TLC MultiMap info (StdDelay):
[11/27 18:45:01     18s]   : bc + bc + 1 + bc := 22.2ps
[11/27 18:45:01     18s]   : wc + wc + 1 + no RcCorner := 39.5ps
[11/27 18:45:01     18s]   : bc + bc + 1 + no RcCorner := 21ps
[11/27 18:45:01     18s]   : wc + wc + 1 + wc := 41ps
[11/27 18:45:01     18s]  Setting StdDelay to: 41ps
[11/27 18:45:01     18s] 
[11/27 18:45:01     18s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/27 18:45:01     18s] nrCritNet: 0.00% ( 0 / 788 ) cutoffSlk: 214748364.7ps stdDelay: 41.0ps
[11/27 18:45:01     18s] **WARN: (IMPDC-348):	The output pin \chip_fsm_next_state_reg[0] /Q is connected to power/ground net VSS. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/27 18:45:01     18s] **WARN: (IMPDC-348):	The output pin \chip_fsm_next_state_reg[1] /Q is connected to power/ground net VSS. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/27 18:45:01     18s] **WARN: (IMPDC-348):	The output pin \chip_fsm_next_state_reg[2] /Q is connected to power/ground net VSS. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/27 18:45:01     18s] **WARN: (IMPDC-348):	The output pin chip_backlight_light_mode_reg/Q is connected to power/ground net VSS. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/27 18:45:01     19s] nrCritNet: 0.00% ( 0 / 788 ) cutoffSlk: 214748364.7ps stdDelay: 41.0ps
[11/27 18:45:01     19s] Iteration  8: Total net bbox = 5.206e+04 (2.75e+04 2.46e+04)
[11/27 18:45:01     19s]               Est.  stn bbox = 5.714e+04 (3.03e+04 2.68e+04)
[11/27 18:45:01     19s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1874.2M
[11/27 18:45:01     19s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1874.2M, EPOCH TIME: 1701135901.909573
[11/27 18:45:01     19s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/27 18:45:01     19s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1874.2M, EPOCH TIME: 1701135901.909663
[11/27 18:45:01     19s] OPERPROF: Starting npMain at level 1, MEM:1874.2M, EPOCH TIME: 1701135901.909750
[11/27 18:45:01     19s] OPERPROF:   Starting npPlace at level 2, MEM:1906.2M, EPOCH TIME: 1701135901.912152
[11/27 18:45:02     19s] OPERPROF:   Finished npPlace at level 2, CPU:0.204, REAL:0.120, MEM:1938.2M, EPOCH TIME: 1701135902.032631
[11/27 18:45:02     19s] OPERPROF: Finished npMain at level 1, CPU:0.208, REAL:0.124, MEM:1906.2M, EPOCH TIME: 1701135902.033561
[11/27 18:45:02     19s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1906.2M, EPOCH TIME: 1701135902.033663
[11/27 18:45:02     19s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/27 18:45:02     19s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1906.2M, EPOCH TIME: 1701135902.033751
[11/27 18:45:02     19s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1906.2M, EPOCH TIME: 1701135902.033775
[11/27 18:45:02     19s] Starting Early Global Route rough congestion estimation: mem = 1906.2M
[11/27 18:45:02     19s] (I)      ==================== Layers =====================
[11/27 18:45:02     19s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 18:45:02     19s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/27 18:45:02     19s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 18:45:02     19s] (I)      |  33 |  0 |    CONT |     cut |      1 |       |
[11/27 18:45:02     19s] (I)      |   1 |  1 |  METAL1 |    wire |      1 |       |
[11/27 18:45:02     19s] (I)      |  34 |  1 |   VIA12 |     cut |      1 |       |
[11/27 18:45:02     19s] (I)      |   2 |  2 |  METAL2 |    wire |      1 |       |
[11/27 18:45:02     19s] (I)      |  35 |  2 |   VIA23 |     cut |      1 |       |
[11/27 18:45:02     19s] (I)      |   3 |  3 |  METAL3 |    wire |      1 |       |
[11/27 18:45:02     19s] (I)      |  36 |  3 |   VIA34 |     cut |      1 |       |
[11/27 18:45:02     19s] (I)      |   4 |  4 |  METAL4 |    wire |      1 |       |
[11/27 18:45:02     19s] (I)      |  37 |  4 |   VIA45 |     cut |      1 |       |
[11/27 18:45:02     19s] (I)      |   5 |  5 |  METAL5 |    wire |      1 |       |
[11/27 18:45:02     19s] (I)      |  38 |  5 |   VIA56 |     cut |      1 |       |
[11/27 18:45:02     19s] (I)      |   6 |  6 |  METAL6 |    wire |      1 |       |
[11/27 18:45:02     19s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 18:45:02     19s] (I)      |  64 | 64 |   POLY1 |   other |        |    MS |
[11/27 18:45:02     19s] (I)      |   0 |  0 |   POLY2 |   other |        |    MS |
[11/27 18:45:02     19s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[11/27 18:45:02     19s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 18:45:02     19s] (I)      Started Import and model ( Curr Mem: 1906.20 MB )
[11/27 18:45:02     19s] (I)      Default pattern map key = soc_top_default.
[11/27 18:45:02     19s] (I)      == Non-default Options ==
[11/27 18:45:02     19s] (I)      Print mode                                         : 2
[11/27 18:45:02     19s] (I)      Stop if highly congested                           : false
[11/27 18:45:02     19s] (I)      Maximum routing layer                              : 4
[11/27 18:45:02     19s] (I)      Assign partition pins                              : false
[11/27 18:45:02     19s] (I)      Support large GCell                                : true
[11/27 18:45:02     19s] (I)      Number of threads                                  : 2
[11/27 18:45:02     19s] (I)      Number of rows per GCell                           : 9
[11/27 18:45:02     19s] (I)      Max num rows per GCell                             : 32
[11/27 18:45:02     19s] (I)      Method to set GCell size                           : row
[11/27 18:45:02     19s] (I)      Counted 18282 PG shapes. We will not process PG shapes layer by layer.
[11/27 18:45:02     19s] (I)      Use row-based GCell size
[11/27 18:45:02     19s] (I)      Use row-based GCell align
[11/27 18:45:02     19s] (I)      layer 0 area = 808000
[11/27 18:45:02     19s] (I)      layer 1 area = 808000
[11/27 18:45:02     19s] (I)      layer 2 area = 808000
[11/27 18:45:02     19s] (I)      layer 3 area = 808000
[11/27 18:45:02     19s] (I)      GCell unit size   : 7840
[11/27 18:45:02     19s] (I)      GCell multiplier  : 9
[11/27 18:45:02     19s] (I)      GCell row height  : 7840
[11/27 18:45:02     19s] (I)      Actual row height : 7840
[11/27 18:45:02     19s] (I)      GCell align ref   : 626560 626560
[11/27 18:45:02     19s] [NR-eGR] Track table information for default rule: 
[11/27 18:45:02     19s] [NR-eGR] METAL1 has single uniform track structure
[11/27 18:45:02     19s] [NR-eGR] METAL2 has single uniform track structure
[11/27 18:45:02     19s] [NR-eGR] METAL3 has single uniform track structure
[11/27 18:45:02     19s] [NR-eGR] METAL4 has single uniform track structure
[11/27 18:45:02     19s] [NR-eGR] METAL5 has single uniform track structure
[11/27 18:45:02     19s] [NR-eGR] METAL6 has single uniform track structure
[11/27 18:45:02     19s] (I)      ============== Default via ===============
[11/27 18:45:02     19s] (I)      +---+------------------+-----------------+
[11/27 18:45:02     19s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/27 18:45:02     19s] (I)      +---+------------------+-----------------+
[11/27 18:45:02     19s] (I)      | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[11/27 18:45:02     19s] (I)      | 2 |    5  VIA2       |    5  VIA2      |
[11/27 18:45:02     19s] (I)      | 3 |    8  VIA3       |    8  VIA3      |
[11/27 18:45:02     19s] (I)      | 4 |   11  VIA4       |   11  VIA4      |
[11/27 18:45:02     19s] (I)      | 5 |   14  VIA5       |   15  VIA5EAST  |
[11/27 18:45:02     19s] (I)      +---+------------------+-----------------+
[11/27 18:45:02     19s] [NR-eGR] Read 20688 PG shapes
[11/27 18:45:02     19s] [NR-eGR] Read 0 clock shapes
[11/27 18:45:02     19s] [NR-eGR] Read 0 other shapes
[11/27 18:45:02     19s] [NR-eGR] #Routing Blockages  : 0
[11/27 18:45:02     19s] [NR-eGR] #Instance Blockages : 10813
[11/27 18:45:02     19s] [NR-eGR] #PG Blockages       : 20688
[11/27 18:45:02     19s] [NR-eGR] #Halo Blockages     : 0
[11/27 18:45:02     19s] [NR-eGR] #Boundary Blockages : 0
[11/27 18:45:02     19s] [NR-eGR] #Clock Blockages    : 0
[11/27 18:45:02     19s] [NR-eGR] #Other Blockages    : 0
[11/27 18:45:02     19s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/27 18:45:02     19s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/27 18:45:02     19s] [NR-eGR] Read 788 nets ( ignored 0 )
[11/27 18:45:02     19s] (I)      early_global_route_priority property id does not exist.
[11/27 18:45:02     19s] (I)      Read Num Blocks=31501  Num Prerouted Wires=0  Num CS=0
[11/27 18:45:02     19s] (I)      Layer 1 (V) : #blockages 15658 : #preroutes 0
[11/27 18:45:02     19s] (I)      Layer 2 (H) : #blockages 8786 : #preroutes 0
[11/27 18:45:02     19s] (I)      Layer 3 (V) : #blockages 7057 : #preroutes 0
[11/27 18:45:02     19s] (I)      Number of ignored nets                =      0
[11/27 18:45:02     19s] (I)      Number of connected nets              =      0
[11/27 18:45:02     19s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/27 18:45:02     19s] (I)      Number of clock nets                  =      2.  Ignored: No
[11/27 18:45:02     19s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/27 18:45:02     19s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/27 18:45:02     19s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/27 18:45:02     19s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/27 18:45:02     19s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/27 18:45:02     19s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/27 18:45:02     19s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/27 18:45:02     19s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/27 18:45:02     19s] (I)      Ndr track 0 does not exist
[11/27 18:45:02     19s] (I)      ---------------------Grid Graph Info--------------------
[11/27 18:45:02     19s] (I)      Routing area        : (0, 0) - (3393440, 3272800)
[11/27 18:45:02     19s] (I)      Core area           : (626560, 626560) - (2766880, 2646240)
[11/27 18:45:02     19s] (I)      Site width          :  1120  (dbu)
[11/27 18:45:02     19s] (I)      Row height          :  7840  (dbu)
[11/27 18:45:02     19s] (I)      GCell row height    :  7840  (dbu)
[11/27 18:45:02     19s] (I)      GCell width         : 70560  (dbu)
[11/27 18:45:02     19s] (I)      GCell height        : 70560  (dbu)
[11/27 18:45:02     19s] (I)      Grid                :    48    47     4
[11/27 18:45:02     19s] (I)      Layer numbers       :     1     2     3     4
[11/27 18:45:02     19s] (I)      Vertical capacity   :     0 70560     0 70560
[11/27 18:45:02     19s] (I)      Horizontal capacity :     0     0 70560     0
[11/27 18:45:02     19s] (I)      Default wire width  :   460   560   560   560
[11/27 18:45:02     19s] (I)      Default wire space  :   460   560   560   560
[11/27 18:45:02     19s] (I)      Default wire pitch  :   920  1120  1120  1120
[11/27 18:45:02     19s] (I)      Default pitch size  :   920  1120  1120  1120
[11/27 18:45:02     19s] (I)      First track coord   :  1040  1040  1040  1040
[11/27 18:45:02     19s] (I)      Num tracks per GCell: 76.70 63.00 63.00 63.00
[11/27 18:45:02     19s] (I)      Total num of tracks :  2922  3029  2921  3029
[11/27 18:45:02     19s] (I)      Num of masks        :     1     1     1     1
[11/27 18:45:02     19s] (I)      Num of trim masks   :     0     0     0     0
[11/27 18:45:02     19s] (I)      --------------------------------------------------------
[11/27 18:45:02     19s] 
[11/27 18:45:02     19s] [NR-eGR] ============ Routing rule table ============
[11/27 18:45:02     19s] [NR-eGR] Rule id: 0  Nets: 737
[11/27 18:45:02     19s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/27 18:45:02     19s] (I)                    Layer     2     3     4 
[11/27 18:45:02     19s] (I)                    Pitch  1120  1120  1120 
[11/27 18:45:02     19s] (I)             #Used tracks     1     1     1 
[11/27 18:45:02     19s] (I)       #Fully used tracks     1     1     1 
[11/27 18:45:02     19s] [NR-eGR] ========================================
[11/27 18:45:02     19s] [NR-eGR] 
[11/27 18:45:02     19s] (I)      =============== Blocked Tracks ===============
[11/27 18:45:02     19s] (I)      +-------+---------+----------+---------------+
[11/27 18:45:02     19s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/27 18:45:02     19s] (I)      +-------+---------+----------+---------------+
[11/27 18:45:02     19s] (I)      |     1 |       0 |        0 |         0.00% |
[11/27 18:45:02     19s] (I)      |     2 |  142363 |    73593 |        51.69% |
[11/27 18:45:02     19s] (I)      |     3 |  140208 |    63899 |        45.57% |
[11/27 18:45:02     19s] (I)      |     4 |  142363 |    72343 |        50.82% |
[11/27 18:45:02     19s] (I)      +-------+---------+----------+---------------+
[11/27 18:45:02     19s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1906.20 MB )
[11/27 18:45:02     19s] (I)      Reset routing kernel
[11/27 18:45:02     19s] (I)      numLocalWires=2431  numGlobalNetBranches=461  numLocalNetBranches=756
[11/27 18:45:02     19s] (I)      totalPins=2339  totalGlobalPin=663 (28.35%)
[11/27 18:45:02     19s] (I)      total 2D Cap : 243980 = (83871 H, 160109 V)
[11/27 18:45:02     19s] (I)      
[11/27 18:45:02     19s] (I)      ============  Phase 1a Route ============
[11/27 18:45:02     19s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 12
[11/27 18:45:02     19s] (I)      Usage: 1652 = (759 H, 893 V) = (0.90% H, 0.56% V) = (2.678e+04um H, 3.151e+04um V)
[11/27 18:45:02     19s] (I)      
[11/27 18:45:02     19s] (I)      ============  Phase 1b Route ============
[11/27 18:45:02     19s] (I)      Usage: 1652 = (759 H, 893 V) = (0.90% H, 0.56% V) = (2.678e+04um H, 3.151e+04um V)
[11/27 18:45:02     19s] (I)      eGR overflow: 0.16% H + 0.00% V
[11/27 18:45:02     19s] 
[11/27 18:45:02     19s] [NR-eGR] Overflow after Early Global Route 0.06% H + 0.00% V
[11/27 18:45:02     19s] Finished Early Global Route rough congestion estimation: mem = 1906.2M
[11/27 18:45:02     19s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.014, REAL:0.013, MEM:1906.2M, EPOCH TIME: 1701135902.047241
[11/27 18:45:02     19s] earlyGlobalRoute rough estimation gcell size 9 row height
[11/27 18:45:02     19s] OPERPROF: Starting CDPad at level 1, MEM:1906.2M, EPOCH TIME: 1701135902.047294
[11/27 18:45:02     19s] CDPadU 0.017 -> 0.017. R=0.015, N=734, GS=35.280
[11/27 18:45:02     19s] OPERPROF: Finished CDPad at level 1, CPU:0.015, REAL:0.009, MEM:1906.2M, EPOCH TIME: 1701135902.056276
[11/27 18:45:02     19s] OPERPROF: Starting npMain at level 1, MEM:1906.2M, EPOCH TIME: 1701135902.056427
[11/27 18:45:02     19s] OPERPROF:   Starting npPlace at level 2, MEM:1906.2M, EPOCH TIME: 1701135902.058585
[11/27 18:45:02     19s] OPERPROF:   Finished npPlace at level 2, CPU:0.022, REAL:0.012, MEM:1906.2M, EPOCH TIME: 1701135902.070677
[11/27 18:45:02     19s] OPERPROF: Finished npMain at level 1, CPU:0.026, REAL:0.015, MEM:1906.2M, EPOCH TIME: 1701135902.071516
[11/27 18:45:02     19s] Global placement CDP skipped at cutLevel 9.
[11/27 18:45:02     19s] Iteration  9: Total net bbox = 5.168e+04 (2.70e+04 2.47e+04)
[11/27 18:45:02     19s]               Est.  stn bbox = 5.666e+04 (2.97e+04 2.70e+04)
[11/27 18:45:02     19s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 1906.2M
[11/27 18:45:02     19s] **WARN: (IMPDC-348):	The output pin \chip_fsm_next_state_reg[0] /Q is connected to power/ground net VSS. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/27 18:45:02     19s] **WARN: (IMPDC-348):	The output pin \chip_fsm_next_state_reg[1] /Q is connected to power/ground net VSS. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/27 18:45:02     19s] **WARN: (IMPDC-348):	The output pin \chip_fsm_next_state_reg[2] /Q is connected to power/ground net VSS. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/27 18:45:02     19s] **WARN: (IMPDC-348):	The output pin chip_backlight_light_mode_reg/Q is connected to power/ground net VSS. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/27 18:45:02     19s] nrCritNet: 0.00% ( 0 / 788 ) cutoffSlk: 214748364.7ps stdDelay: 41.0ps
[11/27 18:45:02     19s] **WARN: (IMPDC-348):	The output pin \chip_fsm_next_state_reg[0] /Q is connected to power/ground net VSS. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/27 18:45:02     19s] **WARN: (IMPDC-348):	The output pin \chip_fsm_next_state_reg[1] /Q is connected to power/ground net VSS. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/27 18:45:02     19s] **WARN: (IMPDC-348):	The output pin \chip_fsm_next_state_reg[2] /Q is connected to power/ground net VSS. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/27 18:45:02     19s] **WARN: (IMPDC-348):	The output pin chip_backlight_light_mode_reg/Q is connected to power/ground net VSS. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/27 18:45:02     19s] nrCritNet: 0.00% ( 0 / 788 ) cutoffSlk: 214748364.7ps stdDelay: 41.0ps
[11/27 18:45:02     19s] Iteration 10: Total net bbox = 5.168e+04 (2.70e+04 2.47e+04)
[11/27 18:45:02     19s]               Est.  stn bbox = 5.666e+04 (2.97e+04 2.70e+04)
[11/27 18:45:02     19s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1874.2M
[11/27 18:45:02     19s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1874.2M, EPOCH TIME: 1701135902.380866
[11/27 18:45:02     19s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/27 18:45:02     19s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.000, MEM:1874.2M, EPOCH TIME: 1701135902.380955
[11/27 18:45:02     19s] OPERPROF: Starting npMain at level 1, MEM:1874.2M, EPOCH TIME: 1701135902.381040
[11/27 18:45:02     19s] OPERPROF:   Starting npPlace at level 2, MEM:1906.2M, EPOCH TIME: 1701135902.383532
[11/27 18:45:02     19s] OPERPROF:   Finished npPlace at level 2, CPU:0.272, REAL:0.165, MEM:1940.6M, EPOCH TIME: 1701135902.548604
[11/27 18:45:02     19s] OPERPROF: Finished npMain at level 1, CPU:0.276, REAL:0.168, MEM:1908.6M, EPOCH TIME: 1701135902.549540
[11/27 18:45:02     19s] Legalizing MH Cells... 0 / 0 (level 6)
[11/27 18:45:02     19s] No instances found in the vector
[11/27 18:45:02     19s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1908.6M, DRC: 0)
[11/27 18:45:02     19s] 0 (out of 0) MH cells were successfully legalized.
[11/27 18:45:02     19s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1908.6M, EPOCH TIME: 1701135902.549734
[11/27 18:45:02     19s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/27 18:45:02     19s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1908.6M, EPOCH TIME: 1701135902.549820
[11/27 18:45:02     19s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1908.6M, EPOCH TIME: 1701135902.549844
[11/27 18:45:02     19s] Starting Early Global Route rough congestion estimation: mem = 1908.6M
[11/27 18:45:02     19s] (I)      ==================== Layers =====================
[11/27 18:45:02     19s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 18:45:02     19s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/27 18:45:02     19s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 18:45:02     19s] (I)      |  33 |  0 |    CONT |     cut |      1 |       |
[11/27 18:45:02     19s] (I)      |   1 |  1 |  METAL1 |    wire |      1 |       |
[11/27 18:45:02     19s] (I)      |  34 |  1 |   VIA12 |     cut |      1 |       |
[11/27 18:45:02     19s] (I)      |   2 |  2 |  METAL2 |    wire |      1 |       |
[11/27 18:45:02     19s] (I)      |  35 |  2 |   VIA23 |     cut |      1 |       |
[11/27 18:45:02     19s] (I)      |   3 |  3 |  METAL3 |    wire |      1 |       |
[11/27 18:45:02     19s] (I)      |  36 |  3 |   VIA34 |     cut |      1 |       |
[11/27 18:45:02     19s] (I)      |   4 |  4 |  METAL4 |    wire |      1 |       |
[11/27 18:45:02     19s] (I)      |  37 |  4 |   VIA45 |     cut |      1 |       |
[11/27 18:45:02     19s] (I)      |   5 |  5 |  METAL5 |    wire |      1 |       |
[11/27 18:45:02     19s] (I)      |  38 |  5 |   VIA56 |     cut |      1 |       |
[11/27 18:45:02     19s] (I)      |   6 |  6 |  METAL6 |    wire |      1 |       |
[11/27 18:45:02     19s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 18:45:02     19s] (I)      |  64 | 64 |   POLY1 |   other |        |    MS |
[11/27 18:45:02     19s] (I)      |   0 |  0 |   POLY2 |   other |        |    MS |
[11/27 18:45:02     19s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[11/27 18:45:02     19s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 18:45:02     19s] (I)      Started Import and model ( Curr Mem: 1908.61 MB )
[11/27 18:45:02     19s] (I)      Default pattern map key = soc_top_default.
[11/27 18:45:02     19s] (I)      == Non-default Options ==
[11/27 18:45:02     19s] (I)      Print mode                                         : 2
[11/27 18:45:02     19s] (I)      Stop if highly congested                           : false
[11/27 18:45:02     19s] (I)      Maximum routing layer                              : 4
[11/27 18:45:02     19s] (I)      Assign partition pins                              : false
[11/27 18:45:02     19s] (I)      Support large GCell                                : true
[11/27 18:45:02     19s] (I)      Number of threads                                  : 2
[11/27 18:45:02     19s] (I)      Number of rows per GCell                           : 5
[11/27 18:45:02     19s] (I)      Max num rows per GCell                             : 32
[11/27 18:45:02     19s] (I)      Method to set GCell size                           : row
[11/27 18:45:02     19s] (I)      Counted 18282 PG shapes. We will not process PG shapes layer by layer.
[11/27 18:45:02     19s] (I)      Use row-based GCell size
[11/27 18:45:02     19s] (I)      Use row-based GCell align
[11/27 18:45:02     19s] (I)      layer 0 area = 808000
[11/27 18:45:02     19s] (I)      layer 1 area = 808000
[11/27 18:45:02     19s] (I)      layer 2 area = 808000
[11/27 18:45:02     19s] (I)      layer 3 area = 808000
[11/27 18:45:02     19s] (I)      GCell unit size   : 7840
[11/27 18:45:02     19s] (I)      GCell multiplier  : 5
[11/27 18:45:02     19s] (I)      GCell row height  : 7840
[11/27 18:45:02     19s] (I)      Actual row height : 7840
[11/27 18:45:02     19s] (I)      GCell align ref   : 626560 626560
[11/27 18:45:02     19s] [NR-eGR] Track table information for default rule: 
[11/27 18:45:02     19s] [NR-eGR] METAL1 has single uniform track structure
[11/27 18:45:02     19s] [NR-eGR] METAL2 has single uniform track structure
[11/27 18:45:02     19s] [NR-eGR] METAL3 has single uniform track structure
[11/27 18:45:02     19s] [NR-eGR] METAL4 has single uniform track structure
[11/27 18:45:02     19s] [NR-eGR] METAL5 has single uniform track structure
[11/27 18:45:02     19s] [NR-eGR] METAL6 has single uniform track structure
[11/27 18:45:02     19s] (I)      ============== Default via ===============
[11/27 18:45:02     19s] (I)      +---+------------------+-----------------+
[11/27 18:45:02     19s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/27 18:45:02     19s] (I)      +---+------------------+-----------------+
[11/27 18:45:02     19s] (I)      | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[11/27 18:45:02     19s] (I)      | 2 |    5  VIA2       |    5  VIA2      |
[11/27 18:45:02     19s] (I)      | 3 |    8  VIA3       |    8  VIA3      |
[11/27 18:45:02     19s] (I)      | 4 |   11  VIA4       |   11  VIA4      |
[11/27 18:45:02     19s] (I)      | 5 |   14  VIA5       |   15  VIA5EAST  |
[11/27 18:45:02     19s] (I)      +---+------------------+-----------------+
[11/27 18:45:02     19s] [NR-eGR] Read 20688 PG shapes
[11/27 18:45:02     19s] [NR-eGR] Read 0 clock shapes
[11/27 18:45:02     19s] [NR-eGR] Read 0 other shapes
[11/27 18:45:02     19s] [NR-eGR] #Routing Blockages  : 0
[11/27 18:45:02     19s] [NR-eGR] #Instance Blockages : 10813
[11/27 18:45:02     19s] [NR-eGR] #PG Blockages       : 20688
[11/27 18:45:02     19s] [NR-eGR] #Halo Blockages     : 0
[11/27 18:45:02     19s] [NR-eGR] #Boundary Blockages : 0
[11/27 18:45:02     19s] [NR-eGR] #Clock Blockages    : 0
[11/27 18:45:02     19s] [NR-eGR] #Other Blockages    : 0
[11/27 18:45:02     19s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/27 18:45:02     19s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/27 18:45:02     19s] [NR-eGR] Read 788 nets ( ignored 0 )
[11/27 18:45:02     19s] (I)      early_global_route_priority property id does not exist.
[11/27 18:45:02     19s] (I)      Read Num Blocks=31501  Num Prerouted Wires=0  Num CS=0
[11/27 18:45:02     19s] (I)      Layer 1 (V) : #blockages 15658 : #preroutes 0
[11/27 18:45:02     19s] (I)      Layer 2 (H) : #blockages 8786 : #preroutes 0
[11/27 18:45:02     19s] (I)      Layer 3 (V) : #blockages 7057 : #preroutes 0
[11/27 18:45:02     19s] (I)      Number of ignored nets                =      0
[11/27 18:45:02     19s] (I)      Number of connected nets              =      0
[11/27 18:45:02     19s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/27 18:45:02     19s] (I)      Number of clock nets                  =      2.  Ignored: No
[11/27 18:45:02     19s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/27 18:45:02     19s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/27 18:45:02     19s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/27 18:45:02     19s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/27 18:45:02     19s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/27 18:45:02     19s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/27 18:45:02     19s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/27 18:45:02     19s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/27 18:45:02     19s] (I)      Ndr track 0 does not exist
[11/27 18:45:02     19s] (I)      ---------------------Grid Graph Info--------------------
[11/27 18:45:02     19s] (I)      Routing area        : (0, 0) - (3393440, 3272800)
[11/27 18:45:02     19s] (I)      Core area           : (626560, 626560) - (2766880, 2646240)
[11/27 18:45:02     19s] (I)      Site width          :  1120  (dbu)
[11/27 18:45:02     19s] (I)      Row height          :  7840  (dbu)
[11/27 18:45:02     19s] (I)      GCell row height    :  7840  (dbu)
[11/27 18:45:02     19s] (I)      GCell width         : 39200  (dbu)
[11/27 18:45:02     19s] (I)      GCell height        : 39200  (dbu)
[11/27 18:45:02     19s] (I)      Grid                :    87    84     4
[11/27 18:45:02     19s] (I)      Layer numbers       :     1     2     3     4
[11/27 18:45:02     19s] (I)      Vertical capacity   :     0 39200     0 39200
[11/27 18:45:02     19s] (I)      Horizontal capacity :     0     0 39200     0
[11/27 18:45:02     19s] (I)      Default wire width  :   460   560   560   560
[11/27 18:45:02     19s] (I)      Default wire space  :   460   560   560   560
[11/27 18:45:02     19s] (I)      Default wire pitch  :   920  1120  1120  1120
[11/27 18:45:02     19s] (I)      Default pitch size  :   920  1120  1120  1120
[11/27 18:45:02     19s] (I)      First track coord   :  1040  1040  1040  1040
[11/27 18:45:02     19s] (I)      Num tracks per GCell: 42.61 35.00 35.00 35.00
[11/27 18:45:02     19s] (I)      Total num of tracks :  2922  3029  2921  3029
[11/27 18:45:02     19s] (I)      Num of masks        :     1     1     1     1
[11/27 18:45:02     19s] (I)      Num of trim masks   :     0     0     0     0
[11/27 18:45:02     19s] (I)      --------------------------------------------------------
[11/27 18:45:02     19s] 
[11/27 18:45:02     19s] [NR-eGR] ============ Routing rule table ============
[11/27 18:45:02     19s] [NR-eGR] Rule id: 0  Nets: 737
[11/27 18:45:02     19s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/27 18:45:02     19s] (I)                    Layer     2     3     4 
[11/27 18:45:02     19s] (I)                    Pitch  1120  1120  1120 
[11/27 18:45:02     19s] (I)             #Used tracks     1     1     1 
[11/27 18:45:02     19s] (I)       #Fully used tracks     1     1     1 
[11/27 18:45:02     19s] [NR-eGR] ========================================
[11/27 18:45:02     19s] [NR-eGR] 
[11/27 18:45:02     19s] (I)      =============== Blocked Tracks ===============
[11/27 18:45:02     19s] (I)      +-------+---------+----------+---------------+
[11/27 18:45:02     19s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/27 18:45:02     19s] (I)      +-------+---------+----------+---------------+
[11/27 18:45:02     19s] (I)      |     1 |       0 |        0 |         0.00% |
[11/27 18:45:02     19s] (I)      |     2 |  254436 |   127565 |        50.14% |
[11/27 18:45:02     19s] (I)      |     3 |  254127 |   105923 |        41.68% |
[11/27 18:45:02     19s] (I)      |     4 |  254436 |   125292 |        49.24% |
[11/27 18:45:02     19s] (I)      +-------+---------+----------+---------------+
[11/27 18:45:02     19s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1908.61 MB )
[11/27 18:45:02     19s] (I)      Reset routing kernel
[11/27 18:45:02     19s] (I)      numLocalWires=1843  numGlobalNetBranches=420  numLocalNetBranches=502
[11/27 18:45:02     19s] (I)      totalPins=2339  totalGlobalPin=1094 (46.77%)
[11/27 18:45:02     19s] (I)      total 2D Cap : 445981 = (157630 H, 288351 V)
[11/27 18:45:02     19s] (I)      
[11/27 18:45:02     19s] (I)      ============  Phase 1a Route ============
[11/27 18:45:02     19s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 13
[11/27 18:45:02     19s] (I)      Usage: 3101 = (1438 H, 1663 V) = (0.91% H, 0.58% V) = (2.818e+04um H, 3.259e+04um V)
[11/27 18:45:02     19s] (I)      
[11/27 18:45:02     19s] (I)      ============  Phase 1b Route ============
[11/27 18:45:02     19s] (I)      Usage: 3101 = (1438 H, 1663 V) = (0.91% H, 0.58% V) = (2.818e+04um H, 3.259e+04um V)
[11/27 18:45:02     19s] (I)      eGR overflow: 0.04% H + 0.00% V
[11/27 18:45:02     19s] 
[11/27 18:45:02     19s] [NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
[11/27 18:45:02     19s] Finished Early Global Route rough congestion estimation: mem = 1908.6M
[11/27 18:45:02     19s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.016, REAL:0.016, MEM:1908.6M, EPOCH TIME: 1701135902.565608
[11/27 18:45:02     19s] earlyGlobalRoute rough estimation gcell size 5 row height
[11/27 18:45:02     19s] OPERPROF: Starting CDPad at level 1, MEM:1908.6M, EPOCH TIME: 1701135902.565662
[11/27 18:45:02     19s] CDPadU 0.017 -> 0.017. R=0.015, N=734, GS=19.600
[11/27 18:45:02     19s] OPERPROF: Finished CDPad at level 1, CPU:0.020, REAL:0.011, MEM:1908.6M, EPOCH TIME: 1701135902.576755
[11/27 18:45:02     19s] OPERPROF: Starting npMain at level 1, MEM:1908.6M, EPOCH TIME: 1701135902.576898
[11/27 18:45:02     19s] OPERPROF:   Starting npPlace at level 2, MEM:1908.6M, EPOCH TIME: 1701135902.579156
[11/27 18:45:02     19s] OPERPROF:   Finished npPlace at level 2, CPU:0.023, REAL:0.013, MEM:1910.0M, EPOCH TIME: 1701135902.592078
[11/27 18:45:02     19s] OPERPROF: Finished npMain at level 1, CPU:0.027, REAL:0.016, MEM:1910.0M, EPOCH TIME: 1701135902.592977
[11/27 18:45:02     19s] Global placement CDP skipped at cutLevel 11.
[11/27 18:45:02     19s] Iteration 11: Total net bbox = 5.350e+04 (2.78e+04 2.57e+04)
[11/27 18:45:02     19s]               Est.  stn bbox = 5.858e+04 (3.06e+04 2.80e+04)
[11/27 18:45:02     19s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1910.0M
[11/27 18:45:02     20s] **WARN: (EMS-27):	Message (IMPDC-348) has exceeded the current message display limit of 20.
[11/27 18:45:02     20s] To increase the message display limit, refer to the product command reference manual.
[11/27 18:45:02     20s] nrCritNet: 0.00% ( 0 / 788 ) cutoffSlk: 214748364.7ps stdDelay: 41.0ps
[11/27 18:45:02     20s] nrCritNet: 0.00% ( 0 / 788 ) cutoffSlk: 214748364.7ps stdDelay: 41.0ps
[11/27 18:45:02     20s] Iteration 12: Total net bbox = 5.350e+04 (2.78e+04 2.57e+04)
[11/27 18:45:02     20s]               Est.  stn bbox = 5.858e+04 (3.06e+04 2.80e+04)
[11/27 18:45:02     20s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 1878.0M
[11/27 18:45:02     20s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1878.0M, EPOCH TIME: 1701135902.933878
[11/27 18:45:02     20s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/27 18:45:02     20s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.000, MEM:1878.0M, EPOCH TIME: 1701135902.933973
[11/27 18:45:02     20s] Legalizing MH Cells... 0 / 0 (level 9)
[11/27 18:45:02     20s] No instances found in the vector
[11/27 18:45:02     20s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1878.0M, DRC: 0)
[11/27 18:45:02     20s] 0 (out of 0) MH cells were successfully legalized.
[11/27 18:45:02     20s] OPERPROF: Starting npMain at level 1, MEM:1878.0M, EPOCH TIME: 1701135902.934075
[11/27 18:45:02     20s] OPERPROF:   Starting npPlace at level 2, MEM:1910.0M, EPOCH TIME: 1701135902.936502
[11/27 18:45:03     20s] GP RA stats: MHOnly 0 nrInst 734 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[11/27 18:45:03     21s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1979.4M, EPOCH TIME: 1701135903.357170
[11/27 18:45:03     21s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1982.4M, EPOCH TIME: 1701135903.357227
[11/27 18:45:03     21s] OPERPROF:   Finished npPlace at level 2, CPU:0.746, REAL:0.421, MEM:1950.4M, EPOCH TIME: 1701135903.357502
[11/27 18:45:03     21s] OPERPROF: Finished npMain at level 1, CPU:0.750, REAL:0.424, MEM:1918.4M, EPOCH TIME: 1701135903.358427
[11/27 18:45:03     21s] Iteration 13: Total net bbox = 5.630e+04 (2.88e+04 2.75e+04)
[11/27 18:45:03     21s]               Est.  stn bbox = 6.148e+04 (3.16e+04 2.99e+04)
[11/27 18:45:03     21s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 1918.4M
[11/27 18:45:03     21s] Iteration 14: Total net bbox = 5.630e+04 (2.88e+04 2.75e+04)
[11/27 18:45:03     21s]               Est.  stn bbox = 6.148e+04 (3.16e+04 2.99e+04)
[11/27 18:45:03     21s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1918.4M
[11/27 18:45:03     21s] [adp] clock
[11/27 18:45:03     21s] [adp] weight, nr nets, wire length
[11/27 18:45:03     21s] [adp]      0        2  1116.440500
[11/27 18:45:03     21s] [adp] data
[11/27 18:45:03     21s] [adp] weight, nr nets, wire length
[11/27 18:45:03     21s] [adp]      0      798  54935.821500
[11/27 18:45:03     21s] [adp] 0.000000|0.000000|0.000000
[11/27 18:45:03     21s] Iteration 15: Total net bbox = 5.630e+04 (2.88e+04 2.75e+04)
[11/27 18:45:03     21s]               Est.  stn bbox = 6.148e+04 (3.16e+04 2.99e+04)
[11/27 18:45:03     21s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1918.4M
[11/27 18:45:03     21s] *** cost = 5.630e+04 (2.88e+04 2.75e+04) (cpu for global=0:00:02.8) real=0:00:03.0***
[11/27 18:45:03     21s] Placement multithread real runtime: 0:00:03.0 with 2 threads.
[11/27 18:45:03     21s] Info: 1 clock gating cells identified, 0 (on average) moved 0/7
[11/27 18:45:03     21s] **WARN: (IMPDB-2078):	Output pin Q of instance chip_backlight_light_mode_reg is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/27 18:45:03     21s] **WARN: (IMPDB-2078):	Output pin Q of instance chip_fsm_next_state_reg[2] is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/27 18:45:03     21s] **WARN: (IMPDB-2078):	Output pin Q of instance chip_fsm_next_state_reg[1] is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/27 18:45:03     21s] **WARN: (IMPDB-2078):	Output pin Q of instance chip_fsm_next_state_reg[0] is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/27 18:45:03     21s] Saved padding area to DB
[11/27 18:45:03     21s] All LLGs are deleted
[11/27 18:45:03     21s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:03     21s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:03     21s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1918.4M, EPOCH TIME: 1701135903.386926
[11/27 18:45:03     21s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1918.4M, EPOCH TIME: 1701135903.386974
[11/27 18:45:03     21s] Solver runtime cpu: 0:00:01.3 real: 0:00:00.8
[11/27 18:45:03     21s] Core Placement runtime cpu: 0:00:01.6 real: 0:00:03.0
[11/27 18:45:03     21s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/27 18:45:03     21s] Type 'man IMPSP-9025' for more detail.
[11/27 18:45:03     21s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1918.4M, EPOCH TIME: 1701135903.390676
[11/27 18:45:03     21s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1918.4M, EPOCH TIME: 1701135903.390726
[11/27 18:45:03     21s] Processing tracks to init pin-track alignment.
[11/27 18:45:03     21s] z: 2, totalTracks: 1
[11/27 18:45:03     21s] z: 4, totalTracks: 1
[11/27 18:45:03     21s] z: 6, totalTracks: 1
[11/27 18:45:03     21s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/27 18:45:03     21s] All LLGs are deleted
[11/27 18:45:03     21s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:03     21s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:03     21s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1918.4M, EPOCH TIME: 1701135903.391498
[11/27 18:45:03     21s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1918.4M, EPOCH TIME: 1701135903.391534
[11/27 18:45:03     21s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1918.4M, EPOCH TIME: 1701135903.391677
[11/27 18:45:03     21s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:03     21s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:03     21s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1918.4M, EPOCH TIME: 1701135903.391876
[11/27 18:45:03     21s] Max number of tech site patterns supported in site array is 256.
[11/27 18:45:03     21s] Core basic site is core7T
[11/27 18:45:03     21s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1918.4M, EPOCH TIME: 1701135903.392298
[11/27 18:45:03     21s] After signature check, allow fast init is true, keep pre-filter is true.
[11/27 18:45:03     21s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/27 18:45:03     21s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.002, REAL:0.001, MEM:1934.4M, EPOCH TIME: 1701135903.393417
[11/27 18:45:03     21s] Fast DP-INIT is on for default
[11/27 18:45:03     21s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/27 18:45:03     21s] Atter site array init, number of instance map data is 0.
[11/27 18:45:03     21s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.006, REAL:0.004, MEM:1934.4M, EPOCH TIME: 1701135903.395538
[11/27 18:45:03     21s] 
[11/27 18:45:03     21s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/27 18:45:03     21s] OPERPROF:       Starting CMU at level 4, MEM:1934.4M, EPOCH TIME: 1701135903.396706
[11/27 18:45:03     21s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.004, MEM:1950.4M, EPOCH TIME: 1701135903.400998
[11/27 18:45:03     21s] 
[11/27 18:45:03     21s] Bad Lib Cell Checking (CMU) is done! (0)
[11/27 18:45:03     21s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.009, REAL:0.010, MEM:1918.4M, EPOCH TIME: 1701135903.401768
[11/27 18:45:03     21s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1918.4M, EPOCH TIME: 1701135903.401796
[11/27 18:45:03     21s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1918.4M, EPOCH TIME: 1701135903.401948
[11/27 18:45:03     21s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1918.4MB).
[11/27 18:45:03     21s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.013, REAL:0.014, MEM:1918.4M, EPOCH TIME: 1701135903.404364
[11/27 18:45:03     21s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.013, REAL:0.014, MEM:1918.4M, EPOCH TIME: 1701135903.404392
[11/27 18:45:03     21s] TDRefine: refinePlace mode is spiral
[11/27 18:45:03     21s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2614079.1
[11/27 18:45:03     21s] OPERPROF: Starting RefinePlace at level 1, MEM:1918.4M, EPOCH TIME: 1701135903.404442
[11/27 18:45:03     21s] *** Starting refinePlace (0:00:21.1 mem=1918.4M) ***
[11/27 18:45:03     21s] Total net bbox length = 5.605e+04 (2.875e+04 2.730e+04) (ext = 3.868e+04)
[11/27 18:45:03     21s] 
[11/27 18:45:03     21s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/27 18:45:03     21s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/27 18:45:03     21s] (I)      Default pattern map key = soc_top_default.
[11/27 18:45:03     21s] (I)      Default pattern map key = soc_top_default.
[11/27 18:45:03     21s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1918.4M, EPOCH TIME: 1701135903.408142
[11/27 18:45:03     21s] Starting refinePlace ...
[11/27 18:45:03     21s] (I)      Default pattern map key = soc_top_default.
[11/27 18:45:03     21s] (I)      Default pattern map key = soc_top_default.
[11/27 18:45:03     21s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1918.4M, EPOCH TIME: 1701135903.420867
[11/27 18:45:03     21s] DDP initSite1 nrRow 257 nrJob 257
[11/27 18:45:03     21s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1918.4M, EPOCH TIME: 1701135903.420899
[11/27 18:45:03     21s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1918.4M, EPOCH TIME: 1701135903.421126
[11/27 18:45:03     21s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1918.4M, EPOCH TIME: 1701135903.421162
[11/27 18:45:03     21s] DDP markSite nrRow 257 nrJob 257
[11/27 18:45:03     21s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.000, MEM:1918.4M, EPOCH TIME: 1701135903.421551
[11/27 18:45:03     21s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:1918.4M, EPOCH TIME: 1701135903.421588
[11/27 18:45:03     21s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:1918.4M, EPOCH TIME: 1701135903.423659
[11/27 18:45:03     21s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:1918.4M, EPOCH TIME: 1701135903.423680
[11/27 18:45:03     21s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.005, REAL:0.002, MEM:1918.4M, EPOCH TIME: 1701135903.426004
[11/27 18:45:03     21s] ** Cut row section cpu time 0:00:00.0.
[11/27 18:45:03     21s]  ** Cut row section real time 0:00:00.0.
[11/27 18:45:03     21s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.005, REAL:0.002, MEM:1918.4M, EPOCH TIME: 1701135903.426060
[11/27 18:45:03     21s]   Spread Effort: high, standalone mode, useDDP on.
[11/27 18:45:03     21s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1918.4MB) @(0:00:21.1 - 0:00:21.1).
[11/27 18:45:03     21s] Move report: preRPlace moves 734 insts, mean move: 0.16 um, max move: 0.79 um 
[11/27 18:45:03     21s] 	Max move on inst (g3898__5477): (586.51, 784.42) --> (586.56, 783.68)
[11/27 18:45:03     21s] 	Length: 7 sites, height: 1 rows, site name: core7T, cell type: NAND3X1
[11/27 18:45:03     21s] wireLenOptFixPriorityInst 0 inst fixed
[11/27 18:45:03     21s] tweakage running in 2 threads.
[11/27 18:45:03     21s] Placement tweakage begins.
[11/27 18:45:03     21s] wire length = 6.024e+04
[11/27 18:45:03     21s] wire length = 5.912e+04
[11/27 18:45:03     21s] Placement tweakage ends.
[11/27 18:45:03     21s] Move report: tweak moves 45 insts, mean move: 7.34 um, max move: 15.68 um 
[11/27 18:45:03     21s] 	Max move on inst (chip_displayer/g6174__3680): (857.60, 858.16) --> (873.28, 858.16)
[11/27 18:45:03     21s] 
[11/27 18:45:03     21s] Running Spiral MT with 2 threads  fetchWidth=156 
[11/27 18:45:03     21s] Move report: legalization moves 25 insts, mean move: 4.95 um, max move: 13.44 um spiral
[11/27 18:45:03     21s] 	Max move on inst (chip_clock_seconds_reg[1]): (661.60, 799.36) --> (648.16, 799.36)
[11/27 18:45:03     21s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/27 18:45:03     21s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/27 18:45:03     21s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1918.4MB) @(0:00:21.2 - 0:00:21.2).
[11/27 18:45:03     21s] Move report: Detail placement moves 734 insts, mean move: 0.76 um, max move: 15.47 um 
[11/27 18:45:03     21s] 	Max move on inst (chip_displayer/g6174__3680): (857.81, 858.16) --> (873.28, 858.16)
[11/27 18:45:03     21s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1918.4MB
[11/27 18:45:03     21s] Statistics of distance of Instance movement in refine placement:
[11/27 18:45:03     21s]   maximum (X+Y) =        15.47 um
[11/27 18:45:03     21s]   inst (chip_displayer/g6174__3680) with max move: (857.808, 858.159) -> (873.28, 858.16)
[11/27 18:45:03     21s]   mean    (X+Y) =         0.76 um
[11/27 18:45:03     21s] Summary Report:
[11/27 18:45:03     21s] Instances move: 734 (out of 734 movable)
[11/27 18:45:03     21s] Instances flipped: 0
[11/27 18:45:03     21s] Mean displacement: 0.76 um
[11/27 18:45:03     21s] Max displacement: 15.47 um (Instance: chip_displayer/g6174__3680) (857.808, 858.159) -> (873.28, 858.16)
[11/27 18:45:03     21s] 	Length: 5 sites, height: 1 rows, site name: core7T, cell type: NAND2X1
[11/27 18:45:03     21s] Total instances moved : 734
[11/27 18:45:03     21s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.067, REAL:0.080, MEM:1918.4M, EPOCH TIME: 1701135903.488063
[11/27 18:45:03     21s] Total net bbox length = 5.502e+04 (2.767e+04 2.734e+04) (ext = 3.855e+04)
[11/27 18:45:03     21s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1918.4MB
[11/27 18:45:03     21s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1918.4MB) @(0:00:21.1 - 0:00:21.2).
[11/27 18:45:03     21s] *** Finished refinePlace (0:00:21.2 mem=1918.4M) ***
[11/27 18:45:03     21s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2614079.1
[11/27 18:45:03     21s] OPERPROF: Finished RefinePlace at level 1, CPU:0.070, REAL:0.084, MEM:1918.4M, EPOCH TIME: 1701135903.488489
[11/27 18:45:03     21s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1918.4M, EPOCH TIME: 1701135903.488521
[11/27 18:45:03     21s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:734).
[11/27 18:45:03     21s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:03     21s] All LLGs are deleted
[11/27 18:45:03     21s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:03     21s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:03     21s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1918.4M, EPOCH TIME: 1701135903.489337
[11/27 18:45:03     21s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1918.4M, EPOCH TIME: 1701135903.489383
[11/27 18:45:03     21s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.002, MEM:1911.4M, EPOCH TIME: 1701135903.490331
[11/27 18:45:03     21s] *** End of Placement (cpu=0:00:03.2, real=0:00:04.0, mem=1911.4M) ***
[11/27 18:45:03     21s] Processing tracks to init pin-track alignment.
[11/27 18:45:03     21s] z: 2, totalTracks: 1
[11/27 18:45:03     21s] z: 4, totalTracks: 1
[11/27 18:45:03     21s] z: 6, totalTracks: 1
[11/27 18:45:03     21s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/27 18:45:03     21s] All LLGs are deleted
[11/27 18:45:03     21s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:03     21s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:03     21s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1911.4M, EPOCH TIME: 1701135903.491230
[11/27 18:45:03     21s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1911.4M, EPOCH TIME: 1701135903.491266
[11/27 18:45:03     21s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1911.4M, EPOCH TIME: 1701135903.491390
[11/27 18:45:03     21s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:03     21s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:03     21s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1911.4M, EPOCH TIME: 1701135903.491504
[11/27 18:45:03     21s] Max number of tech site patterns supported in site array is 256.
[11/27 18:45:03     21s] Core basic site is core7T
[11/27 18:45:03     21s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1911.4M, EPOCH TIME: 1701135903.491923
[11/27 18:45:03     21s] After signature check, allow fast init is true, keep pre-filter is true.
[11/27 18:45:03     21s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/27 18:45:03     21s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.002, REAL:0.001, MEM:1927.4M, EPOCH TIME: 1701135903.492891
[11/27 18:45:03     21s] Fast DP-INIT is on for default
[11/27 18:45:03     21s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/27 18:45:03     21s] Atter site array init, number of instance map data is 0.
[11/27 18:45:03     21s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.006, REAL:0.003, MEM:1927.4M, EPOCH TIME: 1701135903.494951
[11/27 18:45:03     21s] 
[11/27 18:45:03     21s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/27 18:45:03     21s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.005, MEM:1911.4M, EPOCH TIME: 1701135903.496771
[11/27 18:45:03     21s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1911.4M, EPOCH TIME: 1701135903.499028
[11/27 18:45:03     21s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1911.4M, EPOCH TIME: 1701135903.499739
[11/27 18:45:03     21s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.003, REAL:0.001, MEM:1911.4M, EPOCH TIME: 1701135903.501085
[11/27 18:45:03     21s] default core: bins with density > 0.750 =  0.00 % ( 0 / 728 )
[11/27 18:45:03     21s] Density distribution unevenness ratio = 93.751%
[11/27 18:45:03     21s] Density distribution unevenness ratio (U70) = 0.000%
[11/27 18:45:03     21s] Density distribution unevenness ratio (U80) = 0.000%
[11/27 18:45:03     21s] Density distribution unevenness ratio (U90) = 0.000%
[11/27 18:45:03     21s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.003, REAL:0.002, MEM:1911.4M, EPOCH TIME: 1701135903.501140
[11/27 18:45:03     21s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1911.4M, EPOCH TIME: 1701135903.501166
[11/27 18:45:03     21s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:03     21s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:03     21s] All LLGs are deleted
[11/27 18:45:03     21s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:03     21s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:03     21s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1911.4M, EPOCH TIME: 1701135903.501831
[11/27 18:45:03     21s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1911.4M, EPOCH TIME: 1701135903.501868
[11/27 18:45:03     21s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:1911.4M, EPOCH TIME: 1701135903.501993
[11/27 18:45:03     21s] *** Free Virtual Timing Model ...(mem=1911.4M)
[11/27 18:45:03     21s] Starting IO pin assignment...
[11/27 18:45:03     21s] **INFO: Enable pre-place timing setting for timing analysis
[11/27 18:45:03     21s] Set Using Default Delay Limit as 101.
[11/27 18:45:03     21s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/27 18:45:03     21s] Set Default Net Delay as 0 ps.
[11/27 18:45:03     21s] Set Default Net Load as 0 pF. 
[11/27 18:45:03     21s] **INFO: Analyzing IO path groups for slack adjustment
[11/27 18:45:03     21s] Effort level <high> specified for reg2reg_tmp.2614079 path_group
[11/27 18:45:03     21s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/27 18:45:03     21s] AAE DB initialization (MEM=1861.77 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/27 18:45:03     21s] #################################################################################
[11/27 18:45:03     21s] # Design Stage: PreRoute
[11/27 18:45:03     21s] # Design Name: soc_top
[11/27 18:45:03     21s] # Design Mode: 180nm
[11/27 18:45:03     21s] # Analysis Mode: MMMC Non-OCV 
[11/27 18:45:03     21s] # Parasitics Mode: No SPEF/RCDB 
[11/27 18:45:03     21s] # Signoff Settings: SI Off 
[11/27 18:45:03     21s] #################################################################################
[11/27 18:45:03     21s] Topological Sorting (REAL = 0:00:00.0, MEM = 1861.8M, InitMEM = 1861.8M)
[11/27 18:45:03     21s] Calculate delays in BcWc mode...
[11/27 18:45:03     21s] Start delay calculation (fullDC) (2 T). (MEM=1861.77)
[11/27 18:45:03     21s] Start AAE Lib Loading. (MEM=1873.28)
[11/27 18:45:03     21s] End AAE Lib Loading. (MEM=1892.36 CPU=0:00:00.0 Real=0:00:00.0)
[11/27 18:45:03     21s] End AAE Lib Interpolated Model. (MEM=1892.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/27 18:45:03     21s] Total number of fetched objects 764
[11/27 18:45:03     21s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/27 18:45:03     21s] End delay calculation. (MEM=1990.83 CPU=0:00:00.1 REAL=0:00:00.0)
[11/27 18:45:03     21s] End delay calculation (fullDC). (MEM=1990.83 CPU=0:00:00.1 REAL=0:00:00.0)
[11/27 18:45:03     21s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1990.8M) ***
[11/27 18:45:03     21s] **INFO: Disable pre-place timing setting for timing analysis
[11/27 18:45:03     21s] Set Using Default Delay Limit as 1000.
[11/27 18:45:03     21s] Set Default Net Delay as 1000 ps.
[11/27 18:45:03     21s] Set Default Net Load as 0.5 pF. 
[11/27 18:45:03     21s] Info: Disable timing driven in postCTS congRepair.
[11/27 18:45:03     21s] 
[11/27 18:45:03     21s] Starting congRepair ...
[11/27 18:45:03     21s] User Input Parameters:
[11/27 18:45:03     21s] - Congestion Driven    : On
[11/27 18:45:03     21s] - Timing Driven        : Off
[11/27 18:45:03     21s] - Area-Violation Based : On
[11/27 18:45:03     21s] - Start Rollback Level : -5
[11/27 18:45:03     21s] - Legalized            : On
[11/27 18:45:03     21s] - Window Based         : Off
[11/27 18:45:03     21s] - eDen incr mode       : Off
[11/27 18:45:03     21s] - Small incr mode      : Off
[11/27 18:45:03     21s] 
[11/27 18:45:03     21s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1965.3M, EPOCH TIME: 1701135903.716917
[11/27 18:45:03     21s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.006, REAL:0.027, MEM:1965.3M, EPOCH TIME: 1701135903.743914
[11/27 18:45:03     21s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1965.3M, EPOCH TIME: 1701135903.743951
[11/27 18:45:03     21s] Starting Early Global Route congestion estimation: mem = 1965.3M
[11/27 18:45:03     21s] (I)      ==================== Layers =====================
[11/27 18:45:03     21s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 18:45:03     21s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/27 18:45:03     21s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 18:45:03     21s] (I)      |  33 |  0 |    CONT |     cut |      1 |       |
[11/27 18:45:03     21s] (I)      |   1 |  1 |  METAL1 |    wire |      1 |       |
[11/27 18:45:03     21s] (I)      |  34 |  1 |   VIA12 |     cut |      1 |       |
[11/27 18:45:03     21s] (I)      |   2 |  2 |  METAL2 |    wire |      1 |       |
[11/27 18:45:03     21s] (I)      |  35 |  2 |   VIA23 |     cut |      1 |       |
[11/27 18:45:03     21s] (I)      |   3 |  3 |  METAL3 |    wire |      1 |       |
[11/27 18:45:03     21s] (I)      |  36 |  3 |   VIA34 |     cut |      1 |       |
[11/27 18:45:03     21s] (I)      |   4 |  4 |  METAL4 |    wire |      1 |       |
[11/27 18:45:03     21s] (I)      |  37 |  4 |   VIA45 |     cut |      1 |       |
[11/27 18:45:03     21s] (I)      |   5 |  5 |  METAL5 |    wire |      1 |       |
[11/27 18:45:03     21s] (I)      |  38 |  5 |   VIA56 |     cut |      1 |       |
[11/27 18:45:03     21s] (I)      |   6 |  6 |  METAL6 |    wire |      1 |       |
[11/27 18:45:03     21s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 18:45:03     21s] (I)      |  64 | 64 |   POLY1 |   other |        |    MS |
[11/27 18:45:03     21s] (I)      |   0 |  0 |   POLY2 |   other |        |    MS |
[11/27 18:45:03     21s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[11/27 18:45:03     21s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 18:45:03     21s] (I)      Started Import and model ( Curr Mem: 1965.31 MB )
[11/27 18:45:03     21s] (I)      Default pattern map key = soc_top_default.
[11/27 18:45:03     21s] (I)      == Non-default Options ==
[11/27 18:45:03     21s] (I)      Maximum routing layer                              : 4
[11/27 18:45:03     21s] (I)      Number of threads                                  : 2
[11/27 18:45:03     21s] (I)      Use non-blocking free Dbs wires                    : false
[11/27 18:45:03     21s] (I)      Method to set GCell size                           : row
[11/27 18:45:03     21s] (I)      Counted 18282 PG shapes. We will not process PG shapes layer by layer.
[11/27 18:45:03     21s] (I)      Use row-based GCell size
[11/27 18:45:03     21s] (I)      Use row-based GCell align
[11/27 18:45:03     21s] (I)      layer 0 area = 808000
[11/27 18:45:03     21s] (I)      layer 1 area = 808000
[11/27 18:45:03     21s] (I)      layer 2 area = 808000
[11/27 18:45:03     21s] (I)      layer 3 area = 808000
[11/27 18:45:03     21s] (I)      GCell unit size   : 7840
[11/27 18:45:03     21s] (I)      GCell multiplier  : 1
[11/27 18:45:03     21s] (I)      GCell row height  : 7840
[11/27 18:45:03     21s] (I)      Actual row height : 7840
[11/27 18:45:03     21s] (I)      GCell align ref   : 626560 626560
[11/27 18:45:03     21s] [NR-eGR] Track table information for default rule: 
[11/27 18:45:03     21s] [NR-eGR] METAL1 has single uniform track structure
[11/27 18:45:03     21s] [NR-eGR] METAL2 has single uniform track structure
[11/27 18:45:03     21s] [NR-eGR] METAL3 has single uniform track structure
[11/27 18:45:03     21s] [NR-eGR] METAL4 has single uniform track structure
[11/27 18:45:03     21s] [NR-eGR] METAL5 has single uniform track structure
[11/27 18:45:03     21s] [NR-eGR] METAL6 has single uniform track structure
[11/27 18:45:03     21s] (I)      ============== Default via ===============
[11/27 18:45:03     21s] (I)      +---+------------------+-----------------+
[11/27 18:45:03     21s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/27 18:45:03     21s] (I)      +---+------------------+-----------------+
[11/27 18:45:03     21s] (I)      | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[11/27 18:45:03     21s] (I)      | 2 |    5  VIA2       |    5  VIA2      |
[11/27 18:45:03     21s] (I)      | 3 |    8  VIA3       |    8  VIA3      |
[11/27 18:45:03     21s] (I)      | 4 |   11  VIA4       |   11  VIA4      |
[11/27 18:45:03     21s] (I)      | 5 |   14  VIA5       |   15  VIA5EAST  |
[11/27 18:45:03     21s] (I)      +---+------------------+-----------------+
[11/27 18:45:03     21s] [NR-eGR] Read 20688 PG shapes
[11/27 18:45:03     21s] [NR-eGR] Read 0 clock shapes
[11/27 18:45:03     21s] [NR-eGR] Read 0 other shapes
[11/27 18:45:03     21s] [NR-eGR] #Routing Blockages  : 0
[11/27 18:45:03     21s] [NR-eGR] #Instance Blockages : 10813
[11/27 18:45:03     21s] [NR-eGR] #PG Blockages       : 20688
[11/27 18:45:03     21s] [NR-eGR] #Halo Blockages     : 0
[11/27 18:45:03     21s] [NR-eGR] #Boundary Blockages : 0
[11/27 18:45:03     21s] [NR-eGR] #Clock Blockages    : 0
[11/27 18:45:03     21s] [NR-eGR] #Other Blockages    : 0
[11/27 18:45:03     21s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/27 18:45:03     21s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/27 18:45:03     21s] [NR-eGR] Read 788 nets ( ignored 0 )
[11/27 18:45:03     21s] (I)      early_global_route_priority property id does not exist.
[11/27 18:45:03     21s] (I)      Read Num Blocks=31501  Num Prerouted Wires=0  Num CS=0
[11/27 18:45:03     21s] (I)      Layer 1 (V) : #blockages 15658 : #preroutes 0
[11/27 18:45:03     21s] (I)      Layer 2 (H) : #blockages 8786 : #preroutes 0
[11/27 18:45:03     21s] (I)      Layer 3 (V) : #blockages 7057 : #preroutes 0
[11/27 18:45:03     21s] (I)      Number of ignored nets                =      0
[11/27 18:45:03     21s] (I)      Number of connected nets              =      0
[11/27 18:45:03     21s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/27 18:45:03     21s] (I)      Number of clock nets                  =      2.  Ignored: No
[11/27 18:45:03     21s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/27 18:45:03     21s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/27 18:45:03     21s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/27 18:45:03     21s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/27 18:45:03     21s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/27 18:45:03     21s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/27 18:45:03     21s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/27 18:45:03     21s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/27 18:45:03     21s] (I)      Ndr track 0 does not exist
[11/27 18:45:03     21s] (I)      ---------------------Grid Graph Info--------------------
[11/27 18:45:03     21s] (I)      Routing area        : (0, 0) - (3393440, 3272800)
[11/27 18:45:03     21s] (I)      Core area           : (626560, 626560) - (2766880, 2646240)
[11/27 18:45:03     21s] (I)      Site width          :  1120  (dbu)
[11/27 18:45:03     21s] (I)      Row height          :  7840  (dbu)
[11/27 18:45:03     21s] (I)      GCell row height    :  7840  (dbu)
[11/27 18:45:03     21s] (I)      GCell width         :  7840  (dbu)
[11/27 18:45:03     21s] (I)      GCell height        :  7840  (dbu)
[11/27 18:45:03     21s] (I)      Grid                :   432   417     4
[11/27 18:45:03     21s] (I)      Layer numbers       :     1     2     3     4
[11/27 18:45:03     21s] (I)      Vertical capacity   :     0  7840     0  7840
[11/27 18:45:03     21s] (I)      Horizontal capacity :     0     0  7840     0
[11/27 18:45:03     21s] (I)      Default wire width  :   460   560   560   560
[11/27 18:45:03     21s] (I)      Default wire space  :   460   560   560   560
[11/27 18:45:03     21s] (I)      Default wire pitch  :   920  1120  1120  1120
[11/27 18:45:03     21s] (I)      Default pitch size  :   920  1120  1120  1120
[11/27 18:45:03     21s] (I)      First track coord   :  1040  1040  1040  1040
[11/27 18:45:03     21s] (I)      Num tracks per GCell:  8.52  7.00  7.00  7.00
[11/27 18:45:03     21s] (I)      Total num of tracks :  2922  3029  2921  3029
[11/27 18:45:03     21s] (I)      Num of masks        :     1     1     1     1
[11/27 18:45:03     21s] (I)      Num of trim masks   :     0     0     0     0
[11/27 18:45:03     21s] (I)      --------------------------------------------------------
[11/27 18:45:03     21s] 
[11/27 18:45:03     21s] [NR-eGR] ============ Routing rule table ============
[11/27 18:45:03     21s] [NR-eGR] Rule id: 0  Nets: 737
[11/27 18:45:03     21s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/27 18:45:03     21s] (I)                    Layer     2     3     4 
[11/27 18:45:03     21s] (I)                    Pitch  1120  1120  1120 
[11/27 18:45:03     21s] (I)             #Used tracks     1     1     1 
[11/27 18:45:03     21s] (I)       #Fully used tracks     1     1     1 
[11/27 18:45:03     21s] [NR-eGR] ========================================
[11/27 18:45:03     21s] [NR-eGR] 
[11/27 18:45:03     21s] (I)      =============== Blocked Tracks ===============
[11/27 18:45:03     21s] (I)      +-------+---------+----------+---------------+
[11/27 18:45:03     21s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/27 18:45:03     21s] (I)      +-------+---------+----------+---------------+
[11/27 18:45:03     21s] (I)      |     1 |       0 |        0 |         0.00% |
[11/27 18:45:03     21s] (I)      |     2 | 1263093 |   614912 |        48.68% |
[11/27 18:45:03     21s] (I)      |     3 | 1261872 |   457043 |        36.22% |
[11/27 18:45:03     21s] (I)      |     4 | 1263093 |   606917 |        48.05% |
[11/27 18:45:03     21s] (I)      +-------+---------+----------+---------------+
[11/27 18:45:03     21s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1965.31 MB )
[11/27 18:45:03     21s] (I)      Reset routing kernel
[11/27 18:45:03     21s] (I)      Started Global Routing ( Curr Mem: 1965.31 MB )
[11/27 18:45:03     21s] (I)      totalPins=2339  totalGlobalPin=2321 (99.23%)
[11/27 18:45:03     21s] (I)      total 2D Cap : 2210037 = (810994 H, 1399043 V)
[11/27 18:45:03     21s] [NR-eGR] Layer group 1: route 737 net(s) in layer range [2, 4]
[11/27 18:45:03     21s] (I)      
[11/27 18:45:03     21s] (I)      ============  Phase 1a Route ============
[11/27 18:45:03     21s] (I)      Usage: 14836 = (7384 H, 7452 V) = (0.91% H, 0.53% V) = (2.895e+04um H, 2.921e+04um V)
[11/27 18:45:03     21s] (I)      
[11/27 18:45:03     21s] (I)      ============  Phase 1b Route ============
[11/27 18:45:03     21s] (I)      Usage: 14836 = (7384 H, 7452 V) = (0.91% H, 0.53% V) = (2.895e+04um H, 2.921e+04um V)
[11/27 18:45:03     21s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.815712e+04um
[11/27 18:45:03     21s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/27 18:45:03     21s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/27 18:45:03     21s] (I)      
[11/27 18:45:03     21s] (I)      ============  Phase 1c Route ============
[11/27 18:45:03     21s] (I)      Usage: 14836 = (7384 H, 7452 V) = (0.91% H, 0.53% V) = (2.895e+04um H, 2.921e+04um V)
[11/27 18:45:03     21s] (I)      
[11/27 18:45:03     21s] (I)      ============  Phase 1d Route ============
[11/27 18:45:03     21s] (I)      Usage: 14836 = (7384 H, 7452 V) = (0.91% H, 0.53% V) = (2.895e+04um H, 2.921e+04um V)
[11/27 18:45:03     21s] (I)      
[11/27 18:45:03     21s] (I)      ============  Phase 1e Route ============
[11/27 18:45:03     21s] (I)      Usage: 14836 = (7384 H, 7452 V) = (0.91% H, 0.53% V) = (2.895e+04um H, 2.921e+04um V)
[11/27 18:45:03     21s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.815712e+04um
[11/27 18:45:03     21s] (I)      
[11/27 18:45:03     21s] (I)      ============  Phase 1l Route ============
[11/27 18:45:03     21s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/27 18:45:03     21s] (I)      Layer  2:     701232      6915        65      509439      748545    (40.50%) 
[11/27 18:45:03     21s] (I)      Layer  3:     815151      7634         0      390383      867706    (31.03%) 
[11/27 18:45:03     21s] (I)      Layer  4:     709516      1544         0      503433      754551    (40.02%) 
[11/27 18:45:03     21s] (I)      Total:       2225899     16093        65     1403255     2370802    (37.18%) 
[11/27 18:45:03     21s] (I)      
[11/27 18:45:03     21s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/27 18:45:03     21s] [NR-eGR]                        OverCon           OverCon            
[11/27 18:45:03     21s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[11/27 18:45:03     21s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[11/27 18:45:03     21s] [NR-eGR] ---------------------------------------------------------------
[11/27 18:45:03     21s] [NR-eGR]  METAL1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/27 18:45:03     21s] [NR-eGR]  METAL2 ( 2)        46( 0.04%)         4( 0.00%)   ( 0.05%) 
[11/27 18:45:03     21s] [NR-eGR]  METAL3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/27 18:45:03     21s] [NR-eGR]  METAL4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/27 18:45:03     21s] [NR-eGR] ---------------------------------------------------------------
[11/27 18:45:03     21s] [NR-eGR]        Total        46( 0.01%)         4( 0.00%)   ( 0.01%) 
[11/27 18:45:03     21s] [NR-eGR] 
[11/27 18:45:03     21s] (I)      Finished Global Routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1981.31 MB )
[11/27 18:45:03     21s] (I)      total 2D Cap : 2228405 = (815924 H, 1412481 V)
[11/27 18:45:03     21s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/27 18:45:03     21s] Early Global Route congestion estimation runtime: 0.08 seconds, mem = 1981.3M
[11/27 18:45:03     21s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.086, REAL:0.082, MEM:1981.3M, EPOCH TIME: 1701135903.825605
[11/27 18:45:03     21s] OPERPROF: Starting HotSpotCal at level 1, MEM:1981.3M, EPOCH TIME: 1701135903.825635
[11/27 18:45:03     21s] [hotspot] +------------+---------------+---------------+
[11/27 18:45:03     21s] [hotspot] |            |   max hotspot | total hotspot |
[11/27 18:45:03     21s] [hotspot] +------------+---------------+---------------+
[11/27 18:45:03     21s] [hotspot] | normalized |          0.00 |          0.00 |
[11/27 18:45:03     21s] [hotspot] +------------+---------------+---------------+
[11/27 18:45:03     21s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/27 18:45:03     21s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/27 18:45:03     21s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.005, REAL:0.004, MEM:1997.3M, EPOCH TIME: 1701135903.829984
[11/27 18:45:03     21s] Skipped repairing congestion.
[11/27 18:45:03     21s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1997.3M, EPOCH TIME: 1701135903.832098
[11/27 18:45:03     21s] Starting Early Global Route wiring: mem = 1997.3M
[11/27 18:45:03     21s] (I)      ============= Track Assignment ============
[11/27 18:45:03     21s] (I)      Started Track Assignment (2T) ( Curr Mem: 1997.31 MB )
[11/27 18:45:03     21s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[11/27 18:45:03     21s] (I)      Run Multi-thread track assignment
[11/27 18:45:03     21s] (I)      Finished Track Assignment (2T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1997.31 MB )
[11/27 18:45:03     21s] (I)      Started Export ( Curr Mem: 1997.31 MB )
[11/27 18:45:03     21s] [NR-eGR]                 Length (um)  Vias 
[11/27 18:45:03     21s] [NR-eGR] ----------------------------------
[11/27 18:45:03     21s] [NR-eGR]  METAL1  (1H)             0  2137 
[11/27 18:45:03     21s] [NR-eGR]  METAL2  (2V)         23841  3136 
[11/27 18:45:03     21s] [NR-eGR]  METAL3  (3H)         29459   631 
[11/27 18:45:03     21s] [NR-eGR]  METAL4  (4V)          6070     0 
[11/27 18:45:03     21s] [NR-eGR]  METAL5  (5H)             0     0 
[11/27 18:45:03     21s] [NR-eGR]  METAL6  (6V)             0     0 
[11/27 18:45:03     21s] [NR-eGR] ----------------------------------
[11/27 18:45:03     21s] [NR-eGR]          Total        59370  5904 
[11/27 18:45:03     21s] [NR-eGR] --------------------------------------------------------------------------
[11/27 18:45:03     21s] [NR-eGR] Total half perimeter of net bounding box: 56057um
[11/27 18:45:03     21s] [NR-eGR] Total length: 59370um, number of vias: 5904
[11/27 18:45:03     21s] [NR-eGR] --------------------------------------------------------------------------
[11/27 18:45:03     21s] [NR-eGR] Total eGR-routed clock nets wire length: 2286um, number of vias: 289
[11/27 18:45:03     21s] [NR-eGR] --------------------------------------------------------------------------
[11/27 18:45:03     21s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1997.31 MB )
[11/27 18:45:03     21s] Early Global Route wiring runtime: 0.02 seconds, mem = 1898.3M
[11/27 18:45:03     21s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.025, REAL:0.023, MEM:1898.3M, EPOCH TIME: 1701135903.854890
[11/27 18:45:03     21s] Tdgp not successfully inited but do clear! skip clearing
[11/27 18:45:03     21s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[11/27 18:45:03     21s] *** Finishing placeDesign default flow ***
[11/27 18:45:03     21s] **placeDesign ... cpu = 0: 0: 4, real = 0: 0: 5, mem = 1890.3M **
[11/27 18:45:03     21s] Tdgp not successfully inited but do clear! skip clearing
[11/27 18:45:03     21s] 
[11/27 18:45:03     21s] *** Summary of all messages that are not suppressed in this session:
[11/27 18:45:03     21s] Severity  ID               Count  Summary                                  
[11/27 18:45:03     21s] WARNING   IMPDB-2078           8  Output pin %s of instance %s is connecte...
[11/27 18:45:03     21s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[11/27 18:45:03     21s] WARNING   IMPDC-348           28  The output pin %s is connected to power/...
[11/27 18:45:03     21s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/27 18:45:03     21s] *** Message Summary: 39 warning(s), 0 error(s)
[11/27 18:45:03     21s] 
[11/27 18:45:03     21s] *** placeDesign #1 [finish] : cpu/real = 0:00:04.4/0:00:05.1 (0.9), totSession cpu/real = 0:00:21.6/0:01:12.0 (0.3), mem = 1890.3M
[11/27 18:45:03     21s] 
[11/27 18:45:03     21s] =============================================================================================
[11/27 18:45:03     21s]  Final TAT Report : placeDesign #1                                              21.15-s110_1
[11/27 18:45:03     21s] =============================================================================================
[11/27 18:45:03     21s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/27 18:45:03     21s] ---------------------------------------------------------------------------------------------
[11/27 18:45:03     21s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 18:45:03     21s] [ TimingUpdate           ]     12   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.3
[11/27 18:45:03     21s] [ FullDelayCalc          ]      9   0:00:00.7  (  12.9 % )     0:00:00.7 /  0:00:00.6    1.0
[11/27 18:45:03     21s] [ MISC                   ]          0:00:04.4  (  85.3 % )     0:00:04.4 /  0:00:03.7    0.9
[11/27 18:45:03     21s] ---------------------------------------------------------------------------------------------
[11/27 18:45:03     21s]  placeDesign #1 TOTAL               0:00:05.1  ( 100.0 % )     0:00:05.1 /  0:00:04.4    0.9
[11/27 18:45:03     21s] ---------------------------------------------------------------------------------------------
[11/27 18:45:03     21s] 
[11/27 18:45:03     21s] <CMD> setDrawView place
[11/27 18:45:03     21s] <CMD> checkPlace ./RPT/place.rpt
[11/27 18:45:03     21s] OPERPROF: Starting checkPlace at level 1, MEM:1890.3M, EPOCH TIME: 1701135903.888110
[11/27 18:45:03     21s] Processing tracks to init pin-track alignment.
[11/27 18:45:03     21s] z: 2, totalTracks: 1
[11/27 18:45:03     21s] z: 4, totalTracks: 1
[11/27 18:45:03     21s] z: 6, totalTracks: 1
[11/27 18:45:03     21s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/27 18:45:03     21s] All LLGs are deleted
[11/27 18:45:03     21s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:03     21s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:03     21s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1890.3M, EPOCH TIME: 1701135903.888944
[11/27 18:45:03     21s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1890.3M, EPOCH TIME: 1701135903.888983
[11/27 18:45:03     21s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1890.3M, EPOCH TIME: 1701135903.889021
[11/27 18:45:03     21s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:03     21s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:03     21s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1890.3M, EPOCH TIME: 1701135903.889241
[11/27 18:45:03     21s] Max number of tech site patterns supported in site array is 256.
[11/27 18:45:03     21s] Core basic site is core7T
[11/27 18:45:03     21s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1890.3M, EPOCH TIME: 1701135903.889678
[11/27 18:45:03     21s] After signature check, allow fast init is false, keep pre-filter is true.
[11/27 18:45:03     21s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/27 18:45:03     21s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.002, REAL:0.001, MEM:1906.3M, EPOCH TIME: 1701135903.890678
[11/27 18:45:03     21s] SiteArray: non-trimmed site array dimensions = 257 x 1911
[11/27 18:45:03     21s] SiteArray: use 2,633,728 bytes
[11/27 18:45:03     21s] SiteArray: current memory after site array memory allocation 1906.3M
[11/27 18:45:03     21s] SiteArray: FP blocked sites are writable
[11/27 18:45:03     21s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/27 18:45:03     21s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1890.3M, EPOCH TIME: 1701135903.893324
[11/27 18:45:03     21s] Process 12962 wires and vias for routing blockage analysis
[11/27 18:45:03     21s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.012, REAL:0.006, MEM:1906.3M, EPOCH TIME: 1701135903.899627
[11/27 18:45:03     21s] SiteArray: number of non floorplan blocked sites for llg default is 491127
[11/27 18:45:03     21s] Atter site array init, number of instance map data is 0.
[11/27 18:45:03     21s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.036, REAL:0.019, MEM:1906.3M, EPOCH TIME: 1701135903.908592
[11/27 18:45:03     21s] 
[11/27 18:45:03     21s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/27 18:45:03     21s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.037, REAL:0.021, MEM:1890.3M, EPOCH TIME: 1701135903.909872
[11/27 18:45:03     21s] ** NOTE: Created directory path './RPT' for file './RPT/place.rpt'.
[11/27 18:45:03     21s] Begin checking placement ... (start mem=1890.3M, init mem=1890.3M)
[11/27 18:45:03     21s] Begin checking exclusive groups violation ...
[11/27 18:45:03     21s] There are 0 groups to check, max #box is 0, total #box is 0
[11/27 18:45:03     21s] Finished checking exclusive groups violations. Found 0 Vio.
[11/27 18:45:03     21s] 
[11/27 18:45:03     21s] Running CheckPlace using 2 threads!...
[11/27 18:45:03     21s] 
[11/27 18:45:03     21s] ...checkPlace MT is done!
[11/27 18:45:03     21s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1890.3M, EPOCH TIME: 1701135903.944311
[11/27 18:45:03     21s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1890.3M, EPOCH TIME: 1701135903.944664
[11/27 18:45:03     21s] *info: Placed = 734           
[11/27 18:45:03     21s] *info: Unplaced = 0           
[11/27 18:45:03     21s] Placement Density:1.52%(16403/1078122)
[11/27 18:45:03     21s] Placement Density (including fixed std cells):1.52%(16403/1078122)
[11/27 18:45:03     21s] All LLGs are deleted
[11/27 18:45:03     21s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:734).
[11/27 18:45:03     21s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:03     21s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1890.3M, EPOCH TIME: 1701135903.948843
[11/27 18:45:03     21s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1890.3M, EPOCH TIME: 1701135903.948886
[11/27 18:45:03     21s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:03     21s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:03     21s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1890.3M)
[11/27 18:45:03     21s] OPERPROF: Finished checkPlace at level 1, CPU:0.051, REAL:0.061, MEM:1890.3M, EPOCH TIME: 1701135903.949059
[11/27 18:45:03     21s] <CMD> saveDesign DBS/soc_top-placed.enc
[11/27 18:45:03     21s] #% Begin save design ... (date=11/27 18:45:03, mem=1616.2M)
[11/27 18:45:03     21s] % Begin Save ccopt configuration ... (date=11/27 18:45:03, mem=1616.2M)
[11/27 18:45:04     21s] % End Save ccopt configuration ... (date=11/27 18:45:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1616.2M, current mem=1616.2M)
[11/27 18:45:04     21s] % Begin Save netlist data ... (date=11/27 18:45:04, mem=1616.2M)
[11/27 18:45:04     21s] Writing Binary DB to DBS/soc_top-placed.enc.dat/vbin/soc_top.v.bin in multi-threaded mode...
[11/27 18:45:04     21s] % End Save netlist data ... (date=11/27 18:45:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1616.4M, current mem=1616.4M)
[11/27 18:45:04     21s] Saving symbol-table file ...
[11/27 18:45:04     21s] Saving congestion map file DBS/soc_top-placed.enc.dat/soc_top.route.congmap.gz ...
[11/27 18:45:04     21s] % Begin Save AAE data ... (date=11/27 18:45:04, mem=1616.4M)
[11/27 18:45:04     21s] Saving AAE Data ...
[11/27 18:45:04     21s] % End Save AAE data ... (date=11/27 18:45:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1616.4M, current mem=1616.4M)
[11/27 18:45:04     21s] Saving preference file DBS/soc_top-placed.enc.dat/gui.pref.tcl ...
[11/27 18:45:04     21s] Saving mode setting ...
[11/27 18:45:04     21s] Saving global file ...
[11/27 18:45:04     21s] % Begin Save floorplan data ... (date=11/27 18:45:04, mem=1617.1M)
[11/27 18:45:04     21s] Saving floorplan file ...
[11/27 18:45:04     21s] % End Save floorplan data ... (date=11/27 18:45:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1617.1M, current mem=1617.1M)
[11/27 18:45:04     21s] Saving PG file DBS/soc_top-placed.enc.dat/soc_top.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Mon Nov 27 18:45:04 2023)
[11/27 18:45:04     21s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1890.8M) ***
[11/27 18:45:04     21s] Saving Drc markers ...
[11/27 18:45:04     21s] ... No Drc file written since there is no markers found.
[11/27 18:45:04     21s] % Begin Save placement data ... (date=11/27 18:45:04, mem=1617.1M)
[11/27 18:45:04     21s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/27 18:45:04     21s] Save Adaptive View Pruning View Names to Binary file
[11/27 18:45:04     21s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1893.8M) ***
[11/27 18:45:04     21s] % End Save placement data ... (date=11/27 18:45:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1617.1M, current mem=1617.1M)
[11/27 18:45:04     21s] % Begin Save routing data ... (date=11/27 18:45:04, mem=1617.1M)
[11/27 18:45:04     21s] Saving route file ...
[11/27 18:45:05     21s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1890.8M) ***
[11/27 18:45:05     21s] % End Save routing data ... (date=11/27 18:45:05, total cpu=0:00:00.0, real=0:00:01.0, peak res=1617.3M, current mem=1617.3M)
[11/27 18:45:05     21s] Saving property file DBS/soc_top-placed.enc.dat/soc_top.prop
[11/27 18:45:05     21s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1893.8M) ***
[11/27 18:45:05     21s] % Begin Save power constraints data ... (date=11/27 18:45:05, mem=1617.3M)
[11/27 18:45:05     21s] % End Save power constraints data ... (date=11/27 18:45:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1617.3M, current mem=1617.3M)
[11/27 18:45:05     21s] Generated self-contained design soc_top-placed.enc.dat
[11/27 18:45:05     21s] #% End save design ... (date=11/27 18:45:05, total cpu=0:00:00.3, real=0:00:02.0, peak res=1617.6M, current mem=1617.6M)
[11/27 18:45:05     21s] *** Message Summary: 0 warning(s), 0 error(s)
[11/27 18:45:05     21s] 
[11/27 18:45:05     21s] <CMD> setMultiCpuUsage -localCpu 2 -keepLicense true -acquireLicense 2
[11/27 18:45:05     21s] Setting releaseMultiCpuLicenseMode to false.
[11/27 18:45:05     21s] <CMD> set_ccopt_property route_type_override_preferred_routing_layer_effort none
[11/27 18:45:05     21s] <CMD> setDesignMode -topRoutingLayer 4
[11/27 18:45:05     21s] <CMD> setDesignMode -bottomRoutingLayer 2
[11/27 18:45:05     21s] <CMD> create_route_type -name clkroute -top_preferred_layer 4
[11/27 18:45:05     21s] <CMD> set_ccopt_property route_type clkroute -net_type trunk
[11/27 18:45:05     21s] <CMD> set_ccopt_property route_type clkroute -net_type leaf
[11/27 18:45:05     21s] <CMD> set_ccopt_property buffer_cells BUFX1
[11/27 18:45:05     21s] <CMD> set_ccopt_property inverter_cells {INVX1 INVX2 INVX4 INVX8 INVX16 INVX32}
[11/27 18:45:05     21s] <CMD> create_ccopt_clock_tree_spec -file ccopt.spec
[11/27 18:45:05     21s] Creating clock tree spec for modes (timing configs): constraint
[11/27 18:45:05     21s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[11/27 18:45:05     21s] Reset timing graph...
[11/27 18:45:05     21s] Ignoring AAE DB Resetting ...
[11/27 18:45:05     21s] Reset timing graph done.
[11/27 18:45:05     22s] Ignoring AAE DB Resetting ...
[11/27 18:45:05     22s] Analyzing clock structure...
[11/27 18:45:05     22s] Analyzing clock structure done.
[11/27 18:45:05     22s] Reset timing graph...
[11/27 18:45:05     22s] Ignoring AAE DB Resetting ...
[11/27 18:45:05     22s] Reset timing graph done.
[11/27 18:45:05     22s] Wrote: ccopt.spec
[11/27 18:45:05     22s] <CMD> get_ccopt_clock_trees
[11/27 18:45:05     22s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[11/27 18:45:05     22s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
[11/27 18:45:05     22s] <CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
[11/27 18:45:05     22s] Extracting original clock gating for clk...
[11/27 18:45:05     22s]   clock_tree clk contains 99 sinks and 0 clock gates.
[11/27 18:45:05     22s] Extracting original clock gating for clk done.
[11/27 18:45:05     22s] <CMD> set_ccopt_property clock_period -pin clk 100
[11/27 18:45:05     22s] <CMD> set_ccopt_property timing_connectivity_info {}
[11/27 18:45:05     22s] <CMD> create_ccopt_skew_group -name clk/constraint -sources clk -auto_sinks
[11/27 18:45:05     22s] The skew group clk/constraint was created. It contains 99 sinks and 1 sources.
[11/27 18:45:05     22s] <CMD> set_ccopt_property include_source_latency -skew_group clk/constraint true
[11/27 18:45:05     22s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/constraint clk
[11/27 18:45:05     22s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/constraint constraint
[11/27 18:45:05     22s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/constraint {wc bc}
[11/27 18:45:05     22s] <CMD> check_ccopt_clock_tree_convergence
[11/27 18:45:05     22s] Checking clock tree convergence...
[11/27 18:45:05     22s] Checking clock tree convergence done.
[11/27 18:45:05     22s] <CMD> get_ccopt_property auto_design_state_for_ilms
[11/27 18:45:05     22s] <CMD> ccopt_design -cts
[11/27 18:45:05     22s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:00:22.1/0:01:14.0 (0.3), mem = 1911.2M
[11/27 18:45:05     22s] Runtime...
[11/27 18:45:05     22s] **INFO: User's settings:
[11/27 18:45:05     22s] setDesignMode -bottomRoutingLayer         2
[11/27 18:45:05     22s] setDesignMode -process                    180
[11/27 18:45:05     22s] setDesignMode -topRoutingLayer            4
[11/27 18:45:05     22s] setExtractRCMode -coupling_c_th           3
[11/27 18:45:05     22s] setExtractRCMode -engine                  preRoute
[11/27 18:45:05     22s] setExtractRCMode -relative_c_th           0.03
[11/27 18:45:05     22s] setExtractRCMode -total_c_th              5
[11/27 18:45:05     22s] setDelayCalMode -ignoreNetLoad            false
[11/27 18:45:05     22s] setPlaceMode -place_global_cong_effort    high
[11/27 18:45:05     22s] setPlaceMode -place_global_max_density    0.45
[11/27 18:45:05     22s] setPlaceMode -place_global_place_io_pins  true
[11/27 18:45:05     22s] setPlaceMode -timingDriven                true
[11/27 18:45:05     22s] 
[11/27 18:45:05     22s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[11/27 18:45:05     22s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[11/27 18:45:05     22s] Set place::cacheFPlanSiteMark to 1
[11/27 18:45:05     22s] CCOpt::Phase::Initialization...
[11/27 18:45:05     22s] Check Prerequisites...
[11/27 18:45:05     22s] Leaving CCOpt scope - CheckPlace...
[11/27 18:45:05     22s] OPERPROF: Starting checkPlace at level 1, MEM:1911.2M, EPOCH TIME: 1701135905.943118
[11/27 18:45:05     22s] Processing tracks to init pin-track alignment.
[11/27 18:45:05     22s] z: 2, totalTracks: 1
[11/27 18:45:05     22s] z: 4, totalTracks: 1
[11/27 18:45:05     22s] z: 6, totalTracks: 1
[11/27 18:45:05     22s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/27 18:45:05     22s] All LLGs are deleted
[11/27 18:45:05     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:05     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:05     22s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1911.2M, EPOCH TIME: 1701135905.943770
[11/27 18:45:05     22s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1911.2M, EPOCH TIME: 1701135905.943807
[11/27 18:45:05     22s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1911.2M, EPOCH TIME: 1701135905.943845
[11/27 18:45:05     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:05     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:05     22s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1911.2M, EPOCH TIME: 1701135905.944111
[11/27 18:45:05     22s] Max number of tech site patterns supported in site array is 256.
[11/27 18:45:05     22s] Core basic site is core7T
[11/27 18:45:05     22s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1911.2M, EPOCH TIME: 1701135905.944170
[11/27 18:45:05     22s] After signature check, allow fast init is false, keep pre-filter is true.
[11/27 18:45:05     22s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/27 18:45:05     22s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.002, REAL:0.001, MEM:1927.2M, EPOCH TIME: 1701135905.945304
[11/27 18:45:05     22s] SiteArray: non-trimmed site array dimensions = 257 x 1911
[11/27 18:45:05     22s] SiteArray: use 2,633,728 bytes
[11/27 18:45:05     22s] SiteArray: current memory after site array memory allocation 1927.2M
[11/27 18:45:05     22s] SiteArray: FP blocked sites are writable
[11/27 18:45:05     22s] SiteArray: number of non floorplan blocked sites for llg default is 491127
[11/27 18:45:05     22s] Atter site array init, number of instance map data is 0.
[11/27 18:45:05     22s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.026, REAL:0.014, MEM:1911.2M, EPOCH TIME: 1701135905.958060
[11/27 18:45:05     22s] 
[11/27 18:45:05     22s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/27 18:45:05     22s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.027, REAL:0.015, MEM:1911.2M, EPOCH TIME: 1701135905.959306
[11/27 18:45:05     22s] Begin checking placement ... (start mem=1911.2M, init mem=1911.2M)
[11/27 18:45:05     22s] Begin checking exclusive groups violation ...
[11/27 18:45:05     22s] There are 0 groups to check, max #box is 0, total #box is 0
[11/27 18:45:05     22s] Finished checking exclusive groups violations. Found 0 Vio.
[11/27 18:45:05     22s] 
[11/27 18:45:05     22s] Running CheckPlace using 2 threads!...
[11/27 18:45:05     22s] 
[11/27 18:45:05     22s] ...checkPlace MT is done!
[11/27 18:45:05     22s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1911.2M, EPOCH TIME: 1701135905.965263
[11/27 18:45:05     22s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1911.2M, EPOCH TIME: 1701135905.965604
[11/27 18:45:05     22s] *info: Placed = 734           
[11/27 18:45:05     22s] *info: Unplaced = 0           
[11/27 18:45:05     22s] Placement Density:1.52%(16403/1078122)
[11/27 18:45:05     22s] Placement Density (including fixed std cells):1.52%(16403/1078122)
[11/27 18:45:05     22s] All LLGs are deleted
[11/27 18:45:05     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:734).
[11/27 18:45:05     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:05     22s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1911.2M, EPOCH TIME: 1701135905.966733
[11/27 18:45:05     22s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1911.2M, EPOCH TIME: 1701135905.966793
[11/27 18:45:05     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:05     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:05     22s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1911.2M)
[11/27 18:45:05     22s] OPERPROF: Finished checkPlace at level 1, CPU:0.038, REAL:0.024, MEM:1911.2M, EPOCH TIME: 1701135905.966938
[11/27 18:45:05     22s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:05     22s] Innovus will update I/O latencies
[11/27 18:45:05     22s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[11/27 18:45:05     22s] 
[11/27 18:45:05     22s] 
[11/27 18:45:05     22s] 
[11/27 18:45:05     22s] Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:05     22s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:05     22s] Info: 2 threads available for lower-level modules during optimization.
[11/27 18:45:05     22s] Executing ccopt post-processing.
[11/27 18:45:05     22s] Synthesizing clock trees with CCOpt...
[11/27 18:45:05     22s] *** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:00:22.1/0:01:14.1 (0.3), mem = 1911.2M
[11/27 18:45:05     22s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/27 18:45:05     22s] CCOpt::Phase::PreparingToBalance...
[11/27 18:45:05     22s] Leaving CCOpt scope - Initializing power interface...
[11/27 18:45:05     22s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:05     22s] 
[11/27 18:45:05     22s] Positive (advancing) pin insertion delays
[11/27 18:45:05     22s] =========================================
[11/27 18:45:05     22s] 
[11/27 18:45:05     22s] Found 0 advancing pin insertion delay (0.000% of 99 clock tree sinks)
[11/27 18:45:05     22s] 
[11/27 18:45:05     22s] Negative (delaying) pin insertion delays
[11/27 18:45:05     22s] ========================================
[11/27 18:45:05     22s] 
[11/27 18:45:05     22s] Found 0 delaying pin insertion delay (0.000% of 99 clock tree sinks)
[11/27 18:45:05     22s] Notify start of optimization...
[11/27 18:45:05     22s] Notify start of optimization done.
[11/27 18:45:05     22s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[11/27 18:45:05     22s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1911.2M, EPOCH TIME: 1701135905.971288
[11/27 18:45:05     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:05     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:05     22s] All LLGs are deleted
[11/27 18:45:05     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:05     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:05     22s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1911.2M, EPOCH TIME: 1701135905.971329
[11/27 18:45:05     22s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1911.2M, EPOCH TIME: 1701135905.971355
[11/27 18:45:05     22s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1891.2M, EPOCH TIME: 1701135905.972188
[11/27 18:45:05     22s] ### Creating LA Mngr. totSessionCpu=0:00:22.1 mem=1891.2M
[11/27 18:45:05     22s] 
[11/27 18:45:05     22s] Trim Metal Layers:
[11/27 18:45:05     22s] LayerId::1 widthSet size::4
[11/27 18:45:05     22s] LayerId::2 widthSet size::4
[11/27 18:45:05     22s] LayerId::3 widthSet size::4
[11/27 18:45:05     22s] LayerId::4 widthSet size::4
[11/27 18:45:05     22s] LayerId::5 widthSet size::4
[11/27 18:45:05     22s] LayerId::6 widthSet size::3
[11/27 18:45:05     22s] Updating RC grid for preRoute extraction ...
[11/27 18:45:05     22s] eee: pegSigSF::1.070000
[11/27 18:45:05     22s] Initializing multi-corner capacitance tables ... 
[11/27 18:45:05     22s] Initializing multi-corner resistance tables ...
[11/27 18:45:05     22s] eee: l::1 avDens::0.132074 usedTrk::7728.943881 availTrk::58520.000000 sigTrk::7728.943881
[11/27 18:45:05     22s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/27 18:45:05     22s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/27 18:45:05     22s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/27 18:45:05     22s] eee: l::5 avDens::0.022766 usedTrk::1024.187755 availTrk::44987.257603 sigTrk::1024.187755
[11/27 18:45:05     22s] eee: l::6 avDens::0.047551 usedTrk::880.671428 availTrk::18520.560804 sigTrk::880.671428
[11/27 18:45:05     22s] {RT wc 0 4 4 0}
[11/27 18:45:05     22s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.555600 newSi=0.000000 wHLS=1.389000 siPrev=0 viaL=0.000000
[11/27 18:45:06     22s] ### Creating LA Mngr, finished. totSessionCpu=0:00:22.2 mem=1891.2M
[11/27 18:45:06     22s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1891.20 MB )
[11/27 18:45:06     22s] (I)      ==================== Layers =====================
[11/27 18:45:06     22s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 18:45:06     22s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/27 18:45:06     22s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 18:45:06     22s] (I)      |  33 |  0 |    CONT |     cut |      1 |       |
[11/27 18:45:06     22s] (I)      |   1 |  1 |  METAL1 |    wire |      1 |       |
[11/27 18:45:06     22s] (I)      |  34 |  1 |   VIA12 |     cut |      1 |       |
[11/27 18:45:06     22s] (I)      |   2 |  2 |  METAL2 |    wire |      1 |       |
[11/27 18:45:06     22s] (I)      |  35 |  2 |   VIA23 |     cut |      1 |       |
[11/27 18:45:06     22s] (I)      |   3 |  3 |  METAL3 |    wire |      1 |       |
[11/27 18:45:06     22s] (I)      |  36 |  3 |   VIA34 |     cut |      1 |       |
[11/27 18:45:06     22s] (I)      |   4 |  4 |  METAL4 |    wire |      1 |       |
[11/27 18:45:06     22s] (I)      |  37 |  4 |   VIA45 |     cut |      1 |       |
[11/27 18:45:06     22s] (I)      |   5 |  5 |  METAL5 |    wire |      1 |       |
[11/27 18:45:06     22s] (I)      |  38 |  5 |   VIA56 |     cut |      1 |       |
[11/27 18:45:06     22s] (I)      |   6 |  6 |  METAL6 |    wire |      1 |       |
[11/27 18:45:06     22s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 18:45:06     22s] (I)      |  64 | 64 |   POLY1 |   other |        |    MS |
[11/27 18:45:06     22s] (I)      |   0 |  0 |   POLY2 |   other |        |    MS |
[11/27 18:45:06     22s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[11/27 18:45:06     22s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 18:45:06     22s] (I)      Started Import and model ( Curr Mem: 1891.20 MB )
[11/27 18:45:06     22s] (I)      Default pattern map key = soc_top_default.
[11/27 18:45:06     22s] (I)      == Non-default Options ==
[11/27 18:45:06     22s] (I)      Maximum routing layer                              : 4
[11/27 18:45:06     22s] (I)      Number of threads                                  : 2
[11/27 18:45:06     22s] (I)      Method to set GCell size                           : row
[11/27 18:45:06     22s] (I)      Counted 18282 PG shapes. We will not process PG shapes layer by layer.
[11/27 18:45:06     22s] (I)      Use row-based GCell size
[11/27 18:45:06     22s] (I)      Use row-based GCell align
[11/27 18:45:06     22s] (I)      layer 0 area = 808000
[11/27 18:45:06     22s] (I)      layer 1 area = 808000
[11/27 18:45:06     22s] (I)      layer 2 area = 808000
[11/27 18:45:06     22s] (I)      layer 3 area = 808000
[11/27 18:45:06     22s] (I)      GCell unit size   : 7840
[11/27 18:45:06     22s] (I)      GCell multiplier  : 1
[11/27 18:45:06     22s] (I)      GCell row height  : 7840
[11/27 18:45:06     22s] (I)      Actual row height : 7840
[11/27 18:45:06     22s] (I)      GCell align ref   : 626560 626560
[11/27 18:45:06     22s] [NR-eGR] Track table information for default rule: 
[11/27 18:45:06     22s] [NR-eGR] METAL1 has single uniform track structure
[11/27 18:45:06     22s] [NR-eGR] METAL2 has single uniform track structure
[11/27 18:45:06     22s] [NR-eGR] METAL3 has single uniform track structure
[11/27 18:45:06     22s] [NR-eGR] METAL4 has single uniform track structure
[11/27 18:45:06     22s] [NR-eGR] METAL5 has single uniform track structure
[11/27 18:45:06     22s] [NR-eGR] METAL6 has single uniform track structure
[11/27 18:45:06     22s] (I)      ============== Default via ===============
[11/27 18:45:06     22s] (I)      +---+------------------+-----------------+
[11/27 18:45:06     22s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/27 18:45:06     22s] (I)      +---+------------------+-----------------+
[11/27 18:45:06     22s] (I)      | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[11/27 18:45:06     22s] (I)      | 2 |    5  VIA2       |    5  VIA2      |
[11/27 18:45:06     22s] (I)      | 3 |    8  VIA3       |    8  VIA3      |
[11/27 18:45:06     22s] (I)      | 4 |   11  VIA4       |   11  VIA4      |
[11/27 18:45:06     22s] (I)      | 5 |   14  VIA5       |   15  VIA5EAST  |
[11/27 18:45:06     22s] (I)      +---+------------------+-----------------+
[11/27 18:45:06     22s] [NR-eGR] Read 20688 PG shapes
[11/27 18:45:06     22s] [NR-eGR] Read 0 clock shapes
[11/27 18:45:06     22s] [NR-eGR] Read 0 other shapes
[11/27 18:45:06     22s] [NR-eGR] #Routing Blockages  : 0
[11/27 18:45:06     22s] [NR-eGR] #Instance Blockages : 10813
[11/27 18:45:06     22s] [NR-eGR] #PG Blockages       : 20688
[11/27 18:45:06     22s] [NR-eGR] #Halo Blockages     : 0
[11/27 18:45:06     22s] [NR-eGR] #Boundary Blockages : 0
[11/27 18:45:06     22s] [NR-eGR] #Clock Blockages    : 0
[11/27 18:45:06     22s] [NR-eGR] #Other Blockages    : 0
[11/27 18:45:06     22s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/27 18:45:06     22s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/27 18:45:06     22s] [NR-eGR] Read 788 nets ( ignored 0 )
[11/27 18:45:06     22s] (I)      early_global_route_priority property id does not exist.
[11/27 18:45:06     22s] (I)      Read Num Blocks=31501  Num Prerouted Wires=0  Num CS=0
[11/27 18:45:06     22s] (I)      Layer 1 (V) : #blockages 15658 : #preroutes 0
[11/27 18:45:06     22s] (I)      Layer 2 (H) : #blockages 8786 : #preroutes 0
[11/27 18:45:06     22s] (I)      Layer 3 (V) : #blockages 7057 : #preroutes 0
[11/27 18:45:06     22s] (I)      Number of ignored nets                =      0
[11/27 18:45:06     22s] (I)      Number of connected nets              =      0
[11/27 18:45:06     22s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/27 18:45:06     22s] (I)      Number of clock nets                  =      2.  Ignored: No
[11/27 18:45:06     22s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/27 18:45:06     22s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/27 18:45:06     22s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/27 18:45:06     22s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/27 18:45:06     22s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/27 18:45:06     22s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/27 18:45:06     22s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/27 18:45:06     22s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/27 18:45:06     22s] (I)      Ndr track 0 does not exist
[11/27 18:45:06     22s] (I)      ---------------------Grid Graph Info--------------------
[11/27 18:45:06     22s] (I)      Routing area        : (0, 0) - (3393440, 3272800)
[11/27 18:45:06     22s] (I)      Core area           : (626560, 626560) - (2766880, 2646240)
[11/27 18:45:06     22s] (I)      Site width          :  1120  (dbu)
[11/27 18:45:06     22s] (I)      Row height          :  7840  (dbu)
[11/27 18:45:06     22s] (I)      GCell row height    :  7840  (dbu)
[11/27 18:45:06     22s] (I)      GCell width         :  7840  (dbu)
[11/27 18:45:06     22s] (I)      GCell height        :  7840  (dbu)
[11/27 18:45:06     22s] (I)      Grid                :   432   417     4
[11/27 18:45:06     22s] (I)      Layer numbers       :     1     2     3     4
[11/27 18:45:06     22s] (I)      Vertical capacity   :     0  7840     0  7840
[11/27 18:45:06     22s] (I)      Horizontal capacity :     0     0  7840     0
[11/27 18:45:06     22s] (I)      Default wire width  :   460   560   560   560
[11/27 18:45:06     22s] (I)      Default wire space  :   460   560   560   560
[11/27 18:45:06     22s] (I)      Default wire pitch  :   920  1120  1120  1120
[11/27 18:45:06     22s] (I)      Default pitch size  :   920  1120  1120  1120
[11/27 18:45:06     22s] (I)      First track coord   :  1040  1040  1040  1040
[11/27 18:45:06     22s] (I)      Num tracks per GCell:  8.52  7.00  7.00  7.00
[11/27 18:45:06     22s] (I)      Total num of tracks :  2922  3029  2921  3029
[11/27 18:45:06     22s] (I)      Num of masks        :     1     1     1     1
[11/27 18:45:06     22s] (I)      Num of trim masks   :     0     0     0     0
[11/27 18:45:06     22s] (I)      --------------------------------------------------------
[11/27 18:45:06     22s] 
[11/27 18:45:06     22s] [NR-eGR] ============ Routing rule table ============
[11/27 18:45:06     22s] [NR-eGR] Rule id: 0  Nets: 737
[11/27 18:45:06     22s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/27 18:45:06     22s] (I)                    Layer     2     3     4 
[11/27 18:45:06     22s] (I)                    Pitch  1120  1120  1120 
[11/27 18:45:06     22s] (I)             #Used tracks     1     1     1 
[11/27 18:45:06     22s] (I)       #Fully used tracks     1     1     1 
[11/27 18:45:06     22s] [NR-eGR] ========================================
[11/27 18:45:06     22s] [NR-eGR] 
[11/27 18:45:06     22s] (I)      =============== Blocked Tracks ===============
[11/27 18:45:06     22s] (I)      +-------+---------+----------+---------------+
[11/27 18:45:06     22s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/27 18:45:06     22s] (I)      +-------+---------+----------+---------------+
[11/27 18:45:06     22s] (I)      |     1 |       0 |        0 |         0.00% |
[11/27 18:45:06     22s] (I)      |     2 | 1263093 |   614912 |        48.68% |
[11/27 18:45:06     22s] (I)      |     3 | 1261872 |   457043 |        36.22% |
[11/27 18:45:06     22s] (I)      |     4 | 1263093 |   606917 |        48.05% |
[11/27 18:45:06     22s] (I)      +-------+---------+----------+---------------+
[11/27 18:45:06     22s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1903.92 MB )
[11/27 18:45:06     22s] (I)      Reset routing kernel
[11/27 18:45:06     22s] (I)      Started Global Routing ( Curr Mem: 1903.92 MB )
[11/27 18:45:06     22s] (I)      totalPins=2339  totalGlobalPin=2321 (99.23%)
[11/27 18:45:06     22s] (I)      total 2D Cap : 2210037 = (810994 H, 1399043 V)
[11/27 18:45:06     22s] [NR-eGR] Layer group 1: route 737 net(s) in layer range [2, 4]
[11/27 18:45:06     22s] (I)      
[11/27 18:45:06     22s] (I)      ============  Phase 1a Route ============
[11/27 18:45:06     22s] (I)      Usage: 14836 = (7384 H, 7452 V) = (0.91% H, 0.53% V) = (2.895e+04um H, 2.921e+04um V)
[11/27 18:45:06     22s] (I)      
[11/27 18:45:06     22s] (I)      ============  Phase 1b Route ============
[11/27 18:45:06     22s] (I)      Usage: 14836 = (7384 H, 7452 V) = (0.91% H, 0.53% V) = (2.895e+04um H, 2.921e+04um V)
[11/27 18:45:06     22s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.815712e+04um
[11/27 18:45:06     22s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/27 18:45:06     22s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/27 18:45:06     22s] (I)      
[11/27 18:45:06     22s] (I)      ============  Phase 1c Route ============
[11/27 18:45:06     22s] (I)      Usage: 14836 = (7384 H, 7452 V) = (0.91% H, 0.53% V) = (2.895e+04um H, 2.921e+04um V)
[11/27 18:45:06     22s] (I)      
[11/27 18:45:06     22s] (I)      ============  Phase 1d Route ============
[11/27 18:45:06     22s] (I)      Usage: 14836 = (7384 H, 7452 V) = (0.91% H, 0.53% V) = (2.895e+04um H, 2.921e+04um V)
[11/27 18:45:06     22s] (I)      
[11/27 18:45:06     22s] (I)      ============  Phase 1e Route ============
[11/27 18:45:06     22s] (I)      Usage: 14836 = (7384 H, 7452 V) = (0.91% H, 0.53% V) = (2.895e+04um H, 2.921e+04um V)
[11/27 18:45:06     22s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.815712e+04um
[11/27 18:45:06     22s] (I)      
[11/27 18:45:06     22s] (I)      ============  Phase 1l Route ============
[11/27 18:45:06     22s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/27 18:45:06     22s] (I)      Layer  2:     701232      6915        65      509439      748545    (40.50%) 
[11/27 18:45:06     22s] (I)      Layer  3:     815151      7634         0      390383      867706    (31.03%) 
[11/27 18:45:06     22s] (I)      Layer  4:     709516      1544         0      503433      754551    (40.02%) 
[11/27 18:45:06     22s] (I)      Total:       2225899     16093        65     1403255     2370802    (37.18%) 
[11/27 18:45:06     22s] (I)      
[11/27 18:45:06     22s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/27 18:45:06     22s] [NR-eGR]                        OverCon           OverCon            
[11/27 18:45:06     22s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[11/27 18:45:06     22s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[11/27 18:45:06     22s] [NR-eGR] ---------------------------------------------------------------
[11/27 18:45:06     22s] [NR-eGR]  METAL1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/27 18:45:06     22s] [NR-eGR]  METAL2 ( 2)        46( 0.04%)         4( 0.00%)   ( 0.05%) 
[11/27 18:45:06     22s] [NR-eGR]  METAL3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/27 18:45:06     22s] [NR-eGR]  METAL4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/27 18:45:06     22s] [NR-eGR] ---------------------------------------------------------------
[11/27 18:45:06     22s] [NR-eGR]        Total        46( 0.01%)         4( 0.00%)   ( 0.01%) 
[11/27 18:45:06     22s] [NR-eGR] 
[11/27 18:45:06     22s] (I)      Finished Global Routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1906.67 MB )
[11/27 18:45:06     22s] (I)      total 2D Cap : 2228405 = (815924 H, 1412481 V)
[11/27 18:45:06     22s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/27 18:45:06     22s] (I)      ============= Track Assignment ============
[11/27 18:45:06     22s] (I)      Started Track Assignment (2T) ( Curr Mem: 1906.67 MB )
[11/27 18:45:06     22s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[11/27 18:45:06     22s] (I)      Run Multi-thread track assignment
[11/27 18:45:06     22s] (I)      Finished Track Assignment (2T) ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1910.80 MB )
[11/27 18:45:06     22s] (I)      Started Export ( Curr Mem: 1910.80 MB )
[11/27 18:45:06     22s] [NR-eGR]                 Length (um)  Vias 
[11/27 18:45:06     22s] [NR-eGR] ----------------------------------
[11/27 18:45:06     22s] [NR-eGR]  METAL1  (1H)             0  2137 
[11/27 18:45:06     22s] [NR-eGR]  METAL2  (2V)         23841  3136 
[11/27 18:45:06     22s] [NR-eGR]  METAL3  (3H)         29459   631 
[11/27 18:45:06     22s] [NR-eGR]  METAL4  (4V)          6070     0 
[11/27 18:45:06     22s] [NR-eGR]  METAL5  (5H)             0     0 
[11/27 18:45:06     22s] [NR-eGR]  METAL6  (6V)             0     0 
[11/27 18:45:06     22s] [NR-eGR] ----------------------------------
[11/27 18:45:06     22s] [NR-eGR]          Total        59370  5904 
[11/27 18:45:06     22s] [NR-eGR] --------------------------------------------------------------------------
[11/27 18:45:06     22s] [NR-eGR] Total half perimeter of net bounding box: 55016um
[11/27 18:45:06     22s] [NR-eGR] Total length: 59370um, number of vias: 5904
[11/27 18:45:06     22s] [NR-eGR] --------------------------------------------------------------------------
[11/27 18:45:06     22s] [NR-eGR] Total eGR-routed clock nets wire length: 2286um, number of vias: 289
[11/27 18:45:06     22s] [NR-eGR] --------------------------------------------------------------------------
[11/27 18:45:06     22s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1910.80 MB )
[11/27 18:45:06     22s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.11 sec, Real: 0.10 sec, Curr Mem: 1902.80 MB )
[11/27 18:45:06     22s] (I)      ==================================== Runtime Summary ====================================
[11/27 18:45:06     22s] (I)       Step                                          %     Start    Finish      Real       CPU 
[11/27 18:45:06     22s] (I)      -----------------------------------------------------------------------------------------
[11/27 18:45:06     22s] (I)       Early Global Route kernel               100.00%  4.50 sec  4.60 sec  0.10 sec  0.11 sec 
[11/27 18:45:06     22s] (I)       +-Import and model                       30.46%  4.50 sec  4.53 sec  0.03 sec  0.03 sec 
[11/27 18:45:06     22s] (I)       | +-Create place DB                       1.37%  4.50 sec  4.50 sec  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)       | | +-Import place data                   1.33%  4.50 sec  4.50 sec  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)       | | | +-Read instances and placement      0.57%  4.50 sec  4.50 sec  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)       | | | +-Read nets                         0.69%  4.50 sec  4.50 sec  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)       | +-Create route DB                      23.02%  4.50 sec  4.53 sec  0.02 sec  0.02 sec 
[11/27 18:45:06     22s] (I)       | | +-Import route data (2T)             22.87%  4.50 sec  4.53 sec  0.02 sec  0.02 sec 
[11/27 18:45:06     22s] (I)       | | | +-Read blockages ( Layer 2-4 )      2.47%  4.51 sec  4.51 sec  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)       | | | | +-Read routing blockages          0.00%  4.51 sec  4.51 sec  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)       | | | | +-Read instance blockages         0.57%  4.51 sec  4.51 sec  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)       | | | | +-Read PG blockages               1.61%  4.51 sec  4.51 sec  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)       | | | | +-Read clock blockages            0.01%  4.51 sec  4.51 sec  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)       | | | | +-Read other blockages            0.01%  4.51 sec  4.51 sec  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)       | | | | +-Read halo blockages             0.01%  4.51 sec  4.51 sec  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)       | | | | +-Read boundary cut boxes         0.00%  4.51 sec  4.51 sec  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)       | | | +-Read blackboxes                   0.01%  4.51 sec  4.51 sec  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)       | | | +-Read prerouted                    0.03%  4.51 sec  4.51 sec  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)       | | | +-Read unlegalized nets             0.03%  4.51 sec  4.51 sec  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)       | | | +-Read nets                         0.12%  4.51 sec  4.51 sec  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)       | | | +-Set up via pillars                0.00%  4.51 sec  4.51 sec  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)       | | | +-Initialize 3D grid graph          0.93%  4.51 sec  4.51 sec  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)       | | | +-Model blockage capacity          18.37%  4.51 sec  4.53 sec  0.02 sec  0.02 sec 
[11/27 18:45:06     22s] (I)       | | | | +-Initialize 3D capacity         16.91%  4.51 sec  4.53 sec  0.02 sec  0.02 sec 
[11/27 18:45:06     22s] (I)       | +-Read aux data                         0.00%  4.53 sec  4.53 sec  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)       | +-Others data preparation               0.33%  4.53 sec  4.53 sec  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)       | +-Create route kernel                   5.48%  4.53 sec  4.53 sec  0.01 sec  0.01 sec 
[11/27 18:45:06     22s] (I)       +-Global Routing                         38.25%  4.53 sec  4.57 sec  0.04 sec  0.04 sec 
[11/27 18:45:06     22s] (I)       | +-Initialization                        0.80%  4.53 sec  4.53 sec  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)       | +-Net group 1                          29.53%  4.53 sec  4.56 sec  0.03 sec  0.03 sec 
[11/27 18:45:06     22s] (I)       | | +-Generate topology (2T)              0.50%  4.53 sec  4.54 sec  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)       | | +-Phase 1a                            4.31%  4.54 sec  4.55 sec  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)       | | | +-Pattern routing (2T)              2.79%  4.54 sec  4.55 sec  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)       | | | +-Add via demand to 2D              1.40%  4.55 sec  4.55 sec  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)       | | +-Phase 1b                            0.34%  4.55 sec  4.55 sec  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)       | | +-Phase 1c                            0.01%  4.55 sec  4.55 sec  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)       | | +-Phase 1d                            0.01%  4.55 sec  4.55 sec  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)       | | +-Phase 1e                            0.49%  4.55 sec  4.55 sec  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)       | | | +-Route legalization                0.13%  4.55 sec  4.55 sec  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)       | | | | +-Legalize Blockage Violations    0.10%  4.55 sec  4.55 sec  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)       | | +-Phase 1l                           14.55%  4.55 sec  4.56 sec  0.01 sec  0.02 sec 
[11/27 18:45:06     22s] (I)       | | | +-Layer assignment (2T)             8.66%  4.56 sec  4.56 sec  0.01 sec  0.01 sec 
[11/27 18:45:06     22s] (I)       | +-Clean cong LA                         0.00%  4.56 sec  4.56 sec  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)       +-Export 3D cong map                     11.90%  4.57 sec  4.58 sec  0.01 sec  0.01 sec 
[11/27 18:45:06     22s] (I)       | +-Export 2D cong map                    2.11%  4.58 sec  4.58 sec  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)       +-Extract Global 3D Wires                 0.19%  4.58 sec  4.58 sec  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)       +-Track Assignment (2T)                  12.95%  4.58 sec  4.60 sec  0.01 sec  0.02 sec 
[11/27 18:45:06     22s] (I)       | +-Initialization                        0.04%  4.58 sec  4.58 sec  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)       | +-Track Assignment Kernel              12.73%  4.58 sec  4.60 sec  0.01 sec  0.02 sec 
[11/27 18:45:06     22s] (I)       | +-Free Memory                           0.00%  4.60 sec  4.60 sec  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)       +-Export                                  3.20%  4.60 sec  4.60 sec  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)       | +-Export DB wires                       1.44%  4.60 sec  4.60 sec  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)       | | +-Export all nets (2T)                0.95%  4.60 sec  4.60 sec  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)       | | +-Set wire vias (2T)                  0.29%  4.60 sec  4.60 sec  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)       | +-Report wirelength                     0.96%  4.60 sec  4.60 sec  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)       | +-Update net boxes                      0.65%  4.60 sec  4.60 sec  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)       | +-Update timing                         0.00%  4.60 sec  4.60 sec  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)       +-Postprocess design                      0.66%  4.60 sec  4.60 sec  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)      ==================== Summary by functions =====================
[11/27 18:45:06     22s] (I)       Lv  Step                                %      Real       CPU 
[11/27 18:45:06     22s] (I)      ---------------------------------------------------------------
[11/27 18:45:06     22s] (I)        0  Early Global Route kernel     100.00%  0.10 sec  0.11 sec 
[11/27 18:45:06     22s] (I)        1  Global Routing                 38.25%  0.04 sec  0.04 sec 
[11/27 18:45:06     22s] (I)        1  Import and model               30.46%  0.03 sec  0.03 sec 
[11/27 18:45:06     22s] (I)        1  Track Assignment (2T)          12.95%  0.01 sec  0.02 sec 
[11/27 18:45:06     22s] (I)        1  Export 3D cong map             11.90%  0.01 sec  0.01 sec 
[11/27 18:45:06     22s] (I)        1  Export                          3.20%  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)        1  Postprocess design              0.66%  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)        1  Extract Global 3D Wires         0.19%  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)        2  Net group 1                    29.53%  0.03 sec  0.03 sec 
[11/27 18:45:06     22s] (I)        2  Create route DB                23.02%  0.02 sec  0.02 sec 
[11/27 18:45:06     22s] (I)        2  Track Assignment Kernel        12.73%  0.01 sec  0.02 sec 
[11/27 18:45:06     22s] (I)        2  Create route kernel             5.48%  0.01 sec  0.01 sec 
[11/27 18:45:06     22s] (I)        2  Export 2D cong map              2.11%  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)        2  Export DB wires                 1.44%  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)        2  Create place DB                 1.37%  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)        2  Report wirelength               0.96%  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)        2  Initialization                  0.84%  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)        2  Update net boxes                0.65%  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)        2  Others data preparation         0.33%  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)        2  Update timing                   0.00%  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)        2  Clean cong LA                   0.00%  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)        3  Import route data (2T)         22.87%  0.02 sec  0.02 sec 
[11/27 18:45:06     22s] (I)        3  Phase 1l                       14.55%  0.01 sec  0.02 sec 
[11/27 18:45:06     22s] (I)        3  Phase 1a                        4.31%  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)        3  Import place data               1.33%  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)        3  Export all nets (2T)            0.95%  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)        3  Generate topology (2T)          0.50%  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)        3  Phase 1e                        0.49%  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)        3  Phase 1b                        0.34%  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)        3  Set wire vias (2T)              0.29%  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)        3  Phase 1c                        0.01%  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)        3  Phase 1d                        0.01%  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)        4  Model blockage capacity        18.37%  0.02 sec  0.02 sec 
[11/27 18:45:06     22s] (I)        4  Layer assignment (2T)           8.66%  0.01 sec  0.01 sec 
[11/27 18:45:06     22s] (I)        4  Pattern routing (2T)            2.79%  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)        4  Read blockages ( Layer 2-4 )    2.47%  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)        4  Add via demand to 2D            1.40%  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)        4  Initialize 3D grid graph        0.93%  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)        4  Read nets                       0.81%  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)        4  Read instances and placement    0.57%  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)        4  Route legalization              0.13%  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)        4  Read prerouted                  0.03%  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)        4  Read unlegalized nets           0.03%  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)        4  Read blackboxes                 0.01%  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)        4  Set up via pillars              0.00%  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)        5  Initialize 3D capacity         16.91%  0.02 sec  0.02 sec 
[11/27 18:45:06     22s] (I)        5  Read PG blockages               1.61%  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)        5  Read instance blockages         0.57%  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)        5  Legalize Blockage Violations    0.10%  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)        5  Read clock blockages            0.01%  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)        5  Read other blockages            0.01%  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)        5  Read halo blockages             0.01%  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[11/27 18:45:06     22s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.2 real=0:00:00.1)
[11/27 18:45:06     22s] Legalization setup...
[11/27 18:45:06     22s] Using cell based legalization.
[11/27 18:45:06     22s] Initializing placement interface...
[11/27 18:45:06     22s]   Use check_library -place or consult logv if problems occur.
[11/27 18:45:06     22s]   Leaving CCOpt scope - Initializing placement interface...
[11/27 18:45:06     22s] OPERPROF: Starting DPlace-Init at level 1, MEM:1894.8M, EPOCH TIME: 1701135906.118334
[11/27 18:45:06     22s] Processing tracks to init pin-track alignment.
[11/27 18:45:06     22s] z: 2, totalTracks: 1
[11/27 18:45:06     22s] z: 4, totalTracks: 1
[11/27 18:45:06     22s] z: 6, totalTracks: 1
[11/27 18:45:06     22s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/27 18:45:06     22s] All LLGs are deleted
[11/27 18:45:06     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:06     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:06     22s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1894.8M, EPOCH TIME: 1701135906.119131
[11/27 18:45:06     22s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1894.8M, EPOCH TIME: 1701135906.119169
[11/27 18:45:06     22s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1894.8M, EPOCH TIME: 1701135906.119311
[11/27 18:45:06     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:06     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:06     22s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1894.8M, EPOCH TIME: 1701135906.119548
[11/27 18:45:06     22s] Max number of tech site patterns supported in site array is 256.
[11/27 18:45:06     22s] Core basic site is core7T
[11/27 18:45:06     22s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1894.8M, EPOCH TIME: 1701135906.119990
[11/27 18:45:06     22s] After signature check, allow fast init is false, keep pre-filter is true.
[11/27 18:45:06     22s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/27 18:45:06     22s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.002, REAL:0.001, MEM:1910.8M, EPOCH TIME: 1701135906.121012
[11/27 18:45:06     22s] SiteArray: non-trimmed site array dimensions = 257 x 1911
[11/27 18:45:06     22s] SiteArray: use 2,633,728 bytes
[11/27 18:45:06     22s] SiteArray: current memory after site array memory allocation 1910.8M
[11/27 18:45:06     22s] SiteArray: FP blocked sites are writable
[11/27 18:45:06     22s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/27 18:45:06     22s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1894.8M, EPOCH TIME: 1701135906.123872
[11/27 18:45:06     22s] Process 12962 wires and vias for routing blockage analysis
[11/27 18:45:06     22s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.012, REAL:0.006, MEM:1910.8M, EPOCH TIME: 1701135906.130140
[11/27 18:45:06     22s] SiteArray: number of non floorplan blocked sites for llg default is 491127
[11/27 18:45:06     22s] Atter site array init, number of instance map data is 0.
[11/27 18:45:06     22s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.037, REAL:0.020, MEM:1910.8M, EPOCH TIME: 1701135906.139404
[11/27 18:45:06     22s] 
[11/27 18:45:06     22s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/27 18:45:06     22s] OPERPROF:     Starting CMU at level 3, MEM:1910.8M, EPOCH TIME: 1701135906.140637
[11/27 18:45:06     22s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:1926.8M, EPOCH TIME: 1701135906.141219
[11/27 18:45:06     22s] 
[11/27 18:45:06     22s] Bad Lib Cell Checking (CMU) is done! (0)
[11/27 18:45:06     22s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.023, MEM:1894.8M, EPOCH TIME: 1701135906.142008
[11/27 18:45:06     22s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1894.8M, EPOCH TIME: 1701135906.142035
[11/27 18:45:06     22s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1894.8M, EPOCH TIME: 1701135906.142218
[11/27 18:45:06     22s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1894.8MB).
[11/27 18:45:06     22s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.043, REAL:0.026, MEM:1894.8M, EPOCH TIME: 1701135906.144679
[11/27 18:45:06     22s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:06     22s] Initializing placement interface done.
[11/27 18:45:06     22s] Leaving CCOpt scope - Cleaning up placement interface...
[11/27 18:45:06     22s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1894.8M, EPOCH TIME: 1701135906.144778
[11/27 18:45:06     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:06     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:06     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:06     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:06     22s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:1894.8M, EPOCH TIME: 1701135906.146068
[11/27 18:45:06     22s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:06     22s] Leaving CCOpt scope - Initializing placement interface...
[11/27 18:45:06     22s] OPERPROF: Starting DPlace-Init at level 1, MEM:1894.8M, EPOCH TIME: 1701135906.149285
[11/27 18:45:06     22s] Processing tracks to init pin-track alignment.
[11/27 18:45:06     22s] z: 2, totalTracks: 1
[11/27 18:45:06     22s] z: 4, totalTracks: 1
[11/27 18:45:06     22s] z: 6, totalTracks: 1
[11/27 18:45:06     22s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/27 18:45:06     22s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1894.8M, EPOCH TIME: 1701135906.149975
[11/27 18:45:06     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:06     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:06     22s] 
[11/27 18:45:06     22s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/27 18:45:06     22s] OPERPROF:     Starting CMU at level 3, MEM:1894.8M, EPOCH TIME: 1701135906.152632
[11/27 18:45:06     22s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.000, MEM:1926.8M, EPOCH TIME: 1701135906.153093
[11/27 18:45:06     22s] 
[11/27 18:45:06     22s] Bad Lib Cell Checking (CMU) is done! (0)
[11/27 18:45:06     22s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.004, MEM:1894.8M, EPOCH TIME: 1701135906.153874
[11/27 18:45:06     22s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1894.8M, EPOCH TIME: 1701135906.153902
[11/27 18:45:06     22s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1894.8M, EPOCH TIME: 1701135906.154030
[11/27 18:45:06     22s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1894.8MB).
[11/27 18:45:06     22s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.005, REAL:0.005, MEM:1894.8M, EPOCH TIME: 1701135906.154139
[11/27 18:45:06     22s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:06     22s] (I)      Default pattern map key = soc_top_default.
[11/27 18:45:06     22s] (I)      Load db... (mem=1894.8M)
[11/27 18:45:06     22s] (I)      Read data from FE... (mem=1894.8M)
[11/27 18:45:06     22s] (I)      Number of ignored instance 0
[11/27 18:45:06     22s] (I)      Number of inbound cells 0
[11/27 18:45:06     22s] (I)      Number of opened ILM blockages 0
[11/27 18:45:06     22s] (I)      Number of instances temporarily fixed by detailed placement 1
[11/27 18:45:06     22s] (I)      numMoveCells=734, numMacros=429  numPads=51  numMultiRowHeightInsts=0
[11/27 18:45:06     22s] (I)      cell height: 7840, count: 734
[11/27 18:45:06     22s] (I)      Read rows... (mem=1894.8M)
[11/27 18:45:06     22s] (I)      rowRegion is not equal to core box, resetting core box
[11/27 18:45:06     22s] (I)      rowRegion : (626560, 626560) - (2766880, 2641440)
[11/27 18:45:06     22s] (I)      coreBox   : (626560, 626560) - (2766880, 2646240)
[11/27 18:45:06     22s] (I)      Done Read rows (cpu=0.000s, mem=1894.8M)
[11/27 18:45:06     22s] (I)      Done Read data from FE (cpu=0.001s, mem=1894.8M)
[11/27 18:45:06     22s] (I)      Done Load db (cpu=0.002s, mem=1894.8M)
[11/27 18:45:06     22s] (I)      Constructing placeable region... (mem=1894.8M)
[11/27 18:45:06     22s] (I)      Constructing bin map
[11/27 18:45:06     22s] (I)      Initialize bin information with width=78400 height=78400
[11/27 18:45:06     22s] (I)      Done constructing bin map
[11/27 18:45:06     22s] (I)      Compute region effective width... (mem=1894.8M)
[11/27 18:45:06     22s] (I)      Done Compute region effective width (cpu=0.000s, mem=1894.8M)
[11/27 18:45:06     22s] (I)      Done Constructing placeable region (cpu=0.000s, mem=1894.8M)
[11/27 18:45:06     22s] Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.0)
[11/27 18:45:06     22s] Validating CTS configuration...
[11/27 18:45:06     22s] Checking module port directions...
[11/27 18:45:06     22s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:06     22s] Non-default CCOpt properties:
[11/27 18:45:06     22s]   Public non-default CCOpt properties:
[11/27 18:45:06     22s]     buffer_cells is set for at least one object
[11/27 18:45:06     22s]     inverter_cells is set for at least one object
[11/27 18:45:06     22s]     route_type is set for at least one object
[11/27 18:45:06     22s]   Private non-default CCOpt properties:
[11/27 18:45:06     22s]     route_type_override_preferred_routing_layer_effort: none (default: medium)
[11/27 18:45:06     22s] Route type trimming info:
[11/27 18:45:06     22s]   No route type modifications were made.
[11/27 18:45:06     22s] 
[11/27 18:45:06     22s] Trim Metal Layers:
[11/27 18:45:06     22s] LayerId::1 widthSet size::4
[11/27 18:45:06     22s] LayerId::2 widthSet size::4
[11/27 18:45:06     22s] LayerId::3 widthSet size::4
[11/27 18:45:06     22s] LayerId::4 widthSet size::4
[11/27 18:45:06     22s] LayerId::5 widthSet size::4
[11/27 18:45:06     22s] LayerId::6 widthSet size::3
[11/27 18:45:06     22s] Updating RC grid for preRoute extraction ...
[11/27 18:45:06     22s] eee: pegSigSF::1.070000
[11/27 18:45:06     22s] Initializing multi-corner capacitance tables ... 
[11/27 18:45:06     22s] Initializing multi-corner resistance tables ...
[11/27 18:45:06     22s] eee: l::1 avDens::0.132074 usedTrk::7728.943881 availTrk::58520.000000 sigTrk::7728.943881
[11/27 18:45:06     22s] eee: l::2 avDens::0.020876 usedTrk::608.177552 availTrk::29132.719087 sigTrk::608.177552
[11/27 18:45:06     22s] eee: l::3 avDens::0.025807 usedTrk::751.500003 availTrk::29120.033066 sigTrk::751.500003
[11/27 18:45:06     22s] eee: l::4 avDens::0.024100 usedTrk::154.857399 availTrk::6425.714226 sigTrk::154.857399
[11/27 18:45:06     22s] eee: l::5 avDens::0.022766 usedTrk::1024.187755 availTrk::44987.257603 sigTrk::1024.187755
[11/27 18:45:06     22s] eee: l::6 avDens::0.047551 usedTrk::880.671428 availTrk::18520.560804 sigTrk::880.671428
[11/27 18:45:06     22s] {RT wc 0 4 4 0}
[11/27 18:45:06     22s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.102247 aWlH=0.000000 lMod=0 pMax=0.817100 pMod=83 wcR=0.555600 newSi=0.001600 wHLS=1.389000 siPrev=0 viaL=0.000000
[11/27 18:45:06     22s] End AAE Lib Interpolated Model. (MEM=1894.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/27 18:45:06     22s] Accumulated time to calculate placeable region: 0
[11/27 18:45:06     22s] Accumulated time to calculate placeable region: 0
[11/27 18:45:06     22s] Accumulated time to calculate placeable region: 0
[11/27 18:45:06     22s] Accumulated time to calculate placeable region: 7e-06
[11/27 18:45:06     22s] Accumulated time to calculate placeable region: 1.6e-05
[11/27 18:45:06     22s] Accumulated time to calculate placeable region: 2.2e-05
[11/27 18:45:06     22s] Accumulated time to calculate placeable region: 3.7e-05
[11/27 18:45:06     22s] (I)      Initializing Steiner engine. 
[11/27 18:45:06     22s] (I)      ==================== Layers =====================
[11/27 18:45:06     22s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 18:45:06     22s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/27 18:45:06     22s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 18:45:06     22s] (I)      |  33 |  0 |    CONT |     cut |      1 |       |
[11/27 18:45:06     22s] (I)      |   1 |  1 |  METAL1 |    wire |      1 |       |
[11/27 18:45:06     22s] (I)      |  34 |  1 |   VIA12 |     cut |      1 |       |
[11/27 18:45:06     22s] (I)      |   2 |  2 |  METAL2 |    wire |      1 |       |
[11/27 18:45:06     22s] (I)      |  35 |  2 |   VIA23 |     cut |      1 |       |
[11/27 18:45:06     22s] (I)      |   3 |  3 |  METAL3 |    wire |      1 |       |
[11/27 18:45:06     22s] (I)      |  36 |  3 |   VIA34 |     cut |      1 |       |
[11/27 18:45:06     22s] (I)      |   4 |  4 |  METAL4 |    wire |      1 |       |
[11/27 18:45:06     22s] (I)      |  37 |  4 |   VIA45 |     cut |      1 |       |
[11/27 18:45:06     22s] (I)      |   5 |  5 |  METAL5 |    wire |      1 |       |
[11/27 18:45:06     22s] (I)      |  38 |  5 |   VIA56 |     cut |      1 |       |
[11/27 18:45:06     22s] (I)      |   6 |  6 |  METAL6 |    wire |      1 |       |
[11/27 18:45:06     22s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 18:45:06     22s] (I)      |  64 | 64 |   POLY1 |   other |        |    MS |
[11/27 18:45:06     22s] (I)      |   0 |  0 |   POLY2 |   other |        |    MS |
[11/27 18:45:06     22s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[11/27 18:45:06     22s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 18:45:06     22s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree clk. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[11/27 18:45:06     22s] Library trimming inverters in power domain auto-default and half-corner wc:setup.late removed 1 of 6 cells
[11/27 18:45:06     22s] Original list had 6 cells:
[11/27 18:45:06     22s] INVX32 INVX16 INVX8 INVX4 INVX2 INVX1 
[11/27 18:45:06     22s] New trimmed list has 5 cells:
[11/27 18:45:06     22s] INVX32 INVX16 INVX8 INVX4 INVX2 
[11/27 18:45:06     22s] Accumulated time to calculate placeable region: 3.7e-05
[11/27 18:45:06     22s] **WARN: (IMPCCOPT-4313):	Innovus cannot determine the drive strength of clk, which drives the root of clock_tree clk. To time this clock tree, Innovus will assume that it is driven by a driver cell with a fixed output slew of 0.000 and a maximum driven capacitance of 0.000. It is recommended that you set the source_driver property on this clock tree appropriately in order to correct this assumption.
[11/27 18:45:06     22s] Clock tree balancer configuration for clock_tree clk:
[11/27 18:45:06     22s] Non-default CCOpt properties:
[11/27 18:45:06     22s]   Public non-default CCOpt properties:
[11/27 18:45:06     22s]     route_type (leaf): clkroute (default: default)
[11/27 18:45:06     22s]     route_type (top): default_route_type_nonleaf (default: default)
[11/27 18:45:06     22s]     route_type (trunk): clkroute (default: default)
[11/27 18:45:06     22s]   No private non-default CCOpt properties
[11/27 18:45:06     22s] For power domain auto-default:
[11/27 18:45:06     22s]   Buffers:     BUFX1 
[11/27 18:45:06     22s]   Inverters:   {INVX32 INVX16 INVX8 INVX4 INVX2}
[11/27 18:45:06     22s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 1078121.990um^2
[11/27 18:45:06     22s] Top Routing info:
[11/27 18:45:06     22s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[11/27 18:45:06     22s]   Unshielded; Mask Constraint: 0; Source: route_type.
[11/27 18:45:06     22s] Trunk/Leaf Routing info:
[11/27 18:45:06     22s]   Route-type name: clkroute; Top/bottom preferred layer name: METAL4/METAL3; 
[11/27 18:45:06     22s]   Unshielded; Mask Constraint: 0; Source: route_type.
[11/27 18:45:06     22s] For timing_corner wc:setup, late and power domain auto-default:
[11/27 18:45:06     22s]   Slew time target (leaf):    0.886ns
[11/27 18:45:06     22s]   Slew time target (trunk):   0.886ns
[11/27 18:45:06     22s]   Slew time target (top):     0.886ns (Note: no nets are considered top nets in this clock tree)
[11/27 18:45:06     22s]   Buffer unit delay: 0.221ns
[11/27 18:45:06     22s]   Buffer max distance: 155.964um
[11/27 18:45:06     22s] Fastest wire driving cells and distances:
[11/27 18:45:06     22s]   Buffer    : {lib_cell:BUFX1, fastest_considered_half_corner=wc:setup.late, optimalDrivingDistance=155.964um, saturatedSlew=0.626ns, speed=329.455um per ns, cellArea=70.375um^2 per 1000um}
[11/27 18:45:06     22s]   Inverter  : {lib_cell:INVX32, fastest_considered_half_corner=wc:setup.late, optimalDrivingDistance=1000.000um, saturatedSlew=0.176ns, speed=6349.207um per ns, cellArea=48.294um^2 per 1000um}
[11/27 18:45:06     22s] 
[11/27 18:45:06     22s] 
[11/27 18:45:06     22s] Logic Sizing Table:
[11/27 18:45:06     22s] 
[11/27 18:45:06     22s] -----------------------------------------------------------------
[11/27 18:45:06     22s] Cell      Instance count    Source         Eligible library cells
[11/27 18:45:06     22s] -----------------------------------------------------------------
[11/27 18:45:06     22s] pad_in          1           library set    {pad_in}
[11/27 18:45:06     22s] -----------------------------------------------------------------
[11/27 18:45:06     22s] 
[11/27 18:45:06     22s] 
[11/27 18:45:06     22s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
[11/27 18:45:06     22s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[11/27 18:45:06     22s] Clock tree timing engine global stage delay update for wc:setup.late...
[11/27 18:45:06     22s] Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:06     22s] Clock tree clk has 1 max_capacitance violation.
[11/27 18:45:06     22s] Clock tree balancer configuration for skew_group clk/constraint:
[11/27 18:45:06     22s]   Sources:                     pin clk
[11/27 18:45:06     22s]   Total number of sinks:       99
[11/27 18:45:06     22s]   Delay constrained sinks:     99
[11/27 18:45:06     22s]   Constrains:                  default
[11/27 18:45:06     22s]   Non-leaf sinks:              0
[11/27 18:45:06     22s]   Ignore pins:                 0
[11/27 18:45:06     22s]  Timing corner wc:setup.late:
[11/27 18:45:06     22s]   Skew target:                 0.221ns
[11/27 18:45:06     22s] 
[11/27 18:45:06     22s] Clock Tree Violations Report
[11/27 18:45:06     22s] ============================
[11/27 18:45:06     22s] 
[11/27 18:45:06     22s] The clock tree has violations that CCOpt may not be able to correct due to the design settings.
[11/27 18:45:06     22s] A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
[11/27 18:45:06     22s] Consider reviewing your design and relaunching CCOpt.
[11/27 18:45:06     22s] 
[11/27 18:45:06     22s] 
[11/27 18:45:06     22s] Max Capacitance Violations
[11/27 18:45:06     22s] --------------------------
[11/27 18:45:06     22s] 
[11/27 18:45:06     22s] Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree clk at (42.000,458.200), in power domain auto-default, which drives a net clk which has internal don't touch reasons: {is_pad_net}. Achieved capacitance of 1.020pF.
[11/27 18:45:06     22s] 
[11/27 18:45:06     22s] 
[11/27 18:45:06     22s] Primary reporting skew groups are:
[11/27 18:45:06     22s] skew_group clk/constraint with 99 clock sinks
[11/27 18:45:06     22s] 
[11/27 18:45:06     22s] Clock DAG stats initial state:
[11/27 18:45:06     22s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=1, total=1
[11/27 18:45:06     22s]   sink counts      : regular=99, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=99
[11/27 18:45:06     22s]   misc counts      : r=1, pp=0
[11/27 18:45:06     22s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=20988.000um^2
[11/27 18:45:06     22s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1359.120um, total=1359.120um
[11/27 18:45:06     22s] Clock DAG library cell distribution initial state {count}:
[11/27 18:45:06     22s]  Logics: pad_in: 1 
[11/27 18:45:06     22s] Clock DAG hash initial state: 5089725891946285422 2493787479741878963
[11/27 18:45:06     22s] CTS services accumulated run-time stats initial state:
[11/27 18:45:06     22s]   delay calculator: calls=2744, total_wall_time=0.068s, mean_wall_time=0.025ms
[11/27 18:45:06     22s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[11/27 18:45:06     22s]   steiner router: calls=2744, total_wall_time=0.015s, mean_wall_time=0.005ms
[11/27 18:45:06     22s] Route-type name: clkroute; Top/bottom preferred layer name: METAL4/METAL3; 
[11/27 18:45:06     22s] Unshielded; Mask Constraint: 0; Source: route_type.
[11/27 18:45:06     22s] 
[11/27 18:45:06     22s] Layer information for route type clkroute:
[11/27 18:45:06     22s] 
[11/27 18:45:06     22s] ---------------------------------------------------------------------
[11/27 18:45:06     22s] Layer     Preferred    Route    Res.          Cap.          RC
[11/27 18:45:06     22s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/27 18:45:06     22s] ---------------------------------------------------------------------
[11/27 18:45:06     22s] METAL1    N            H          0.339         0.244         0.083
[11/27 18:45:06     22s] METAL2    N            V          0.279         0.251         0.070
[11/27 18:45:06     22s] METAL3    Y            H          0.279         0.252         0.070
[11/27 18:45:06     22s] METAL4    Y            V          0.279         0.252         0.070
[11/27 18:45:06     22s] METAL5    N            H          0.279         0.246         0.069
[11/27 18:45:06     22s] METAL6    N            V          0.082         0.266         0.022
[11/27 18:45:06     22s] ---------------------------------------------------------------------
[11/27 18:45:06     22s] 
[11/27 18:45:06     22s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[11/27 18:45:06     22s] Unshielded; Mask Constraint: 0; Source: route_type.
[11/27 18:45:06     22s] 
[11/27 18:45:06     22s] Layer information for route type default_route_type_nonleaf:
[11/27 18:45:06     22s] 
[11/27 18:45:06     22s] ---------------------------------------------------------------------
[11/27 18:45:06     22s] Layer     Preferred    Route    Res.          Cap.          RC
[11/27 18:45:06     22s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/27 18:45:06     22s] ---------------------------------------------------------------------
[11/27 18:45:06     22s] METAL1    N            H          0.339         0.244         0.083
[11/27 18:45:06     22s] METAL2    N            V          0.279         0.251         0.070
[11/27 18:45:06     22s] METAL3    Y            H          0.279         0.252         0.070
[11/27 18:45:06     22s] METAL4    Y            V          0.279         0.252         0.070
[11/27 18:45:06     22s] METAL5    N            H          0.279         0.246         0.069
[11/27 18:45:06     22s] METAL6    N            V          0.082         0.266         0.022
[11/27 18:45:06     22s] ---------------------------------------------------------------------
[11/27 18:45:06     22s] 
[11/27 18:45:06     22s] 
[11/27 18:45:06     22s] Via selection for estimated routes (rule default):
[11/27 18:45:06     22s] 
[11/27 18:45:06     22s] --------------------------------------------------------------------
[11/27 18:45:06     22s] Layer            Via Cell    Res.     Cap.     RC       Top of Stack
[11/27 18:45:06     22s] Range                        (Ohm)    (fF)     (fs)     Only
[11/27 18:45:06     22s] --------------------------------------------------------------------
[11/27 18:45:06     22s] METAL1-METAL2    VIA12_VV    6.400    0.033    0.214    false
[11/27 18:45:06     22s] METAL2-METAL3    VIA2        6.400    0.025    0.160    false
[11/27 18:45:06     22s] METAL3-METAL4    VIA3        6.400    0.025    0.160    false
[11/27 18:45:06     22s] METAL4-METAL5    VIA4        6.400    0.025    0.158    false
[11/27 18:45:06     22s] METAL5-METAL6    VIA5EAST    2.540    0.051    0.130    false
[11/27 18:45:06     22s] --------------------------------------------------------------------
[11/27 18:45:06     22s] 
[11/27 18:45:06     22s] Have 2 CPUs available for CTS. Selected algorithms will run multithreaded.
[11/27 18:45:06     22s] No ideal or dont_touch nets found in the clock tree
[11/27 18:45:06     22s] No dont_touch hnets found in the clock tree
[11/27 18:45:06     22s] No dont_touch hpins found in the clock network.
[11/27 18:45:06     22s] Checking for illegal sizes of clock logic instances...
[11/27 18:45:06     22s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:06     22s] 
[11/27 18:45:06     22s] Filtering reasons for cell type: inverter
[11/27 18:45:06     22s] =========================================
[11/27 18:45:06     22s] 
[11/27 18:45:06     22s] ----------------------------------------------------------------
[11/27 18:45:06     22s] Clock trees    Power domain    Reason              Library cells
[11/27 18:45:06     22s] ----------------------------------------------------------------
[11/27 18:45:06     22s] all            auto-default    Library trimming    { INVX1 }
[11/27 18:45:06     22s] ----------------------------------------------------------------
[11/27 18:45:06     22s] 
[11/27 18:45:06     22s] Filtering reasons for cell type: logic cell
[11/27 18:45:06     22s] ===========================================
[11/27 18:45:06     22s] 
[11/27 18:45:06     22s] -------------------------------------------------------------------
[11/27 18:45:06     22s] Clock trees    Power domain    Reason                 Library cells
[11/27 18:45:06     22s] -------------------------------------------------------------------
[11/27 18:45:06     22s] all            auto-default    Cannot be legalized    { pad_in }
[11/27 18:45:06     22s] -------------------------------------------------------------------
[11/27 18:45:06     22s] 
[11/27 18:45:06     22s] 
[11/27 18:45:06     22s] Validating CTS configuration done. (took cpu=0:00:00.5 real=0:00:00.6)
[11/27 18:45:06     22s] CCOpt configuration status: all checks passed.
[11/27 18:45:06     22s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[11/27 18:45:06     22s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[11/27 18:45:06     22s]   No exclusion drivers are needed.
[11/27 18:45:06     22s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[11/27 18:45:06     22s] Antenna diode management...
[11/27 18:45:06     22s]   Found 0 antenna diodes in the clock trees.
[11/27 18:45:06     22s]   
[11/27 18:45:06     22s] Antenna diode management done.
[11/27 18:45:06     22s] Adding driver cells for primary IOs...
[11/27 18:45:06     22s]   
[11/27 18:45:06     22s]   ----------------------------------------------------------------------------------------------
[11/27 18:45:06     22s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[11/27 18:45:06     22s]   ----------------------------------------------------------------------------------------------
[11/27 18:45:06     22s]     (empty table)
[11/27 18:45:06     22s]   ----------------------------------------------------------------------------------------------
[11/27 18:45:06     22s]   
[11/27 18:45:06     22s]   
[11/27 18:45:06     22s] Adding driver cells for primary IOs done.
[11/27 18:45:06     22s] Adding driver cell for primary IO roots...
[11/27 18:45:06     22s] Adding driver cell for primary IO roots done.
[11/27 18:45:06     22s] Maximizing clock DAG abstraction...
[11/27 18:45:06     22s]   Removing clock DAG drivers
[11/27 18:45:06     22s] Maximizing clock DAG abstraction done.
[11/27 18:45:06     22s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.7 real=0:00:00.8)
[11/27 18:45:06     22s] Synthesizing clock trees...
[11/27 18:45:06     22s]   Preparing To Balance...
[11/27 18:45:06     22s]   Leaving CCOpt scope - Cleaning up placement interface...
[11/27 18:45:06     22s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2087.8M, EPOCH TIME: 1701135906.773516
[11/27 18:45:06     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:06     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:06     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:06     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:06     22s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:2087.8M, EPOCH TIME: 1701135906.775230
[11/27 18:45:06     22s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:06     22s]   Leaving CCOpt scope - Initializing placement interface...
[11/27 18:45:06     22s] OPERPROF: Starting DPlace-Init at level 1, MEM:2059.2M, EPOCH TIME: 1701135906.775389
[11/27 18:45:06     22s] Processing tracks to init pin-track alignment.
[11/27 18:45:06     22s] z: 2, totalTracks: 1
[11/27 18:45:06     22s] z: 4, totalTracks: 1
[11/27 18:45:06     22s] z: 6, totalTracks: 1
[11/27 18:45:06     22s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/27 18:45:06     22s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2059.2M, EPOCH TIME: 1701135906.776278
[11/27 18:45:06     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:06     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:06     22s] 
[11/27 18:45:06     22s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/27 18:45:06     22s] OPERPROF:     Starting CMU at level 3, MEM:2059.2M, EPOCH TIME: 1701135906.779126
[11/27 18:45:06     22s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2091.2M, EPOCH TIME: 1701135906.779728
[11/27 18:45:06     22s] 
[11/27 18:45:06     22s] Bad Lib Cell Checking (CMU) is done! (0)
[11/27 18:45:06     22s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.004, MEM:2059.2M, EPOCH TIME: 1701135906.780522
[11/27 18:45:06     22s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2059.2M, EPOCH TIME: 1701135906.780563
[11/27 18:45:06     22s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2059.2M, EPOCH TIME: 1701135906.780716
[11/27 18:45:06     22s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2059.2MB).
[11/27 18:45:06     22s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.005, MEM:2059.2M, EPOCH TIME: 1701135906.780879
[11/27 18:45:06     22s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:06     22s]   Merging duplicate siblings in DAG...
[11/27 18:45:06     22s]     Clock DAG stats before merging:
[11/27 18:45:06     22s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=1, total=1
[11/27 18:45:06     22s]       sink counts      : regular=99, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=99
[11/27 18:45:06     22s]       misc counts      : r=1, pp=0
[11/27 18:45:06     22s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=20988.000um^2
[11/27 18:45:06     22s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1359.120um, total=1359.120um
[11/27 18:45:06     22s]     Clock DAG library cell distribution before merging {count}:
[11/27 18:45:06     22s]      Logics: pad_in: 1 
[11/27 18:45:06     22s]     Clock DAG hash before merging: 5089725891946285422 2493787479741878963
[11/27 18:45:06     22s]     CTS services accumulated run-time stats before merging:
[11/27 18:45:06     22s]       delay calculator: calls=2744, total_wall_time=0.068s, mean_wall_time=0.025ms
[11/27 18:45:06     22s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[11/27 18:45:06     22s]       steiner router: calls=2744, total_wall_time=0.015s, mean_wall_time=0.005ms
[11/27 18:45:06     22s]     Resynthesising clock tree into netlist...
[11/27 18:45:06     22s]       Reset timing graph...
[11/27 18:45:06     22s] Ignoring AAE DB Resetting ...
[11/27 18:45:06     22s]       Reset timing graph done.
[11/27 18:45:06     22s]     Resynthesising clock tree into netlist done.
[11/27 18:45:06     22s]     Merging duplicate clock dag driver clones in DAG...
[11/27 18:45:06     22s]     Merging duplicate clock dag driver clones in DAG done.
[11/27 18:45:06     22s]     
[11/27 18:45:06     22s]     Clock logic merging summary:
[11/27 18:45:06     22s]     
[11/27 18:45:06     22s]     -----------------------------------------------------------
[11/27 18:45:06     22s]     Description                           Number of occurrences
[11/27 18:45:06     22s]     -----------------------------------------------------------
[11/27 18:45:06     22s]     Total clock logics                              1
[11/27 18:45:06     22s]     Globally unique logic expressions               1
[11/27 18:45:06     22s]     Potentially mergeable clock logics              0
[11/27 18:45:06     22s]     Actually merged clock logics                    0
[11/27 18:45:06     22s]     -----------------------------------------------------------
[11/27 18:45:06     22s]     
[11/27 18:45:06     22s]     --------------------------------------------
[11/27 18:45:06     22s]     Cannot merge reason    Number of occurrences
[11/27 18:45:06     22s]     --------------------------------------------
[11/27 18:45:06     22s]     GloballyUnique                   1
[11/27 18:45:06     22s]     --------------------------------------------
[11/27 18:45:06     22s]     
[11/27 18:45:06     22s]     Disconnecting clock tree from netlist...
[11/27 18:45:06     22s]     Disconnecting clock tree from netlist done.
[11/27 18:45:06     22s]   Merging duplicate siblings in DAG done.
[11/27 18:45:06     22s]   Applying movement limits...
[11/27 18:45:06     22s]   Applying movement limits done.
[11/27 18:45:06     22s]   Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:06     22s]   CCOpt::Phase::Construction...
[11/27 18:45:06     22s]   Stage::Clustering...
[11/27 18:45:06     22s]   Clustering...
[11/27 18:45:06     22s]     Clock DAG hash before 'Clustering': 5089725891946285422 2493787479741878963
[11/27 18:45:06     22s]     CTS services accumulated run-time stats before 'Clustering':
[11/27 18:45:06     22s]       delay calculator: calls=2744, total_wall_time=0.068s, mean_wall_time=0.025ms
[11/27 18:45:06     22s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[11/27 18:45:06     22s]       steiner router: calls=2744, total_wall_time=0.015s, mean_wall_time=0.005ms
[11/27 18:45:06     22s]     Initialize for clustering...
[11/27 18:45:06     22s]     Clock DAG stats before clustering:
[11/27 18:45:06     22s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=1, total=1
[11/27 18:45:06     22s]       sink counts      : regular=99, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=99
[11/27 18:45:06     22s]       misc counts      : r=1, pp=0
[11/27 18:45:06     22s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=20988.000um^2
[11/27 18:45:06     22s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1359.120um, total=1359.120um
[11/27 18:45:06     22s]     Clock DAG library cell distribution before clustering {count}:
[11/27 18:45:06     22s]      Logics: pad_in: 1 
[11/27 18:45:06     22s]     Clock DAG hash before clustering: 5089725891946285422 2493787479741878963
[11/27 18:45:06     22s]     CTS services accumulated run-time stats before clustering:
[11/27 18:45:06     22s]       delay calculator: calls=2744, total_wall_time=0.068s, mean_wall_time=0.025ms
[11/27 18:45:06     22s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[11/27 18:45:06     22s]       steiner router: calls=2744, total_wall_time=0.015s, mean_wall_time=0.005ms
[11/27 18:45:06     22s]     Computing max distances from locked parents...
[11/27 18:45:06     22s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[11/27 18:45:06     22s]     Computing max distances from locked parents done.
[11/27 18:45:06     22s]     Computing optimal clock node locations...
[11/27 18:45:06     22s]     : ...20% ...40% ...60% ...80% ...100% 
[11/27 18:45:06     22s]     Optimal path computation stats:
[11/27 18:45:06     22s]       Successful          : 2
[11/27 18:45:06     22s]       Unsuccessful        : 0
[11/27 18:45:06     22s]       Immovable           : 2
[11/27 18:45:06     22s]       lockedParentLocation: 0
[11/27 18:45:06     22s]       Region hash         : 9b63d8a4eba3eebd
[11/27 18:45:06     22s]     Unsuccessful details:
[11/27 18:45:06     22s]     
[11/27 18:45:06     22s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:06     22s] End AAE Lib Interpolated Model. (MEM=2059.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/27 18:45:06     22s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:06     22s]     Bottom-up phase...
[11/27 18:45:06     22s]     Clustering bottom-up starting from leaves...
[11/27 18:45:06     22s]       Clustering clock_tree clk...
[11/27 18:45:06     22s]       Clustering clock_tree clk done.
[11/27 18:45:06     22s]     Clustering bottom-up starting from leaves done.
[11/27 18:45:06     22s]     Rebuilding the clock tree after clustering...
[11/27 18:45:06     22s]     Rebuilding the clock tree after clustering done.
[11/27 18:45:06     22s]     Clock DAG stats after bottom-up phase:
[11/27 18:45:06     22s]       cell counts      : b=18, i=0, icg=0, dcg=0, l=1, total=19
[11/27 18:45:06     22s]       sink counts      : regular=99, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=99
[11/27 18:45:06     22s]       misc counts      : r=1, pp=0
[11/27 18:45:06     22s]       cell areas       : b=197.568um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=21185.568um^2
[11/27 18:45:06     22s]       hp wire lengths  : top=0.000um, trunk=1320.480um, leaf=1171.520um, total=2492.000um
[11/27 18:45:06     22s]     Clock DAG library cell distribution after bottom-up phase {count}:
[11/27 18:45:06     22s]        Bufs: BUFX1: 18 
[11/27 18:45:06     22s]      Logics: pad_in: 1 
[11/27 18:45:06     22s]     Clock DAG hash after bottom-up phase: 18286050019353073997 9275744340376603432
[11/27 18:45:06     22s]     CTS services accumulated run-time stats after bottom-up phase:
[11/27 18:45:06     22s]       delay calculator: calls=2923, total_wall_time=0.076s, mean_wall_time=0.026ms
[11/27 18:45:06     22s]       legalizer: calls=176, total_wall_time=0.002s, mean_wall_time=0.009ms
[11/27 18:45:06     22s]       steiner router: calls=2923, total_wall_time=0.029s, mean_wall_time=0.010ms
[11/27 18:45:06     22s]     Bottom-up phase done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/27 18:45:06     22s]     Legalizing clock trees...
[11/27 18:45:06     22s]     Resynthesising clock tree into netlist...
[11/27 18:45:06     22s]       Reset timing graph...
[11/27 18:45:06     22s] Ignoring AAE DB Resetting ...
[11/27 18:45:06     22s]       Reset timing graph done.
[11/27 18:45:06     22s]     Resynthesising clock tree into netlist done.
[11/27 18:45:06     22s]     Commiting net attributes....
[11/27 18:45:06     22s]     Commiting net attributes. done.
[11/27 18:45:06     22s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/27 18:45:06     22s]     Leaving CCOpt scope - ClockRefiner...
[11/27 18:45:06     22s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2121.0M, EPOCH TIME: 1701135906.879282
[11/27 18:45:06     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:06     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:06     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:06     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:06     22s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:2045.0M, EPOCH TIME: 1701135906.881046
[11/27 18:45:06     22s]     Assigned high priority to 118 instances.
[11/27 18:45:06     22s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[11/27 18:45:06     22s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[11/27 18:45:06     22s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2045.0M, EPOCH TIME: 1701135906.883458
[11/27 18:45:06     22s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2045.0M, EPOCH TIME: 1701135906.883504
[11/27 18:45:06     22s] Processing tracks to init pin-track alignment.
[11/27 18:45:06     22s] z: 2, totalTracks: 1
[11/27 18:45:06     22s] z: 4, totalTracks: 1
[11/27 18:45:06     22s] z: 6, totalTracks: 1
[11/27 18:45:06     22s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/27 18:45:06     22s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2045.0M, EPOCH TIME: 1701135906.884210
[11/27 18:45:06     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:06     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:06     22s] 
[11/27 18:45:06     22s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/27 18:45:06     22s] OPERPROF:       Starting CMU at level 4, MEM:2045.0M, EPOCH TIME: 1701135906.886896
[11/27 18:45:06     22s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:2077.0M, EPOCH TIME: 1701135906.887427
[11/27 18:45:06     22s] 
[11/27 18:45:06     22s] Bad Lib Cell Checking (CMU) is done! (0)
[11/27 18:45:06     22s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.005, REAL:0.004, MEM:2045.0M, EPOCH TIME: 1701135906.888188
[11/27 18:45:06     22s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2045.0M, EPOCH TIME: 1701135906.888215
[11/27 18:45:06     22s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2045.0M, EPOCH TIME: 1701135906.888331
[11/27 18:45:06     22s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2045.0MB).
[11/27 18:45:06     22s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.005, REAL:0.005, MEM:2045.0M, EPOCH TIME: 1701135906.888451
[11/27 18:45:06     22s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.006, REAL:0.005, MEM:2045.0M, EPOCH TIME: 1701135906.888470
[11/27 18:45:06     22s] TDRefine: refinePlace mode is spiral
[11/27 18:45:06     22s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2614079.2
[11/27 18:45:06     22s] OPERPROF: Starting RefinePlace at level 1, MEM:2045.0M, EPOCH TIME: 1701135906.888502
[11/27 18:45:06     22s] *** Starting refinePlace (0:00:22.9 mem=2045.0M) ***
[11/27 18:45:06     22s] Total net bbox length = 5.616e+04 (2.827e+04 2.788e+04) (ext = 3.856e+04)
[11/27 18:45:06     22s] 
[11/27 18:45:06     22s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/27 18:45:06     22s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/27 18:45:06     22s] (I)      Default pattern map key = soc_top_default.
[11/27 18:45:06     22s] (I)      Default pattern map key = soc_top_default.
[11/27 18:45:06     22s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2045.0M, EPOCH TIME: 1701135906.891070
[11/27 18:45:06     22s] Starting refinePlace ...
[11/27 18:45:06     22s] (I)      Default pattern map key = soc_top_default.
[11/27 18:45:06     22s] One DDP V2 for no tweak run.
[11/27 18:45:06     22s] (I)      Default pattern map key = soc_top_default.
[11/27 18:45:06     22s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2046.0M, EPOCH TIME: 1701135906.897140
[11/27 18:45:06     22s] DDP initSite1 nrRow 257 nrJob 257
[11/27 18:45:06     22s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2046.0M, EPOCH TIME: 1701135906.897174
[11/27 18:45:06     22s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2047.0M, EPOCH TIME: 1701135906.897424
[11/27 18:45:06     22s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2047.0M, EPOCH TIME: 1701135906.897447
[11/27 18:45:06     22s] DDP markSite nrRow 257 nrJob 257
[11/27 18:45:06     22s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.000, MEM:2047.0M, EPOCH TIME: 1701135906.897836
[11/27 18:45:06     22s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:2047.0M, EPOCH TIME: 1701135906.897855
[11/27 18:45:06     22s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2047.0M, EPOCH TIME: 1701135906.898017
[11/27 18:45:06     22s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2047.0M, EPOCH TIME: 1701135906.898036
[11/27 18:45:06     22s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.004, REAL:0.002, MEM:2047.0M, EPOCH TIME: 1701135906.900315
[11/27 18:45:06     22s] ** Cut row section cpu time 0:00:00.0.
[11/27 18:45:06     22s]  ** Cut row section real time 0:00:00.0.
[11/27 18:45:06     22s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.005, REAL:0.002, MEM:2047.0M, EPOCH TIME: 1701135906.900359
[11/27 18:45:06     22s]   Spread Effort: high, standalone mode, useDDP on.
[11/27 18:45:06     22s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2048.0MB) @(0:00:22.9 - 0:00:22.9).
[11/27 18:45:06     22s] Move report: preRPlace moves 10 insts, mean move: 3.98 um, max move: 6.72 um 
[11/27 18:45:06     22s] 	Max move on inst (chip_cd_count_reg[4]): (698.00, 775.84) --> (700.80, 771.92)
[11/27 18:45:06     22s] 	Length: 45 sites, height: 1 rows, site name: core7T, cell type: DFFQSRX1
[11/27 18:45:06     22s] wireLenOptFixPriorityInst 99 inst fixed
[11/27 18:45:06     22s] 
[11/27 18:45:06     22s] Running Spiral MT with 2 threads  fetchWidth=156 
[11/27 18:45:06     22s] Move report: legalization moves 2 insts, mean move: 2.80 um, max move: 2.80 um spiral
[11/27 18:45:06     22s] 	Max move on inst (chip_cd_count_reg[4]): (700.80, 771.92) --> (703.60, 771.92)
[11/27 18:45:06     22s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/27 18:45:06     22s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/27 18:45:06     22s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2048.0MB) @(0:00:22.9 - 0:00:23.0).
[11/27 18:45:06     22s] Move report: Detail placement moves 10 insts, mean move: 3.98 um, max move: 9.52 um 
[11/27 18:45:06     22s] 	Max move on inst (chip_cd_count_reg[4]): (698.00, 775.84) --> (703.60, 771.92)
[11/27 18:45:06     22s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2048.0MB
[11/27 18:45:06     22s] Statistics of distance of Instance movement in refine placement:
[11/27 18:45:06     22s]   maximum (X+Y) =         9.52 um
[11/27 18:45:06     22s]   inst (chip_cd_count_reg[4]) with max move: (698, 775.84) -> (703.6, 771.92)
[11/27 18:45:06     22s]   mean    (X+Y) =         3.98 um
[11/27 18:45:06     22s] Summary Report:
[11/27 18:45:06     22s] Instances move: 10 (out of 752 movable)
[11/27 18:45:06     22s] Instances flipped: 0
[11/27 18:45:06     22s] Mean displacement: 3.98 um
[11/27 18:45:06     22s] Max displacement: 9.52 um (Instance: chip_cd_count_reg[4]) (698, 775.84) -> (703.6, 771.92)
[11/27 18:45:06     22s] 	Length: 45 sites, height: 1 rows, site name: core7T, cell type: DFFQSRX1
[11/27 18:45:06     22s] Total instances moved : 10
[11/27 18:45:06     22s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.031, REAL:0.024, MEM:2048.0M, EPOCH TIME: 1701135906.915529
[11/27 18:45:06     22s] Total net bbox length = 5.617e+04 (2.828e+04 2.789e+04) (ext = 3.856e+04)
[11/27 18:45:06     22s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2048.0MB
[11/27 18:45:06     22s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2048.0MB) @(0:00:22.9 - 0:00:23.0).
[11/27 18:45:06     22s] *** Finished refinePlace (0:00:23.0 mem=2048.0M) ***
[11/27 18:45:06     22s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2614079.2
[11/27 18:45:06     22s] OPERPROF: Finished RefinePlace at level 1, CPU:0.034, REAL:0.027, MEM:2048.0M, EPOCH TIME: 1701135906.915808
[11/27 18:45:06     22s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2048.0M, EPOCH TIME: 1701135906.915834
[11/27 18:45:06     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:752).
[11/27 18:45:06     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:06     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:06     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:06     22s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:2048.0M, EPOCH TIME: 1701135906.917364
[11/27 18:45:06     22s]     ClockRefiner summary
[11/27 18:45:06     22s]     All clock instances: Moved 7, flipped 5 and cell swapped 0 (out of a total of 118).
[11/27 18:45:06     22s]     The largest move was 9.52 um for chip_cd_count_reg[4].
[11/27 18:45:06     22s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 19).
[11/27 18:45:06     22s]     Clock sinks: Moved 7, flipped 5 and cell swapped 0 (out of a total of 99).
[11/27 18:45:06     22s]     The largest move was 9.52 um for chip_cd_count_reg[4].
[11/27 18:45:06     22s]     Revert refine place priority changes on 0 instances.
[11/27 18:45:06     22s] OPERPROF: Starting DPlace-Init at level 1, MEM:2048.0M, EPOCH TIME: 1701135906.919900
[11/27 18:45:06     22s] Processing tracks to init pin-track alignment.
[11/27 18:45:06     22s] z: 2, totalTracks: 1
[11/27 18:45:06     22s] z: 4, totalTracks: 1
[11/27 18:45:06     22s] z: 6, totalTracks: 1
[11/27 18:45:06     22s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/27 18:45:06     22s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2048.0M, EPOCH TIME: 1701135906.920602
[11/27 18:45:06     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:06     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:06     22s] 
[11/27 18:45:06     22s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/27 18:45:06     22s] OPERPROF:     Starting CMU at level 3, MEM:2048.0M, EPOCH TIME: 1701135906.923309
[11/27 18:45:06     22s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2080.0M, EPOCH TIME: 1701135906.923879
[11/27 18:45:06     22s] 
[11/27 18:45:06     22s] Bad Lib Cell Checking (CMU) is done! (0)
[11/27 18:45:06     22s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.004, MEM:2048.0M, EPOCH TIME: 1701135906.924662
[11/27 18:45:06     22s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2048.0M, EPOCH TIME: 1701135906.924690
[11/27 18:45:06     22s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2048.0M, EPOCH TIME: 1701135906.924821
[11/27 18:45:06     22s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2048.0MB).
[11/27 18:45:06     22s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.005, MEM:2048.0M, EPOCH TIME: 1701135906.924941
[11/27 18:45:06     22s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.0)
[11/27 18:45:06     22s]     Disconnecting clock tree from netlist...
[11/27 18:45:06     22s]     Disconnecting clock tree from netlist done.
[11/27 18:45:06     22s]     Leaving CCOpt scope - Cleaning up placement interface...
[11/27 18:45:06     22s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2048.0M, EPOCH TIME: 1701135906.925374
[11/27 18:45:06     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:06     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:06     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:06     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:06     22s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.001, MEM:2048.0M, EPOCH TIME: 1701135906.926796
[11/27 18:45:06     22s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:06     22s]     Leaving CCOpt scope - Initializing placement interface...
[11/27 18:45:06     22s] OPERPROF: Starting DPlace-Init at level 1, MEM:2048.0M, EPOCH TIME: 1701135906.926886
[11/27 18:45:06     22s] Processing tracks to init pin-track alignment.
[11/27 18:45:06     22s] z: 2, totalTracks: 1
[11/27 18:45:06     22s] z: 4, totalTracks: 1
[11/27 18:45:06     22s] z: 6, totalTracks: 1
[11/27 18:45:06     22s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/27 18:45:06     22s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2048.0M, EPOCH TIME: 1701135906.927646
[11/27 18:45:06     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:06     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:06     22s] 
[11/27 18:45:06     22s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/27 18:45:06     22s] OPERPROF:     Starting CMU at level 3, MEM:2048.0M, EPOCH TIME: 1701135906.930366
[11/27 18:45:06     22s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2080.0M, EPOCH TIME: 1701135906.930927
[11/27 18:45:06     22s] 
[11/27 18:45:06     22s] Bad Lib Cell Checking (CMU) is done! (0)
[11/27 18:45:06     22s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.004, MEM:2048.0M, EPOCH TIME: 1701135906.931687
[11/27 18:45:06     22s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2048.0M, EPOCH TIME: 1701135906.931716
[11/27 18:45:06     22s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2048.0M, EPOCH TIME: 1701135906.931843
[11/27 18:45:06     22s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2048.0MB).
[11/27 18:45:06     22s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.005, MEM:2048.0M, EPOCH TIME: 1701135906.931954
[11/27 18:45:06     22s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:06     22s]     Clock tree timing engine global stage delay update for wc:setup.late...
[11/27 18:45:06     22s] End AAE Lib Interpolated Model. (MEM=2047.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/27 18:45:06     22s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
[11/27 18:45:06     22s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[11/27 18:45:06     22s]     Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:06     22s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/27 18:45:06     22s]     
[11/27 18:45:06     22s]     Clock tree legalization - Histogram:
[11/27 18:45:06     22s]     ====================================
[11/27 18:45:06     22s]     
[11/27 18:45:06     22s]     --------------------------------
[11/27 18:45:06     22s]     Movement (um)    Number of cells
[11/27 18:45:06     22s]     --------------------------------
[11/27 18:45:06     22s]       (empty table)
[11/27 18:45:06     22s]     --------------------------------
[11/27 18:45:06     22s]     
[11/27 18:45:06     22s]     
[11/27 18:45:06     22s]     Clock tree legalization - There are no Movements:
[11/27 18:45:06     22s]     =================================================
[11/27 18:45:06     22s]     
[11/27 18:45:06     22s]     ---------------------------------------------
[11/27 18:45:06     22s]     Movement (um)    Desired     Achieved    Node
[11/27 18:45:06     22s]                      location    location    
[11/27 18:45:06     22s]     ---------------------------------------------
[11/27 18:45:06     22s]       (empty table)
[11/27 18:45:06     22s]     ---------------------------------------------
[11/27 18:45:06     22s]     
[11/27 18:45:06     22s]     Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/27 18:45:06     22s]     Clock DAG stats after 'Clustering':
[11/27 18:45:06     22s]       cell counts      : b=18, i=0, icg=0, dcg=0, l=1, total=19
[11/27 18:45:06     22s]       sink counts      : regular=99, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=99
[11/27 18:45:06     22s]       misc counts      : r=1, pp=0
[11/27 18:45:06     22s]       cell areas       : b=197.568um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=21185.568um^2
[11/27 18:45:06     22s]       cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.040pF
[11/27 18:45:06     22s]       sink capacitance : total=0.321pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[11/27 18:45:06     22s]       wire capacitance : top=0.000pF, trunk=0.199pF, leaf=0.195pF, total=0.394pF
[11/27 18:45:06     22s]       wire lengths     : top=0.000um, trunk=1520.140um, leaf=1347.618um, total=2867.758um
[11/27 18:45:06     22s]       hp wire lengths  : top=0.000um, trunk=1320.480um, leaf=1174.320um, total=2494.800um
[11/27 18:45:06     22s]     Clock DAG net violations after 'Clustering':
[11/27 18:45:06     22s]       Capacitance : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[11/27 18:45:06     22s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[11/27 18:45:06     22s]       Trunk : target=0.886ns count=2 avg=0.077ns sd=0.109ns min=0.000ns max=0.154ns {2 <= 0.532ns, 0 <= 0.709ns, 0 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:06     22s]       Leaf  : target=0.886ns count=18 avg=0.636ns sd=0.119ns min=0.413ns max=0.805ns {3 <= 0.532ns, 7 <= 0.709ns, 7 <= 0.797ns, 1 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:06     22s]     Clock DAG library cell distribution after 'Clustering' {count}:
[11/27 18:45:06     22s]        Bufs: BUFX1: 18 
[11/27 18:45:06     22s]      Logics: pad_in: 1 
[11/27 18:45:06     22s]     Clock DAG hash after 'Clustering': 18330805920527883928 3435017737320972517
[11/27 18:45:06     22s]     CTS services accumulated run-time stats after 'Clustering':
[11/27 18:45:06     22s]       delay calculator: calls=2943, total_wall_time=0.076s, mean_wall_time=0.026ms
[11/27 18:45:06     22s]       legalizer: calls=230, total_wall_time=0.002s, mean_wall_time=0.009ms
[11/27 18:45:06     22s]       steiner router: calls=2943, total_wall_time=0.030s, mean_wall_time=0.010ms
[11/27 18:45:06     22s]     Primary reporting skew groups after 'Clustering':
[11/27 18:45:06     22s]       skew_group clk/constraint: insertion delay [min=0.592, max=0.822, avg=0.735, sd=0.067], skew [0.229 vs 0.221*], 91.9% {0.592, 0.813} (wid=0.056 ws=0.017) (gid=0.767 gs=0.223)
[11/27 18:45:06     22s]           min path sink: chip_clock_seconds_reg[2]/CLK
[11/27 18:45:06     22s]           max path sink: chip_displayer/display_s1_reg[4]/CLK
[11/27 18:45:06     22s]     Skew group summary after 'Clustering':
[11/27 18:45:06     22s]       skew_group clk/constraint: insertion delay [min=0.592, max=0.822, avg=0.735, sd=0.067], skew [0.229 vs 0.221*], 91.9% {0.592, 0.813} (wid=0.056 ws=0.017) (gid=0.767 gs=0.223)
[11/27 18:45:06     22s]     Legalizer API calls during this step: 230 succeeded with high effort: 230 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/27 18:45:06     22s]   Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/27 18:45:06     22s]   
[11/27 18:45:06     22s]   Post-Clustering Statistics Report
[11/27 18:45:06     22s]   =================================
[11/27 18:45:06     22s]   
[11/27 18:45:06     22s]   Fanout Statistics:
[11/27 18:45:06     22s]   
[11/27 18:45:06     22s]   --------------------------------------------------------------------------------------------------------
[11/27 18:45:06     22s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[11/27 18:45:06     22s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[11/27 18:45:06     22s]   --------------------------------------------------------------------------------------------------------
[11/27 18:45:06     22s]   Trunk         3      6.667       1         18        9.815      {2 <= 4, 1 <= 20}
[11/27 18:45:06     22s]   Leaf         18      5.500       4          8        1.249      {5 <= 4, 4 <= 5, 5 <= 6, 3 <= 7, 1 <= 8}
[11/27 18:45:06     22s]   --------------------------------------------------------------------------------------------------------
[11/27 18:45:06     22s]   
[11/27 18:45:06     22s]   Clustering Failure Statistics:
[11/27 18:45:06     22s]   
[11/27 18:45:06     22s]   -------------------------------------------------------------
[11/27 18:45:06     22s]   Net Type    Clusters    Clusters    Capacitance    Transition
[11/27 18:45:06     22s]               Tried       Failed      Failures       Failures
[11/27 18:45:06     22s]   -------------------------------------------------------------
[11/27 18:45:06     22s]   Leaf          254          77            1             77
[11/27 18:45:06     22s]   -------------------------------------------------------------
[11/27 18:45:06     22s]   
[11/27 18:45:06     22s]   Clustering Partition Statistics:
[11/27 18:45:06     22s]   
[11/27 18:45:06     22s]   ------------------------------------------------------------------------------------
[11/27 18:45:06     22s]   Net Type    Case B      Case C      Partition    Mean      Min     Max     Std. Dev.
[11/27 18:45:06     22s]               Fraction    Fraction    Count        Size      Size    Size    Size
[11/27 18:45:06     22s]   ------------------------------------------------------------------------------------
[11/27 18:45:06     22s]   Leaf         0.000       1.000          1        99.000     99      99       0.000
[11/27 18:45:06     22s]   ------------------------------------------------------------------------------------
[11/27 18:45:06     22s]   
[11/27 18:45:06     22s]   
[11/27 18:45:06     22s]   Looking for fanout violations...
[11/27 18:45:06     22s]   Looking for fanout violations done.
[11/27 18:45:06     22s]   CongRepair After Initial Clustering...
[11/27 18:45:06     22s]   Reset timing graph...
[11/27 18:45:06     22s] Ignoring AAE DB Resetting ...
[11/27 18:45:06     22s]   Reset timing graph done.
[11/27 18:45:06     22s]   Leaving CCOpt scope - Early Global Route...
[11/27 18:45:06     22s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2124.3M, EPOCH TIME: 1701135906.946650
[11/27 18:45:06     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:99).
[11/27 18:45:06     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:06     22s] All LLGs are deleted
[11/27 18:45:06     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:06     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:06     22s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2124.3M, EPOCH TIME: 1701135906.948112
[11/27 18:45:06     22s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2124.3M, EPOCH TIME: 1701135906.948153
[11/27 18:45:06     23s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.002, REAL:0.002, MEM:2048.3M, EPOCH TIME: 1701135906.948349
[11/27 18:45:06     23s]   Clock implementation routing...
[11/27 18:45:06     23s] Net route status summary:
[11/27 18:45:06     23s]   Clock:        20 (unrouted=20, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/27 18:45:06     23s]   Non-clock:  1008 (unrouted=272, trialRouted=736, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=220, (crossesIlmBoundary AND tooFewTerms=0)])
[11/27 18:45:06     23s]     Routing using eGR only...
[11/27 18:45:06     23s]       Early Global Route - eGR only step...
[11/27 18:45:06     23s] (ccopt eGR): There are 20 nets to be routed. 0 nets have skip routing designation.
[11/27 18:45:06     23s] (ccopt eGR): There are 20 nets for routing of which 19 have one or more fixed wires.
[11/27 18:45:06     23s] (ccopt eGR): Start to route 20 all nets
[11/27 18:45:06     23s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2048.30 MB )
[11/27 18:45:06     23s] (I)      ==================== Layers =====================
[11/27 18:45:06     23s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 18:45:06     23s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/27 18:45:06     23s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 18:45:06     23s] (I)      |  33 |  0 |    CONT |     cut |      1 |       |
[11/27 18:45:06     23s] (I)      |   1 |  1 |  METAL1 |    wire |      1 |       |
[11/27 18:45:06     23s] (I)      |  34 |  1 |   VIA12 |     cut |      1 |       |
[11/27 18:45:06     23s] (I)      |   2 |  2 |  METAL2 |    wire |      1 |       |
[11/27 18:45:06     23s] (I)      |  35 |  2 |   VIA23 |     cut |      1 |       |
[11/27 18:45:06     23s] (I)      |   3 |  3 |  METAL3 |    wire |      1 |       |
[11/27 18:45:06     23s] (I)      |  36 |  3 |   VIA34 |     cut |      1 |       |
[11/27 18:45:06     23s] (I)      |   4 |  4 |  METAL4 |    wire |      1 |       |
[11/27 18:45:06     23s] (I)      |  37 |  4 |   VIA45 |     cut |      1 |       |
[11/27 18:45:06     23s] (I)      |   5 |  5 |  METAL5 |    wire |      1 |       |
[11/27 18:45:06     23s] (I)      |  38 |  5 |   VIA56 |     cut |      1 |       |
[11/27 18:45:06     23s] (I)      |   6 |  6 |  METAL6 |    wire |      1 |       |
[11/27 18:45:06     23s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 18:45:06     23s] (I)      |  64 | 64 |   POLY1 |   other |        |    MS |
[11/27 18:45:06     23s] (I)      |   0 |  0 |   POLY2 |   other |        |    MS |
[11/27 18:45:06     23s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[11/27 18:45:06     23s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 18:45:06     23s] (I)      Started Import and model ( Curr Mem: 2048.30 MB )
[11/27 18:45:06     23s] (I)      Default pattern map key = soc_top_default.
[11/27 18:45:06     23s] (I)      == Non-default Options ==
[11/27 18:45:06     23s] (I)      Clean congestion better                            : true
[11/27 18:45:06     23s] (I)      Estimate vias on DPT layer                         : true
[11/27 18:45:06     23s] (I)      Clean congestion layer assignment rounds           : 3
[11/27 18:45:06     23s] (I)      Layer constraints as soft constraints              : true
[11/27 18:45:06     23s] (I)      Soft top layer                                     : true
[11/27 18:45:06     23s] (I)      Skip prospective layer relax nets                  : true
[11/27 18:45:06     23s] (I)      Better NDR handling                                : true
[11/27 18:45:06     23s] (I)      Improved NDR modeling in LA                        : true
[11/27 18:45:06     23s] (I)      Routing cost fix for NDR handling                  : true
[11/27 18:45:06     23s] (I)      Block tracks for preroutes                         : true
[11/27 18:45:06     23s] (I)      Assign IRoute by net group key                     : true
[11/27 18:45:06     23s] (I)      Block unroutable channels                          : true
[11/27 18:45:06     23s] (I)      Block unroutable channels 3D                       : true
[11/27 18:45:06     23s] (I)      Bound layer relaxed segment wl                     : true
[11/27 18:45:06     23s] (I)      Blocked pin reach length threshold                 : 2
[11/27 18:45:06     23s] (I)      Check blockage within NDR space in TA              : true
[11/27 18:45:06     23s] (I)      Skip must join for term with via pillar            : true
[11/27 18:45:06     23s] (I)      Model find APA for IO pin                          : true
[11/27 18:45:06     23s] (I)      On pin location for off pin term                   : true
[11/27 18:45:06     23s] (I)      Handle EOL spacing                                 : true
[11/27 18:45:06     23s] (I)      Merge PG vias by gap                               : true
[11/27 18:45:06     23s] (I)      Maximum routing layer                              : 4
[11/27 18:45:06     23s] (I)      Route selected nets only                           : true
[11/27 18:45:06     23s] (I)      Refine MST                                         : true
[11/27 18:45:06     23s] (I)      Honor PRL                                          : true
[11/27 18:45:06     23s] (I)      Strong congestion aware                            : true
[11/27 18:45:06     23s] (I)      Improved initial location for IRoutes              : true
[11/27 18:45:06     23s] (I)      Multi panel TA                                     : true
[11/27 18:45:06     23s] (I)      Penalize wire overlap                              : true
[11/27 18:45:06     23s] (I)      Expand small instance blockage                     : true
[11/27 18:45:06     23s] (I)      Reduce via in TA                                   : true
[11/27 18:45:06     23s] (I)      SS-aware routing                                   : true
[11/27 18:45:06     23s] (I)      Improve tree edge sharing                          : true
[11/27 18:45:06     23s] (I)      Improve 2D via estimation                          : true
[11/27 18:45:06     23s] (I)      Refine Steiner tree                                : true
[11/27 18:45:06     23s] (I)      Build spine tree                                   : true
[11/27 18:45:06     23s] (I)      Model pass through capacity                        : true
[11/27 18:45:06     23s] (I)      Extend blockages by a half GCell                   : true
[11/27 18:45:06     23s] (I)      Consider pin shapes                                : true
[11/27 18:45:06     23s] (I)      Consider pin shapes for all nodes                  : true
[11/27 18:45:06     23s] (I)      Consider NR APA                                    : true
[11/27 18:45:06     23s] (I)      Consider IO pin shape                              : true
[11/27 18:45:06     23s] (I)      Fix pin connection bug                             : true
[11/27 18:45:06     23s] (I)      Consider layer RC for local wires                  : true
[11/27 18:45:06     23s] (I)      Route to clock mesh pin                            : true
[11/27 18:45:06     23s] (I)      LA-aware pin escape length                         : 2
[11/27 18:45:06     23s] (I)      Connect multiple ports                             : true
[11/27 18:45:06     23s] (I)      Split for must join                                : true
[11/27 18:45:06     23s] (I)      Number of threads                                  : 2
[11/27 18:45:06     23s] (I)      Routing effort level                               : 10000
[11/27 18:45:06     23s] (I)      Prefer layer length threshold                      : 8
[11/27 18:45:06     23s] (I)      Overflow penalty cost                              : 10
[11/27 18:45:06     23s] (I)      A-star cost                                        : 0.300000
[11/27 18:45:06     23s] (I)      Misalignment cost                                  : 10.000000
[11/27 18:45:06     23s] (I)      Threshold for short IRoute                         : 6
[11/27 18:45:06     23s] (I)      Via cost during post routing                       : 1.000000
[11/27 18:45:06     23s] (I)      Layer congestion ratios                            : { { 1.0 } }
[11/27 18:45:06     23s] (I)      Source-to-sink ratio                               : 0.300000
[11/27 18:45:06     23s] (I)      Scenic ratio bound                                 : 3.000000
[11/27 18:45:06     23s] (I)      Segment layer relax scenic ratio                   : 1.250000
[11/27 18:45:06     23s] (I)      Source-sink aware LA ratio                         : 0.500000
[11/27 18:45:06     23s] (I)      PG-aware similar topology routing                  : true
[11/27 18:45:06     23s] (I)      Maze routing via cost fix                          : true
[11/27 18:45:06     23s] (I)      Apply PRL on PG terms                              : true
[11/27 18:45:06     23s] (I)      Apply PRL on obs objects                           : true
[11/27 18:45:06     23s] (I)      Handle range-type spacing rules                    : true
[11/27 18:45:06     23s] (I)      PG gap threshold multiplier                        : 10.000000
[11/27 18:45:06     23s] (I)      Parallel spacing query fix                         : true
[11/27 18:45:06     23s] (I)      Force source to root IR                            : true
[11/27 18:45:06     23s] (I)      Layer Weights                                      : L2:4 L3:2.5
[11/27 18:45:06     23s] (I)      Do not relax to DPT layer                          : true
[11/27 18:45:06     23s] (I)      No DPT in post routing                             : true
[11/27 18:45:06     23s] (I)      Modeling PG via merging fix                        : true
[11/27 18:45:06     23s] (I)      Shield aware TA                                    : true
[11/27 18:45:06     23s] (I)      Strong shield aware TA                             : true
[11/27 18:45:06     23s] (I)      Overflow calculation fix in LA                     : true
[11/27 18:45:06     23s] (I)      Post routing fix                                   : true
[11/27 18:45:06     23s] (I)      Strong post routing                                : true
[11/27 18:45:06     23s] (I)      Access via pillar from top                         : true
[11/27 18:45:06     23s] (I)      NDR via pillar fix                                 : true
[11/27 18:45:06     23s] (I)      Violation on path threshold                        : 1
[11/27 18:45:06     23s] (I)      Pass through capacity modeling                     : true
[11/27 18:45:06     23s] (I)      Select the non-relaxed segments in post routing stage : true
[11/27 18:45:06     23s] (I)      Select term pin box for io pin                     : true
[11/27 18:45:06     23s] (I)      Penalize NDR sharing                               : true
[11/27 18:45:06     23s] (I)      Enable special modeling                            : false
[11/27 18:45:06     23s] (I)      Keep fixed segments                                : true
[11/27 18:45:06     23s] (I)      Reorder net groups by key                          : true
[11/27 18:45:06     23s] (I)      Increase net scenic ratio                          : true
[11/27 18:45:06     23s] (I)      Method to set GCell size                           : row
[11/27 18:45:06     23s] (I)      Connect multiple ports and must join fix           : true
[11/27 18:45:06     23s] (I)      Avoid high resistance layers                       : true
[11/27 18:45:06     23s] (I)      Model find APA for IO pin fix                      : true
[11/27 18:45:06     23s] (I)      Avoid connecting non-metal layers                  : true
[11/27 18:45:06     23s] (I)      Use track pitch for NDR                            : true
[11/27 18:45:06     23s] (I)      Enable layer relax to lower layer                  : true
[11/27 18:45:06     23s] (I)      Enable layer relax to upper layer                  : true
[11/27 18:45:06     23s] (I)      Top layer relaxation fix                           : true
[11/27 18:45:06     23s] (I)      Handle non-default track width                     : false
[11/27 18:45:06     23s] (I)      Counted 18282 PG shapes. We will not process PG shapes layer by layer.
[11/27 18:45:06     23s] (I)      Use row-based GCell size
[11/27 18:45:06     23s] (I)      Use row-based GCell align
[11/27 18:45:06     23s] (I)      layer 0 area = 808000
[11/27 18:45:06     23s] (I)      layer 1 area = 808000
[11/27 18:45:06     23s] (I)      layer 2 area = 808000
[11/27 18:45:06     23s] (I)      layer 3 area = 808000
[11/27 18:45:06     23s] (I)      GCell unit size   : 7840
[11/27 18:45:06     23s] (I)      GCell multiplier  : 1
[11/27 18:45:06     23s] (I)      GCell row height  : 7840
[11/27 18:45:06     23s] (I)      Actual row height : 7840
[11/27 18:45:06     23s] (I)      GCell align ref   : 626560 626560
[11/27 18:45:06     23s] [NR-eGR] Track table information for default rule: 
[11/27 18:45:06     23s] [NR-eGR] METAL1 has single uniform track structure
[11/27 18:45:06     23s] [NR-eGR] METAL2 has single uniform track structure
[11/27 18:45:06     23s] [NR-eGR] METAL3 has single uniform track structure
[11/27 18:45:06     23s] [NR-eGR] METAL4 has single uniform track structure
[11/27 18:45:06     23s] [NR-eGR] METAL5 has single uniform track structure
[11/27 18:45:06     23s] [NR-eGR] METAL6 has single uniform track structure
[11/27 18:45:06     23s] (I)      ============== Default via ===============
[11/27 18:45:06     23s] (I)      +---+------------------+-----------------+
[11/27 18:45:06     23s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/27 18:45:06     23s] (I)      +---+------------------+-----------------+
[11/27 18:45:06     23s] (I)      | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[11/27 18:45:06     23s] (I)      | 2 |    5  VIA2       |    5  VIA2      |
[11/27 18:45:06     23s] (I)      | 3 |    8  VIA3       |    8  VIA3      |
[11/27 18:45:06     23s] (I)      | 4 |   11  VIA4       |   11  VIA4      |
[11/27 18:45:06     23s] (I)      | 5 |   14  VIA5       |   15  VIA5EAST  |
[11/27 18:45:06     23s] (I)      +---+------------------+-----------------+
[11/27 18:45:06     23s] [NR-eGR] Read 0 PG shapes
[11/27 18:45:06     23s] [NR-eGR] Read 0 clock shapes
[11/27 18:45:06     23s] [NR-eGR] Read 0 other shapes
[11/27 18:45:06     23s] [NR-eGR] #Routing Blockages  : 0
[11/27 18:45:06     23s] [NR-eGR] #Instance Blockages : 10813
[11/27 18:45:06     23s] [NR-eGR] #PG Blockages       : 0
[11/27 18:45:06     23s] [NR-eGR] #Halo Blockages     : 0
[11/27 18:45:06     23s] [NR-eGR] #Boundary Blockages : 0
[11/27 18:45:06     23s] [NR-eGR] #Clock Blockages    : 0
[11/27 18:45:06     23s] [NR-eGR] #Other Blockages    : 0
[11/27 18:45:06     23s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/27 18:45:06     23s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/27 18:45:06     23s] [NR-eGR] Read 806 nets ( ignored 786 )
[11/27 18:45:06     23s] [NR-eGR] Connected 0 must-join pins/ports
[11/27 18:45:06     23s] (I)      early_global_route_priority property id does not exist.
[11/27 18:45:06     23s] (I)      Read Num Blocks=14169  Num Prerouted Wires=0  Num CS=0
[11/27 18:45:06     23s] (I)      Layer 1 (V) : #blockages 8972 : #preroutes 0
[11/27 18:45:07     23s] (I)      Layer 2 (H) : #blockages 4826 : #preroutes 0
[11/27 18:45:07     23s] (I)      Layer 3 (V) : #blockages 371 : #preroutes 0
[11/27 18:45:07     23s] (I)      Moved 1 terms for better access 
[11/27 18:45:07     23s] (I)      Number of ignored nets                =      0
[11/27 18:45:07     23s] (I)      Number of connected nets              =      0
[11/27 18:45:07     23s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/27 18:45:07     23s] (I)      Number of clock nets                  =     20.  Ignored: No
[11/27 18:45:07     23s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/27 18:45:07     23s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/27 18:45:07     23s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/27 18:45:07     23s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/27 18:45:07     23s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/27 18:45:07     23s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/27 18:45:07     23s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/27 18:45:07     23s] [NR-eGR] There are 19 clock nets ( 0 with NDR ).
[11/27 18:45:07     23s] (I)      Ndr track 0 does not exist
[11/27 18:45:07     23s] (I)      ---------------------Grid Graph Info--------------------
[11/27 18:45:07     23s] (I)      Routing area        : (0, 0) - (3393440, 3272800)
[11/27 18:45:07     23s] (I)      Core area           : (626560, 626560) - (2766880, 2646240)
[11/27 18:45:07     23s] (I)      Site width          :  1120  (dbu)
[11/27 18:45:07     23s] (I)      Row height          :  7840  (dbu)
[11/27 18:45:07     23s] (I)      GCell row height    :  7840  (dbu)
[11/27 18:45:07     23s] (I)      GCell width         :  7840  (dbu)
[11/27 18:45:07     23s] (I)      GCell height        :  7840  (dbu)
[11/27 18:45:07     23s] (I)      Grid                :   432   417     4
[11/27 18:45:07     23s] (I)      Layer numbers       :     1     2     3     4
[11/27 18:45:07     23s] (I)      Vertical capacity   :     0  7840     0  7840
[11/27 18:45:07     23s] (I)      Horizontal capacity :     0     0  7840     0
[11/27 18:45:07     23s] (I)      Default wire width  :   460   560   560   560
[11/27 18:45:07     23s] (I)      Default wire space  :   460   560   560   560
[11/27 18:45:07     23s] (I)      Default wire pitch  :   920  1120  1120  1120
[11/27 18:45:07     23s] (I)      Default pitch size  :   920  1120  1120  1120
[11/27 18:45:07     23s] (I)      First track coord   :  1040  1040  1040  1040
[11/27 18:45:07     23s] (I)      Num tracks per GCell:  8.52  7.00  7.00  7.00
[11/27 18:45:07     23s] (I)      Total num of tracks :  2922  3029  2921  3029
[11/27 18:45:07     23s] (I)      Num of masks        :     1     1     1     1
[11/27 18:45:07     23s] (I)      Num of trim masks   :     0     0     0     0
[11/27 18:45:07     23s] (I)      --------------------------------------------------------
[11/27 18:45:07     23s] 
[11/27 18:45:07     23s] [NR-eGR] ============ Routing rule table ============
[11/27 18:45:07     23s] [NR-eGR] Rule id: 0  Nets: 19
[11/27 18:45:07     23s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/27 18:45:07     23s] (I)                    Layer     2     3     4 
[11/27 18:45:07     23s] (I)                    Pitch  1120  1120  1120 
[11/27 18:45:07     23s] (I)             #Used tracks     1     1     1 
[11/27 18:45:07     23s] (I)       #Fully used tracks     1     1     1 
[11/27 18:45:07     23s] [NR-eGR] ========================================
[11/27 18:45:07     23s] [NR-eGR] 
[11/27 18:45:07     23s] (I)      =============== Blocked Tracks ===============
[11/27 18:45:07     23s] (I)      +-------+---------+----------+---------------+
[11/27 18:45:07     23s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/27 18:45:07     23s] (I)      +-------+---------+----------+---------------+
[11/27 18:45:07     23s] (I)      |     1 |       0 |        0 |         0.00% |
[11/27 18:45:07     23s] (I)      |     2 | 1263093 |   611917 |        48.45% |
[11/27 18:45:07     23s] (I)      |     3 | 1261872 |   444308 |        35.21% |
[11/27 18:45:07     23s] (I)      |     4 | 1263093 |   604760 |        47.88% |
[11/27 18:45:07     23s] (I)      +-------+---------+----------+---------------+
[11/27 18:45:07     23s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2062.23 MB )
[11/27 18:45:07     23s] (I)      Reset routing kernel
[11/27 18:45:07     23s] (I)      Started Global Routing ( Curr Mem: 2062.23 MB )
[11/27 18:45:07     23s] (I)      totalPins=136  totalGlobalPin=136 (100.00%)
[11/27 18:45:07     23s] (I)      total 2D Cap : 1487321 = (824657 H, 662664 V)
[11/27 18:45:07     23s] [NR-eGR] Layer group 1: route 19 net(s) in layer range [3, 4]
[11/27 18:45:07     23s] (I)      
[11/27 18:45:07     23s] (I)      ============  Phase 1a Route ============
[11/27 18:45:07     23s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/27 18:45:07     23s] (I)      Usage: 737 = (351 H, 386 V) = (0.04% H, 0.06% V) = (1.376e+03um H, 1.513e+03um V)
[11/27 18:45:07     23s] (I)      
[11/27 18:45:07     23s] (I)      ============  Phase 1b Route ============
[11/27 18:45:07     23s] (I)      Usage: 737 = (351 H, 386 V) = (0.04% H, 0.06% V) = (1.376e+03um H, 1.513e+03um V)
[11/27 18:45:07     23s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.889040e+03um
[11/27 18:45:07     23s] (I)      
[11/27 18:45:07     23s] (I)      ============  Phase 1c Route ============
[11/27 18:45:07     23s] (I)      Level2 Grid: 87 x 84
[11/27 18:45:07     23s] (I)      Usage: 737 = (351 H, 386 V) = (0.04% H, 0.06% V) = (1.376e+03um H, 1.513e+03um V)
[11/27 18:45:07     23s] (I)      
[11/27 18:45:07     23s] (I)      ============  Phase 1d Route ============
[11/27 18:45:07     23s] (I)      Usage: 740 = (354 H, 386 V) = (0.04% H, 0.06% V) = (1.388e+03um H, 1.513e+03um V)
[11/27 18:45:07     23s] (I)      
[11/27 18:45:07     23s] (I)      ============  Phase 1e Route ============
[11/27 18:45:07     23s] (I)      Usage: 740 = (354 H, 386 V) = (0.04% H, 0.06% V) = (1.388e+03um H, 1.513e+03um V)
[11/27 18:45:07     23s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.900800e+03um
[11/27 18:45:07     23s] (I)      
[11/27 18:45:07     23s] (I)      ============  Phase 1f Route ============
[11/27 18:45:07     23s] (I)      Usage: 740 = (354 H, 386 V) = (0.04% H, 0.06% V) = (1.388e+03um H, 1.513e+03um V)
[11/27 18:45:07     23s] (I)      
[11/27 18:45:07     23s] (I)      ============  Phase 1g Route ============
[11/27 18:45:07     23s] (I)      Usage: 730 = (361 H, 369 V) = (0.04% H, 0.06% V) = (1.415e+03um H, 1.446e+03um V)
[11/27 18:45:07     23s] (I)      #Nets         : 19
[11/27 18:45:07     23s] (I)      #Relaxed nets : 1
[11/27 18:45:07     23s] (I)      Wire length   : 712
[11/27 18:45:07     23s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 4]
[11/27 18:45:07     23s] (I)      
[11/27 18:45:07     23s] (I)      ============  Phase 1h Route ============
[11/27 18:45:07     23s] (I)      Usage: 729 = (351 H, 378 V) = (0.04% H, 0.06% V) = (1.376e+03um H, 1.482e+03um V)
[11/27 18:45:07     23s] (I)      total 2D Cap : 2144610 = (824657 H, 1319953 V)
[11/27 18:45:07     23s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [2, 4]
[11/27 18:45:07     23s] (I)      
[11/27 18:45:07     23s] (I)      ============  Phase 1a Route ============
[11/27 18:45:07     23s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 1
[11/27 18:45:07     23s] (I)      Usage: 776 = (377 H, 399 V) = (0.05% H, 0.03% V) = (1.478e+03um H, 1.564e+03um V)
[11/27 18:45:07     23s] (I)      
[11/27 18:45:07     23s] (I)      ============  Phase 1b Route ============
[11/27 18:45:07     23s] (I)      Usage: 776 = (377 H, 399 V) = (0.05% H, 0.03% V) = (1.478e+03um H, 1.564e+03um V)
[11/27 18:45:07     23s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.041920e+03um
[11/27 18:45:07     23s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/27 18:45:07     23s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/27 18:45:07     23s] (I)      
[11/27 18:45:07     23s] (I)      ============  Phase 1c Route ============
[11/27 18:45:07     23s] (I)      Level2 Grid: 87 x 84
[11/27 18:45:07     23s] (I)      Usage: 776 = (377 H, 399 V) = (0.05% H, 0.03% V) = (1.478e+03um H, 1.564e+03um V)
[11/27 18:45:07     23s] (I)      
[11/27 18:45:07     23s] (I)      ============  Phase 1d Route ============
[11/27 18:45:07     23s] (I)      Usage: 776 = (377 H, 399 V) = (0.05% H, 0.03% V) = (1.478e+03um H, 1.564e+03um V)
[11/27 18:45:07     23s] (I)      
[11/27 18:45:07     23s] (I)      ============  Phase 1e Route ============
[11/27 18:45:07     23s] (I)      Usage: 776 = (377 H, 399 V) = (0.05% H, 0.03% V) = (1.478e+03um H, 1.564e+03um V)
[11/27 18:45:07     23s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.041920e+03um
[11/27 18:45:07     23s] (I)      
[11/27 18:45:07     23s] (I)      ============  Phase 1f Route ============
[11/27 18:45:07     23s] (I)      Usage: 776 = (377 H, 399 V) = (0.05% H, 0.03% V) = (1.478e+03um H, 1.564e+03um V)
[11/27 18:45:07     23s] (I)      
[11/27 18:45:07     23s] (I)      ============  Phase 1g Route ============
[11/27 18:45:07     23s] (I)      Usage: 774 = (374 H, 400 V) = (0.05% H, 0.03% V) = (1.466e+03um H, 1.568e+03um V)
[11/27 18:45:07     23s] (I)      
[11/27 18:45:07     23s] (I)      ============  Phase 1h Route ============
[11/27 18:45:07     23s] (I)      Usage: 774 = (374 H, 400 V) = (0.05% H, 0.03% V) = (1.466e+03um H, 1.568e+03um V)
[11/27 18:45:07     23s] (I)      
[11/27 18:45:07     23s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/27 18:45:07     23s] [NR-eGR]                        OverCon            
[11/27 18:45:07     23s] [NR-eGR]                         #Gcell     %Gcell
[11/27 18:45:07     23s] [NR-eGR]        Layer             (1-2)    OverCon
[11/27 18:45:07     23s] [NR-eGR] ----------------------------------------------
[11/27 18:45:07     23s] [NR-eGR]  METAL1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/27 18:45:07     23s] [NR-eGR]  METAL2 ( 2)         2( 0.00%)   ( 0.00%) 
[11/27 18:45:07     23s] [NR-eGR]  METAL3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/27 18:45:07     23s] [NR-eGR]  METAL4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/27 18:45:07     23s] [NR-eGR] ----------------------------------------------
[11/27 18:45:07     23s] [NR-eGR]        Total         2( 0.00%)   ( 0.00%) 
[11/27 18:45:07     23s] [NR-eGR] 
[11/27 18:45:07     23s] (I)      Finished Global Routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2067.73 MB )
[11/27 18:45:07     23s] (I)      total 2D Cap : 2158029 = (836049 H, 1321980 V)
[11/27 18:45:07     23s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/27 18:45:07     23s] (I)      ============= Track Assignment ============
[11/27 18:45:07     23s] (I)      Started Track Assignment (2T) ( Curr Mem: 2067.73 MB )
[11/27 18:45:07     23s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[11/27 18:45:07     23s] (I)      Run Multi-thread track assignment
[11/27 18:45:07     23s] (I)      Finished Track Assignment (2T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2071.86 MB )
[11/27 18:45:07     23s] (I)      Started Export ( Curr Mem: 2071.86 MB )
[11/27 18:45:07     23s] [NR-eGR]                 Length (um)  Vias 
[11/27 18:45:07     23s] [NR-eGR] ----------------------------------
[11/27 18:45:07     23s] [NR-eGR]  METAL1  (1H)             0  2173 
[11/27 18:45:07     23s] [NR-eGR]  METAL2  (2V)         23795  3175 
[11/27 18:45:07     23s] [NR-eGR]  METAL3  (3H)         29792   634 
[11/27 18:45:07     23s] [NR-eGR]  METAL4  (4V)          6447     0 
[11/27 18:45:07     23s] [NR-eGR]  METAL5  (5H)             0     0 
[11/27 18:45:07     23s] [NR-eGR]  METAL6  (6V)             0     0 
[11/27 18:45:07     23s] [NR-eGR] ----------------------------------
[11/27 18:45:07     23s] [NR-eGR]          Total        60034  5982 
[11/27 18:45:07     23s] [NR-eGR] --------------------------------------------------------------------------
[11/27 18:45:07     23s] [NR-eGR] Total half perimeter of net bounding box: 56169um
[11/27 18:45:07     23s] [NR-eGR] Total length: 60034um, number of vias: 5982
[11/27 18:45:07     23s] [NR-eGR] --------------------------------------------------------------------------
[11/27 18:45:07     23s] [NR-eGR] Total eGR-routed clock nets wire length: 2950um, number of vias: 367
[11/27 18:45:07     23s] [NR-eGR] --------------------------------------------------------------------------
[11/27 18:45:07     23s] [NR-eGR] Report for selected net(s) only.
[11/27 18:45:07     23s] [NR-eGR]                 Length (um)  Vias 
[11/27 18:45:07     23s] [NR-eGR] ----------------------------------
[11/27 18:45:07     23s] [NR-eGR]  METAL1  (1H)             0    83 
[11/27 18:45:07     23s] [NR-eGR]  METAL2  (2V)           283   192 
[11/27 18:45:07     23s] [NR-eGR]  METAL3  (3H)          1431    92 
[11/27 18:45:07     23s] [NR-eGR]  METAL4  (4V)          1236     0 
[11/27 18:45:07     23s] [NR-eGR]  METAL5  (5H)             0     0 
[11/27 18:45:07     23s] [NR-eGR]  METAL6  (6V)             0     0 
[11/27 18:45:07     23s] [NR-eGR] ----------------------------------
[11/27 18:45:07     23s] [NR-eGR]          Total         2950   367 
[11/27 18:45:07     23s] [NR-eGR] --------------------------------------------------------------------------
[11/27 18:45:07     23s] [NR-eGR] Total half perimeter of net bounding box: 2258um
[11/27 18:45:07     23s] [NR-eGR] Total length: 2950um, number of vias: 367
[11/27 18:45:07     23s] [NR-eGR] --------------------------------------------------------------------------
[11/27 18:45:07     23s] [NR-eGR] Total routed clock nets wire length: 2950um, number of vias: 367
[11/27 18:45:07     23s] [NR-eGR] --------------------------------------------------------------------------
[11/27 18:45:07     23s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2071.86 MB )
[11/27 18:45:07     23s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2065.86 MB )
[11/27 18:45:07     23s] (I)      ====================================== Runtime Summary ======================================
[11/27 18:45:07     23s] (I)       Step                                              %     Start    Finish      Real       CPU 
[11/27 18:45:07     23s] (I)      ---------------------------------------------------------------------------------------------
[11/27 18:45:07     23s] (I)       Early Global Route kernel                   100.00%  5.47 sec  5.61 sec  0.15 sec  0.15 sec 
[11/27 18:45:07     23s] (I)       +-Import and model                           33.03%  5.47 sec  5.52 sec  0.05 sec  0.05 sec 
[11/27 18:45:07     23s] (I)       | +-Create place DB                           0.98%  5.47 sec  5.47 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | +-Import place data                       0.95%  5.47 sec  5.47 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | | +-Read instances and placement          0.42%  5.47 sec  5.47 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | | +-Read nets                             0.48%  5.47 sec  5.47 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | +-Create route DB                          28.28%  5.47 sec  5.51 sec  0.04 sec  0.04 sec 
[11/27 18:45:07     23s] (I)       | | +-Import route data (2T)                 27.90%  5.47 sec  5.51 sec  0.04 sec  0.04 sec 
[11/27 18:45:07     23s] (I)       | | | +-Read blockages ( Layer 2-4 )          2.76%  5.47 sec  5.48 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | | | +-Read routing blockages              0.00%  5.47 sec  5.47 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | | | +-Read instance blockages             0.51%  5.47 sec  5.47 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | | | +-Read PG blockages                   2.03%  5.47 sec  5.47 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | | | +-Read clock blockages                0.01%  5.48 sec  5.48 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | | | +-Read other blockages                0.01%  5.48 sec  5.48 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | | | +-Read halo blockages                 0.00%  5.48 sec  5.48 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | | | +-Read boundary cut boxes             0.00%  5.48 sec  5.48 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | | +-Read blackboxes                       0.01%  5.48 sec  5.48 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | | +-Read prerouted                        0.10%  5.48 sec  5.48 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | | +-Read unlegalized nets                 0.02%  5.48 sec  5.48 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | | +-Read nets                             0.02%  5.48 sec  5.48 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | | +-Set up via pillars                    0.00%  5.48 sec  5.48 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | | +-Initialize 3D grid graph              1.72%  5.48 sec  5.48 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | | +-Model blockage capacity              22.54%  5.48 sec  5.51 sec  0.03 sec  0.03 sec 
[11/27 18:45:07     23s] (I)       | | | | +-Initialize 3D capacity             20.94%  5.48 sec  5.51 sec  0.03 sec  0.03 sec 
[11/27 18:45:07     23s] (I)       | | | +-Move terms for access (2T)            0.15%  5.51 sec  5.51 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | +-Read aux data                             0.00%  5.51 sec  5.51 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | +-Others data preparation                   0.12%  5.51 sec  5.51 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | +-Create route kernel                       3.47%  5.51 sec  5.52 sec  0.01 sec  0.01 sec 
[11/27 18:45:07     23s] (I)       +-Global Routing                             47.95%  5.52 sec  5.59 sec  0.07 sec  0.07 sec 
[11/27 18:45:07     23s] (I)       | +-Initialization                            0.16%  5.52 sec  5.52 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | +-Net group 1                              23.27%  5.52 sec  5.55 sec  0.03 sec  0.04 sec 
[11/27 18:45:07     23s] (I)       | | +-Generate topology (2T)                  1.83%  5.52 sec  5.52 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | +-Phase 1a                                1.77%  5.53 sec  5.53 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | | +-Pattern routing (2T)                  0.68%  5.53 sec  5.53 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.99%  5.53 sec  5.53 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | +-Phase 1b                                1.42%  5.53 sec  5.53 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | | +-Monotonic routing (2T)                1.15%  5.53 sec  5.53 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | +-Phase 1c                                1.51%  5.53 sec  5.54 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | | +-Two level Routing                     1.48%  5.53 sec  5.54 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | | | +-Two Level Routing (Regular)         0.38%  5.53 sec  5.54 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | | | +-Two Level Routing (Strong)          0.37%  5.54 sec  5.54 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | +-Phase 1d                                0.86%  5.54 sec  5.54 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | | +-Detoured routing (2T)                 0.82%  5.54 sec  5.54 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | +-Phase 1e                                0.26%  5.54 sec  5.54 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | | +-Route legalization                    0.03%  5.54 sec  5.54 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | | | +-Legalize Blockage Violations        0.00%  5.54 sec  5.54 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | +-Phase 1f                                0.01%  5.54 sec  5.54 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | +-Phase 1g                                2.11%  5.54 sec  5.54 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | | +-Post Routing                          2.07%  5.54 sec  5.54 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | +-Phase 1h                                1.76%  5.54 sec  5.54 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | | +-Post Routing                          1.71%  5.54 sec  5.54 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | +-Layer assignment (2T)                   5.20%  5.54 sec  5.55 sec  0.01 sec  0.01 sec 
[11/27 18:45:07     23s] (I)       | +-Net group 2                              21.32%  5.55 sec  5.58 sec  0.03 sec  0.03 sec 
[11/27 18:45:07     23s] (I)       | | +-Generate topology (2T)                  0.03%  5.55 sec  5.55 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | +-Phase 1a                                2.54%  5.56 sec  5.57 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | | +-Pattern routing (2T)                  0.70%  5.56 sec  5.57 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.91%  5.57 sec  5.57 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | | +-Add via demand to 2D                  0.84%  5.57 sec  5.57 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | +-Phase 1b                                0.88%  5.57 sec  5.57 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | | +-Monotonic routing (2T)                0.64%  5.57 sec  5.57 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | +-Phase 1c                                1.45%  5.57 sec  5.57 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | | +-Two level Routing                     1.43%  5.57 sec  5.57 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | | | +-Two Level Routing (Regular)         0.36%  5.57 sec  5.57 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | | | +-Two Level Routing (Strong)          0.37%  5.57 sec  5.57 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | +-Phase 1d                                0.75%  5.57 sec  5.57 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | | +-Detoured routing (2T)                 0.72%  5.57 sec  5.57 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | +-Phase 1e                                0.25%  5.57 sec  5.57 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | | +-Route legalization                    0.02%  5.57 sec  5.57 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | | | +-Legalize Blockage Violations        0.00%  5.57 sec  5.57 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | +-Phase 1f                                0.43%  5.57 sec  5.57 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | | +-Congestion clean                      0.40%  5.57 sec  5.57 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | +-Phase 1g                                0.77%  5.57 sec  5.57 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | | +-Post Routing                          0.74%  5.57 sec  5.57 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | +-Phase 1h                                0.76%  5.58 sec  5.58 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | | +-Post Routing                          0.73%  5.58 sec  5.58 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | +-Layer assignment (2T)                   0.17%  5.58 sec  5.58 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       +-Export 3D cong map                          8.09%  5.59 sec  5.60 sec  0.01 sec  0.01 sec 
[11/27 18:45:07     23s] (I)       | +-Export 2D cong map                        1.36%  5.60 sec  5.60 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       +-Extract Global 3D Wires                     0.01%  5.60 sec  5.60 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       +-Track Assignment (2T)                       6.31%  5.60 sec  5.61 sec  0.01 sec  0.01 sec 
[11/27 18:45:07     23s] (I)       | +-Initialization                            0.01%  5.60 sec  5.60 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | +-Track Assignment Kernel                   6.20%  5.60 sec  5.61 sec  0.01 sec  0.01 sec 
[11/27 18:45:07     23s] (I)       | +-Free Memory                               0.00%  5.61 sec  5.61 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       +-Export                                      2.53%  5.61 sec  5.61 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | +-Export DB wires                           0.37%  5.61 sec  5.61 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | +-Export all nets (2T)                    0.18%  5.61 sec  5.61 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | | +-Set wire vias (2T)                      0.11%  5.61 sec  5.61 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | +-Report wirelength                         1.29%  5.61 sec  5.61 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | +-Update net boxes                          0.76%  5.61 sec  5.61 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       | +-Update timing                             0.00%  5.61 sec  5.61 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)       +-Postprocess design                          0.62%  5.61 sec  5.61 sec  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)      ======================= Summary by functions ========================
[11/27 18:45:07     23s] (I)       Lv  Step                                      %      Real       CPU 
[11/27 18:45:07     23s] (I)      ---------------------------------------------------------------------
[11/27 18:45:07     23s] (I)        0  Early Global Route kernel           100.00%  0.15 sec  0.15 sec 
[11/27 18:45:07     23s] (I)        1  Global Routing                       47.95%  0.07 sec  0.07 sec 
[11/27 18:45:07     23s] (I)        1  Import and model                     33.03%  0.05 sec  0.05 sec 
[11/27 18:45:07     23s] (I)        1  Export 3D cong map                    8.09%  0.01 sec  0.01 sec 
[11/27 18:45:07     23s] (I)        1  Track Assignment (2T)                 6.31%  0.01 sec  0.01 sec 
[11/27 18:45:07     23s] (I)        1  Export                                2.53%  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)        1  Postprocess design                    0.62%  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)        1  Extract Global 3D Wires               0.01%  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)        2  Create route DB                      28.28%  0.04 sec  0.04 sec 
[11/27 18:45:07     23s] (I)        2  Net group 1                          23.27%  0.03 sec  0.04 sec 
[11/27 18:45:07     23s] (I)        2  Net group 2                          21.32%  0.03 sec  0.03 sec 
[11/27 18:45:07     23s] (I)        2  Track Assignment Kernel               6.20%  0.01 sec  0.01 sec 
[11/27 18:45:07     23s] (I)        2  Create route kernel                   3.47%  0.01 sec  0.01 sec 
[11/27 18:45:07     23s] (I)        2  Export 2D cong map                    1.36%  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)        2  Report wirelength                     1.29%  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)        2  Create place DB                       0.98%  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)        2  Update net boxes                      0.76%  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)        2  Export DB wires                       0.37%  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)        2  Initialization                        0.17%  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)        2  Others data preparation               0.12%  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)        3  Import route data (2T)               27.90%  0.04 sec  0.04 sec 
[11/27 18:45:07     23s] (I)        3  Layer assignment (2T)                 5.37%  0.01 sec  0.01 sec 
[11/27 18:45:07     23s] (I)        3  Phase 1a                              4.31%  0.01 sec  0.01 sec 
[11/27 18:45:07     23s] (I)        3  Phase 1c                              2.97%  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)        3  Phase 1g                              2.88%  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)        3  Phase 1h                              2.53%  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)        3  Phase 1b                              2.30%  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)        3  Generate topology (2T)                1.86%  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)        3  Phase 1d                              1.61%  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)        3  Import place data                     0.95%  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)        3  Phase 1e                              0.51%  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)        3  Phase 1f                              0.44%  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)        3  Export all nets (2T)                  0.18%  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)        3  Set wire vias (2T)                    0.11%  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)        4  Model blockage capacity              22.54%  0.03 sec  0.03 sec 
[11/27 18:45:07     23s] (I)        4  Post Routing                          5.25%  0.01 sec  0.01 sec 
[11/27 18:45:07     23s] (I)        4  Two level Routing                     2.91%  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)        4  Read blockages ( Layer 2-4 )          2.76%  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)        4  Pattern Routing Avoiding Blockages    1.90%  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)        4  Monotonic routing (2T)                1.79%  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)        4  Initialize 3D grid graph              1.72%  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)        4  Detoured routing (2T)                 1.54%  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)        4  Pattern routing (2T)                  1.37%  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)        4  Add via demand to 2D                  0.84%  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)        4  Read nets                             0.49%  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)        4  Read instances and placement          0.42%  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)        4  Congestion clean                      0.40%  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)        4  Move terms for access (2T)            0.15%  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)        4  Read prerouted                        0.10%  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)        4  Route legalization                    0.05%  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)        4  Read unlegalized nets                 0.02%  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)        4  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)        5  Initialize 3D capacity               20.94%  0.03 sec  0.03 sec 
[11/27 18:45:07     23s] (I)        5  Read PG blockages                     2.03%  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)        5  Two Level Routing (Strong)            0.74%  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)        5  Two Level Routing (Regular)           0.74%  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)        5  Read instance blockages               0.51%  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)        5  Legalize Blockage Violations          0.01%  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)        5  Read halo blockages                   0.00%  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[11/27 18:45:07     23s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[11/27 18:45:07     23s]       Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/27 18:45:07     23s]     Routing using eGR only done.
[11/27 18:45:07     23s] Net route status summary:
[11/27 18:45:07     23s]   Clock:        20 (unrouted=1, trialRouted=0, noStatus=0, routed=19, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/27 18:45:07     23s]   Non-clock:  1008 (unrouted=272, trialRouted=736, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=220, (crossesIlmBoundary AND tooFewTerms=0)])
[11/27 18:45:07     23s] 
[11/27 18:45:07     23s] CCOPT: Done with clock implementation routing.
[11/27 18:45:07     23s] 
[11/27 18:45:07     23s]   Clock implementation routing done.
[11/27 18:45:07     23s]   Fixed 19 wires.
[11/27 18:45:07     23s]   CCOpt: Starting congestion repair using flow wrapper...
[11/27 18:45:07     23s]     Congestion Repair...
[11/27 18:45:07     23s] *** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:00:23.2/0:01:15.3 (0.3), mem = 2065.9M
[11/27 18:45:07     23s] Info: Disable timing driven in postCTS congRepair.
[11/27 18:45:07     23s] 
[11/27 18:45:07     23s] Starting congRepair ...
[11/27 18:45:07     23s] User Input Parameters:
[11/27 18:45:07     23s] - Congestion Driven    : On
[11/27 18:45:07     23s] - Timing Driven        : Off
[11/27 18:45:07     23s] - Area-Violation Based : On
[11/27 18:45:07     23s] - Start Rollback Level : -5
[11/27 18:45:07     23s] - Legalized            : On
[11/27 18:45:07     23s] - Window Based         : Off
[11/27 18:45:07     23s] - eDen incr mode       : Off
[11/27 18:45:07     23s] - Small incr mode      : Off
[11/27 18:45:07     23s] 
[11/27 18:45:07     23s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2065.9M, EPOCH TIME: 1701135907.140579
[11/27 18:45:07     23s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.005, REAL:0.005, MEM:2065.9M, EPOCH TIME: 1701135907.145594
[11/27 18:45:07     23s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2065.9M, EPOCH TIME: 1701135907.145628
[11/27 18:45:07     23s] Starting Early Global Route congestion estimation: mem = 2065.9M
[11/27 18:45:07     23s] (I)      ==================== Layers =====================
[11/27 18:45:07     23s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 18:45:07     23s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/27 18:45:07     23s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 18:45:07     23s] (I)      |  33 |  0 |    CONT |     cut |      1 |       |
[11/27 18:45:07     23s] (I)      |   1 |  1 |  METAL1 |    wire |      1 |       |
[11/27 18:45:07     23s] (I)      |  34 |  1 |   VIA12 |     cut |      1 |       |
[11/27 18:45:07     23s] (I)      |   2 |  2 |  METAL2 |    wire |      1 |       |
[11/27 18:45:07     23s] (I)      |  35 |  2 |   VIA23 |     cut |      1 |       |
[11/27 18:45:07     23s] (I)      |   3 |  3 |  METAL3 |    wire |      1 |       |
[11/27 18:45:07     23s] (I)      |  36 |  3 |   VIA34 |     cut |      1 |       |
[11/27 18:45:07     23s] (I)      |   4 |  4 |  METAL4 |    wire |      1 |       |
[11/27 18:45:07     23s] (I)      |  37 |  4 |   VIA45 |     cut |      1 |       |
[11/27 18:45:07     23s] (I)      |   5 |  5 |  METAL5 |    wire |      1 |       |
[11/27 18:45:07     23s] (I)      |  38 |  5 |   VIA56 |     cut |      1 |       |
[11/27 18:45:07     23s] (I)      |   6 |  6 |  METAL6 |    wire |      1 |       |
[11/27 18:45:07     23s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 18:45:07     23s] (I)      |  64 | 64 |   POLY1 |   other |        |    MS |
[11/27 18:45:07     23s] (I)      |   0 |  0 |   POLY2 |   other |        |    MS |
[11/27 18:45:07     23s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[11/27 18:45:07     23s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 18:45:07     23s] (I)      Started Import and model ( Curr Mem: 2065.86 MB )
[11/27 18:45:07     23s] (I)      Default pattern map key = soc_top_default.
[11/27 18:45:07     23s] (I)      == Non-default Options ==
[11/27 18:45:07     23s] (I)      Maximum routing layer                              : 4
[11/27 18:45:07     23s] (I)      Number of threads                                  : 2
[11/27 18:45:07     23s] (I)      Use non-blocking free Dbs wires                    : false
[11/27 18:45:07     23s] (I)      Method to set GCell size                           : row
[11/27 18:45:07     23s] (I)      Counted 18282 PG shapes. We will not process PG shapes layer by layer.
[11/27 18:45:07     23s] (I)      Use row-based GCell size
[11/27 18:45:07     23s] (I)      Use row-based GCell align
[11/27 18:45:07     23s] (I)      layer 0 area = 808000
[11/27 18:45:07     23s] (I)      layer 1 area = 808000
[11/27 18:45:07     23s] (I)      layer 2 area = 808000
[11/27 18:45:07     23s] (I)      layer 3 area = 808000
[11/27 18:45:07     23s] (I)      GCell unit size   : 7840
[11/27 18:45:07     23s] (I)      GCell multiplier  : 1
[11/27 18:45:07     23s] (I)      GCell row height  : 7840
[11/27 18:45:07     23s] (I)      Actual row height : 7840
[11/27 18:45:07     23s] (I)      GCell align ref   : 626560 626560
[11/27 18:45:07     23s] [NR-eGR] Track table information for default rule: 
[11/27 18:45:07     23s] [NR-eGR] METAL1 has single uniform track structure
[11/27 18:45:07     23s] [NR-eGR] METAL2 has single uniform track structure
[11/27 18:45:07     23s] [NR-eGR] METAL3 has single uniform track structure
[11/27 18:45:07     23s] [NR-eGR] METAL4 has single uniform track structure
[11/27 18:45:07     23s] [NR-eGR] METAL5 has single uniform track structure
[11/27 18:45:07     23s] [NR-eGR] METAL6 has single uniform track structure
[11/27 18:45:07     23s] (I)      ============== Default via ===============
[11/27 18:45:07     23s] (I)      +---+------------------+-----------------+
[11/27 18:45:07     23s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/27 18:45:07     23s] (I)      +---+------------------+-----------------+
[11/27 18:45:07     23s] (I)      | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[11/27 18:45:07     23s] (I)      | 2 |    5  VIA2       |    5  VIA2      |
[11/27 18:45:07     23s] (I)      | 3 |    8  VIA3       |    8  VIA3      |
[11/27 18:45:07     23s] (I)      | 4 |   11  VIA4       |   11  VIA4      |
[11/27 18:45:07     23s] (I)      | 5 |   14  VIA5       |   15  VIA5EAST  |
[11/27 18:45:07     23s] (I)      +---+------------------+-----------------+
[11/27 18:45:07     23s] [NR-eGR] Read 20688 PG shapes
[11/27 18:45:07     23s] [NR-eGR] Read 0 clock shapes
[11/27 18:45:07     23s] [NR-eGR] Read 0 other shapes
[11/27 18:45:07     23s] [NR-eGR] #Routing Blockages  : 0
[11/27 18:45:07     23s] [NR-eGR] #Instance Blockages : 10813
[11/27 18:45:07     23s] [NR-eGR] #PG Blockages       : 20688
[11/27 18:45:07     23s] [NR-eGR] #Halo Blockages     : 0
[11/27 18:45:07     23s] [NR-eGR] #Boundary Blockages : 0
[11/27 18:45:07     23s] [NR-eGR] #Clock Blockages    : 0
[11/27 18:45:07     23s] [NR-eGR] #Other Blockages    : 0
[11/27 18:45:07     23s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/27 18:45:07     23s] [NR-eGR] Num Prerouted Nets = 19  Num Prerouted Wires = 472
[11/27 18:45:07     23s] [NR-eGR] Read 806 nets ( ignored 19 )
[11/27 18:45:07     23s] (I)      early_global_route_priority property id does not exist.
[11/27 18:45:07     23s] (I)      Read Num Blocks=31501  Num Prerouted Wires=472  Num CS=0
[11/27 18:45:07     23s] (I)      Layer 1 (V) : #blockages 15658 : #preroutes 261
[11/27 18:45:07     23s] (I)      Layer 2 (H) : #blockages 8786 : #preroutes 176
[11/27 18:45:07     23s] (I)      Layer 3 (V) : #blockages 7057 : #preroutes 35
[11/27 18:45:07     23s] (I)      Number of ignored nets                =     19
[11/27 18:45:07     23s] (I)      Number of connected nets              =      0
[11/27 18:45:07     23s] (I)      Number of fixed nets                  =     19.  Ignored: Yes
[11/27 18:45:07     23s] (I)      Number of clock nets                  =     20.  Ignored: No
[11/27 18:45:07     23s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/27 18:45:07     23s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/27 18:45:07     23s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/27 18:45:07     23s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/27 18:45:07     23s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/27 18:45:07     23s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/27 18:45:07     23s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/27 18:45:07     23s] (I)      Ndr track 0 does not exist
[11/27 18:45:07     23s] (I)      ---------------------Grid Graph Info--------------------
[11/27 18:45:07     23s] (I)      Routing area        : (0, 0) - (3393440, 3272800)
[11/27 18:45:07     23s] (I)      Core area           : (626560, 626560) - (2766880, 2646240)
[11/27 18:45:07     23s] (I)      Site width          :  1120  (dbu)
[11/27 18:45:07     23s] (I)      Row height          :  7840  (dbu)
[11/27 18:45:07     23s] (I)      GCell row height    :  7840  (dbu)
[11/27 18:45:07     23s] (I)      GCell width         :  7840  (dbu)
[11/27 18:45:07     23s] (I)      GCell height        :  7840  (dbu)
[11/27 18:45:07     23s] (I)      Grid                :   432   417     4
[11/27 18:45:07     23s] (I)      Layer numbers       :     1     2     3     4
[11/27 18:45:07     23s] (I)      Vertical capacity   :     0  7840     0  7840
[11/27 18:45:07     23s] (I)      Horizontal capacity :     0     0  7840     0
[11/27 18:45:07     23s] (I)      Default wire width  :   460   560   560   560
[11/27 18:45:07     23s] (I)      Default wire space  :   460   560   560   560
[11/27 18:45:07     23s] (I)      Default wire pitch  :   920  1120  1120  1120
[11/27 18:45:07     23s] (I)      Default pitch size  :   920  1120  1120  1120
[11/27 18:45:07     23s] (I)      First track coord   :  1040  1040  1040  1040
[11/27 18:45:07     23s] (I)      Num tracks per GCell:  8.52  7.00  7.00  7.00
[11/27 18:45:07     23s] (I)      Total num of tracks :  2922  3029  2921  3029
[11/27 18:45:07     23s] (I)      Num of masks        :     1     1     1     1
[11/27 18:45:07     23s] (I)      Num of trim masks   :     0     0     0     0
[11/27 18:45:07     23s] (I)      --------------------------------------------------------
[11/27 18:45:07     23s] 
[11/27 18:45:07     23s] [NR-eGR] ============ Routing rule table ============
[11/27 18:45:07     23s] [NR-eGR] Rule id: 0  Nets: 736
[11/27 18:45:07     23s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/27 18:45:07     23s] (I)                    Layer     2     3     4 
[11/27 18:45:07     23s] (I)                    Pitch  1120  1120  1120 
[11/27 18:45:07     23s] (I)             #Used tracks     1     1     1 
[11/27 18:45:07     23s] (I)       #Fully used tracks     1     1     1 
[11/27 18:45:07     23s] [NR-eGR] ========================================
[11/27 18:45:07     23s] [NR-eGR] 
[11/27 18:45:07     23s] (I)      =============== Blocked Tracks ===============
[11/27 18:45:07     23s] (I)      +-------+---------+----------+---------------+
[11/27 18:45:07     23s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/27 18:45:07     23s] (I)      +-------+---------+----------+---------------+
[11/27 18:45:07     23s] (I)      |     1 |       0 |        0 |         0.00% |
[11/27 18:45:07     23s] (I)      |     2 | 1263093 |   614867 |        48.68% |
[11/27 18:45:07     23s] (I)      |     3 | 1261872 |   457043 |        36.22% |
[11/27 18:45:07     23s] (I)      |     4 | 1263093 |   606917 |        48.05% |
[11/27 18:45:07     23s] (I)      +-------+---------+----------+---------------+
[11/27 18:45:07     23s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2073.08 MB )
[11/27 18:45:07     23s] (I)      Reset routing kernel
[11/27 18:45:07     23s] (I)      Started Global Routing ( Curr Mem: 2073.08 MB )
[11/27 18:45:07     23s] (I)      totalPins=2239  totalGlobalPin=2221 (99.20%)
[11/27 18:45:07     23s] (I)      total 2D Cap : 2210083 = (810994 H, 1399089 V)
[11/27 18:45:07     23s] [NR-eGR] Layer group 1: route 736 net(s) in layer range [2, 4]
[11/27 18:45:07     23s] (I)      
[11/27 18:45:07     23s] (I)      ============  Phase 1a Route ============
[11/27 18:45:07     23s] (I)      Usage: 14277 = (7118 H, 7159 V) = (0.88% H, 0.51% V) = (2.790e+04um H, 2.806e+04um V)
[11/27 18:45:07     23s] (I)      
[11/27 18:45:07     23s] (I)      ============  Phase 1b Route ============
[11/27 18:45:07     23s] (I)      Usage: 14277 = (7118 H, 7159 V) = (0.88% H, 0.51% V) = (2.790e+04um H, 2.806e+04um V)
[11/27 18:45:07     23s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.596584e+04um
[11/27 18:45:07     23s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/27 18:45:07     23s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/27 18:45:07     23s] (I)      
[11/27 18:45:07     23s] (I)      ============  Phase 1c Route ============
[11/27 18:45:07     23s] (I)      Usage: 14277 = (7118 H, 7159 V) = (0.88% H, 0.51% V) = (2.790e+04um H, 2.806e+04um V)
[11/27 18:45:07     23s] (I)      
[11/27 18:45:07     23s] (I)      ============  Phase 1d Route ============
[11/27 18:45:07     23s] (I)      Usage: 14277 = (7118 H, 7159 V) = (0.88% H, 0.51% V) = (2.790e+04um H, 2.806e+04um V)
[11/27 18:45:07     23s] (I)      
[11/27 18:45:07     23s] (I)      ============  Phase 1e Route ============
[11/27 18:45:07     23s] (I)      Usage: 14277 = (7118 H, 7159 V) = (0.88% H, 0.51% V) = (2.790e+04um H, 2.806e+04um V)
[11/27 18:45:07     23s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.596584e+04um
[11/27 18:45:07     23s] (I)      
[11/27 18:45:07     23s] (I)      ============  Phase 1l Route ============
[11/27 18:45:07     23s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/27 18:45:07     23s] (I)      Layer  2:     701271      6874        57      509446      748538    (40.50%) 
[11/27 18:45:07     23s] (I)      Layer  3:     815151      7717         0      390383      867706    (31.03%) 
[11/27 18:45:07     23s] (I)      Layer  4:     709516      1664         0      503433      754551    (40.02%) 
[11/27 18:45:07     23s] (I)      Total:       2225938     16255        57     1403262     2370795    (37.18%) 
[11/27 18:45:07     23s] (I)      
[11/27 18:45:07     23s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/27 18:45:07     23s] [NR-eGR]                        OverCon           OverCon            
[11/27 18:45:07     23s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[11/27 18:45:07     23s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[11/27 18:45:07     23s] [NR-eGR] ---------------------------------------------------------------
[11/27 18:45:07     23s] [NR-eGR]  METAL1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/27 18:45:07     23s] [NR-eGR]  METAL2 ( 2)        41( 0.04%)         3( 0.00%)   ( 0.04%) 
[11/27 18:45:07     23s] [NR-eGR]  METAL3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/27 18:45:07     23s] [NR-eGR]  METAL4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/27 18:45:07     23s] [NR-eGR] ---------------------------------------------------------------
[11/27 18:45:07     23s] [NR-eGR]        Total        41( 0.01%)         3( 0.00%)   ( 0.01%) 
[11/27 18:45:07     23s] [NR-eGR] 
[11/27 18:45:07     23s] (I)      Finished Global Routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2073.08 MB )
[11/27 18:45:07     23s] (I)      total 2D Cap : 2228441 = (815924 H, 1412517 V)
[11/27 18:45:07     23s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/27 18:45:07     23s] Early Global Route congestion estimation runtime: 0.08 seconds, mem = 2073.1M
[11/27 18:45:07     23s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.086, REAL:0.082, MEM:2073.1M, EPOCH TIME: 1701135907.227607
[11/27 18:45:07     23s] OPERPROF: Starting HotSpotCal at level 1, MEM:2073.1M, EPOCH TIME: 1701135907.227629
[11/27 18:45:07     23s] [hotspot] +------------+---------------+---------------+
[11/27 18:45:07     23s] [hotspot] |            |   max hotspot | total hotspot |
[11/27 18:45:07     23s] [hotspot] +------------+---------------+---------------+
[11/27 18:45:07     23s] [hotspot] | normalized |          0.00 |          0.00 |
[11/27 18:45:07     23s] [hotspot] +------------+---------------+---------------+
[11/27 18:45:07     23s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/27 18:45:07     23s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/27 18:45:07     23s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.003, MEM:2073.1M, EPOCH TIME: 1701135907.230357
[11/27 18:45:07     23s] Skipped repairing congestion.
[11/27 18:45:07     23s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2073.1M, EPOCH TIME: 1701135907.230404
[11/27 18:45:07     23s] Starting Early Global Route wiring: mem = 2073.1M
[11/27 18:45:07     23s] (I)      ============= Track Assignment ============
[11/27 18:45:07     23s] (I)      Started Track Assignment (2T) ( Curr Mem: 2073.08 MB )
[11/27 18:45:07     23s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[11/27 18:45:07     23s] (I)      Run Multi-thread track assignment
[11/27 18:45:07     23s] (I)      Finished Track Assignment (2T) ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2073.08 MB )
[11/27 18:45:07     23s] (I)      Started Export ( Curr Mem: 2073.08 MB )
[11/27 18:45:07     23s] [NR-eGR]                 Length (um)  Vias 
[11/27 18:45:07     23s] [NR-eGR] ----------------------------------
[11/27 18:45:07     23s] [NR-eGR]  METAL1  (1H)             0  2173 
[11/27 18:45:07     23s] [NR-eGR]  METAL2  (2V)         23726  3146 
[11/27 18:45:07     23s] [NR-eGR]  METAL3  (3H)         29773   662 
[11/27 18:45:07     23s] [NR-eGR]  METAL4  (4V)          6536     0 
[11/27 18:45:07     23s] [NR-eGR]  METAL5  (5H)             0     0 
[11/27 18:45:07     23s] [NR-eGR]  METAL6  (6V)             0     0 
[11/27 18:45:07     23s] [NR-eGR] ----------------------------------
[11/27 18:45:07     23s] [NR-eGR]          Total        60035  5981 
[11/27 18:45:07     23s] [NR-eGR] --------------------------------------------------------------------------
[11/27 18:45:07     23s] [NR-eGR] Total half perimeter of net bounding box: 56169um
[11/27 18:45:07     23s] [NR-eGR] Total length: 60035um, number of vias: 5981
[11/27 18:45:07     23s] [NR-eGR] --------------------------------------------------------------------------
[11/27 18:45:07     23s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[11/27 18:45:07     23s] [NR-eGR] --------------------------------------------------------------------------
[11/27 18:45:07     23s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2073.08 MB )
[11/27 18:45:07     23s] Early Global Route wiring runtime: 0.02 seconds, mem = 2064.1M
[11/27 18:45:07     23s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.025, REAL:0.017, MEM:2064.1M, EPOCH TIME: 1701135907.247747
[11/27 18:45:07     23s] Tdgp not successfully inited but do clear! skip clearing
[11/27 18:45:07     23s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[11/27 18:45:07     23s] *** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.2), totSession cpu/real = 0:00:23.3/0:01:15.4 (0.3), mem = 2064.1M
[11/27 18:45:07     23s] 
[11/27 18:45:07     23s] =============================================================================================
[11/27 18:45:07     23s]  Step TAT Report : IncrReplace #1 / CTS #1 / ccopt_design #1                    21.15-s110_1
[11/27 18:45:07     23s] =============================================================================================
[11/27 18:45:07     23s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/27 18:45:07     23s] ---------------------------------------------------------------------------------------------
[11/27 18:45:07     23s] [ MISC                   ]          0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.2
[11/27 18:45:07     23s] ---------------------------------------------------------------------------------------------
[11/27 18:45:07     23s]  IncrReplace #1 TOTAL               0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.2
[11/27 18:45:07     23s] ---------------------------------------------------------------------------------------------
[11/27 18:45:07     23s] 
[11/27 18:45:07     23s]     Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/27 18:45:07     23s]   CCOpt: Starting congestion repair using flow wrapper done.
[11/27 18:45:07     23s] OPERPROF: Starting DPlace-Init at level 1, MEM:2064.1M, EPOCH TIME: 1701135907.256487
[11/27 18:45:07     23s] Processing tracks to init pin-track alignment.
[11/27 18:45:07     23s] z: 2, totalTracks: 1
[11/27 18:45:07     23s] z: 4, totalTracks: 1
[11/27 18:45:07     23s] z: 6, totalTracks: 1
[11/27 18:45:07     23s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/27 18:45:07     23s] All LLGs are deleted
[11/27 18:45:07     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:07     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:07     23s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2064.1M, EPOCH TIME: 1701135907.257137
[11/27 18:45:07     23s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2064.1M, EPOCH TIME: 1701135907.257174
[11/27 18:45:07     23s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2064.1M, EPOCH TIME: 1701135907.257332
[11/27 18:45:07     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:07     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:07     23s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2064.1M, EPOCH TIME: 1701135907.257559
[11/27 18:45:07     23s] Max number of tech site patterns supported in site array is 256.
[11/27 18:45:07     23s] Core basic site is core7T
[11/27 18:45:07     23s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2064.1M, EPOCH TIME: 1701135907.257988
[11/27 18:45:07     23s] After signature check, allow fast init is true, keep pre-filter is true.
[11/27 18:45:07     23s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/27 18:45:07     23s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.002, REAL:0.001, MEM:2080.1M, EPOCH TIME: 1701135907.259072
[11/27 18:45:07     23s] Fast DP-INIT is on for default
[11/27 18:45:07     23s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/27 18:45:07     23s] Atter site array init, number of instance map data is 0.
[11/27 18:45:07     23s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.006, REAL:0.004, MEM:2080.1M, EPOCH TIME: 1701135907.261477
[11/27 18:45:07     23s] 
[11/27 18:45:07     23s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/27 18:45:07     23s] OPERPROF:     Starting CMU at level 3, MEM:2080.1M, EPOCH TIME: 1701135907.262833
[11/27 18:45:07     23s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2096.1M, EPOCH TIME: 1701135907.263404
[11/27 18:45:07     23s] 
[11/27 18:45:07     23s] Bad Lib Cell Checking (CMU) is done! (0)
[11/27 18:45:07     23s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.009, REAL:0.007, MEM:2064.1M, EPOCH TIME: 1701135907.264166
[11/27 18:45:07     23s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2064.1M, EPOCH TIME: 1701135907.264192
[11/27 18:45:07     23s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2064.1M, EPOCH TIME: 1701135907.264338
[11/27 18:45:07     23s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2064.1MB).
[11/27 18:45:07     23s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.008, MEM:2064.1M, EPOCH TIME: 1701135907.264492
[11/27 18:45:07     23s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.3 real=0:00:00.3)
[11/27 18:45:07     23s]   Leaving CCOpt scope - extractRC...
[11/27 18:45:07     23s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[11/27 18:45:07     23s] Extraction called for design 'soc_top' of instances=1181 and nets=1028 using extraction engine 'preRoute' .
[11/27 18:45:07     23s] PreRoute RC Extraction called for design soc_top.
[11/27 18:45:07     23s] RC Extraction called in multi-corner(2) mode.
[11/27 18:45:07     23s] RCMode: PreRoute
[11/27 18:45:07     23s]       RC Corner Indexes            0       1   
[11/27 18:45:07     23s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/27 18:45:07     23s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/27 18:45:07     23s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/27 18:45:07     23s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/27 18:45:07     23s] Shrink Factor                : 1.00000
[11/27 18:45:07     23s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/27 18:45:07     23s] Using capacitance table file ...
[11/27 18:45:07     23s] 
[11/27 18:45:07     23s] Trim Metal Layers:
[11/27 18:45:07     23s] LayerId::1 widthSet size::4
[11/27 18:45:07     23s] LayerId::2 widthSet size::4
[11/27 18:45:07     23s] LayerId::3 widthSet size::4
[11/27 18:45:07     23s] LayerId::4 widthSet size::4
[11/27 18:45:07     23s] LayerId::5 widthSet size::4
[11/27 18:45:07     23s] LayerId::6 widthSet size::3
[11/27 18:45:07     23s] Updating RC grid for preRoute extraction ...
[11/27 18:45:07     23s] eee: pegSigSF::1.070000
[11/27 18:45:07     23s] Initializing multi-corner capacitance tables ... 
[11/27 18:45:07     23s] Initializing multi-corner resistance tables ...
[11/27 18:45:07     23s] eee: l::1 avDens::0.132074 usedTrk::7728.943881 availTrk::58520.000000 sigTrk::7728.943881
[11/27 18:45:07     23s] eee: l::2 avDens::0.020776 usedTrk::605.263011 availTrk::29132.719087 sigTrk::605.263011
[11/27 18:45:07     23s] eee: l::3 avDens::0.026082 usedTrk::759.514284 availTrk::29120.033066 sigTrk::759.514284
[11/27 18:45:07     23s] eee: l::4 avDens::0.025669 usedTrk::166.737117 availTrk::6495.714226 sigTrk::166.737117
[11/27 18:45:07     23s] eee: l::5 avDens::0.022766 usedTrk::1024.187755 availTrk::44987.257603 sigTrk::1024.187755
[11/27 18:45:07     23s] eee: l::6 avDens::0.047551 usedTrk::880.671428 availTrk::18520.560804 sigTrk::880.671428
[11/27 18:45:07     23s] {RT wc 0 4 4 0}
[11/27 18:45:07     23s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.092837 aWlH=0.000000 lMod=0 pMax=0.816100 pMod=83 wcR=0.555600 newSi=0.001600 wHLS=1.389000 siPrev=0 viaL=0.000000
[11/27 18:45:07     23s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2064.078M)
[11/27 18:45:07     23s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[11/27 18:45:07     23s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:07     23s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
[11/27 18:45:07     23s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[11/27 18:45:07     23s]   Clock tree timing engine global stage delay update for wc:setup.late...
[11/27 18:45:07     23s] End AAE Lib Interpolated Model. (MEM=2064.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/27 18:45:07     23s]   Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:07     23s]   Clock DAG stats after clustering cong repair call:
[11/27 18:45:07     23s]     cell counts      : b=18, i=0, icg=0, dcg=0, l=1, total=19
[11/27 18:45:07     23s]     sink counts      : regular=99, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=99
[11/27 18:45:07     23s]     misc counts      : r=1, pp=0
[11/27 18:45:07     23s]     cell areas       : b=197.568um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=21185.568um^2
[11/27 18:45:07     23s]     cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.040pF
[11/27 18:45:07     23s]     sink capacitance : total=0.321pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[11/27 18:45:07     23s]     wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.196pF, total=0.396pF
[11/27 18:45:07     23s]     wire lengths     : top=0.000um, trunk=1520.140um, leaf=1347.618um, total=2867.758um
[11/27 18:45:07     23s]     hp wire lengths  : top=0.000um, trunk=1320.480um, leaf=1174.320um, total=2494.800um
[11/27 18:45:07     23s]   Clock DAG net violations after clustering cong repair call:
[11/27 18:45:07     23s]     Capacitance : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[11/27 18:45:07     23s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[11/27 18:45:07     23s]     Trunk : target=0.886ns count=2 avg=0.077ns sd=0.109ns min=0.000ns max=0.154ns {2 <= 0.532ns, 0 <= 0.709ns, 0 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:07     23s]     Leaf  : target=0.886ns count=18 avg=0.637ns sd=0.119ns min=0.413ns max=0.806ns {3 <= 0.532ns, 7 <= 0.709ns, 7 <= 0.797ns, 1 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:07     23s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[11/27 18:45:07     23s]      Bufs: BUFX1: 18 
[11/27 18:45:07     23s]    Logics: pad_in: 1 
[11/27 18:45:07     23s]   Clock DAG hash after clustering cong repair call: 18330805920527883928 3435017737320972517
[11/27 18:45:07     23s]   CTS services accumulated run-time stats after clustering cong repair call:
[11/27 18:45:07     23s]     delay calculator: calls=2963, total_wall_time=0.077s, mean_wall_time=0.026ms
[11/27 18:45:07     23s]     legalizer: calls=230, total_wall_time=0.002s, mean_wall_time=0.009ms
[11/27 18:45:07     23s]     steiner router: calls=2983, total_wall_time=0.032s, mean_wall_time=0.011ms
[11/27 18:45:07     23s]   Primary reporting skew groups after clustering cong repair call:
[11/27 18:45:07     23s]     skew_group clk/constraint: insertion delay [min=0.593, max=0.822, avg=0.736, sd=0.067], skew [0.230 vs 0.221*], 91.9% {0.593, 0.814} (wid=0.056 ws=0.017) (gid=0.767 gs=0.223)
[11/27 18:45:07     23s]         min path sink: chip_clock_seconds_reg[2]/CLK
[11/27 18:45:07     23s]         max path sink: chip_displayer/display_m1_reg[2]/CLK
[11/27 18:45:07     23s]   Skew group summary after clustering cong repair call:
[11/27 18:45:07     23s]     skew_group clk/constraint: insertion delay [min=0.593, max=0.822, avg=0.736, sd=0.067], skew [0.230 vs 0.221*], 91.9% {0.593, 0.814} (wid=0.056 ws=0.017) (gid=0.767 gs=0.223)
[11/27 18:45:07     23s]   CongRepair After Initial Clustering done. (took cpu=0:00:00.4 real=0:00:00.4)
[11/27 18:45:07     23s]   Stage::Clustering done. (took cpu=0:00:00.6 real=0:00:00.5)
[11/27 18:45:07     23s]   Stage::DRV Fixing...
[11/27 18:45:07     23s]   Fixing clock tree slew time and max cap violations...
[11/27 18:45:07     23s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 18330805920527883928 3435017737320972517
[11/27 18:45:07     23s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[11/27 18:45:07     23s]       delay calculator: calls=2963, total_wall_time=0.077s, mean_wall_time=0.026ms
[11/27 18:45:07     23s]       legalizer: calls=230, total_wall_time=0.002s, mean_wall_time=0.009ms
[11/27 18:45:07     23s]       steiner router: calls=2983, total_wall_time=0.032s, mean_wall_time=0.011ms
[11/27 18:45:07     23s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[11/27 18:45:07     23s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[11/27 18:45:07     23s]       cell counts      : b=18, i=0, icg=0, dcg=0, l=1, total=19
[11/27 18:45:07     23s]       sink counts      : regular=99, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=99
[11/27 18:45:07     23s]       misc counts      : r=1, pp=0
[11/27 18:45:07     23s]       cell areas       : b=197.568um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=21185.568um^2
[11/27 18:45:07     23s]       cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.040pF
[11/27 18:45:07     23s]       sink capacitance : total=0.321pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[11/27 18:45:07     23s]       wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.196pF, total=0.396pF
[11/27 18:45:07     23s]       wire lengths     : top=0.000um, trunk=1520.140um, leaf=1347.618um, total=2867.758um
[11/27 18:45:07     23s]       hp wire lengths  : top=0.000um, trunk=1320.480um, leaf=1174.320um, total=2494.800um
[11/27 18:45:07     23s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[11/27 18:45:07     23s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[11/27 18:45:07     23s]       Trunk : target=0.886ns count=2 avg=0.077ns sd=0.109ns min=0.000ns max=0.154ns {2 <= 0.532ns, 0 <= 0.709ns, 0 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:07     23s]       Leaf  : target=0.886ns count=18 avg=0.637ns sd=0.119ns min=0.413ns max=0.806ns {3 <= 0.532ns, 7 <= 0.709ns, 7 <= 0.797ns, 1 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:07     23s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[11/27 18:45:07     23s]        Bufs: BUFX1: 18 
[11/27 18:45:07     23s]      Logics: pad_in: 1 
[11/27 18:45:07     23s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 18330805920527883928 3435017737320972517
[11/27 18:45:07     23s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[11/27 18:45:07     23s]       delay calculator: calls=2963, total_wall_time=0.077s, mean_wall_time=0.026ms
[11/27 18:45:07     23s]       legalizer: calls=230, total_wall_time=0.002s, mean_wall_time=0.009ms
[11/27 18:45:07     23s]       steiner router: calls=2983, total_wall_time=0.032s, mean_wall_time=0.011ms
[11/27 18:45:07     23s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[11/27 18:45:07     23s]       skew_group clk/constraint: insertion delay [min=0.593, max=0.822], skew [0.230 vs 0.221*]
[11/27 18:45:07     23s]           min path sink: chip_clock_seconds_reg[2]/CLK
[11/27 18:45:07     23s]           max path sink: chip_displayer/display_m1_reg[2]/CLK
[11/27 18:45:07     23s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[11/27 18:45:07     23s]       skew_group clk/constraint: insertion delay [min=0.593, max=0.822], skew [0.230 vs 0.221*]
[11/27 18:45:07     23s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/27 18:45:07     23s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:07     23s]   Fixing clock tree slew time and max cap violations - detailed pass...
[11/27 18:45:07     23s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 18330805920527883928 3435017737320972517
[11/27 18:45:07     23s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/27 18:45:07     23s]       delay calculator: calls=2963, total_wall_time=0.077s, mean_wall_time=0.026ms
[11/27 18:45:07     23s]       legalizer: calls=230, total_wall_time=0.002s, mean_wall_time=0.009ms
[11/27 18:45:07     23s]       steiner router: calls=2983, total_wall_time=0.032s, mean_wall_time=0.011ms
[11/27 18:45:07     23s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[11/27 18:45:07     23s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/27 18:45:07     23s]       cell counts      : b=18, i=0, icg=0, dcg=0, l=1, total=19
[11/27 18:45:07     23s]       sink counts      : regular=99, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=99
[11/27 18:45:07     23s]       misc counts      : r=1, pp=0
[11/27 18:45:07     23s]       cell areas       : b=197.568um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=21185.568um^2
[11/27 18:45:07     23s]       cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.040pF
[11/27 18:45:07     23s]       sink capacitance : total=0.321pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[11/27 18:45:07     23s]       wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.196pF, total=0.396pF
[11/27 18:45:07     23s]       wire lengths     : top=0.000um, trunk=1520.140um, leaf=1347.618um, total=2867.758um
[11/27 18:45:07     23s]       hp wire lengths  : top=0.000um, trunk=1320.480um, leaf=1174.320um, total=2494.800um
[11/27 18:45:07     23s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[11/27 18:45:07     23s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/27 18:45:07     23s]       Trunk : target=0.886ns count=2 avg=0.077ns sd=0.109ns min=0.000ns max=0.154ns {2 <= 0.532ns, 0 <= 0.709ns, 0 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:07     23s]       Leaf  : target=0.886ns count=18 avg=0.637ns sd=0.119ns min=0.413ns max=0.806ns {3 <= 0.532ns, 7 <= 0.709ns, 7 <= 0.797ns, 1 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:07     23s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[11/27 18:45:07     23s]        Bufs: BUFX1: 18 
[11/27 18:45:07     23s]      Logics: pad_in: 1 
[11/27 18:45:07     23s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 18330805920527883928 3435017737320972517
[11/27 18:45:07     23s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/27 18:45:07     23s]       delay calculator: calls=2963, total_wall_time=0.077s, mean_wall_time=0.026ms
[11/27 18:45:07     23s]       legalizer: calls=230, total_wall_time=0.002s, mean_wall_time=0.009ms
[11/27 18:45:07     23s]       steiner router: calls=2983, total_wall_time=0.032s, mean_wall_time=0.011ms
[11/27 18:45:07     23s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/27 18:45:07     23s]       skew_group clk/constraint: insertion delay [min=0.593, max=0.822, avg=0.736, sd=0.067], skew [0.230 vs 0.221*], 91.9% {0.593, 0.814} (wid=0.056 ws=0.017) (gid=0.767 gs=0.223)
[11/27 18:45:07     23s]           min path sink: chip_clock_seconds_reg[2]/CLK
[11/27 18:45:07     23s]           max path sink: chip_displayer/display_m1_reg[2]/CLK
[11/27 18:45:07     23s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/27 18:45:07     23s]       skew_group clk/constraint: insertion delay [min=0.593, max=0.822, avg=0.736, sd=0.067], skew [0.230 vs 0.221*], 91.9% {0.593, 0.814} (wid=0.056 ws=0.017) (gid=0.767 gs=0.223)
[11/27 18:45:07     23s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/27 18:45:07     23s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:07     23s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:07     23s]   Stage::Insertion Delay Reduction...
[11/27 18:45:07     23s]   Removing unnecessary root buffering...
[11/27 18:45:07     23s]     Clock DAG hash before 'Removing unnecessary root buffering': 18330805920527883928 3435017737320972517
[11/27 18:45:07     23s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[11/27 18:45:07     23s]       delay calculator: calls=2963, total_wall_time=0.077s, mean_wall_time=0.026ms
[11/27 18:45:07     23s]       legalizer: calls=230, total_wall_time=0.002s, mean_wall_time=0.009ms
[11/27 18:45:07     23s]       steiner router: calls=2983, total_wall_time=0.032s, mean_wall_time=0.011ms
[11/27 18:45:07     23s]     Clock DAG stats after 'Removing unnecessary root buffering':
[11/27 18:45:07     23s]       cell counts      : b=18, i=0, icg=0, dcg=0, l=1, total=19
[11/27 18:45:07     23s]       sink counts      : regular=99, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=99
[11/27 18:45:07     23s]       misc counts      : r=1, pp=0
[11/27 18:45:07     23s]       cell areas       : b=197.568um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=21185.568um^2
[11/27 18:45:07     23s]       cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.040pF
[11/27 18:45:07     23s]       sink capacitance : total=0.321pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[11/27 18:45:07     23s]       wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.196pF, total=0.396pF
[11/27 18:45:07     23s]       wire lengths     : top=0.000um, trunk=1520.140um, leaf=1347.618um, total=2867.758um
[11/27 18:45:07     23s]       hp wire lengths  : top=0.000um, trunk=1320.480um, leaf=1174.320um, total=2494.800um
[11/27 18:45:07     23s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[11/27 18:45:07     23s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[11/27 18:45:07     23s]       Trunk : target=0.886ns count=2 avg=0.077ns sd=0.109ns min=0.000ns max=0.154ns {2 <= 0.532ns, 0 <= 0.709ns, 0 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:07     23s]       Leaf  : target=0.886ns count=18 avg=0.637ns sd=0.119ns min=0.413ns max=0.806ns {3 <= 0.532ns, 7 <= 0.709ns, 7 <= 0.797ns, 1 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:07     23s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[11/27 18:45:07     23s]        Bufs: BUFX1: 18 
[11/27 18:45:07     23s]      Logics: pad_in: 1 
[11/27 18:45:07     23s]     Clock DAG hash after 'Removing unnecessary root buffering': 18330805920527883928 3435017737320972517
[11/27 18:45:07     23s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[11/27 18:45:07     23s]       delay calculator: calls=2963, total_wall_time=0.077s, mean_wall_time=0.026ms
[11/27 18:45:07     23s]       legalizer: calls=230, total_wall_time=0.002s, mean_wall_time=0.009ms
[11/27 18:45:07     23s]       steiner router: calls=2983, total_wall_time=0.032s, mean_wall_time=0.011ms
[11/27 18:45:07     23s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[11/27 18:45:07     23s]       skew_group clk/constraint: insertion delay [min=0.593, max=0.822], skew [0.230 vs 0.221*]
[11/27 18:45:07     23s]           min path sink: chip_clock_seconds_reg[2]/CLK
[11/27 18:45:07     23s]           max path sink: chip_displayer/display_m1_reg[2]/CLK
[11/27 18:45:07     23s]     Skew group summary after 'Removing unnecessary root buffering':
[11/27 18:45:07     23s]       skew_group clk/constraint: insertion delay [min=0.593, max=0.822], skew [0.230 vs 0.221*]
[11/27 18:45:07     23s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/27 18:45:07     23s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:07     23s]   Removing unconstrained drivers...
[11/27 18:45:07     23s]     Clock DAG hash before 'Removing unconstrained drivers': 18330805920527883928 3435017737320972517
[11/27 18:45:07     23s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[11/27 18:45:07     23s]       delay calculator: calls=2963, total_wall_time=0.077s, mean_wall_time=0.026ms
[11/27 18:45:07     23s]       legalizer: calls=230, total_wall_time=0.002s, mean_wall_time=0.009ms
[11/27 18:45:07     23s]       steiner router: calls=2983, total_wall_time=0.032s, mean_wall_time=0.011ms
[11/27 18:45:07     23s]     Clock DAG stats after 'Removing unconstrained drivers':
[11/27 18:45:07     23s]       cell counts      : b=18, i=0, icg=0, dcg=0, l=1, total=19
[11/27 18:45:07     23s]       sink counts      : regular=99, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=99
[11/27 18:45:07     23s]       misc counts      : r=1, pp=0
[11/27 18:45:07     23s]       cell areas       : b=197.568um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=21185.568um^2
[11/27 18:45:07     23s]       cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.040pF
[11/27 18:45:07     23s]       sink capacitance : total=0.321pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[11/27 18:45:07     23s]       wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.196pF, total=0.396pF
[11/27 18:45:07     23s]       wire lengths     : top=0.000um, trunk=1520.140um, leaf=1347.618um, total=2867.758um
[11/27 18:45:07     23s]       hp wire lengths  : top=0.000um, trunk=1320.480um, leaf=1174.320um, total=2494.800um
[11/27 18:45:07     23s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[11/27 18:45:07     23s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[11/27 18:45:07     23s]       Trunk : target=0.886ns count=2 avg=0.077ns sd=0.109ns min=0.000ns max=0.154ns {2 <= 0.532ns, 0 <= 0.709ns, 0 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:07     23s]       Leaf  : target=0.886ns count=18 avg=0.637ns sd=0.119ns min=0.413ns max=0.806ns {3 <= 0.532ns, 7 <= 0.709ns, 7 <= 0.797ns, 1 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:07     23s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[11/27 18:45:07     23s]        Bufs: BUFX1: 18 
[11/27 18:45:07     23s]      Logics: pad_in: 1 
[11/27 18:45:07     23s]     Clock DAG hash after 'Removing unconstrained drivers': 18330805920527883928 3435017737320972517
[11/27 18:45:07     23s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[11/27 18:45:07     23s]       delay calculator: calls=2963, total_wall_time=0.077s, mean_wall_time=0.026ms
[11/27 18:45:07     23s]       legalizer: calls=230, total_wall_time=0.002s, mean_wall_time=0.009ms
[11/27 18:45:07     23s]       steiner router: calls=2983, total_wall_time=0.032s, mean_wall_time=0.011ms
[11/27 18:45:07     23s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[11/27 18:45:07     23s]       skew_group clk/constraint: insertion delay [min=0.593, max=0.822], skew [0.230 vs 0.221*]
[11/27 18:45:07     23s]           min path sink: chip_clock_seconds_reg[2]/CLK
[11/27 18:45:07     23s]           max path sink: chip_displayer/display_m1_reg[2]/CLK
[11/27 18:45:07     23s]     Skew group summary after 'Removing unconstrained drivers':
[11/27 18:45:07     23s]       skew_group clk/constraint: insertion delay [min=0.593, max=0.822], skew [0.230 vs 0.221*]
[11/27 18:45:07     23s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/27 18:45:07     23s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:07     23s]   Reducing insertion delay 1...
[11/27 18:45:07     23s]     Clock DAG hash before 'Reducing insertion delay 1': 18330805920527883928 3435017737320972517
[11/27 18:45:07     23s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[11/27 18:45:07     23s]       delay calculator: calls=2963, total_wall_time=0.077s, mean_wall_time=0.026ms
[11/27 18:45:07     23s]       legalizer: calls=230, total_wall_time=0.002s, mean_wall_time=0.009ms
[11/27 18:45:07     23s]       steiner router: calls=2983, total_wall_time=0.032s, mean_wall_time=0.011ms
[11/27 18:45:07     23s]     Clock DAG stats after 'Reducing insertion delay 1':
[11/27 18:45:07     23s]       cell counts      : b=18, i=0, icg=0, dcg=0, l=1, total=19
[11/27 18:45:07     23s]       sink counts      : regular=99, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=99
[11/27 18:45:07     23s]       misc counts      : r=1, pp=0
[11/27 18:45:07     23s]       cell areas       : b=197.568um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=21185.568um^2
[11/27 18:45:07     23s]       cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.040pF
[11/27 18:45:07     23s]       sink capacitance : total=0.321pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[11/27 18:45:07     23s]       wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.196pF, total=0.396pF
[11/27 18:45:07     23s]       wire lengths     : top=0.000um, trunk=1520.140um, leaf=1347.618um, total=2867.758um
[11/27 18:45:07     23s]       hp wire lengths  : top=0.000um, trunk=1320.480um, leaf=1174.320um, total=2494.800um
[11/27 18:45:07     23s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[11/27 18:45:07     23s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[11/27 18:45:07     23s]       Trunk : target=0.886ns count=2 avg=0.077ns sd=0.109ns min=0.000ns max=0.154ns {2 <= 0.532ns, 0 <= 0.709ns, 0 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:07     23s]       Leaf  : target=0.886ns count=18 avg=0.637ns sd=0.119ns min=0.413ns max=0.806ns {3 <= 0.532ns, 7 <= 0.709ns, 7 <= 0.797ns, 1 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:07     23s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[11/27 18:45:07     23s]        Bufs: BUFX1: 18 
[11/27 18:45:07     23s]      Logics: pad_in: 1 
[11/27 18:45:07     23s]     Clock DAG hash after 'Reducing insertion delay 1': 18330805920527883928 3435017737320972517
[11/27 18:45:07     23s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[11/27 18:45:07     23s]       delay calculator: calls=3002, total_wall_time=0.077s, mean_wall_time=0.026ms
[11/27 18:45:07     23s]       legalizer: calls=231, total_wall_time=0.002s, mean_wall_time=0.009ms
[11/27 18:45:07     23s]       steiner router: calls=2986, total_wall_time=0.033s, mean_wall_time=0.011ms
[11/27 18:45:07     23s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[11/27 18:45:07     23s]       skew_group clk/constraint: insertion delay [min=0.593, max=0.822], skew [0.230 vs 0.221*]
[11/27 18:45:07     23s]           min path sink: chip_clock_seconds_reg[2]/CLK
[11/27 18:45:07     23s]           max path sink: chip_displayer/display_m1_reg[2]/CLK
[11/27 18:45:07     23s]     Skew group summary after 'Reducing insertion delay 1':
[11/27 18:45:07     23s]       skew_group clk/constraint: insertion delay [min=0.593, max=0.822], skew [0.230 vs 0.221*]
[11/27 18:45:07     23s]     Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/27 18:45:07     23s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:07     23s]   Removing longest path buffering...
[11/27 18:45:07     23s]     Clock DAG hash before 'Removing longest path buffering': 18330805920527883928 3435017737320972517
[11/27 18:45:07     23s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[11/27 18:45:07     23s]       delay calculator: calls=3002, total_wall_time=0.077s, mean_wall_time=0.026ms
[11/27 18:45:07     23s]       legalizer: calls=231, total_wall_time=0.002s, mean_wall_time=0.009ms
[11/27 18:45:07     23s]       steiner router: calls=2986, total_wall_time=0.033s, mean_wall_time=0.011ms
[11/27 18:45:07     23s]     Clock DAG stats after 'Removing longest path buffering':
[11/27 18:45:07     23s]       cell counts      : b=18, i=0, icg=0, dcg=0, l=1, total=19
[11/27 18:45:07     23s]       sink counts      : regular=99, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=99
[11/27 18:45:07     23s]       misc counts      : r=1, pp=0
[11/27 18:45:07     23s]       cell areas       : b=197.568um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=21185.568um^2
[11/27 18:45:07     23s]       cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.040pF
[11/27 18:45:07     23s]       sink capacitance : total=0.321pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[11/27 18:45:07     23s]       wire capacitance : top=0.000pF, trunk=0.200pF, leaf=0.196pF, total=0.396pF
[11/27 18:45:07     23s]       wire lengths     : top=0.000um, trunk=1520.140um, leaf=1347.618um, total=2867.758um
[11/27 18:45:07     23s]       hp wire lengths  : top=0.000um, trunk=1320.480um, leaf=1174.320um, total=2494.800um
[11/27 18:45:07     23s]     Clock DAG net violations after 'Removing longest path buffering': none
[11/27 18:45:07     23s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[11/27 18:45:07     23s]       Trunk : target=0.886ns count=2 avg=0.077ns sd=0.109ns min=0.000ns max=0.154ns {2 <= 0.532ns, 0 <= 0.709ns, 0 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:07     23s]       Leaf  : target=0.886ns count=18 avg=0.637ns sd=0.119ns min=0.413ns max=0.806ns {3 <= 0.532ns, 7 <= 0.709ns, 7 <= 0.797ns, 1 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:07     23s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[11/27 18:45:07     23s]        Bufs: BUFX1: 18 
[11/27 18:45:07     23s]      Logics: pad_in: 1 
[11/27 18:45:07     23s]     Clock DAG hash after 'Removing longest path buffering': 18330805920527883928 3435017737320972517
[11/27 18:45:07     23s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[11/27 18:45:07     23s]       delay calculator: calls=3002, total_wall_time=0.077s, mean_wall_time=0.026ms
[11/27 18:45:07     23s]       legalizer: calls=231, total_wall_time=0.002s, mean_wall_time=0.009ms
[11/27 18:45:07     23s]       steiner router: calls=2986, total_wall_time=0.033s, mean_wall_time=0.011ms
[11/27 18:45:07     23s]     Primary reporting skew groups after 'Removing longest path buffering':
[11/27 18:45:07     23s]       skew_group clk/constraint: insertion delay [min=0.593, max=0.822], skew [0.230 vs 0.221*]
[11/27 18:45:07     23s]           min path sink: chip_clock_seconds_reg[2]/CLK
[11/27 18:45:07     23s]           max path sink: chip_displayer/display_m1_reg[2]/CLK
[11/27 18:45:07     23s]     Skew group summary after 'Removing longest path buffering':
[11/27 18:45:07     23s]       skew_group clk/constraint: insertion delay [min=0.593, max=0.822], skew [0.230 vs 0.221*]
[11/27 18:45:07     23s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/27 18:45:07     23s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:07     23s]   Reducing insertion delay 2...
[11/27 18:45:07     23s]     Clock DAG hash before 'Reducing insertion delay 2': 18330805920527883928 3435017737320972517
[11/27 18:45:07     23s]     CTS services accumulated run-time stats before 'Reducing insertion delay 2':
[11/27 18:45:07     23s]       delay calculator: calls=3002, total_wall_time=0.077s, mean_wall_time=0.026ms
[11/27 18:45:07     23s]       legalizer: calls=231, total_wall_time=0.002s, mean_wall_time=0.009ms
[11/27 18:45:07     23s]       steiner router: calls=2986, total_wall_time=0.033s, mean_wall_time=0.011ms
[11/27 18:45:07     23s]     Path optimization required 96 stage delay updates 
[11/27 18:45:07     23s]     Clock DAG stats after 'Reducing insertion delay 2':
[11/27 18:45:07     23s]       cell counts      : b=18, i=0, icg=0, dcg=0, l=1, total=19
[11/27 18:45:07     23s]       sink counts      : regular=99, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=99
[11/27 18:45:07     23s]       misc counts      : r=1, pp=0
[11/27 18:45:07     23s]       cell areas       : b=197.568um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=21185.568um^2
[11/27 18:45:07     23s]       cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.040pF
[11/27 18:45:07     23s]       sink capacitance : total=0.321pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[11/27 18:45:07     23s]       wire capacitance : top=0.000pF, trunk=0.199pF, leaf=0.196pF, total=0.395pF
[11/27 18:45:07     23s]       wire lengths     : top=0.000um, trunk=1514.540um, leaf=1341.738um, total=2856.278um
[11/27 18:45:07     23s]       hp wire lengths  : top=0.000um, trunk=1320.480um, leaf=1174.320um, total=2494.800um
[11/27 18:45:07     23s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[11/27 18:45:07     23s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[11/27 18:45:07     23s]       Trunk : target=0.886ns count=2 avg=0.077ns sd=0.109ns min=0.000ns max=0.154ns {2 <= 0.532ns, 0 <= 0.709ns, 0 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:07     23s]       Leaf  : target=0.886ns count=18 avg=0.636ns sd=0.118ns min=0.413ns max=0.790ns {3 <= 0.532ns, 7 <= 0.709ns, 8 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:07     23s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[11/27 18:45:07     23s]        Bufs: BUFX1: 18 
[11/27 18:45:07     23s]      Logics: pad_in: 1 
[11/27 18:45:07     23s]     Clock DAG hash after 'Reducing insertion delay 2': 9740126084385783031 2033182213372352818
[11/27 18:45:07     23s]     CTS services accumulated run-time stats after 'Reducing insertion delay 2':
[11/27 18:45:07     23s]       delay calculator: calls=3487, total_wall_time=0.087s, mean_wall_time=0.025ms
[11/27 18:45:07     23s]       legalizer: calls=271, total_wall_time=0.002s, mean_wall_time=0.009ms
[11/27 18:45:07     23s]       steiner router: calls=3082, total_wall_time=0.046s, mean_wall_time=0.015ms
[11/27 18:45:07     23s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[11/27 18:45:07     23s]       skew_group clk/constraint: insertion delay [min=0.593, max=0.814, avg=0.735, sd=0.066], skew [0.221 vs 0.221], 100% {0.593, 0.814} (wid=0.056 ws=0.017) (gid=0.759 gs=0.214)
[11/27 18:45:07     23s]           min path sink: chip_clock_seconds_reg[2]/CLK
[11/27 18:45:07     23s]           max path sink: chip_displayer/display_s1_reg[4]/CLK
[11/27 18:45:07     23s]     Skew group summary after 'Reducing insertion delay 2':
[11/27 18:45:07     23s]       skew_group clk/constraint: insertion delay [min=0.593, max=0.814, avg=0.735, sd=0.066], skew [0.221 vs 0.221], 100% {0.593, 0.814} (wid=0.056 ws=0.017) (gid=0.759 gs=0.214)
[11/27 18:45:07     23s]     Legalizer API calls during this step: 40 succeeded with high effort: 40 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/27 18:45:07     23s]   Reducing insertion delay 2 done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/27 18:45:07     23s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/27 18:45:07     23s]   CCOpt::Phase::Construction done. (took cpu=0:00:00.7 real=0:00:00.6)
[11/27 18:45:07     23s]   CCOpt::Phase::Implementation...
[11/27 18:45:07     23s]   Stage::Reducing Power...
[11/27 18:45:07     23s]   Improving clock tree routing...
[11/27 18:45:07     23s]     Clock DAG hash before 'Improving clock tree routing': 9740126084385783031 2033182213372352818
[11/27 18:45:07     23s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[11/27 18:45:07     23s]       delay calculator: calls=3487, total_wall_time=0.087s, mean_wall_time=0.025ms
[11/27 18:45:07     23s]       legalizer: calls=271, total_wall_time=0.002s, mean_wall_time=0.009ms
[11/27 18:45:07     23s]       steiner router: calls=3082, total_wall_time=0.046s, mean_wall_time=0.015ms
[11/27 18:45:07     23s]     Iteration 1...
[11/27 18:45:07     23s]     Iteration 1 done.
[11/27 18:45:07     23s]     Clock DAG stats after 'Improving clock tree routing':
[11/27 18:45:07     23s]       cell counts      : b=18, i=0, icg=0, dcg=0, l=1, total=19
[11/27 18:45:07     23s]       sink counts      : regular=99, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=99
[11/27 18:45:07     23s]       misc counts      : r=1, pp=0
[11/27 18:45:07     23s]       cell areas       : b=197.568um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=21185.568um^2
[11/27 18:45:07     23s]       cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.040pF
[11/27 18:45:07     23s]       sink capacitance : total=0.321pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[11/27 18:45:07     23s]       wire capacitance : top=0.000pF, trunk=0.199pF, leaf=0.196pF, total=0.395pF
[11/27 18:45:07     23s]       wire lengths     : top=0.000um, trunk=1514.540um, leaf=1341.738um, total=2856.278um
[11/27 18:45:07     23s]       hp wire lengths  : top=0.000um, trunk=1320.480um, leaf=1174.320um, total=2494.800um
[11/27 18:45:07     23s]     Clock DAG net violations after 'Improving clock tree routing': none
[11/27 18:45:07     23s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[11/27 18:45:07     23s]       Trunk : target=0.886ns count=2 avg=0.077ns sd=0.109ns min=0.000ns max=0.154ns {2 <= 0.532ns, 0 <= 0.709ns, 0 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:07     23s]       Leaf  : target=0.886ns count=18 avg=0.636ns sd=0.118ns min=0.413ns max=0.790ns {3 <= 0.532ns, 7 <= 0.709ns, 8 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:07     23s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[11/27 18:45:07     23s]        Bufs: BUFX1: 18 
[11/27 18:45:07     23s]      Logics: pad_in: 1 
[11/27 18:45:07     23s]     Clock DAG hash after 'Improving clock tree routing': 9740126084385783031 2033182213372352818
[11/27 18:45:07     23s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[11/27 18:45:07     23s]       delay calculator: calls=3487, total_wall_time=0.087s, mean_wall_time=0.025ms
[11/27 18:45:07     23s]       legalizer: calls=271, total_wall_time=0.002s, mean_wall_time=0.009ms
[11/27 18:45:07     23s]       steiner router: calls=3082, total_wall_time=0.046s, mean_wall_time=0.015ms
[11/27 18:45:07     23s]     Primary reporting skew groups after 'Improving clock tree routing':
[11/27 18:45:07     23s]       skew_group clk/constraint: insertion delay [min=0.593, max=0.814], skew [0.221 vs 0.221]
[11/27 18:45:07     23s]           min path sink: chip_clock_seconds_reg[2]/CLK
[11/27 18:45:07     23s]           max path sink: chip_displayer/display_s1_reg[4]/CLK
[11/27 18:45:07     23s]     Skew group summary after 'Improving clock tree routing':
[11/27 18:45:07     23s]       skew_group clk/constraint: insertion delay [min=0.593, max=0.814], skew [0.221 vs 0.221]
[11/27 18:45:07     23s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/27 18:45:07     23s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:07     23s]   Reducing clock tree power 1...
[11/27 18:45:07     23s]     Clock DAG hash before 'Reducing clock tree power 1': 9740126084385783031 2033182213372352818
[11/27 18:45:07     23s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[11/27 18:45:07     23s]       delay calculator: calls=3487, total_wall_time=0.087s, mean_wall_time=0.025ms
[11/27 18:45:07     23s]       legalizer: calls=271, total_wall_time=0.002s, mean_wall_time=0.009ms
[11/27 18:45:07     23s]       steiner router: calls=3082, total_wall_time=0.046s, mean_wall_time=0.015ms
[11/27 18:45:07     23s]     Resizing gates: 
[11/27 18:45:07     23s]     Legalizer releasing space for clock trees
[11/27 18:45:07     23s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/27 18:45:07     23s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/27 18:45:07     23s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:07     23s]     100% 
[11/27 18:45:07     23s]     Clock DAG stats after 'Reducing clock tree power 1':
[11/27 18:45:07     23s]       cell counts      : b=18, i=0, icg=0, dcg=0, l=1, total=19
[11/27 18:45:07     23s]       sink counts      : regular=99, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=99
[11/27 18:45:07     23s]       misc counts      : r=1, pp=0
[11/27 18:45:07     23s]       cell areas       : b=197.568um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=21185.568um^2
[11/27 18:45:07     23s]       cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.040pF
[11/27 18:45:07     23s]       sink capacitance : total=0.321pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[11/27 18:45:07     23s]       wire capacitance : top=0.000pF, trunk=0.199pF, leaf=0.196pF, total=0.395pF
[11/27 18:45:07     23s]       wire lengths     : top=0.000um, trunk=1514.540um, leaf=1341.738um, total=2856.278um
[11/27 18:45:07     23s]       hp wire lengths  : top=0.000um, trunk=1320.480um, leaf=1174.320um, total=2494.800um
[11/27 18:45:07     23s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[11/27 18:45:07     23s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[11/27 18:45:07     23s]       Trunk : target=0.886ns count=2 avg=0.077ns sd=0.109ns min=0.000ns max=0.154ns {2 <= 0.532ns, 0 <= 0.709ns, 0 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:07     23s]       Leaf  : target=0.886ns count=18 avg=0.636ns sd=0.118ns min=0.413ns max=0.790ns {3 <= 0.532ns, 7 <= 0.709ns, 8 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:07     23s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[11/27 18:45:07     23s]        Bufs: BUFX1: 18 
[11/27 18:45:07     23s]      Logics: pad_in: 1 
[11/27 18:45:07     23s]     Clock DAG hash after 'Reducing clock tree power 1': 9740126084385783031 2033182213372352818
[11/27 18:45:07     23s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[11/27 18:45:07     23s]       delay calculator: calls=3505, total_wall_time=0.087s, mean_wall_time=0.025ms
[11/27 18:45:07     23s]       legalizer: calls=307, total_wall_time=0.003s, mean_wall_time=0.009ms
[11/27 18:45:07     23s]       steiner router: calls=3082, total_wall_time=0.046s, mean_wall_time=0.015ms
[11/27 18:45:07     23s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[11/27 18:45:07     23s]       skew_group clk/constraint: insertion delay [min=0.593, max=0.814], skew [0.221 vs 0.221]
[11/27 18:45:07     23s]           min path sink: chip_clock_seconds_reg[2]/CLK
[11/27 18:45:07     23s]           max path sink: chip_displayer/display_s1_reg[4]/CLK
[11/27 18:45:07     23s]     Skew group summary after 'Reducing clock tree power 1':
[11/27 18:45:07     23s]       skew_group clk/constraint: insertion delay [min=0.593, max=0.814], skew [0.221 vs 0.221]
[11/27 18:45:07     23s]     Legalizer API calls during this step: 36 succeeded with high effort: 36 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/27 18:45:07     23s]   Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:07     23s]   Reducing clock tree power 2...
[11/27 18:45:07     23s]     Clock DAG hash before 'Reducing clock tree power 2': 9740126084385783031 2033182213372352818
[11/27 18:45:07     23s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[11/27 18:45:07     23s]       delay calculator: calls=3505, total_wall_time=0.087s, mean_wall_time=0.025ms
[11/27 18:45:07     23s]       legalizer: calls=307, total_wall_time=0.003s, mean_wall_time=0.009ms
[11/27 18:45:07     23s]       steiner router: calls=3082, total_wall_time=0.046s, mean_wall_time=0.015ms
[11/27 18:45:07     23s]     Path optimization required 0 stage delay updates 
[11/27 18:45:07     23s]     Clock DAG stats after 'Reducing clock tree power 2':
[11/27 18:45:07     23s]       cell counts      : b=18, i=0, icg=0, dcg=0, l=1, total=19
[11/27 18:45:07     23s]       sink counts      : regular=99, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=99
[11/27 18:45:07     23s]       misc counts      : r=1, pp=0
[11/27 18:45:07     23s]       cell areas       : b=197.568um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=21185.568um^2
[11/27 18:45:07     23s]       cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.040pF
[11/27 18:45:07     23s]       sink capacitance : total=0.321pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[11/27 18:45:07     23s]       wire capacitance : top=0.000pF, trunk=0.199pF, leaf=0.196pF, total=0.395pF
[11/27 18:45:07     23s]       wire lengths     : top=0.000um, trunk=1514.540um, leaf=1341.738um, total=2856.278um
[11/27 18:45:07     23s]       hp wire lengths  : top=0.000um, trunk=1320.480um, leaf=1174.320um, total=2494.800um
[11/27 18:45:07     23s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[11/27 18:45:07     23s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[11/27 18:45:07     23s]       Trunk : target=0.886ns count=2 avg=0.077ns sd=0.109ns min=0.000ns max=0.154ns {2 <= 0.532ns, 0 <= 0.709ns, 0 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:07     23s]       Leaf  : target=0.886ns count=18 avg=0.636ns sd=0.118ns min=0.413ns max=0.790ns {3 <= 0.532ns, 7 <= 0.709ns, 8 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:07     23s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[11/27 18:45:07     23s]        Bufs: BUFX1: 18 
[11/27 18:45:07     23s]      Logics: pad_in: 1 
[11/27 18:45:07     23s]     Clock DAG hash after 'Reducing clock tree power 2': 9740126084385783031 2033182213372352818
[11/27 18:45:07     23s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[11/27 18:45:07     23s]       delay calculator: calls=3505, total_wall_time=0.087s, mean_wall_time=0.025ms
[11/27 18:45:07     23s]       legalizer: calls=307, total_wall_time=0.003s, mean_wall_time=0.009ms
[11/27 18:45:07     23s]       steiner router: calls=3082, total_wall_time=0.046s, mean_wall_time=0.015ms
[11/27 18:45:07     23s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[11/27 18:45:07     23s]       skew_group clk/constraint: insertion delay [min=0.593, max=0.814, avg=0.735, sd=0.066], skew [0.221 vs 0.221], 100% {0.593, 0.814} (wid=0.056 ws=0.017) (gid=0.759 gs=0.214)
[11/27 18:45:07     23s]           min path sink: chip_clock_seconds_reg[2]/CLK
[11/27 18:45:07     23s]           max path sink: chip_displayer/display_s1_reg[4]/CLK
[11/27 18:45:07     23s]     Skew group summary after 'Reducing clock tree power 2':
[11/27 18:45:07     23s]       skew_group clk/constraint: insertion delay [min=0.593, max=0.814, avg=0.735, sd=0.066], skew [0.221 vs 0.221], 100% {0.593, 0.814} (wid=0.056 ws=0.017) (gid=0.759 gs=0.214)
[11/27 18:45:07     23s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/27 18:45:07     23s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:07     23s]   Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:07     23s]   Stage::Balancing...
[11/27 18:45:07     23s]   Approximately balancing fragments step...
[11/27 18:45:07     23s]     Clock DAG hash before 'Approximately balancing fragments step': 9740126084385783031 2033182213372352818
[11/27 18:45:07     23s]     CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[11/27 18:45:07     23s]       delay calculator: calls=3505, total_wall_time=0.087s, mean_wall_time=0.025ms
[11/27 18:45:07     23s]       legalizer: calls=307, total_wall_time=0.003s, mean_wall_time=0.009ms
[11/27 18:45:07     23s]       steiner router: calls=3082, total_wall_time=0.046s, mean_wall_time=0.015ms
[11/27 18:45:07     23s]     Resolve constraints - Approximately balancing fragments...
[11/27 18:45:07     23s]     Resolving skew group constraints...
[11/27 18:45:07     23s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[11/27 18:45:07     23s]     Resolving skew group constraints done.
[11/27 18:45:07     23s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:07     23s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[11/27 18:45:07     23s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[11/27 18:45:07     23s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:07     23s]     Approximately balancing fragments...
[11/27 18:45:07     23s]       Moving gates to improve sub-tree skew...
[11/27 18:45:07     23s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 9740126084385783031 2033182213372352818
[11/27 18:45:07     23s]         CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[11/27 18:45:07     23s]           delay calculator: calls=3533, total_wall_time=0.088s, mean_wall_time=0.025ms
[11/27 18:45:07     23s]           legalizer: calls=307, total_wall_time=0.003s, mean_wall_time=0.009ms
[11/27 18:45:07     23s]           steiner router: calls=3110, total_wall_time=0.047s, mean_wall_time=0.015ms
[11/27 18:45:07     23s]         Tried: 21 Succeeded: 0
[11/27 18:45:07     23s]         Topology Tried: 0 Succeeded: 0
[11/27 18:45:07     23s]         0 Succeeded with SS ratio
[11/27 18:45:07     23s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[11/27 18:45:07     23s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[11/27 18:45:07     23s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[11/27 18:45:07     23s]           cell counts      : b=18, i=0, icg=0, dcg=0, l=1, total=19
[11/27 18:45:07     23s]           sink counts      : regular=99, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=99
[11/27 18:45:07     23s]           misc counts      : r=1, pp=0
[11/27 18:45:07     23s]           cell areas       : b=197.568um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=21185.568um^2
[11/27 18:45:07     23s]           cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.040pF
[11/27 18:45:07     23s]           sink capacitance : total=0.321pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[11/27 18:45:07     23s]           wire capacitance : top=0.000pF, trunk=0.199pF, leaf=0.196pF, total=0.395pF
[11/27 18:45:07     23s]           wire lengths     : top=0.000um, trunk=1514.540um, leaf=1341.738um, total=2856.278um
[11/27 18:45:07     23s]           hp wire lengths  : top=0.000um, trunk=1320.480um, leaf=1174.320um, total=2494.800um
[11/27 18:45:07     23s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[11/27 18:45:07     23s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[11/27 18:45:07     23s]           Trunk : target=0.886ns count=2 avg=0.077ns sd=0.109ns min=0.000ns max=0.154ns {2 <= 0.532ns, 0 <= 0.709ns, 0 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:07     23s]           Leaf  : target=0.886ns count=18 avg=0.636ns sd=0.118ns min=0.413ns max=0.790ns {3 <= 0.532ns, 7 <= 0.709ns, 8 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:07     23s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[11/27 18:45:07     23s]            Bufs: BUFX1: 18 
[11/27 18:45:07     23s]          Logics: pad_in: 1 
[11/27 18:45:07     23s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 9740126084385783031 2033182213372352818
[11/27 18:45:07     23s]         CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[11/27 18:45:07     23s]           delay calculator: calls=3533, total_wall_time=0.088s, mean_wall_time=0.025ms
[11/27 18:45:07     23s]           legalizer: calls=307, total_wall_time=0.003s, mean_wall_time=0.009ms
[11/27 18:45:07     23s]           steiner router: calls=3110, total_wall_time=0.047s, mean_wall_time=0.015ms
[11/27 18:45:07     23s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/27 18:45:07     23s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:07     23s]       Approximately balancing fragments bottom up...
[11/27 18:45:07     23s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 9740126084385783031 2033182213372352818
[11/27 18:45:07     23s]         CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[11/27 18:45:07     23s]           delay calculator: calls=3533, total_wall_time=0.088s, mean_wall_time=0.025ms
[11/27 18:45:07     23s]           legalizer: calls=307, total_wall_time=0.003s, mean_wall_time=0.009ms
[11/27 18:45:07     23s]           steiner router: calls=3110, total_wall_time=0.047s, mean_wall_time=0.015ms
[11/27 18:45:07     23s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[11/27 18:45:07     23s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[11/27 18:45:07     23s]           cell counts      : b=18, i=0, icg=0, dcg=0, l=1, total=19
[11/27 18:45:07     23s]           sink counts      : regular=99, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=99
[11/27 18:45:07     23s]           misc counts      : r=1, pp=0
[11/27 18:45:07     23s]           cell areas       : b=197.568um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=21185.568um^2
[11/27 18:45:07     23s]           cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.040pF
[11/27 18:45:07     23s]           sink capacitance : total=0.321pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[11/27 18:45:07     23s]           wire capacitance : top=0.000pF, trunk=0.199pF, leaf=0.196pF, total=0.395pF
[11/27 18:45:07     23s]           wire lengths     : top=0.000um, trunk=1514.540um, leaf=1341.738um, total=2856.278um
[11/27 18:45:07     23s]           hp wire lengths  : top=0.000um, trunk=1320.480um, leaf=1174.320um, total=2494.800um
[11/27 18:45:07     23s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[11/27 18:45:07     23s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[11/27 18:45:07     23s]           Trunk : target=0.886ns count=2 avg=0.077ns sd=0.109ns min=0.000ns max=0.154ns {2 <= 0.532ns, 0 <= 0.709ns, 0 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:07     23s]           Leaf  : target=0.886ns count=18 avg=0.636ns sd=0.118ns min=0.413ns max=0.790ns {3 <= 0.532ns, 7 <= 0.709ns, 8 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:07     23s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[11/27 18:45:07     23s]            Bufs: BUFX1: 18 
[11/27 18:45:07     23s]          Logics: pad_in: 1 
[11/27 18:45:07     23s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 9740126084385783031 2033182213372352818
[11/27 18:45:07     23s]         CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[11/27 18:45:07     23s]           delay calculator: calls=3551, total_wall_time=0.088s, mean_wall_time=0.025ms
[11/27 18:45:07     23s]           legalizer: calls=307, total_wall_time=0.003s, mean_wall_time=0.009ms
[11/27 18:45:07     23s]           steiner router: calls=3110, total_wall_time=0.047s, mean_wall_time=0.015ms
[11/27 18:45:07     23s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/27 18:45:07     23s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:07     23s]       Approximately balancing fragments, wire and cell delays...
[11/27 18:45:07     23s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[11/27 18:45:07     23s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[11/27 18:45:07     23s]           cell counts      : b=18, i=0, icg=0, dcg=0, l=1, total=19
[11/27 18:45:07     23s]           sink counts      : regular=99, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=99
[11/27 18:45:07     23s]           misc counts      : r=1, pp=0
[11/27 18:45:07     23s]           cell areas       : b=197.568um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=21185.568um^2
[11/27 18:45:07     23s]           cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.040pF
[11/27 18:45:07     23s]           sink capacitance : total=0.321pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[11/27 18:45:07     23s]           wire capacitance : top=0.000pF, trunk=0.199pF, leaf=0.196pF, total=0.395pF
[11/27 18:45:07     23s]           wire lengths     : top=0.000um, trunk=1514.540um, leaf=1341.738um, total=2856.278um
[11/27 18:45:07     23s]           hp wire lengths  : top=0.000um, trunk=1320.480um, leaf=1174.320um, total=2494.800um
[11/27 18:45:07     23s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[11/27 18:45:07     23s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[11/27 18:45:07     23s]           Trunk : target=0.886ns count=2 avg=0.077ns sd=0.109ns min=0.000ns max=0.154ns {2 <= 0.532ns, 0 <= 0.709ns, 0 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:07     23s]           Leaf  : target=0.886ns count=18 avg=0.636ns sd=0.118ns min=0.413ns max=0.790ns {3 <= 0.532ns, 7 <= 0.709ns, 8 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:07     23s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[11/27 18:45:07     23s]            Bufs: BUFX1: 18 
[11/27 18:45:07     23s]          Logics: pad_in: 1 
[11/27 18:45:07     23s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 9740126084385783031 2033182213372352818
[11/27 18:45:07     23s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[11/27 18:45:07     23s]           delay calculator: calls=3551, total_wall_time=0.088s, mean_wall_time=0.025ms
[11/27 18:45:07     23s]           legalizer: calls=307, total_wall_time=0.003s, mean_wall_time=0.009ms
[11/27 18:45:07     23s]           steiner router: calls=3110, total_wall_time=0.047s, mean_wall_time=0.015ms
[11/27 18:45:07     23s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[11/27 18:45:07     23s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:07     23s]     Approximately balancing fragments done.
[11/27 18:45:07     23s]     Clock DAG stats after 'Approximately balancing fragments step':
[11/27 18:45:07     23s]       cell counts      : b=18, i=0, icg=0, dcg=0, l=1, total=19
[11/27 18:45:07     23s]       sink counts      : regular=99, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=99
[11/27 18:45:07     23s]       misc counts      : r=1, pp=0
[11/27 18:45:07     23s]       cell areas       : b=197.568um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=21185.568um^2
[11/27 18:45:07     23s]       cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.040pF
[11/27 18:45:07     23s]       sink capacitance : total=0.321pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[11/27 18:45:07     23s]       wire capacitance : top=0.000pF, trunk=0.199pF, leaf=0.196pF, total=0.395pF
[11/27 18:45:07     23s]       wire lengths     : top=0.000um, trunk=1514.540um, leaf=1341.738um, total=2856.278um
[11/27 18:45:07     23s]       hp wire lengths  : top=0.000um, trunk=1320.480um, leaf=1174.320um, total=2494.800um
[11/27 18:45:07     23s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[11/27 18:45:07     23s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[11/27 18:45:07     23s]       Trunk : target=0.886ns count=2 avg=0.077ns sd=0.109ns min=0.000ns max=0.154ns {2 <= 0.532ns, 0 <= 0.709ns, 0 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:07     23s]       Leaf  : target=0.886ns count=18 avg=0.636ns sd=0.118ns min=0.413ns max=0.790ns {3 <= 0.532ns, 7 <= 0.709ns, 8 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:07     23s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[11/27 18:45:07     23s]        Bufs: BUFX1: 18 
[11/27 18:45:07     23s]      Logics: pad_in: 1 
[11/27 18:45:07     23s]     Clock DAG hash after 'Approximately balancing fragments step': 9740126084385783031 2033182213372352818
[11/27 18:45:07     23s]     CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[11/27 18:45:07     23s]       delay calculator: calls=3551, total_wall_time=0.088s, mean_wall_time=0.025ms
[11/27 18:45:07     23s]       legalizer: calls=307, total_wall_time=0.003s, mean_wall_time=0.009ms
[11/27 18:45:07     23s]       steiner router: calls=3110, total_wall_time=0.047s, mean_wall_time=0.015ms
[11/27 18:45:07     23s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/27 18:45:07     23s]   Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:07     23s]   Clock DAG stats after Approximately balancing fragments:
[11/27 18:45:07     23s]     cell counts      : b=18, i=0, icg=0, dcg=0, l=1, total=19
[11/27 18:45:07     23s]     sink counts      : regular=99, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=99
[11/27 18:45:07     23s]     misc counts      : r=1, pp=0
[11/27 18:45:07     23s]     cell areas       : b=197.568um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=21185.568um^2
[11/27 18:45:07     23s]     cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.040pF
[11/27 18:45:07     23s]     sink capacitance : total=0.321pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[11/27 18:45:07     23s]     wire capacitance : top=0.000pF, trunk=0.199pF, leaf=0.196pF, total=0.395pF
[11/27 18:45:07     23s]     wire lengths     : top=0.000um, trunk=1514.540um, leaf=1341.738um, total=2856.278um
[11/27 18:45:07     23s]     hp wire lengths  : top=0.000um, trunk=1320.480um, leaf=1174.320um, total=2494.800um
[11/27 18:45:07     23s]   Clock DAG net violations after Approximately balancing fragments: none
[11/27 18:45:07     23s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[11/27 18:45:07     23s]     Trunk : target=0.886ns count=2 avg=0.077ns sd=0.109ns min=0.000ns max=0.154ns {2 <= 0.532ns, 0 <= 0.709ns, 0 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:07     23s]     Leaf  : target=0.886ns count=18 avg=0.636ns sd=0.118ns min=0.413ns max=0.790ns {3 <= 0.532ns, 7 <= 0.709ns, 8 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:07     23s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[11/27 18:45:07     23s]      Bufs: BUFX1: 18 
[11/27 18:45:07     23s]    Logics: pad_in: 1 
[11/27 18:45:07     23s]   Clock DAG hash after Approximately balancing fragments: 9740126084385783031 2033182213372352818
[11/27 18:45:07     23s]   CTS services accumulated run-time stats after Approximately balancing fragments:
[11/27 18:45:07     23s]     delay calculator: calls=3551, total_wall_time=0.088s, mean_wall_time=0.025ms
[11/27 18:45:07     23s]     legalizer: calls=307, total_wall_time=0.003s, mean_wall_time=0.009ms
[11/27 18:45:07     23s]     steiner router: calls=3110, total_wall_time=0.047s, mean_wall_time=0.015ms
[11/27 18:45:07     23s]   Primary reporting skew groups after Approximately balancing fragments:
[11/27 18:45:07     23s]     skew_group clk/constraint: insertion delay [min=0.593, max=0.814], skew [0.221 vs 0.221]
[11/27 18:45:07     23s]         min path sink: chip_clock_seconds_reg[2]/CLK
[11/27 18:45:07     23s]         max path sink: chip_displayer/display_s1_reg[4]/CLK
[11/27 18:45:07     23s]   Skew group summary after Approximately balancing fragments:
[11/27 18:45:07     23s]     skew_group clk/constraint: insertion delay [min=0.593, max=0.814], skew [0.221 vs 0.221]
[11/27 18:45:07     23s]   Improving fragments clock skew...
[11/27 18:45:07     23s]     Clock DAG hash before 'Improving fragments clock skew': 9740126084385783031 2033182213372352818
[11/27 18:45:07     23s]     CTS services accumulated run-time stats before 'Improving fragments clock skew':
[11/27 18:45:07     23s]       delay calculator: calls=3551, total_wall_time=0.088s, mean_wall_time=0.025ms
[11/27 18:45:07     23s]       legalizer: calls=307, total_wall_time=0.003s, mean_wall_time=0.009ms
[11/27 18:45:07     23s]       steiner router: calls=3110, total_wall_time=0.047s, mean_wall_time=0.015ms
[11/27 18:45:07     23s]     Clock DAG stats after 'Improving fragments clock skew':
[11/27 18:45:07     23s]       cell counts      : b=18, i=0, icg=0, dcg=0, l=1, total=19
[11/27 18:45:07     23s]       sink counts      : regular=99, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=99
[11/27 18:45:07     23s]       misc counts      : r=1, pp=0
[11/27 18:45:07     23s]       cell areas       : b=197.568um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=21185.568um^2
[11/27 18:45:07     23s]       cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.040pF
[11/27 18:45:07     23s]       sink capacitance : total=0.321pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[11/27 18:45:07     23s]       wire capacitance : top=0.000pF, trunk=0.199pF, leaf=0.196pF, total=0.395pF
[11/27 18:45:07     23s]       wire lengths     : top=0.000um, trunk=1514.540um, leaf=1341.738um, total=2856.278um
[11/27 18:45:07     23s]       hp wire lengths  : top=0.000um, trunk=1320.480um, leaf=1174.320um, total=2494.800um
[11/27 18:45:07     23s]     Clock DAG net violations after 'Improving fragments clock skew': none
[11/27 18:45:07     23s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[11/27 18:45:07     23s]       Trunk : target=0.886ns count=2 avg=0.077ns sd=0.109ns min=0.000ns max=0.154ns {2 <= 0.532ns, 0 <= 0.709ns, 0 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:07     23s]       Leaf  : target=0.886ns count=18 avg=0.636ns sd=0.118ns min=0.413ns max=0.790ns {3 <= 0.532ns, 7 <= 0.709ns, 8 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:07     23s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[11/27 18:45:07     23s]        Bufs: BUFX1: 18 
[11/27 18:45:07     23s]      Logics: pad_in: 1 
[11/27 18:45:07     23s]     Clock DAG hash after 'Improving fragments clock skew': 9740126084385783031 2033182213372352818
[11/27 18:45:07     23s]     CTS services accumulated run-time stats after 'Improving fragments clock skew':
[11/27 18:45:07     23s]       delay calculator: calls=3551, total_wall_time=0.088s, mean_wall_time=0.025ms
[11/27 18:45:07     23s]       legalizer: calls=307, total_wall_time=0.003s, mean_wall_time=0.009ms
[11/27 18:45:07     23s]       steiner router: calls=3110, total_wall_time=0.047s, mean_wall_time=0.015ms
[11/27 18:45:07     23s]     Primary reporting skew groups after 'Improving fragments clock skew':
[11/27 18:45:07     23s]       skew_group clk/constraint: insertion delay [min=0.593, max=0.814], skew [0.221 vs 0.221]
[11/27 18:45:07     23s]           min path sink: chip_clock_seconds_reg[2]/CLK
[11/27 18:45:07     23s]           max path sink: chip_displayer/display_s1_reg[4]/CLK
[11/27 18:45:07     23s]     Skew group summary after 'Improving fragments clock skew':
[11/27 18:45:07     23s]       skew_group clk/constraint: insertion delay [min=0.593, max=0.814], skew [0.221 vs 0.221]
[11/27 18:45:07     23s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/27 18:45:07     23s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:07     23s]   Approximately balancing step...
[11/27 18:45:07     23s]     Clock DAG hash before 'Approximately balancing step': 9740126084385783031 2033182213372352818
[11/27 18:45:07     23s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[11/27 18:45:07     23s]       delay calculator: calls=3551, total_wall_time=0.088s, mean_wall_time=0.025ms
[11/27 18:45:07     23s]       legalizer: calls=307, total_wall_time=0.003s, mean_wall_time=0.009ms
[11/27 18:45:07     23s]       steiner router: calls=3110, total_wall_time=0.047s, mean_wall_time=0.015ms
[11/27 18:45:07     23s]     Resolve constraints - Approximately balancing...
[11/27 18:45:07     23s]     Resolving skew group constraints...
[11/27 18:45:07     23s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[11/27 18:45:07     23s]     Resolving skew group constraints done.
[11/27 18:45:07     23s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:07     23s]     Approximately balancing...
[11/27 18:45:07     23s]       Approximately balancing, wire and cell delays...
[11/27 18:45:07     23s]       Approximately balancing, wire and cell delays, iteration 1...
[11/27 18:45:07     23s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[11/27 18:45:07     23s]           cell counts      : b=18, i=0, icg=0, dcg=0, l=1, total=19
[11/27 18:45:07     23s]           sink counts      : regular=99, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=99
[11/27 18:45:07     23s]           misc counts      : r=1, pp=0
[11/27 18:45:07     23s]           cell areas       : b=197.568um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=21185.568um^2
[11/27 18:45:07     23s]           cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.040pF
[11/27 18:45:07     23s]           sink capacitance : total=0.321pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[11/27 18:45:07     23s]           wire capacitance : top=0.000pF, trunk=0.199pF, leaf=0.196pF, total=0.395pF
[11/27 18:45:07     23s]           wire lengths     : top=0.000um, trunk=1514.540um, leaf=1341.738um, total=2856.278um
[11/27 18:45:07     23s]           hp wire lengths  : top=0.000um, trunk=1320.480um, leaf=1174.320um, total=2494.800um
[11/27 18:45:07     23s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[11/27 18:45:07     23s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[11/27 18:45:07     23s]           Trunk : target=0.886ns count=2 avg=0.077ns sd=0.109ns min=0.000ns max=0.154ns {2 <= 0.532ns, 0 <= 0.709ns, 0 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:07     23s]           Leaf  : target=0.886ns count=18 avg=0.636ns sd=0.118ns min=0.413ns max=0.790ns {3 <= 0.532ns, 7 <= 0.709ns, 8 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:07     23s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[11/27 18:45:07     23s]            Bufs: BUFX1: 18 
[11/27 18:45:07     23s]          Logics: pad_in: 1 
[11/27 18:45:07     23s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 9740126084385783031 2033182213372352818
[11/27 18:45:07     23s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[11/27 18:45:07     23s]           delay calculator: calls=3551, total_wall_time=0.088s, mean_wall_time=0.025ms
[11/27 18:45:07     23s]           legalizer: calls=307, total_wall_time=0.003s, mean_wall_time=0.009ms
[11/27 18:45:07     23s]           steiner router: calls=3110, total_wall_time=0.047s, mean_wall_time=0.015ms
[11/27 18:45:07     23s]       Approximately balancing, wire and cell delays, iteration 1 done.
[11/27 18:45:07     23s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:07     23s]     Approximately balancing done.
[11/27 18:45:07     23s]     Clock DAG stats after 'Approximately balancing step':
[11/27 18:45:07     23s]       cell counts      : b=18, i=0, icg=0, dcg=0, l=1, total=19
[11/27 18:45:07     23s]       sink counts      : regular=99, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=99
[11/27 18:45:07     23s]       misc counts      : r=1, pp=0
[11/27 18:45:07     23s]       cell areas       : b=197.568um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=21185.568um^2
[11/27 18:45:07     23s]       cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.040pF
[11/27 18:45:07     23s]       sink capacitance : total=0.321pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[11/27 18:45:07     23s]       wire capacitance : top=0.000pF, trunk=0.199pF, leaf=0.196pF, total=0.395pF
[11/27 18:45:07     23s]       wire lengths     : top=0.000um, trunk=1514.540um, leaf=1341.738um, total=2856.278um
[11/27 18:45:07     23s]       hp wire lengths  : top=0.000um, trunk=1320.480um, leaf=1174.320um, total=2494.800um
[11/27 18:45:07     23s]     Clock DAG net violations after 'Approximately balancing step': none
[11/27 18:45:07     23s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[11/27 18:45:07     23s]       Trunk : target=0.886ns count=2 avg=0.077ns sd=0.109ns min=0.000ns max=0.154ns {2 <= 0.532ns, 0 <= 0.709ns, 0 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:07     23s]       Leaf  : target=0.886ns count=18 avg=0.636ns sd=0.118ns min=0.413ns max=0.790ns {3 <= 0.532ns, 7 <= 0.709ns, 8 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:07     23s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[11/27 18:45:07     23s]        Bufs: BUFX1: 18 
[11/27 18:45:07     23s]      Logics: pad_in: 1 
[11/27 18:45:07     23s]     Clock DAG hash after 'Approximately balancing step': 9740126084385783031 2033182213372352818
[11/27 18:45:07     23s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[11/27 18:45:07     23s]       delay calculator: calls=3551, total_wall_time=0.088s, mean_wall_time=0.025ms
[11/27 18:45:07     23s]       legalizer: calls=307, total_wall_time=0.003s, mean_wall_time=0.009ms
[11/27 18:45:07     23s]       steiner router: calls=3110, total_wall_time=0.047s, mean_wall_time=0.015ms
[11/27 18:45:07     23s]     Primary reporting skew groups after 'Approximately balancing step':
[11/27 18:45:07     23s]       skew_group clk/constraint: insertion delay [min=0.593, max=0.814], skew [0.221 vs 0.221]
[11/27 18:45:07     23s]           min path sink: chip_clock_seconds_reg[2]/CLK
[11/27 18:45:07     23s]           max path sink: chip_displayer/display_s1_reg[4]/CLK
[11/27 18:45:07     23s]     Skew group summary after 'Approximately balancing step':
[11/27 18:45:07     23s]       skew_group clk/constraint: insertion delay [min=0.593, max=0.814], skew [0.221 vs 0.221]
[11/27 18:45:07     23s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/27 18:45:07     23s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:07     23s]   Fixing clock tree overload...
[11/27 18:45:07     23s]     Clock DAG hash before 'Fixing clock tree overload': 9740126084385783031 2033182213372352818
[11/27 18:45:07     23s]     CTS services accumulated run-time stats before 'Fixing clock tree overload':
[11/27 18:45:07     23s]       delay calculator: calls=3551, total_wall_time=0.088s, mean_wall_time=0.025ms
[11/27 18:45:07     23s]       legalizer: calls=307, total_wall_time=0.003s, mean_wall_time=0.009ms
[11/27 18:45:07     23s]       steiner router: calls=3110, total_wall_time=0.047s, mean_wall_time=0.015ms
[11/27 18:45:07     23s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[11/27 18:45:07     23s]     Clock DAG stats after 'Fixing clock tree overload':
[11/27 18:45:07     23s]       cell counts      : b=18, i=0, icg=0, dcg=0, l=1, total=19
[11/27 18:45:07     23s]       sink counts      : regular=99, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=99
[11/27 18:45:07     23s]       misc counts      : r=1, pp=0
[11/27 18:45:07     23s]       cell areas       : b=197.568um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=21185.568um^2
[11/27 18:45:07     23s]       cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.040pF
[11/27 18:45:07     23s]       sink capacitance : total=0.321pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[11/27 18:45:07     23s]       wire capacitance : top=0.000pF, trunk=0.199pF, leaf=0.196pF, total=0.395pF
[11/27 18:45:07     23s]       wire lengths     : top=0.000um, trunk=1514.540um, leaf=1341.738um, total=2856.278um
[11/27 18:45:07     23s]       hp wire lengths  : top=0.000um, trunk=1320.480um, leaf=1174.320um, total=2494.800um
[11/27 18:45:07     23s]     Clock DAG net violations after 'Fixing clock tree overload': none
[11/27 18:45:07     23s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[11/27 18:45:07     23s]       Trunk : target=0.886ns count=2 avg=0.077ns sd=0.109ns min=0.000ns max=0.154ns {2 <= 0.532ns, 0 <= 0.709ns, 0 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:07     23s]       Leaf  : target=0.886ns count=18 avg=0.636ns sd=0.118ns min=0.413ns max=0.790ns {3 <= 0.532ns, 7 <= 0.709ns, 8 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:07     23s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[11/27 18:45:07     23s]        Bufs: BUFX1: 18 
[11/27 18:45:07     23s]      Logics: pad_in: 1 
[11/27 18:45:07     23s]     Clock DAG hash after 'Fixing clock tree overload': 9740126084385783031 2033182213372352818
[11/27 18:45:07     23s]     CTS services accumulated run-time stats after 'Fixing clock tree overload':
[11/27 18:45:07     23s]       delay calculator: calls=3551, total_wall_time=0.088s, mean_wall_time=0.025ms
[11/27 18:45:07     23s]       legalizer: calls=307, total_wall_time=0.003s, mean_wall_time=0.009ms
[11/27 18:45:07     23s]       steiner router: calls=3110, total_wall_time=0.047s, mean_wall_time=0.015ms
[11/27 18:45:07     23s]     Primary reporting skew groups after 'Fixing clock tree overload':
[11/27 18:45:07     23s]       skew_group clk/constraint: insertion delay [min=0.593, max=0.814], skew [0.221 vs 0.221]
[11/27 18:45:07     23s]           min path sink: chip_clock_seconds_reg[2]/CLK
[11/27 18:45:07     23s]           max path sink: chip_displayer/display_s1_reg[4]/CLK
[11/27 18:45:07     23s]     Skew group summary after 'Fixing clock tree overload':
[11/27 18:45:07     23s]       skew_group clk/constraint: insertion delay [min=0.593, max=0.814], skew [0.221 vs 0.221]
[11/27 18:45:07     23s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/27 18:45:07     23s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:07     23s]   Approximately balancing paths...
[11/27 18:45:07     23s]     Clock DAG hash before 'Approximately balancing paths': 9740126084385783031 2033182213372352818
[11/27 18:45:07     23s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[11/27 18:45:07     23s]       delay calculator: calls=3551, total_wall_time=0.088s, mean_wall_time=0.025ms
[11/27 18:45:07     23s]       legalizer: calls=307, total_wall_time=0.003s, mean_wall_time=0.009ms
[11/27 18:45:07     23s]       steiner router: calls=3110, total_wall_time=0.047s, mean_wall_time=0.015ms
[11/27 18:45:07     23s]     Added 0 buffers.
[11/27 18:45:07     23s]     Clock DAG stats after 'Approximately balancing paths':
[11/27 18:45:07     23s]       cell counts      : b=18, i=0, icg=0, dcg=0, l=1, total=19
[11/27 18:45:07     23s]       sink counts      : regular=99, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=99
[11/27 18:45:07     23s]       misc counts      : r=1, pp=0
[11/27 18:45:07     23s]       cell areas       : b=197.568um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=21185.568um^2
[11/27 18:45:07     23s]       cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.040pF
[11/27 18:45:07     23s]       sink capacitance : total=0.321pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[11/27 18:45:07     23s]       wire capacitance : top=0.000pF, trunk=0.199pF, leaf=0.196pF, total=0.395pF
[11/27 18:45:07     23s]       wire lengths     : top=0.000um, trunk=1514.540um, leaf=1341.738um, total=2856.278um
[11/27 18:45:07     23s]       hp wire lengths  : top=0.000um, trunk=1320.480um, leaf=1174.320um, total=2494.800um
[11/27 18:45:07     23s]     Clock DAG net violations after 'Approximately balancing paths': none
[11/27 18:45:07     23s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[11/27 18:45:07     23s]       Trunk : target=0.886ns count=2 avg=0.077ns sd=0.109ns min=0.000ns max=0.154ns {2 <= 0.532ns, 0 <= 0.709ns, 0 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:07     23s]       Leaf  : target=0.886ns count=18 avg=0.636ns sd=0.118ns min=0.413ns max=0.790ns {3 <= 0.532ns, 7 <= 0.709ns, 8 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:07     23s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[11/27 18:45:07     23s]        Bufs: BUFX1: 18 
[11/27 18:45:07     23s]      Logics: pad_in: 1 
[11/27 18:45:07     23s]     Clock DAG hash after 'Approximately balancing paths': 9740126084385783031 2033182213372352818
[11/27 18:45:07     23s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[11/27 18:45:07     23s]       delay calculator: calls=3551, total_wall_time=0.088s, mean_wall_time=0.025ms
[11/27 18:45:07     23s]       legalizer: calls=307, total_wall_time=0.003s, mean_wall_time=0.009ms
[11/27 18:45:07     23s]       steiner router: calls=3110, total_wall_time=0.047s, mean_wall_time=0.015ms
[11/27 18:45:07     23s]     Primary reporting skew groups after 'Approximately balancing paths':
[11/27 18:45:07     23s]       skew_group clk/constraint: insertion delay [min=0.593, max=0.814, avg=0.735, sd=0.066], skew [0.221 vs 0.221], 100% {0.593, 0.814} (wid=0.056 ws=0.017) (gid=0.759 gs=0.214)
[11/27 18:45:07     23s]           min path sink: chip_clock_seconds_reg[2]/CLK
[11/27 18:45:07     23s]           max path sink: chip_displayer/display_s1_reg[4]/CLK
[11/27 18:45:07     23s]     Skew group summary after 'Approximately balancing paths':
[11/27 18:45:07     23s]       skew_group clk/constraint: insertion delay [min=0.593, max=0.814, avg=0.735, sd=0.066], skew [0.221 vs 0.221], 100% {0.593, 0.814} (wid=0.056 ws=0.017) (gid=0.759 gs=0.214)
[11/27 18:45:07     23s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/27 18:45:07     23s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:07     23s]   Stage::Balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:07     23s]   Stage::Polishing...
[11/27 18:45:07     23s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
[11/27 18:45:07     23s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[11/27 18:45:07     23s]   Clock tree timing engine global stage delay update for wc:setup.late...
[11/27 18:45:07     23s]   Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:07     23s]   Clock DAG stats before polishing:
[11/27 18:45:07     23s]     cell counts      : b=18, i=0, icg=0, dcg=0, l=1, total=19
[11/27 18:45:07     23s]     sink counts      : regular=99, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=99
[11/27 18:45:07     23s]     misc counts      : r=1, pp=0
[11/27 18:45:07     23s]     cell areas       : b=197.568um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=21185.568um^2
[11/27 18:45:07     23s]     cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.040pF
[11/27 18:45:07     23s]     sink capacitance : total=0.321pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[11/27 18:45:07     23s]     wire capacitance : top=0.000pF, trunk=0.199pF, leaf=0.196pF, total=0.395pF
[11/27 18:45:07     23s]     wire lengths     : top=0.000um, trunk=1514.540um, leaf=1341.738um, total=2856.278um
[11/27 18:45:07     23s]     hp wire lengths  : top=0.000um, trunk=1320.480um, leaf=1174.320um, total=2494.800um
[11/27 18:45:07     23s]   Clock DAG net violations before polishing: none
[11/27 18:45:07     23s]   Clock DAG primary half-corner transition distribution before polishing:
[11/27 18:45:07     23s]     Trunk : target=0.886ns count=2 avg=0.077ns sd=0.109ns min=0.000ns max=0.154ns {2 <= 0.532ns, 0 <= 0.709ns, 0 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:07     23s]     Leaf  : target=0.886ns count=18 avg=0.636ns sd=0.118ns min=0.413ns max=0.790ns {3 <= 0.532ns, 7 <= 0.709ns, 8 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:07     23s]   Clock DAG library cell distribution before polishing {count}:
[11/27 18:45:07     23s]      Bufs: BUFX1: 18 
[11/27 18:45:07     23s]    Logics: pad_in: 1 
[11/27 18:45:07     23s]   Clock DAG hash before polishing: 9740126084385783031 2033182213372352818
[11/27 18:45:07     23s]   CTS services accumulated run-time stats before polishing:
[11/27 18:45:07     23s]     delay calculator: calls=3571, total_wall_time=0.088s, mean_wall_time=0.025ms
[11/27 18:45:07     23s]     legalizer: calls=307, total_wall_time=0.003s, mean_wall_time=0.009ms
[11/27 18:45:07     23s]     steiner router: calls=3130, total_wall_time=0.048s, mean_wall_time=0.015ms
[11/27 18:45:07     23s]   Primary reporting skew groups before polishing:
[11/27 18:45:07     23s]     skew_group clk/constraint: insertion delay [min=0.592, max=0.813], skew [0.221 vs 0.221]
[11/27 18:45:07     23s]         min path sink: chip_clock_seconds_reg[2]/CLK
[11/27 18:45:07     23s]         max path sink: chip_displayer/display_s1_reg[4]/CLK
[11/27 18:45:07     23s]   Skew group summary before polishing:
[11/27 18:45:07     23s]     skew_group clk/constraint: insertion delay [min=0.592, max=0.813], skew [0.221 vs 0.221]
[11/27 18:45:07     23s]   Merging balancing drivers for power...
[11/27 18:45:07     23s]     Clock DAG hash before 'Merging balancing drivers for power': 9740126084385783031 2033182213372352818
[11/27 18:45:07     23s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[11/27 18:45:07     23s]       delay calculator: calls=3571, total_wall_time=0.088s, mean_wall_time=0.025ms
[11/27 18:45:07     23s]       legalizer: calls=307, total_wall_time=0.003s, mean_wall_time=0.009ms
[11/27 18:45:07     23s]       steiner router: calls=3130, total_wall_time=0.048s, mean_wall_time=0.015ms
[11/27 18:45:07     23s]     Tried: 21 Succeeded: 0
[11/27 18:45:07     23s]     Clock DAG stats after 'Merging balancing drivers for power':
[11/27 18:45:07     23s]       cell counts      : b=18, i=0, icg=0, dcg=0, l=1, total=19
[11/27 18:45:07     23s]       sink counts      : regular=99, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=99
[11/27 18:45:07     23s]       misc counts      : r=1, pp=0
[11/27 18:45:07     23s]       cell areas       : b=197.568um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=21185.568um^2
[11/27 18:45:07     23s]       cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.040pF
[11/27 18:45:07     23s]       sink capacitance : total=0.321pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[11/27 18:45:07     23s]       wire capacitance : top=0.000pF, trunk=0.199pF, leaf=0.196pF, total=0.395pF
[11/27 18:45:07     23s]       wire lengths     : top=0.000um, trunk=1514.540um, leaf=1341.738um, total=2856.278um
[11/27 18:45:07     23s]       hp wire lengths  : top=0.000um, trunk=1320.480um, leaf=1174.320um, total=2494.800um
[11/27 18:45:07     23s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[11/27 18:45:07     23s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[11/27 18:45:07     23s]       Trunk : target=0.886ns count=2 avg=0.077ns sd=0.109ns min=0.000ns max=0.154ns {2 <= 0.532ns, 0 <= 0.709ns, 0 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:07     23s]       Leaf  : target=0.886ns count=18 avg=0.636ns sd=0.118ns min=0.413ns max=0.790ns {3 <= 0.532ns, 7 <= 0.709ns, 8 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:07     23s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[11/27 18:45:07     23s]        Bufs: BUFX1: 18 
[11/27 18:45:07     23s]      Logics: pad_in: 1 
[11/27 18:45:07     23s]     Clock DAG hash after 'Merging balancing drivers for power': 9740126084385783031 2033182213372352818
[11/27 18:45:07     23s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[11/27 18:45:07     23s]       delay calculator: calls=3571, total_wall_time=0.088s, mean_wall_time=0.025ms
[11/27 18:45:07     23s]       legalizer: calls=307, total_wall_time=0.003s, mean_wall_time=0.009ms
[11/27 18:45:07     23s]       steiner router: calls=3130, total_wall_time=0.048s, mean_wall_time=0.015ms
[11/27 18:45:07     23s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[11/27 18:45:07     23s]       skew_group clk/constraint: insertion delay [min=0.592, max=0.813], skew [0.221 vs 0.221]
[11/27 18:45:07     23s]           min path sink: chip_clock_seconds_reg[2]/CLK
[11/27 18:45:07     23s]           max path sink: chip_displayer/display_s1_reg[4]/CLK
[11/27 18:45:07     23s]     Skew group summary after 'Merging balancing drivers for power':
[11/27 18:45:07     23s]       skew_group clk/constraint: insertion delay [min=0.592, max=0.813], skew [0.221 vs 0.221]
[11/27 18:45:07     23s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/27 18:45:07     23s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:07     23s]   Improving clock skew...
[11/27 18:45:07     23s]     Clock DAG hash before 'Improving clock skew': 9740126084385783031 2033182213372352818
[11/27 18:45:07     23s]     CTS services accumulated run-time stats before 'Improving clock skew':
[11/27 18:45:07     23s]       delay calculator: calls=3571, total_wall_time=0.088s, mean_wall_time=0.025ms
[11/27 18:45:07     23s]       legalizer: calls=307, total_wall_time=0.003s, mean_wall_time=0.009ms
[11/27 18:45:07     23s]       steiner router: calls=3130, total_wall_time=0.048s, mean_wall_time=0.015ms
[11/27 18:45:07     23s]     Clock DAG stats after 'Improving clock skew':
[11/27 18:45:07     23s]       cell counts      : b=18, i=0, icg=0, dcg=0, l=1, total=19
[11/27 18:45:07     23s]       sink counts      : regular=99, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=99
[11/27 18:45:07     23s]       misc counts      : r=1, pp=0
[11/27 18:45:07     23s]       cell areas       : b=197.568um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=21185.568um^2
[11/27 18:45:07     23s]       cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.040pF
[11/27 18:45:07     23s]       sink capacitance : total=0.321pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[11/27 18:45:07     23s]       wire capacitance : top=0.000pF, trunk=0.199pF, leaf=0.196pF, total=0.395pF
[11/27 18:45:07     23s]       wire lengths     : top=0.000um, trunk=1514.540um, leaf=1341.738um, total=2856.278um
[11/27 18:45:07     23s]       hp wire lengths  : top=0.000um, trunk=1320.480um, leaf=1174.320um, total=2494.800um
[11/27 18:45:07     23s]     Clock DAG net violations after 'Improving clock skew': none
[11/27 18:45:07     23s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[11/27 18:45:07     23s]       Trunk : target=0.886ns count=2 avg=0.077ns sd=0.109ns min=0.000ns max=0.154ns {2 <= 0.532ns, 0 <= 0.709ns, 0 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:07     23s]       Leaf  : target=0.886ns count=18 avg=0.636ns sd=0.118ns min=0.413ns max=0.790ns {3 <= 0.532ns, 7 <= 0.709ns, 8 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:07     23s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[11/27 18:45:07     23s]        Bufs: BUFX1: 18 
[11/27 18:45:07     23s]      Logics: pad_in: 1 
[11/27 18:45:07     23s]     Clock DAG hash after 'Improving clock skew': 9740126084385783031 2033182213372352818
[11/27 18:45:07     23s]     CTS services accumulated run-time stats after 'Improving clock skew':
[11/27 18:45:07     23s]       delay calculator: calls=3571, total_wall_time=0.088s, mean_wall_time=0.025ms
[11/27 18:45:07     23s]       legalizer: calls=307, total_wall_time=0.003s, mean_wall_time=0.009ms
[11/27 18:45:07     23s]       steiner router: calls=3130, total_wall_time=0.048s, mean_wall_time=0.015ms
[11/27 18:45:07     23s]     Primary reporting skew groups after 'Improving clock skew':
[11/27 18:45:07     23s]       skew_group clk/constraint: insertion delay [min=0.592, max=0.813, avg=0.735, sd=0.066], skew [0.221 vs 0.221], 100% {0.592, 0.813} (wid=0.056 ws=0.017) (gid=0.758 gs=0.214)
[11/27 18:45:07     23s]           min path sink: chip_clock_seconds_reg[2]/CLK
[11/27 18:45:07     23s]           max path sink: chip_displayer/display_s1_reg[4]/CLK
[11/27 18:45:07     23s]     Skew group summary after 'Improving clock skew':
[11/27 18:45:07     23s]       skew_group clk/constraint: insertion delay [min=0.592, max=0.813, avg=0.735, sd=0.066], skew [0.221 vs 0.221], 100% {0.592, 0.813} (wid=0.056 ws=0.017) (gid=0.758 gs=0.214)
[11/27 18:45:07     23s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/27 18:45:07     23s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:07     23s]   Moving gates to reduce wire capacitance...
[11/27 18:45:07     23s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 9740126084385783031 2033182213372352818
[11/27 18:45:07     23s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[11/27 18:45:07     23s]       delay calculator: calls=3571, total_wall_time=0.088s, mean_wall_time=0.025ms
[11/27 18:45:07     23s]       legalizer: calls=307, total_wall_time=0.003s, mean_wall_time=0.009ms
[11/27 18:45:07     23s]       steiner router: calls=3130, total_wall_time=0.048s, mean_wall_time=0.015ms
[11/27 18:45:07     23s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[11/27 18:45:07     23s]     Iteration 1...
[11/27 18:45:07     23s]       Artificially removing short and long paths...
[11/27 18:45:07     23s]         Clock DAG hash before 'Artificially removing short and long paths': 9740126084385783031 2033182213372352818
[11/27 18:45:07     23s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[11/27 18:45:07     23s]           delay calculator: calls=3571, total_wall_time=0.088s, mean_wall_time=0.025ms
[11/27 18:45:07     23s]           legalizer: calls=307, total_wall_time=0.003s, mean_wall_time=0.009ms
[11/27 18:45:07     23s]           steiner router: calls=3130, total_wall_time=0.048s, mean_wall_time=0.015ms
[11/27 18:45:07     23s]         For skew_group clk/constraint target band (0.592, 0.813)
[11/27 18:45:07     23s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/27 18:45:07     23s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:07     23s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[11/27 18:45:07     23s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 9740126084385783031 2033182213372352818
[11/27 18:45:07     23s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[11/27 18:45:07     23s]           delay calculator: calls=3571, total_wall_time=0.088s, mean_wall_time=0.025ms
[11/27 18:45:07     23s]           legalizer: calls=307, total_wall_time=0.003s, mean_wall_time=0.009ms
[11/27 18:45:07     23s]           steiner router: calls=3130, total_wall_time=0.048s, mean_wall_time=0.015ms
[11/27 18:45:07     23s]         Legalizer releasing space for clock trees
[11/27 18:45:07     23s]         Legalizing clock trees...
[11/27 18:45:07     23s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/27 18:45:07     23s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:07     23s]         Legalizer API calls during this step: 140 succeeded with high effort: 140 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/27 18:45:07     23s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:07     23s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[11/27 18:45:07     23s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 10408150456013513834 5572001528061553439
[11/27 18:45:07     23s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[11/27 18:45:07     23s]           delay calculator: calls=3608, total_wall_time=0.089s, mean_wall_time=0.025ms
[11/27 18:45:07     23s]           legalizer: calls=447, total_wall_time=0.004s, mean_wall_time=0.010ms
[11/27 18:45:07     23s]           steiner router: calls=3148, total_wall_time=0.050s, mean_wall_time=0.016ms
[11/27 18:45:07     23s]         Moving gates: 
[11/27 18:45:07     23s]         Legalizer releasing space for clock trees
[11/27 18:45:07     23s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/27 18:45:07     23s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/27 18:45:07     23s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:07     23s]         100% 
[11/27 18:45:07     23s]         Legalizer API calls during this step: 252 succeeded with high effort: 252 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/27 18:45:07     23s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.3 real=0:00:00.3)
[11/27 18:45:07     23s]     Iteration 1 done.
[11/27 18:45:07     23s]     Iteration 2...
[11/27 18:45:07     23s]       Artificially removing short and long paths...
[11/27 18:45:07     23s]         Clock DAG hash before 'Artificially removing short and long paths': 1857277458549916830 15463530141088984899
[11/27 18:45:07     23s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[11/27 18:45:07     23s]           delay calculator: calls=4325, total_wall_time=0.106s, mean_wall_time=0.025ms
[11/27 18:45:07     23s]           legalizer: calls=699, total_wall_time=0.007s, mean_wall_time=0.011ms
[11/27 18:45:07     23s]           steiner router: calls=3608, total_wall_time=0.113s, mean_wall_time=0.031ms
[11/27 18:45:07     23s]         For skew_group clk/constraint target band (0.592, 0.811)
[11/27 18:45:07     23s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/27 18:45:07     23s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:07     23s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[11/27 18:45:07     23s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 1857277458549916830 15463530141088984899
[11/27 18:45:07     23s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction':
[11/27 18:45:07     23s]           delay calculator: calls=4325, total_wall_time=0.106s, mean_wall_time=0.025ms
[11/27 18:45:07     23s]           legalizer: calls=699, total_wall_time=0.007s, mean_wall_time=0.011ms
[11/27 18:45:07     23s]           steiner router: calls=3608, total_wall_time=0.113s, mean_wall_time=0.031ms
[11/27 18:45:07     23s]         Legalizer releasing space for clock trees
[11/27 18:45:07     23s]         Legalizing clock trees...
[11/27 18:45:07     23s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/27 18:45:07     23s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:07     23s]         Legalizer API calls during this step: 112 succeeded with high effort: 112 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/27 18:45:07     23s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.1 real=0:00:00.0)
[11/27 18:45:07     23s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[11/27 18:45:07     23s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 8392222698293384224 182245399030035405
[11/27 18:45:07     23s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates':
[11/27 18:45:07     23s]           delay calculator: calls=4380, total_wall_time=0.108s, mean_wall_time=0.025ms
[11/27 18:45:07     23s]           legalizer: calls=811, total_wall_time=0.008s, mean_wall_time=0.010ms
[11/27 18:45:07     23s]           steiner router: calls=3700, total_wall_time=0.125s, mean_wall_time=0.034ms
[11/27 18:45:07     23s]         Moving gates: 
[11/27 18:45:07     23s]         Legalizer releasing space for clock trees
[11/27 18:45:07     23s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/27 18:45:08     24s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/27 18:45:08     24s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:08     24s]         100% 
[11/27 18:45:08     24s]         Legalizer API calls during this step: 252 succeeded with high effort: 252 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/27 18:45:08     24s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/27 18:45:08     24s]     Iteration 2 done.
[11/27 18:45:08     24s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[11/27 18:45:08     24s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[11/27 18:45:08     24s]       cell counts      : b=18, i=0, icg=0, dcg=0, l=1, total=19
[11/27 18:45:08     24s]       sink counts      : regular=99, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=99
[11/27 18:45:08     24s]       misc counts      : r=1, pp=0
[11/27 18:45:08     24s]       cell areas       : b=197.568um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=21185.568um^2
[11/27 18:45:08     24s]       cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.040pF
[11/27 18:45:08     24s]       sink capacitance : total=0.321pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[11/27 18:45:08     24s]       wire capacitance : top=0.000pF, trunk=0.183pF, leaf=0.195pF, total=0.378pF
[11/27 18:45:08     24s]       wire lengths     : top=0.000um, trunk=1407.020um, leaf=1340.701um, total=2747.721um
[11/27 18:45:08     24s]       hp wire lengths  : top=0.000um, trunk=1312.640um, leaf=1199.240um, total=2511.880um
[11/27 18:45:08     24s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[11/27 18:45:08     24s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[11/27 18:45:08     24s]       Trunk : target=0.886ns count=2 avg=0.074ns sd=0.105ns min=0.000ns max=0.149ns {2 <= 0.532ns, 0 <= 0.709ns, 0 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:08     24s]       Leaf  : target=0.886ns count=18 avg=0.635ns sd=0.119ns min=0.421ns max=0.792ns {3 <= 0.532ns, 7 <= 0.709ns, 8 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:08     24s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[11/27 18:45:08     24s]        Bufs: BUFX1: 18 
[11/27 18:45:08     24s]      Logics: pad_in: 1 
[11/27 18:45:08     24s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 4548699467559372370 17270657983463901415
[11/27 18:45:08     24s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[11/27 18:45:08     24s]       delay calculator: calls=4818, total_wall_time=0.120s, mean_wall_time=0.025ms
[11/27 18:45:08     24s]       legalizer: calls=1063, total_wall_time=0.011s, mean_wall_time=0.010ms
[11/27 18:45:08     24s]       steiner router: calls=4176, total_wall_time=0.187s, mean_wall_time=0.045ms
[11/27 18:45:08     24s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[11/27 18:45:08     24s]       skew_group clk/constraint: insertion delay [min=0.592, max=0.810, avg=0.730, sd=0.066], skew [0.218 vs 0.221], 100% {0.592, 0.810} (wid=0.053 ws=0.015) (gid=0.757 gs=0.211)
[11/27 18:45:08     24s]           min path sink: chip_fsm_state_reg[1]/CLK
[11/27 18:45:08     24s]           max path sink: chip_displayer/display_s1_reg[4]/CLK
[11/27 18:45:08     24s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[11/27 18:45:08     24s]       skew_group clk/constraint: insertion delay [min=0.592, max=0.810, avg=0.730, sd=0.066], skew [0.218 vs 0.221], 100% {0.592, 0.810} (wid=0.053 ws=0.015) (gid=0.757 gs=0.211)
[11/27 18:45:08     24s]     Legalizer API calls during this step: 756 succeeded with high effort: 756 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/27 18:45:08     24s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:00.6 real=0:00:00.5)
[11/27 18:45:08     24s]   Reducing clock tree power 3...
[11/27 18:45:08     24s]     Clock DAG hash before 'Reducing clock tree power 3': 4548699467559372370 17270657983463901415
[11/27 18:45:08     24s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[11/27 18:45:08     24s]       delay calculator: calls=4818, total_wall_time=0.120s, mean_wall_time=0.025ms
[11/27 18:45:08     24s]       legalizer: calls=1063, total_wall_time=0.011s, mean_wall_time=0.010ms
[11/27 18:45:08     24s]       steiner router: calls=4176, total_wall_time=0.187s, mean_wall_time=0.045ms
[11/27 18:45:08     24s]     Artificially removing short and long paths...
[11/27 18:45:08     24s]       Clock DAG hash before 'Artificially removing short and long paths': 4548699467559372370 17270657983463901415
[11/27 18:45:08     24s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[11/27 18:45:08     24s]         delay calculator: calls=4818, total_wall_time=0.120s, mean_wall_time=0.025ms
[11/27 18:45:08     24s]         legalizer: calls=1063, total_wall_time=0.011s, mean_wall_time=0.010ms
[11/27 18:45:08     24s]         steiner router: calls=4176, total_wall_time=0.187s, mean_wall_time=0.045ms
[11/27 18:45:08     24s]       For skew_group clk/constraint target band (0.592, 0.810)
[11/27 18:45:08     24s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/27 18:45:08     24s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:08     24s]     Initial gate capacitance is (rise=1.361pF fall=1.348pF).
[11/27 18:45:08     24s]     Resizing gates: 
[11/27 18:45:08     24s]     Legalizer releasing space for clock trees
[11/27 18:45:08     24s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/27 18:45:08     24s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/27 18:45:08     24s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:08     24s]     100% 
[11/27 18:45:08     24s]     Clock DAG stats after 'Reducing clock tree power 3':
[11/27 18:45:08     24s]       cell counts      : b=18, i=0, icg=0, dcg=0, l=1, total=19
[11/27 18:45:08     24s]       sink counts      : regular=99, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=99
[11/27 18:45:08     24s]       misc counts      : r=1, pp=0
[11/27 18:45:08     24s]       cell areas       : b=197.568um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=21185.568um^2
[11/27 18:45:08     24s]       cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.040pF
[11/27 18:45:08     24s]       sink capacitance : total=0.321pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[11/27 18:45:08     24s]       wire capacitance : top=0.000pF, trunk=0.183pF, leaf=0.195pF, total=0.378pF
[11/27 18:45:08     24s]       wire lengths     : top=0.000um, trunk=1407.020um, leaf=1340.701um, total=2747.721um
[11/27 18:45:08     24s]       hp wire lengths  : top=0.000um, trunk=1312.640um, leaf=1199.240um, total=2511.880um
[11/27 18:45:08     24s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[11/27 18:45:08     24s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[11/27 18:45:08     24s]       Trunk : target=0.886ns count=2 avg=0.074ns sd=0.105ns min=0.000ns max=0.149ns {2 <= 0.532ns, 0 <= 0.709ns, 0 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:08     24s]       Leaf  : target=0.886ns count=18 avg=0.635ns sd=0.119ns min=0.421ns max=0.792ns {3 <= 0.532ns, 7 <= 0.709ns, 8 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:08     24s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[11/27 18:45:08     24s]        Bufs: BUFX1: 18 
[11/27 18:45:08     24s]      Logics: pad_in: 1 
[11/27 18:45:08     24s]     Clock DAG hash after 'Reducing clock tree power 3': 4548699467559372370 17270657983463901415
[11/27 18:45:08     24s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[11/27 18:45:08     24s]       delay calculator: calls=4836, total_wall_time=0.120s, mean_wall_time=0.025ms
[11/27 18:45:08     24s]       legalizer: calls=1099, total_wall_time=0.011s, mean_wall_time=0.010ms
[11/27 18:45:08     24s]       steiner router: calls=4176, total_wall_time=0.187s, mean_wall_time=0.045ms
[11/27 18:45:08     24s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[11/27 18:45:08     24s]       skew_group clk/constraint: insertion delay [min=0.592, max=0.810, avg=0.730, sd=0.066], skew [0.218 vs 0.221], 100% {0.592, 0.810} (wid=0.053 ws=0.015) (gid=0.757 gs=0.211)
[11/27 18:45:08     24s]           min path sink: chip_fsm_state_reg[1]/CLK
[11/27 18:45:08     24s]           max path sink: chip_displayer/display_s1_reg[4]/CLK
[11/27 18:45:08     24s]     Skew group summary after 'Reducing clock tree power 3':
[11/27 18:45:08     24s]       skew_group clk/constraint: insertion delay [min=0.592, max=0.810, avg=0.730, sd=0.066], skew [0.218 vs 0.221], 100% {0.592, 0.810} (wid=0.053 ws=0.015) (gid=0.757 gs=0.211)
[11/27 18:45:08     24s]     Legalizer API calls during this step: 36 succeeded with high effort: 36 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/27 18:45:08     24s]   Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:08     24s]   Improving insertion delay...
[11/27 18:45:08     24s]     Clock DAG hash before 'Improving insertion delay': 4548699467559372370 17270657983463901415
[11/27 18:45:08     24s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[11/27 18:45:08     24s]       delay calculator: calls=4836, total_wall_time=0.120s, mean_wall_time=0.025ms
[11/27 18:45:08     24s]       legalizer: calls=1099, total_wall_time=0.011s, mean_wall_time=0.010ms
[11/27 18:45:08     24s]       steiner router: calls=4176, total_wall_time=0.187s, mean_wall_time=0.045ms
[11/27 18:45:08     24s]     Clock DAG stats after 'Improving insertion delay':
[11/27 18:45:08     24s]       cell counts      : b=18, i=0, icg=0, dcg=0, l=1, total=19
[11/27 18:45:08     24s]       sink counts      : regular=99, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=99
[11/27 18:45:08     24s]       misc counts      : r=1, pp=0
[11/27 18:45:08     24s]       cell areas       : b=197.568um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=21185.568um^2
[11/27 18:45:08     24s]       cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.040pF
[11/27 18:45:08     24s]       sink capacitance : total=0.321pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[11/27 18:45:08     24s]       wire capacitance : top=0.000pF, trunk=0.183pF, leaf=0.195pF, total=0.378pF
[11/27 18:45:08     24s]       wire lengths     : top=0.000um, trunk=1407.020um, leaf=1340.701um, total=2747.721um
[11/27 18:45:08     24s]       hp wire lengths  : top=0.000um, trunk=1312.640um, leaf=1199.240um, total=2511.880um
[11/27 18:45:08     24s]     Clock DAG net violations after 'Improving insertion delay': none
[11/27 18:45:08     24s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[11/27 18:45:08     24s]       Trunk : target=0.886ns count=2 avg=0.074ns sd=0.105ns min=0.000ns max=0.149ns {2 <= 0.532ns, 0 <= 0.709ns, 0 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:08     24s]       Leaf  : target=0.886ns count=18 avg=0.635ns sd=0.119ns min=0.421ns max=0.792ns {3 <= 0.532ns, 7 <= 0.709ns, 8 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:08     24s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[11/27 18:45:08     24s]        Bufs: BUFX1: 18 
[11/27 18:45:08     24s]      Logics: pad_in: 1 
[11/27 18:45:08     24s]     Clock DAG hash after 'Improving insertion delay': 4548699467559372370 17270657983463901415
[11/27 18:45:08     24s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[11/27 18:45:08     24s]       delay calculator: calls=4836, total_wall_time=0.120s, mean_wall_time=0.025ms
[11/27 18:45:08     24s]       legalizer: calls=1099, total_wall_time=0.011s, mean_wall_time=0.010ms
[11/27 18:45:08     24s]       steiner router: calls=4176, total_wall_time=0.187s, mean_wall_time=0.045ms
[11/27 18:45:08     24s]     Primary reporting skew groups after 'Improving insertion delay':
[11/27 18:45:08     24s]       skew_group clk/constraint: insertion delay [min=0.592, max=0.810, avg=0.730, sd=0.066], skew [0.218 vs 0.221], 100% {0.592, 0.810} (wid=0.053 ws=0.015) (gid=0.757 gs=0.211)
[11/27 18:45:08     24s]           min path sink: chip_fsm_state_reg[1]/CLK
[11/27 18:45:08     24s]           max path sink: chip_displayer/display_s1_reg[4]/CLK
[11/27 18:45:08     24s]     Skew group summary after 'Improving insertion delay':
[11/27 18:45:08     24s]       skew_group clk/constraint: insertion delay [min=0.592, max=0.810, avg=0.730, sd=0.066], skew [0.218 vs 0.221], 100% {0.592, 0.810} (wid=0.053 ws=0.015) (gid=0.757 gs=0.211)
[11/27 18:45:08     24s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/27 18:45:08     24s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:08     24s]   Wire Opt OverFix...
[11/27 18:45:08     24s]     Clock DAG hash before 'Wire Opt OverFix': 4548699467559372370 17270657983463901415
[11/27 18:45:08     24s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[11/27 18:45:08     24s]       delay calculator: calls=4836, total_wall_time=0.120s, mean_wall_time=0.025ms
[11/27 18:45:08     24s]       legalizer: calls=1099, total_wall_time=0.011s, mean_wall_time=0.010ms
[11/27 18:45:08     24s]       steiner router: calls=4176, total_wall_time=0.187s, mean_wall_time=0.045ms
[11/27 18:45:08     24s]     Wire Reduction extra effort...
[11/27 18:45:08     24s]       Clock DAG hash before 'Wire Reduction extra effort': 4548699467559372370 17270657983463901415
[11/27 18:45:08     24s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[11/27 18:45:08     24s]         delay calculator: calls=4836, total_wall_time=0.120s, mean_wall_time=0.025ms
[11/27 18:45:08     24s]         legalizer: calls=1099, total_wall_time=0.011s, mean_wall_time=0.010ms
[11/27 18:45:08     24s]         steiner router: calls=4176, total_wall_time=0.187s, mean_wall_time=0.045ms
[11/27 18:45:08     24s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[11/27 18:45:08     24s]       Artificially removing short and long paths...
[11/27 18:45:08     24s]         Clock DAG hash before 'Artificially removing short and long paths': 4548699467559372370 17270657983463901415
[11/27 18:45:08     24s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[11/27 18:45:08     24s]           delay calculator: calls=4836, total_wall_time=0.120s, mean_wall_time=0.025ms
[11/27 18:45:08     24s]           legalizer: calls=1099, total_wall_time=0.011s, mean_wall_time=0.010ms
[11/27 18:45:08     24s]           steiner router: calls=4176, total_wall_time=0.187s, mean_wall_time=0.045ms
[11/27 18:45:08     24s]         For skew_group clk/constraint target band (0.592, 0.810)
[11/27 18:45:08     24s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/27 18:45:08     24s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:08     24s]       Global shorten wires A0...
[11/27 18:45:08     24s]         Clock DAG hash before 'Global shorten wires A0': 4548699467559372370 17270657983463901415
[11/27 18:45:08     24s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[11/27 18:45:08     24s]           delay calculator: calls=4836, total_wall_time=0.120s, mean_wall_time=0.025ms
[11/27 18:45:08     24s]           legalizer: calls=1099, total_wall_time=0.011s, mean_wall_time=0.010ms
[11/27 18:45:08     24s]           steiner router: calls=4176, total_wall_time=0.187s, mean_wall_time=0.045ms
[11/27 18:45:08     24s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/27 18:45:08     24s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:08     24s]       Move For Wirelength - core...
[11/27 18:45:08     24s]         Clock DAG hash before 'Move For Wirelength - core': 4548699467559372370 17270657983463901415
[11/27 18:45:08     24s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[11/27 18:45:08     24s]           delay calculator: calls=4836, total_wall_time=0.120s, mean_wall_time=0.025ms
[11/27 18:45:08     24s]           legalizer: calls=1099, total_wall_time=0.011s, mean_wall_time=0.010ms
[11/27 18:45:08     24s]           steiner router: calls=4176, total_wall_time=0.187s, mean_wall_time=0.045ms
[11/27 18:45:08     24s]         Move for wirelength. considered=20, filtered=20, permitted=18, cannotCompute=0, computed=18, moveTooSmall=25, resolved=0, predictFail=3, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=4, ignoredLeafDriver=0, worse=57, accepted=0
[11/27 18:45:08     24s]         Max accepted move=0.000um, total accepted move=0.000um
[11/27 18:45:08     24s]         Legalizer API calls during this step: 64 succeeded with high effort: 64 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/27 18:45:08     24s]       Move For Wirelength - core done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/27 18:45:08     24s]       Global shorten wires A1...
[11/27 18:45:08     24s]         Clock DAG hash before 'Global shorten wires A1': 4548699467559372370 17270657983463901415
[11/27 18:45:08     24s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[11/27 18:45:08     24s]           delay calculator: calls=4972, total_wall_time=0.123s, mean_wall_time=0.025ms
[11/27 18:45:08     24s]           legalizer: calls=1163, total_wall_time=0.012s, mean_wall_time=0.010ms
[11/27 18:45:08     24s]           steiner router: calls=4322, total_wall_time=0.206s, mean_wall_time=0.048ms
[11/27 18:45:08     24s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/27 18:45:08     24s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:08     24s]       Move For Wirelength - core...
[11/27 18:45:08     24s]         Clock DAG hash before 'Move For Wirelength - core': 4548699467559372370 17270657983463901415
[11/27 18:45:08     24s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[11/27 18:45:08     24s]           delay calculator: calls=4972, total_wall_time=0.123s, mean_wall_time=0.025ms
[11/27 18:45:08     24s]           legalizer: calls=1163, total_wall_time=0.012s, mean_wall_time=0.010ms
[11/27 18:45:08     24s]           steiner router: calls=4322, total_wall_time=0.206s, mean_wall_time=0.048ms
[11/27 18:45:08     24s]         Move for wirelength. considered=20, filtered=20, permitted=18, cannotCompute=17, computed=1, moveTooSmall=27, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=0
[11/27 18:45:08     24s]         Max accepted move=0.000um, total accepted move=0.000um
[11/27 18:45:08     24s]         Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/27 18:45:08     24s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:08     24s]       Global shorten wires B...
[11/27 18:45:08     24s]         Clock DAG hash before 'Global shorten wires B': 4548699467559372370 17270657983463901415
[11/27 18:45:08     24s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[11/27 18:45:08     24s]           delay calculator: calls=4976, total_wall_time=0.124s, mean_wall_time=0.025ms
[11/27 18:45:08     24s]           legalizer: calls=1164, total_wall_time=0.012s, mean_wall_time=0.010ms
[11/27 18:45:08     24s]           steiner router: calls=4326, total_wall_time=0.206s, mean_wall_time=0.048ms
[11/27 18:45:08     24s]         Legalizer API calls during this step: 96 succeeded with high effort: 96 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/27 18:45:08     24s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:08     24s]       Move For Wirelength - branch...
[11/27 18:45:08     24s]         Clock DAG hash before 'Move For Wirelength - branch': 4548699467559372370 17270657983463901415
[11/27 18:45:08     24s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[11/27 18:45:08     24s]           delay calculator: calls=4988, total_wall_time=0.124s, mean_wall_time=0.025ms
[11/27 18:45:08     24s]           legalizer: calls=1260, total_wall_time=0.013s, mean_wall_time=0.010ms
[11/27 18:45:08     24s]           steiner router: calls=4356, total_wall_time=0.210s, mean_wall_time=0.048ms
[11/27 18:45:08     24s]         Move for wirelength. considered=20, filtered=20, permitted=18, cannotCompute=0, computed=18, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=17, accepted=2
[11/27 18:45:08     24s]         Max accepted move=1.680um, total accepted move=2.240um, average move=1.120um
[11/27 18:45:08     24s]         Move for wirelength. considered=20, filtered=20, permitted=18, cannotCompute=16, computed=2, moveTooSmall=0, resolved=0, predictFail=22, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=2, accepted=0
[11/27 18:45:08     24s]         Max accepted move=0.000um, total accepted move=0.000um
[11/27 18:45:08     24s]         Legalizer API calls during this step: 21 succeeded with high effort: 21 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/27 18:45:08     24s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:08     24s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[11/27 18:45:08     24s]       Clock DAG stats after 'Wire Reduction extra effort':
[11/27 18:45:08     24s]         cell counts      : b=18, i=0, icg=0, dcg=0, l=1, total=19
[11/27 18:45:08     24s]         sink counts      : regular=99, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=99
[11/27 18:45:08     24s]         misc counts      : r=1, pp=0
[11/27 18:45:08     24s]         cell areas       : b=197.568um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=21185.568um^2
[11/27 18:45:08     24s]         cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.040pF
[11/27 18:45:08     24s]         sink capacitance : total=0.321pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[11/27 18:45:08     24s]         wire capacitance : top=0.000pF, trunk=0.183pF, leaf=0.195pF, total=0.378pF
[11/27 18:45:08     24s]         wire lengths     : top=0.000um, trunk=1407.020um, leaf=1339.022um, total=2746.042um
[11/27 18:45:08     24s]         hp wire lengths  : top=0.000um, trunk=1312.640um, leaf=1200.640um, total=2513.280um
[11/27 18:45:08     24s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[11/27 18:45:08     24s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[11/27 18:45:08     24s]         Trunk : target=0.886ns count=2 avg=0.074ns sd=0.105ns min=0.000ns max=0.149ns {2 <= 0.532ns, 0 <= 0.709ns, 0 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:08     24s]         Leaf  : target=0.886ns count=18 avg=0.635ns sd=0.119ns min=0.421ns max=0.792ns {3 <= 0.532ns, 7 <= 0.709ns, 8 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:08     24s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[11/27 18:45:08     24s]          Bufs: BUFX1: 18 
[11/27 18:45:08     24s]        Logics: pad_in: 1 
[11/27 18:45:08     24s]       Clock DAG hash after 'Wire Reduction extra effort': 7311299776776684814 2552864041462997011
[11/27 18:45:08     24s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[11/27 18:45:08     24s]         delay calculator: calls=4994, total_wall_time=0.124s, mean_wall_time=0.025ms
[11/27 18:45:08     24s]         legalizer: calls=1281, total_wall_time=0.013s, mean_wall_time=0.010ms
[11/27 18:45:08     24s]         steiner router: calls=4364, total_wall_time=0.211s, mean_wall_time=0.048ms
[11/27 18:45:08     24s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[11/27 18:45:08     24s]         skew_group clk/constraint: insertion delay [min=0.592, max=0.810, avg=0.730, sd=0.066], skew [0.218 vs 0.221], 100% {0.592, 0.810} (wid=0.053 ws=0.015) (gid=0.757 gs=0.211)
[11/27 18:45:08     24s]             min path sink: chip_fsm_state_reg[1]/CLK
[11/27 18:45:08     24s]             max path sink: chip_displayer/display_s1_reg[4]/CLK
[11/27 18:45:08     24s]       Skew group summary after 'Wire Reduction extra effort':
[11/27 18:45:08     24s]         skew_group clk/constraint: insertion delay [min=0.592, max=0.810, avg=0.730, sd=0.066], skew [0.218 vs 0.221], 100% {0.592, 0.810} (wid=0.053 ws=0.015) (gid=0.757 gs=0.211)
[11/27 18:45:08     24s]       Legalizer API calls during this step: 182 succeeded with high effort: 182 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/27 18:45:08     24s]     Wire Reduction extra effort done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/27 18:45:08     24s]     Optimizing orientation...
[11/27 18:45:08     24s]     FlipOpt...
[11/27 18:45:08     24s]     Disconnecting clock tree from netlist...
[11/27 18:45:08     24s]     Disconnecting clock tree from netlist done.
[11/27 18:45:08     24s]     Performing Single Threaded FlipOpt
[11/27 18:45:08     24s]     Optimizing orientation on clock cells...
[11/27 18:45:08     24s]       Orientation Wirelength Optimization: Attempted = 21 , Succeeded = 2 , Constraints Broken = 16 , CannotMove = 3 , Illegal = 0 , Other = 0
[11/27 18:45:08     24s]     Optimizing orientation on clock cells done.
[11/27 18:45:08     24s]     Resynthesising clock tree into netlist...
[11/27 18:45:08     24s]       Reset timing graph...
[11/27 18:45:08     24s] Ignoring AAE DB Resetting ...
[11/27 18:45:08     24s]       Reset timing graph done.
[11/27 18:45:08     24s]     Resynthesising clock tree into netlist done.
[11/27 18:45:08     24s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:08     24s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:08     24s] End AAE Lib Interpolated Model. (MEM=2140.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/27 18:45:08     24s]     Clock DAG stats after 'Wire Opt OverFix':
[11/27 18:45:08     24s]       cell counts      : b=18, i=0, icg=0, dcg=0, l=1, total=19
[11/27 18:45:08     24s]       sink counts      : regular=99, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=99
[11/27 18:45:08     24s]       misc counts      : r=1, pp=0
[11/27 18:45:08     24s]       cell areas       : b=197.568um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=21185.568um^2
[11/27 18:45:08     24s]       cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.040pF
[11/27 18:45:08     24s]       sink capacitance : total=0.321pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[11/27 18:45:08     24s]       wire capacitance : top=0.000pF, trunk=0.183pF, leaf=0.194pF, total=0.377pF
[11/27 18:45:08     24s]       wire lengths     : top=0.000um, trunk=1407.020um, leaf=1337.137um, total=2744.156um
[11/27 18:45:08     24s]       hp wire lengths  : top=0.000um, trunk=1312.640um, leaf=1200.640um, total=2513.280um
[11/27 18:45:08     24s]     Clock DAG net violations after 'Wire Opt OverFix': none
[11/27 18:45:08     24s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[11/27 18:45:08     24s]       Trunk : target=0.886ns count=2 avg=0.074ns sd=0.105ns min=0.000ns max=0.149ns {2 <= 0.532ns, 0 <= 0.709ns, 0 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:08     24s]       Leaf  : target=0.886ns count=18 avg=0.634ns sd=0.119ns min=0.421ns max=0.792ns {3 <= 0.532ns, 7 <= 0.709ns, 8 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:08     24s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[11/27 18:45:08     24s]        Bufs: BUFX1: 18 
[11/27 18:45:08     24s]      Logics: pad_in: 1 
[11/27 18:45:08     24s]     Clock DAG hash after 'Wire Opt OverFix': 5050106503704938959 8005973294075932370
[11/27 18:45:08     24s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[11/27 18:45:08     24s]       delay calculator: calls=5013, total_wall_time=0.125s, mean_wall_time=0.025ms
[11/27 18:45:08     24s]       legalizer: calls=1281, total_wall_time=0.013s, mean_wall_time=0.010ms
[11/27 18:45:08     24s]       steiner router: calls=4434, total_wall_time=0.220s, mean_wall_time=0.050ms
[11/27 18:45:08     24s]     Primary reporting skew groups after 'Wire Opt OverFix':
[11/27 18:45:08     24s]       skew_group clk/constraint: insertion delay [min=0.592, max=0.810, avg=0.730, sd=0.066], skew [0.218 vs 0.221], 100% {0.592, 0.810} (wid=0.053 ws=0.015) (gid=0.757 gs=0.211)
[11/27 18:45:08     24s]           min path sink: chip_fsm_state_reg[1]/CLK
[11/27 18:45:08     24s]           max path sink: chip_displayer/display_s1_reg[4]/CLK
[11/27 18:45:08     24s]     Skew group summary after 'Wire Opt OverFix':
[11/27 18:45:08     24s]       skew_group clk/constraint: insertion delay [min=0.592, max=0.810, avg=0.730, sd=0.066], skew [0.218 vs 0.221], 100% {0.592, 0.810} (wid=0.053 ws=0.015) (gid=0.757 gs=0.211)
[11/27 18:45:08     24s]     Legalizer API calls during this step: 182 succeeded with high effort: 182 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/27 18:45:08     24s]   Wire Opt OverFix done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/27 18:45:08     24s]   Total capacitance is (rise=1.738pF fall=1.725pF), of which (rise=0.377pF fall=0.377pF) is wire, and (rise=1.361pF fall=1.348pF) is gate.
[11/27 18:45:08     24s]   Stage::Polishing done. (took cpu=0:00:00.7 real=0:00:00.7)
[11/27 18:45:08     24s]   Stage::Updating netlist...
[11/27 18:45:08     24s]   Reset timing graph...
[11/27 18:45:08     24s] Ignoring AAE DB Resetting ...
[11/27 18:45:08     24s]   Reset timing graph done.
[11/27 18:45:08     24s]   Setting non-default rules before calling refine place.
[11/27 18:45:08     24s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/27 18:45:08     24s]   Leaving CCOpt scope - Cleaning up placement interface...
[11/27 18:45:08     24s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2140.4M, EPOCH TIME: 1701135908.168722
[11/27 18:45:08     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:99).
[11/27 18:45:08     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:08     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:08     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:08     24s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:2060.4M, EPOCH TIME: 1701135908.170963
[11/27 18:45:08     24s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:08     24s]   Leaving CCOpt scope - ClockRefiner...
[11/27 18:45:08     24s]   Assigned high priority to 18 instances.
[11/27 18:45:08     24s]   Soft fixed 19 clock instances.
[11/27 18:45:08     24s]   Performing Clock Only Refine Place.
[11/27 18:45:08     24s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[11/27 18:45:08     24s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2060.4M, EPOCH TIME: 1701135908.173752
[11/27 18:45:08     24s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2060.4M, EPOCH TIME: 1701135908.173796
[11/27 18:45:08     24s] Processing tracks to init pin-track alignment.
[11/27 18:45:08     24s] z: 2, totalTracks: 1
[11/27 18:45:08     24s] z: 4, totalTracks: 1
[11/27 18:45:08     24s] z: 6, totalTracks: 1
[11/27 18:45:08     24s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/27 18:45:08     24s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2060.4M, EPOCH TIME: 1701135908.174608
[11/27 18:45:08     24s] Info: 18 insts are soft-fixed.
[11/27 18:45:08     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:08     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:08     24s] 
[11/27 18:45:08     24s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/27 18:45:08     24s] OPERPROF:       Starting CMU at level 4, MEM:2060.4M, EPOCH TIME: 1701135908.177503
[11/27 18:45:08     24s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:2092.4M, EPOCH TIME: 1701135908.178069
[11/27 18:45:08     24s] 
[11/27 18:45:08     24s] Bad Lib Cell Checking (CMU) is done! (0)
[11/27 18:45:08     24s] Info: 18 insts are soft-fixed.
[11/27 18:45:08     24s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.005, REAL:0.004, MEM:2060.4M, EPOCH TIME: 1701135908.178949
[11/27 18:45:08     24s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2060.4M, EPOCH TIME: 1701135908.178990
[11/27 18:45:08     24s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2060.4M, EPOCH TIME: 1701135908.179135
[11/27 18:45:08     24s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2060.4MB).
[11/27 18:45:08     24s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.006, REAL:0.005, MEM:2060.4M, EPOCH TIME: 1701135908.179246
[11/27 18:45:08     24s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.006, REAL:0.006, MEM:2060.4M, EPOCH TIME: 1701135908.179265
[11/27 18:45:08     24s] TDRefine: refinePlace mode is spiral
[11/27 18:45:08     24s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2614079.3
[11/27 18:45:08     24s] OPERPROF: Starting RefinePlace at level 1, MEM:2060.4M, EPOCH TIME: 1701135908.179294
[11/27 18:45:08     24s] *** Starting refinePlace (0:00:24.3 mem=2060.4M) ***
[11/27 18:45:08     24s] Total net bbox length = 5.617e+04 (2.828e+04 2.789e+04) (ext = 3.859e+04)
[11/27 18:45:08     24s] 
[11/27 18:45:08     24s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/27 18:45:08     24s] Info: 18 insts are soft-fixed.
[11/27 18:45:08     24s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/27 18:45:08     24s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/27 18:45:08     24s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/27 18:45:08     24s] (I)      Default pattern map key = soc_top_default.
[11/27 18:45:08     24s] (I)      Default pattern map key = soc_top_default.
[11/27 18:45:08     24s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2060.4M, EPOCH TIME: 1701135908.182452
[11/27 18:45:08     24s] Starting refinePlace ...
[11/27 18:45:08     24s] (I)      Default pattern map key = soc_top_default.
[11/27 18:45:08     24s] One DDP V2 for no tweak run.
[11/27 18:45:08     24s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/27 18:45:08     24s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2060.4MB
[11/27 18:45:08     24s] Statistics of distance of Instance movement in refine placement:
[11/27 18:45:08     24s]   maximum (X+Y) =         0.00 um
[11/27 18:45:08     24s]   mean    (X+Y) =         0.00 um
[11/27 18:45:08     24s] Summary Report:
[11/27 18:45:08     24s] Instances move: 0 (out of 752 movable)
[11/27 18:45:08     24s] Instances flipped: 0
[11/27 18:45:08     24s] Mean displacement: 0.00 um
[11/27 18:45:08     24s] Max displacement: 0.00 um 
[11/27 18:45:08     24s] Total instances moved : 0
[11/27 18:45:08     24s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.001, REAL:0.001, MEM:2060.4M, EPOCH TIME: 1701135908.183326
[11/27 18:45:08     24s] Total net bbox length = 5.617e+04 (2.828e+04 2.789e+04) (ext = 3.859e+04)
[11/27 18:45:08     24s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2060.4MB
[11/27 18:45:08     24s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2060.4MB) @(0:00:24.3 - 0:00:24.3).
[11/27 18:45:08     24s] *** Finished refinePlace (0:00:24.3 mem=2060.4M) ***
[11/27 18:45:08     24s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2614079.3
[11/27 18:45:08     24s] OPERPROF: Finished RefinePlace at level 1, CPU:0.004, REAL:0.004, MEM:2060.4M, EPOCH TIME: 1701135908.183603
[11/27 18:45:08     24s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2060.4M, EPOCH TIME: 1701135908.183627
[11/27 18:45:08     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:18).
[11/27 18:45:08     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:08     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:08     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:08     24s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:2060.4M, EPOCH TIME: 1701135908.185250
[11/27 18:45:08     24s]   ClockRefiner summary
[11/27 18:45:08     24s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 118).
[11/27 18:45:08     24s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 19).
[11/27 18:45:08     24s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 99).
[11/27 18:45:08     24s]   Restoring pStatusCts on 19 clock instances.
[11/27 18:45:08     24s]   Revert refine place priority changes on 0 instances.
[11/27 18:45:08     24s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:08     24s]   Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:08     24s]   CCOpt::Phase::Implementation done. (took cpu=0:00:00.8 real=0:00:00.8)
[11/27 18:45:08     24s]   CCOpt::Phase::eGRPC...
[11/27 18:45:08     24s]   eGR Post Conditioning loop iteration 0...
[11/27 18:45:08     24s]     Clock implementation routing...
[11/27 18:45:08     24s]       Leaving CCOpt scope - Routing Tools...
[11/27 18:45:08     24s] Net route status summary:
[11/27 18:45:08     24s]   Clock:        20 (unrouted=20, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/27 18:45:08     24s]   Non-clock:  1008 (unrouted=272, trialRouted=736, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=220, (crossesIlmBoundary AND tooFewTerms=0)])
[11/27 18:45:08     24s]       Routing using eGR only...
[11/27 18:45:08     24s]         Early Global Route - eGR only step...
[11/27 18:45:08     24s] (ccopt eGR): There are 20 nets to be routed. 0 nets have skip routing designation.
[11/27 18:45:08     24s] (ccopt eGR): There are 20 nets for routing of which 19 have one or more fixed wires.
[11/27 18:45:08     24s] (ccopt eGR): Start to route 20 all nets
[11/27 18:45:08     24s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2060.39 MB )
[11/27 18:45:08     24s] (I)      ==================== Layers =====================
[11/27 18:45:08     24s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 18:45:08     24s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/27 18:45:08     24s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 18:45:08     24s] (I)      |  33 |  0 |    CONT |     cut |      1 |       |
[11/27 18:45:08     24s] (I)      |   1 |  1 |  METAL1 |    wire |      1 |       |
[11/27 18:45:08     24s] (I)      |  34 |  1 |   VIA12 |     cut |      1 |       |
[11/27 18:45:08     24s] (I)      |   2 |  2 |  METAL2 |    wire |      1 |       |
[11/27 18:45:08     24s] (I)      |  35 |  2 |   VIA23 |     cut |      1 |       |
[11/27 18:45:08     24s] (I)      |   3 |  3 |  METAL3 |    wire |      1 |       |
[11/27 18:45:08     24s] (I)      |  36 |  3 |   VIA34 |     cut |      1 |       |
[11/27 18:45:08     24s] (I)      |   4 |  4 |  METAL4 |    wire |      1 |       |
[11/27 18:45:08     24s] (I)      |  37 |  4 |   VIA45 |     cut |      1 |       |
[11/27 18:45:08     24s] (I)      |   5 |  5 |  METAL5 |    wire |      1 |       |
[11/27 18:45:08     24s] (I)      |  38 |  5 |   VIA56 |     cut |      1 |       |
[11/27 18:45:08     24s] (I)      |   6 |  6 |  METAL6 |    wire |      1 |       |
[11/27 18:45:08     24s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 18:45:08     24s] (I)      |  64 | 64 |   POLY1 |   other |        |    MS |
[11/27 18:45:08     24s] (I)      |   0 |  0 |   POLY2 |   other |        |    MS |
[11/27 18:45:08     24s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[11/27 18:45:08     24s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 18:45:08     24s] (I)      Started Import and model ( Curr Mem: 2060.39 MB )
[11/27 18:45:08     24s] (I)      Default pattern map key = soc_top_default.
[11/27 18:45:08     24s] (I)      == Non-default Options ==
[11/27 18:45:08     24s] (I)      Clean congestion better                            : true
[11/27 18:45:08     24s] (I)      Estimate vias on DPT layer                         : true
[11/27 18:45:08     24s] (I)      Clean congestion layer assignment rounds           : 3
[11/27 18:45:08     24s] (I)      Layer constraints as soft constraints              : true
[11/27 18:45:08     24s] (I)      Soft top layer                                     : true
[11/27 18:45:08     24s] (I)      Skip prospective layer relax nets                  : true
[11/27 18:45:08     24s] (I)      Better NDR handling                                : true
[11/27 18:45:08     24s] (I)      Improved NDR modeling in LA                        : true
[11/27 18:45:08     24s] (I)      Routing cost fix for NDR handling                  : true
[11/27 18:45:08     24s] (I)      Block tracks for preroutes                         : true
[11/27 18:45:08     24s] (I)      Assign IRoute by net group key                     : true
[11/27 18:45:08     24s] (I)      Block unroutable channels                          : true
[11/27 18:45:08     24s] (I)      Block unroutable channels 3D                       : true
[11/27 18:45:08     24s] (I)      Bound layer relaxed segment wl                     : true
[11/27 18:45:08     24s] (I)      Blocked pin reach length threshold                 : 2
[11/27 18:45:08     24s] (I)      Check blockage within NDR space in TA              : true
[11/27 18:45:08     24s] (I)      Skip must join for term with via pillar            : true
[11/27 18:45:08     24s] (I)      Model find APA for IO pin                          : true
[11/27 18:45:08     24s] (I)      On pin location for off pin term                   : true
[11/27 18:45:08     24s] (I)      Handle EOL spacing                                 : true
[11/27 18:45:08     24s] (I)      Merge PG vias by gap                               : true
[11/27 18:45:08     24s] (I)      Maximum routing layer                              : 4
[11/27 18:45:08     24s] (I)      Route selected nets only                           : true
[11/27 18:45:08     24s] (I)      Refine MST                                         : true
[11/27 18:45:08     24s] (I)      Honor PRL                                          : true
[11/27 18:45:08     24s] (I)      Strong congestion aware                            : true
[11/27 18:45:08     24s] (I)      Improved initial location for IRoutes              : true
[11/27 18:45:08     24s] (I)      Multi panel TA                                     : true
[11/27 18:45:08     24s] (I)      Penalize wire overlap                              : true
[11/27 18:45:08     24s] (I)      Expand small instance blockage                     : true
[11/27 18:45:08     24s] (I)      Reduce via in TA                                   : true
[11/27 18:45:08     24s] (I)      SS-aware routing                                   : true
[11/27 18:45:08     24s] (I)      Improve tree edge sharing                          : true
[11/27 18:45:08     24s] (I)      Improve 2D via estimation                          : true
[11/27 18:45:08     24s] (I)      Refine Steiner tree                                : true
[11/27 18:45:08     24s] (I)      Build spine tree                                   : true
[11/27 18:45:08     24s] (I)      Model pass through capacity                        : true
[11/27 18:45:08     24s] (I)      Extend blockages by a half GCell                   : true
[11/27 18:45:08     24s] (I)      Consider pin shapes                                : true
[11/27 18:45:08     24s] (I)      Consider pin shapes for all nodes                  : true
[11/27 18:45:08     24s] (I)      Consider NR APA                                    : true
[11/27 18:45:08     24s] (I)      Consider IO pin shape                              : true
[11/27 18:45:08     24s] (I)      Fix pin connection bug                             : true
[11/27 18:45:08     24s] (I)      Consider layer RC for local wires                  : true
[11/27 18:45:08     24s] (I)      Route to clock mesh pin                            : true
[11/27 18:45:08     24s] (I)      LA-aware pin escape length                         : 2
[11/27 18:45:08     24s] (I)      Connect multiple ports                             : true
[11/27 18:45:08     24s] (I)      Split for must join                                : true
[11/27 18:45:08     24s] (I)      Number of threads                                  : 2
[11/27 18:45:08     24s] (I)      Routing effort level                               : 10000
[11/27 18:45:08     24s] (I)      Prefer layer length threshold                      : 8
[11/27 18:45:08     24s] (I)      Overflow penalty cost                              : 10
[11/27 18:45:08     24s] (I)      A-star cost                                        : 0.300000
[11/27 18:45:08     24s] (I)      Misalignment cost                                  : 10.000000
[11/27 18:45:08     24s] (I)      Threshold for short IRoute                         : 6
[11/27 18:45:08     24s] (I)      Via cost during post routing                       : 1.000000
[11/27 18:45:08     24s] (I)      Layer congestion ratios                            : { { 1.0 } }
[11/27 18:45:08     24s] (I)      Source-to-sink ratio                               : 0.300000
[11/27 18:45:08     24s] (I)      Scenic ratio bound                                 : 3.000000
[11/27 18:45:08     24s] (I)      Segment layer relax scenic ratio                   : 1.250000
[11/27 18:45:08     24s] (I)      Source-sink aware LA ratio                         : 0.500000
[11/27 18:45:08     24s] (I)      PG-aware similar topology routing                  : true
[11/27 18:45:08     24s] (I)      Maze routing via cost fix                          : true
[11/27 18:45:08     24s] (I)      Apply PRL on PG terms                              : true
[11/27 18:45:08     24s] (I)      Apply PRL on obs objects                           : true
[11/27 18:45:08     24s] (I)      Handle range-type spacing rules                    : true
[11/27 18:45:08     24s] (I)      PG gap threshold multiplier                        : 10.000000
[11/27 18:45:08     24s] (I)      Parallel spacing query fix                         : true
[11/27 18:45:08     24s] (I)      Force source to root IR                            : true
[11/27 18:45:08     24s] (I)      Layer Weights                                      : L2:4 L3:2.5
[11/27 18:45:08     24s] (I)      Do not relax to DPT layer                          : true
[11/27 18:45:08     24s] (I)      No DPT in post routing                             : true
[11/27 18:45:08     24s] (I)      Modeling PG via merging fix                        : true
[11/27 18:45:08     24s] (I)      Shield aware TA                                    : true
[11/27 18:45:08     24s] (I)      Strong shield aware TA                             : true
[11/27 18:45:08     24s] (I)      Overflow calculation fix in LA                     : true
[11/27 18:45:08     24s] (I)      Post routing fix                                   : true
[11/27 18:45:08     24s] (I)      Strong post routing                                : true
[11/27 18:45:08     24s] (I)      Access via pillar from top                         : true
[11/27 18:45:08     24s] (I)      NDR via pillar fix                                 : true
[11/27 18:45:08     24s] (I)      Violation on path threshold                        : 1
[11/27 18:45:08     24s] (I)      Pass through capacity modeling                     : true
[11/27 18:45:08     24s] (I)      Select the non-relaxed segments in post routing stage : true
[11/27 18:45:08     24s] (I)      Select term pin box for io pin                     : true
[11/27 18:45:08     24s] (I)      Penalize NDR sharing                               : true
[11/27 18:45:08     24s] (I)      Enable special modeling                            : false
[11/27 18:45:08     24s] (I)      Keep fixed segments                                : true
[11/27 18:45:08     24s] (I)      Reorder net groups by key                          : true
[11/27 18:45:08     24s] (I)      Increase net scenic ratio                          : true
[11/27 18:45:08     24s] (I)      Method to set GCell size                           : row
[11/27 18:45:08     24s] (I)      Connect multiple ports and must join fix           : true
[11/27 18:45:08     24s] (I)      Avoid high resistance layers                       : true
[11/27 18:45:08     24s] (I)      Model find APA for IO pin fix                      : true
[11/27 18:45:08     24s] (I)      Avoid connecting non-metal layers                  : true
[11/27 18:45:08     24s] (I)      Use track pitch for NDR                            : true
[11/27 18:45:08     24s] (I)      Enable layer relax to lower layer                  : true
[11/27 18:45:08     24s] (I)      Enable layer relax to upper layer                  : true
[11/27 18:45:08     24s] (I)      Top layer relaxation fix                           : true
[11/27 18:45:08     24s] (I)      Handle non-default track width                     : false
[11/27 18:45:08     24s] (I)      Counted 18282 PG shapes. We will not process PG shapes layer by layer.
[11/27 18:45:08     24s] (I)      Use row-based GCell size
[11/27 18:45:08     24s] (I)      Use row-based GCell align
[11/27 18:45:08     24s] (I)      layer 0 area = 808000
[11/27 18:45:08     24s] (I)      layer 1 area = 808000
[11/27 18:45:08     24s] (I)      layer 2 area = 808000
[11/27 18:45:08     24s] (I)      layer 3 area = 808000
[11/27 18:45:08     24s] (I)      GCell unit size   : 7840
[11/27 18:45:08     24s] (I)      GCell multiplier  : 1
[11/27 18:45:08     24s] (I)      GCell row height  : 7840
[11/27 18:45:08     24s] (I)      Actual row height : 7840
[11/27 18:45:08     24s] (I)      GCell align ref   : 626560 626560
[11/27 18:45:08     24s] [NR-eGR] Track table information for default rule: 
[11/27 18:45:08     24s] [NR-eGR] METAL1 has single uniform track structure
[11/27 18:45:08     24s] [NR-eGR] METAL2 has single uniform track structure
[11/27 18:45:08     24s] [NR-eGR] METAL3 has single uniform track structure
[11/27 18:45:08     24s] [NR-eGR] METAL4 has single uniform track structure
[11/27 18:45:08     24s] [NR-eGR] METAL5 has single uniform track structure
[11/27 18:45:08     24s] [NR-eGR] METAL6 has single uniform track structure
[11/27 18:45:08     24s] (I)      ============== Default via ===============
[11/27 18:45:08     24s] (I)      +---+------------------+-----------------+
[11/27 18:45:08     24s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/27 18:45:08     24s] (I)      +---+------------------+-----------------+
[11/27 18:45:08     24s] (I)      | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[11/27 18:45:08     24s] (I)      | 2 |    5  VIA2       |    5  VIA2      |
[11/27 18:45:08     24s] (I)      | 3 |    8  VIA3       |    8  VIA3      |
[11/27 18:45:08     24s] (I)      | 4 |   11  VIA4       |   11  VIA4      |
[11/27 18:45:08     24s] (I)      | 5 |   14  VIA5       |   15  VIA5EAST  |
[11/27 18:45:08     24s] (I)      +---+------------------+-----------------+
[11/27 18:45:08     24s] [NR-eGR] Read 0 PG shapes
[11/27 18:45:08     24s] [NR-eGR] Read 0 clock shapes
[11/27 18:45:08     24s] [NR-eGR] Read 0 other shapes
[11/27 18:45:08     24s] [NR-eGR] #Routing Blockages  : 0
[11/27 18:45:08     24s] [NR-eGR] #Instance Blockages : 10813
[11/27 18:45:08     24s] [NR-eGR] #PG Blockages       : 0
[11/27 18:45:08     24s] [NR-eGR] #Halo Blockages     : 0
[11/27 18:45:08     24s] [NR-eGR] #Boundary Blockages : 0
[11/27 18:45:08     24s] [NR-eGR] #Clock Blockages    : 0
[11/27 18:45:08     24s] [NR-eGR] #Other Blockages    : 0
[11/27 18:45:08     24s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/27 18:45:08     24s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/27 18:45:08     24s] [NR-eGR] Read 806 nets ( ignored 786 )
[11/27 18:45:08     24s] [NR-eGR] Connected 0 must-join pins/ports
[11/27 18:45:08     24s] (I)      early_global_route_priority property id does not exist.
[11/27 18:45:08     24s] (I)      Read Num Blocks=14169  Num Prerouted Wires=0  Num CS=0
[11/27 18:45:08     24s] (I)      Layer 1 (V) : #blockages 8972 : #preroutes 0
[11/27 18:45:08     24s] (I)      Layer 2 (H) : #blockages 4826 : #preroutes 0
[11/27 18:45:08     24s] (I)      Layer 3 (V) : #blockages 371 : #preroutes 0
[11/27 18:45:08     24s] (I)      Moved 1 terms for better access 
[11/27 18:45:08     24s] (I)      Number of ignored nets                =      0
[11/27 18:45:08     24s] (I)      Number of connected nets              =      0
[11/27 18:45:08     24s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/27 18:45:08     24s] (I)      Number of clock nets                  =     20.  Ignored: No
[11/27 18:45:08     24s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/27 18:45:08     24s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/27 18:45:08     24s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/27 18:45:08     24s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/27 18:45:08     24s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/27 18:45:08     24s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/27 18:45:08     24s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/27 18:45:08     24s] [NR-eGR] There are 19 clock nets ( 0 with NDR ).
[11/27 18:45:08     24s] (I)      Ndr track 0 does not exist
[11/27 18:45:08     24s] (I)      ---------------------Grid Graph Info--------------------
[11/27 18:45:08     24s] (I)      Routing area        : (0, 0) - (3393440, 3272800)
[11/27 18:45:08     24s] (I)      Core area           : (626560, 626560) - (2766880, 2646240)
[11/27 18:45:08     24s] (I)      Site width          :  1120  (dbu)
[11/27 18:45:08     24s] (I)      Row height          :  7840  (dbu)
[11/27 18:45:08     24s] (I)      GCell row height    :  7840  (dbu)
[11/27 18:45:08     24s] (I)      GCell width         :  7840  (dbu)
[11/27 18:45:08     24s] (I)      GCell height        :  7840  (dbu)
[11/27 18:45:08     24s] (I)      Grid                :   432   417     4
[11/27 18:45:08     24s] (I)      Layer numbers       :     1     2     3     4
[11/27 18:45:08     24s] (I)      Vertical capacity   :     0  7840     0  7840
[11/27 18:45:08     24s] (I)      Horizontal capacity :     0     0  7840     0
[11/27 18:45:08     24s] (I)      Default wire width  :   460   560   560   560
[11/27 18:45:08     24s] (I)      Default wire space  :   460   560   560   560
[11/27 18:45:08     24s] (I)      Default wire pitch  :   920  1120  1120  1120
[11/27 18:45:08     24s] (I)      Default pitch size  :   920  1120  1120  1120
[11/27 18:45:08     24s] (I)      First track coord   :  1040  1040  1040  1040
[11/27 18:45:08     24s] (I)      Num tracks per GCell:  8.52  7.00  7.00  7.00
[11/27 18:45:08     24s] (I)      Total num of tracks :  2922  3029  2921  3029
[11/27 18:45:08     24s] (I)      Num of masks        :     1     1     1     1
[11/27 18:45:08     24s] (I)      Num of trim masks   :     0     0     0     0
[11/27 18:45:08     24s] (I)      --------------------------------------------------------
[11/27 18:45:08     24s] 
[11/27 18:45:08     24s] [NR-eGR] ============ Routing rule table ============
[11/27 18:45:08     24s] [NR-eGR] Rule id: 0  Nets: 19
[11/27 18:45:08     24s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/27 18:45:08     24s] (I)                    Layer     2     3     4 
[11/27 18:45:08     24s] (I)                    Pitch  1120  1120  1120 
[11/27 18:45:08     24s] (I)             #Used tracks     1     1     1 
[11/27 18:45:08     24s] (I)       #Fully used tracks     1     1     1 
[11/27 18:45:08     24s] [NR-eGR] ========================================
[11/27 18:45:08     24s] [NR-eGR] 
[11/27 18:45:08     24s] (I)      =============== Blocked Tracks ===============
[11/27 18:45:08     24s] (I)      +-------+---------+----------+---------------+
[11/27 18:45:08     24s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/27 18:45:08     24s] (I)      +-------+---------+----------+---------------+
[11/27 18:45:08     24s] (I)      |     1 |       0 |        0 |         0.00% |
[11/27 18:45:08     24s] (I)      |     2 | 1263093 |   611917 |        48.45% |
[11/27 18:45:08     24s] (I)      |     3 | 1261872 |   444308 |        35.21% |
[11/27 18:45:08     24s] (I)      |     4 | 1263093 |   604760 |        47.88% |
[11/27 18:45:08     24s] (I)      +-------+---------+----------+---------------+
[11/27 18:45:08     24s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2067.61 MB )
[11/27 18:45:08     24s] (I)      Reset routing kernel
[11/27 18:45:08     24s] (I)      Started Global Routing ( Curr Mem: 2067.61 MB )
[11/27 18:45:08     24s] (I)      totalPins=136  totalGlobalPin=136 (100.00%)
[11/27 18:45:08     24s] (I)      total 2D Cap : 1487321 = (824657 H, 662664 V)
[11/27 18:45:08     24s] [NR-eGR] Layer group 1: route 19 net(s) in layer range [3, 4]
[11/27 18:45:08     24s] (I)      
[11/27 18:45:08     24s] (I)      ============  Phase 1a Route ============
[11/27 18:45:08     24s] (I)      Usage: 708 = (359 H, 349 V) = (0.04% H, 0.05% V) = (1.407e+03um H, 1.368e+03um V)
[11/27 18:45:08     24s] (I)      
[11/27 18:45:08     24s] (I)      ============  Phase 1b Route ============
[11/27 18:45:08     24s] (I)      Usage: 708 = (359 H, 349 V) = (0.04% H, 0.05% V) = (1.407e+03um H, 1.368e+03um V)
[11/27 18:45:08     24s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.775360e+03um
[11/27 18:45:08     24s] (I)      
[11/27 18:45:08     24s] (I)      ============  Phase 1c Route ============
[11/27 18:45:08     24s] (I)      Usage: 708 = (359 H, 349 V) = (0.04% H, 0.05% V) = (1.407e+03um H, 1.368e+03um V)
[11/27 18:45:08     24s] (I)      
[11/27 18:45:08     24s] (I)      ============  Phase 1d Route ============
[11/27 18:45:08     24s] (I)      Usage: 708 = (359 H, 349 V) = (0.04% H, 0.05% V) = (1.407e+03um H, 1.368e+03um V)
[11/27 18:45:08     24s] (I)      
[11/27 18:45:08     24s] (I)      ============  Phase 1e Route ============
[11/27 18:45:08     24s] (I)      Usage: 708 = (359 H, 349 V) = (0.04% H, 0.05% V) = (1.407e+03um H, 1.368e+03um V)
[11/27 18:45:08     24s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.775360e+03um
[11/27 18:45:08     24s] (I)      
[11/27 18:45:08     24s] (I)      ============  Phase 1f Route ============
[11/27 18:45:08     24s] (I)      Usage: 708 = (359 H, 349 V) = (0.04% H, 0.05% V) = (1.407e+03um H, 1.368e+03um V)
[11/27 18:45:08     24s] (I)      
[11/27 18:45:08     24s] (I)      ============  Phase 1g Route ============
[11/27 18:45:08     24s] (I)      Usage: 700 = (355 H, 345 V) = (0.04% H, 0.05% V) = (1.392e+03um H, 1.352e+03um V)
[11/27 18:45:08     24s] (I)      #Nets         : 19
[11/27 18:45:08     24s] (I)      #Relaxed nets : 1
[11/27 18:45:08     24s] (I)      Wire length   : 682
[11/27 18:45:08     24s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 4]
[11/27 18:45:08     24s] (I)      
[11/27 18:45:08     24s] (I)      ============  Phase 1h Route ============
[11/27 18:45:08     24s] (I)      Usage: 709 = (360 H, 349 V) = (0.04% H, 0.05% V) = (1.411e+03um H, 1.368e+03um V)
[11/27 18:45:08     24s] (I)      total 2D Cap : 2144610 = (824657 H, 1319953 V)
[11/27 18:45:08     24s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [2, 4]
[11/27 18:45:08     24s] (I)      
[11/27 18:45:08     24s] (I)      ============  Phase 1a Route ============
[11/27 18:45:08     24s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 1
[11/27 18:45:08     24s] (I)      Usage: 756 = (386 H, 370 V) = (0.05% H, 0.03% V) = (1.513e+03um H, 1.450e+03um V)
[11/27 18:45:08     24s] (I)      
[11/27 18:45:08     24s] (I)      ============  Phase 1b Route ============
[11/27 18:45:08     24s] (I)      Usage: 756 = (386 H, 370 V) = (0.05% H, 0.03% V) = (1.513e+03um H, 1.450e+03um V)
[11/27 18:45:08     24s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.963520e+03um
[11/27 18:45:08     24s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/27 18:45:08     24s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/27 18:45:08     24s] (I)      
[11/27 18:45:08     24s] (I)      ============  Phase 1c Route ============
[11/27 18:45:08     24s] (I)      Level2 Grid: 87 x 84
[11/27 18:45:08     24s] (I)      Usage: 756 = (386 H, 370 V) = (0.05% H, 0.03% V) = (1.513e+03um H, 1.450e+03um V)
[11/27 18:45:08     24s] (I)      
[11/27 18:45:08     24s] (I)      ============  Phase 1d Route ============
[11/27 18:45:08     24s] (I)      Usage: 756 = (386 H, 370 V) = (0.05% H, 0.03% V) = (1.513e+03um H, 1.450e+03um V)
[11/27 18:45:08     24s] (I)      
[11/27 18:45:08     24s] (I)      ============  Phase 1e Route ============
[11/27 18:45:08     24s] (I)      Usage: 756 = (386 H, 370 V) = (0.05% H, 0.03% V) = (1.513e+03um H, 1.450e+03um V)
[11/27 18:45:08     24s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.963520e+03um
[11/27 18:45:08     24s] (I)      
[11/27 18:45:08     24s] (I)      ============  Phase 1f Route ============
[11/27 18:45:08     24s] (I)      Usage: 756 = (386 H, 370 V) = (0.05% H, 0.03% V) = (1.513e+03um H, 1.450e+03um V)
[11/27 18:45:08     24s] (I)      
[11/27 18:45:08     24s] (I)      ============  Phase 1g Route ============
[11/27 18:45:08     24s] (I)      Usage: 754 = (383 H, 371 V) = (0.05% H, 0.03% V) = (1.501e+03um H, 1.454e+03um V)
[11/27 18:45:08     24s] (I)      
[11/27 18:45:08     24s] (I)      ============  Phase 1h Route ============
[11/27 18:45:08     24s] (I)      Usage: 754 = (383 H, 371 V) = (0.05% H, 0.03% V) = (1.501e+03um H, 1.454e+03um V)
[11/27 18:45:08     24s] (I)      
[11/27 18:45:08     24s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/27 18:45:08     24s] [NR-eGR]                        OverCon            
[11/27 18:45:08     24s] [NR-eGR]                         #Gcell     %Gcell
[11/27 18:45:08     24s] [NR-eGR]        Layer               (1)    OverCon
[11/27 18:45:08     24s] [NR-eGR] ----------------------------------------------
[11/27 18:45:08     24s] [NR-eGR]  METAL1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/27 18:45:08     24s] [NR-eGR]  METAL2 ( 2)         1( 0.00%)   ( 0.00%) 
[11/27 18:45:08     24s] [NR-eGR]  METAL3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/27 18:45:08     24s] [NR-eGR]  METAL4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/27 18:45:08     24s] [NR-eGR] ----------------------------------------------
[11/27 18:45:08     24s] [NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[11/27 18:45:08     24s] [NR-eGR] 
[11/27 18:45:08     24s] (I)      Finished Global Routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2070.36 MB )
[11/27 18:45:08     24s] (I)      total 2D Cap : 2158029 = (836049 H, 1321980 V)
[11/27 18:45:08     24s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/27 18:45:08     24s] (I)      ============= Track Assignment ============
[11/27 18:45:08     24s] (I)      Started Track Assignment (2T) ( Curr Mem: 2070.36 MB )
[11/27 18:45:08     24s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[11/27 18:45:08     24s] (I)      Run Multi-thread track assignment
[11/27 18:45:08     24s] (I)      Finished Track Assignment (2T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2074.48 MB )
[11/27 18:45:08     24s] (I)      Started Export ( Curr Mem: 2074.48 MB )
[11/27 18:45:08     24s] [NR-eGR]                 Length (um)  Vias 
[11/27 18:45:08     24s] [NR-eGR] ----------------------------------
[11/27 18:45:08     24s] [NR-eGR]  METAL1  (1H)             0  2173 
[11/27 18:45:08     24s] [NR-eGR]  METAL2  (2V)         23731  3134 
[11/27 18:45:08     24s] [NR-eGR]  METAL3  (3H)         29791   663 
[11/27 18:45:08     24s] [NR-eGR]  METAL4  (4V)          6411     0 
[11/27 18:45:08     24s] [NR-eGR]  METAL5  (5H)             0     0 
[11/27 18:45:08     24s] [NR-eGR]  METAL6  (6V)             0     0 
[11/27 18:45:08     24s] [NR-eGR] ----------------------------------
[11/27 18:45:08     24s] [NR-eGR]          Total        59933  5970 
[11/27 18:45:08     24s] [NR-eGR] --------------------------------------------------------------------------
[11/27 18:45:08     24s] [NR-eGR] Total half perimeter of net bounding box: 56169um
[11/27 18:45:08     24s] [NR-eGR] Total length: 59933um, number of vias: 5970
[11/27 18:45:08     24s] [NR-eGR] --------------------------------------------------------------------------
[11/27 18:45:08     24s] [NR-eGR] Total eGR-routed clock nets wire length: 2848um, number of vias: 356
[11/27 18:45:08     24s] [NR-eGR] --------------------------------------------------------------------------
[11/27 18:45:08     24s] [NR-eGR] Report for selected net(s) only.
[11/27 18:45:08     24s] [NR-eGR]                 Length (um)  Vias 
[11/27 18:45:08     24s] [NR-eGR] ----------------------------------
[11/27 18:45:08     24s] [NR-eGR]  METAL1  (1H)             0    83 
[11/27 18:45:08     24s] [NR-eGR]  METAL2  (2V)           287   180 
[11/27 18:45:08     24s] [NR-eGR]  METAL3  (3H)          1449    93 
[11/27 18:45:08     24s] [NR-eGR]  METAL4  (4V)          1111     0 
[11/27 18:45:08     24s] [NR-eGR]  METAL5  (5H)             0     0 
[11/27 18:45:08     24s] [NR-eGR]  METAL6  (6V)             0     0 
[11/27 18:45:08     24s] [NR-eGR] ----------------------------------
[11/27 18:45:08     24s] [NR-eGR]          Total         2848   356 
[11/27 18:45:08     24s] [NR-eGR] --------------------------------------------------------------------------
[11/27 18:45:08     24s] [NR-eGR] Total half perimeter of net bounding box: 2258um
[11/27 18:45:08     24s] [NR-eGR] Total length: 2848um, number of vias: 356
[11/27 18:45:08     24s] [NR-eGR] --------------------------------------------------------------------------
[11/27 18:45:08     24s] [NR-eGR] Total routed clock nets wire length: 2848um, number of vias: 356
[11/27 18:45:08     24s] [NR-eGR] --------------------------------------------------------------------------
[11/27 18:45:08     24s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2074.48 MB )
[11/27 18:45:08     24s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.14 sec, Real: 0.13 sec, Curr Mem: 2072.48 MB )
[11/27 18:45:08     24s] (I)      ====================================== Runtime Summary ======================================
[11/27 18:45:08     24s] (I)       Step                                              %     Start    Finish      Real       CPU 
[11/27 18:45:08     24s] (I)      ---------------------------------------------------------------------------------------------
[11/27 18:45:08     24s] (I)       Early Global Route kernel                   100.00%  6.70 sec  6.84 sec  0.13 sec  0.14 sec 
[11/27 18:45:08     24s] (I)       +-Import and model                           34.81%  6.70 sec  6.75 sec  0.05 sec  0.05 sec 
[11/27 18:45:08     24s] (I)       | +-Create place DB                           1.05%  6.70 sec  6.70 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | +-Import place data                       1.02%  6.70 sec  6.70 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | +-Read instances and placement          0.46%  6.70 sec  6.70 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | +-Read nets                             0.51%  6.70 sec  6.70 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | +-Create route DB                          29.42%  6.70 sec  6.74 sec  0.04 sec  0.04 sec 
[11/27 18:45:08     24s] (I)       | | +-Import route data (2T)                 29.03%  6.70 sec  6.74 sec  0.04 sec  0.04 sec 
[11/27 18:45:08     24s] (I)       | | | +-Read blockages ( Layer 2-4 )          2.93%  6.70 sec  6.71 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | | +-Read routing blockages              0.00%  6.70 sec  6.70 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | | +-Read instance blockages             0.52%  6.70 sec  6.70 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | | +-Read PG blockages                   2.18%  6.70 sec  6.71 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | | +-Read clock blockages                0.01%  6.71 sec  6.71 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | | +-Read other blockages                0.01%  6.71 sec  6.71 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | | +-Read halo blockages                 0.01%  6.71 sec  6.71 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | | +-Read boundary cut boxes             0.00%  6.71 sec  6.71 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | +-Read blackboxes                       0.01%  6.71 sec  6.71 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | +-Read prerouted                        0.10%  6.71 sec  6.71 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | +-Read unlegalized nets                 0.02%  6.71 sec  6.71 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | +-Read nets                             0.02%  6.71 sec  6.71 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | +-Set up via pillars                    0.00%  6.71 sec  6.71 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | +-Initialize 3D grid graph              1.61%  6.71 sec  6.71 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | +-Model blockage capacity              23.55%  6.71 sec  6.74 sec  0.03 sec  0.03 sec 
[11/27 18:45:08     24s] (I)       | | | | +-Initialize 3D capacity             21.81%  6.71 sec  6.74 sec  0.03 sec  0.03 sec 
[11/27 18:45:08     24s] (I)       | | | +-Move terms for access (2T)            0.17%  6.74 sec  6.74 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | +-Read aux data                             0.00%  6.74 sec  6.74 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | +-Others data preparation                   0.23%  6.74 sec  6.74 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | +-Create route kernel                       3.91%  6.74 sec  6.75 sec  0.01 sec  0.01 sec 
[11/27 18:45:08     24s] (I)       +-Global Routing                             44.48%  6.75 sec  6.81 sec  0.06 sec  0.06 sec 
[11/27 18:45:08     24s] (I)       | +-Initialization                            0.16%  6.75 sec  6.75 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | +-Net group 1                              17.38%  6.75 sec  6.77 sec  0.02 sec  0.03 sec 
[11/27 18:45:08     24s] (I)       | | +-Generate topology (2T)                  0.26%  6.75 sec  6.75 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | +-Phase 1a                                0.81%  6.76 sec  6.76 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | +-Pattern routing (2T)                  0.73%  6.76 sec  6.76 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | +-Phase 1b                                0.26%  6.76 sec  6.76 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | +-Phase 1c                                0.01%  6.76 sec  6.76 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | +-Phase 1d                                0.01%  6.76 sec  6.76 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | +-Phase 1e                                0.28%  6.76 sec  6.76 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | +-Route legalization                    0.03%  6.76 sec  6.76 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | | +-Legalize Blockage Violations        0.01%  6.76 sec  6.76 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | +-Phase 1f                                0.01%  6.76 sec  6.76 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | +-Phase 1g                                1.73%  6.76 sec  6.76 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | +-Post Routing                          1.69%  6.76 sec  6.76 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | +-Phase 1h                                1.60%  6.76 sec  6.76 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | +-Post Routing                          1.56%  6.76 sec  6.76 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | +-Layer assignment (2T)                   5.27%  6.77 sec  6.77 sec  0.01 sec  0.01 sec 
[11/27 18:45:08     24s] (I)       | +-Net group 2                              23.43%  6.77 sec  6.80 sec  0.03 sec  0.03 sec 
[11/27 18:45:08     24s] (I)       | | +-Generate topology (2T)                  0.06%  6.77 sec  6.77 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | +-Phase 1a                                2.82%  6.79 sec  6.79 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | +-Pattern routing (2T)                  0.74%  6.79 sec  6.79 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.05%  6.79 sec  6.79 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | +-Add via demand to 2D                  0.93%  6.79 sec  6.79 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | +-Phase 1b                                1.05%  6.79 sec  6.79 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | +-Monotonic routing (2T)                0.79%  6.79 sec  6.79 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | +-Phase 1c                                1.60%  6.79 sec  6.79 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | +-Two level Routing                     1.57%  6.79 sec  6.79 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | | +-Two Level Routing (Regular)         0.40%  6.79 sec  6.79 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | | +-Two Level Routing (Strong)          0.41%  6.79 sec  6.79 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | +-Phase 1d                                0.93%  6.79 sec  6.79 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | +-Detoured routing (2T)                 0.89%  6.79 sec  6.79 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | +-Phase 1e                                0.27%  6.79 sec  6.79 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | +-Route legalization                    0.02%  6.79 sec  6.79 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | | +-Legalize Blockage Violations        0.00%  6.79 sec  6.79 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | +-Phase 1f                                0.43%  6.79 sec  6.80 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | +-Congestion clean                      0.40%  6.79 sec  6.80 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | +-Phase 1g                                0.85%  6.80 sec  6.80 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | +-Post Routing                          0.82%  6.80 sec  6.80 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | +-Phase 1h                                0.83%  6.80 sec  6.80 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | +-Post Routing                          0.80%  6.80 sec  6.80 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | +-Layer assignment (2T)                   0.16%  6.80 sec  6.80 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       +-Export 3D cong map                          8.74%  6.81 sec  6.82 sec  0.01 sec  0.01 sec 
[11/27 18:45:08     24s] (I)       | +-Export 2D cong map                        1.50%  6.82 sec  6.82 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       +-Extract Global 3D Wires                     0.01%  6.82 sec  6.82 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       +-Track Assignment (2T)                       7.51%  6.82 sec  6.83 sec  0.01 sec  0.01 sec 
[11/27 18:45:08     24s] (I)       | +-Initialization                            0.01%  6.82 sec  6.82 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | +-Track Assignment Kernel                   7.39%  6.82 sec  6.83 sec  0.01 sec  0.01 sec 
[11/27 18:45:08     24s] (I)       | +-Free Memory                               0.00%  6.83 sec  6.83 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       +-Export                                      2.40%  6.83 sec  6.83 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | +-Export DB wires                           0.29%  6.83 sec  6.83 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | +-Export all nets (2T)                    0.15%  6.83 sec  6.83 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | +-Set wire vias (2T)                      0.08%  6.83 sec  6.83 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | +-Report wirelength                         1.30%  6.83 sec  6.83 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | +-Update net boxes                          0.69%  6.83 sec  6.83 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | +-Update timing                             0.00%  6.83 sec  6.83 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       +-Postprocess design                          0.52%  6.83 sec  6.83 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)      ======================= Summary by functions ========================
[11/27 18:45:08     24s] (I)       Lv  Step                                      %      Real       CPU 
[11/27 18:45:08     24s] (I)      ---------------------------------------------------------------------
[11/27 18:45:08     24s] (I)        0  Early Global Route kernel           100.00%  0.13 sec  0.14 sec 
[11/27 18:45:08     24s] (I)        1  Global Routing                       44.48%  0.06 sec  0.06 sec 
[11/27 18:45:08     24s] (I)        1  Import and model                     34.81%  0.05 sec  0.05 sec 
[11/27 18:45:08     24s] (I)        1  Export 3D cong map                    8.74%  0.01 sec  0.01 sec 
[11/27 18:45:08     24s] (I)        1  Track Assignment (2T)                 7.51%  0.01 sec  0.01 sec 
[11/27 18:45:08     24s] (I)        1  Export                                2.40%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        1  Postprocess design                    0.52%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        1  Extract Global 3D Wires               0.01%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        2  Create route DB                      29.42%  0.04 sec  0.04 sec 
[11/27 18:45:08     24s] (I)        2  Net group 2                          23.43%  0.03 sec  0.03 sec 
[11/27 18:45:08     24s] (I)        2  Net group 1                          17.38%  0.02 sec  0.03 sec 
[11/27 18:45:08     24s] (I)        2  Track Assignment Kernel               7.39%  0.01 sec  0.01 sec 
[11/27 18:45:08     24s] (I)        2  Create route kernel                   3.91%  0.01 sec  0.01 sec 
[11/27 18:45:08     24s] (I)        2  Export 2D cong map                    1.50%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        2  Report wirelength                     1.30%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        2  Create place DB                       1.05%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        2  Update net boxes                      0.69%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        2  Export DB wires                       0.29%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        2  Others data preparation               0.23%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        2  Initialization                        0.17%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        3  Import route data (2T)               29.03%  0.04 sec  0.04 sec 
[11/27 18:45:08     24s] (I)        3  Layer assignment (2T)                 5.43%  0.01 sec  0.01 sec 
[11/27 18:45:08     24s] (I)        3  Phase 1a                              3.63%  0.00 sec  0.01 sec 
[11/27 18:45:08     24s] (I)        3  Phase 1g                              2.58%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        3  Phase 1h                              2.43%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        3  Phase 1c                              1.61%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        3  Phase 1b                              1.31%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        3  Import place data                     1.02%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        3  Phase 1d                              0.94%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        3  Phase 1e                              0.55%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        3  Phase 1f                              0.44%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        3  Generate topology (2T)                0.32%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        3  Export all nets (2T)                  0.15%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        3  Set wire vias (2T)                    0.08%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        4  Model blockage capacity              23.55%  0.03 sec  0.03 sec 
[11/27 18:45:08     24s] (I)        4  Post Routing                          4.86%  0.01 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        4  Read blockages ( Layer 2-4 )          2.93%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        4  Initialize 3D grid graph              1.61%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        4  Two level Routing                     1.57%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        4  Pattern routing (2T)                  1.46%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        4  Pattern Routing Avoiding Blockages    1.05%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        4  Add via demand to 2D                  0.93%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        4  Detoured routing (2T)                 0.89%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        4  Monotonic routing (2T)                0.79%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        4  Read nets                             0.53%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        4  Read instances and placement          0.46%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        4  Congestion clean                      0.40%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        4  Move terms for access (2T)            0.17%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        4  Read prerouted                        0.10%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        4  Route legalization                    0.05%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        4  Read unlegalized nets                 0.02%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        4  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        5  Initialize 3D capacity               21.81%  0.03 sec  0.03 sec 
[11/27 18:45:08     24s] (I)        5  Read PG blockages                     2.18%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        5  Read instance blockages               0.52%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        5  Two Level Routing (Strong)            0.41%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        5  Two Level Routing (Regular)           0.40%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        5  Legalize Blockage Violations          0.01%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s]         Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/27 18:45:08     24s]       Routing using eGR only done.
[11/27 18:45:08     24s] Net route status summary:
[11/27 18:45:08     24s]   Clock:        20 (unrouted=1, trialRouted=0, noStatus=0, routed=19, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/27 18:45:08     24s]   Non-clock:  1008 (unrouted=272, trialRouted=736, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=220, (crossesIlmBoundary AND tooFewTerms=0)])
[11/27 18:45:08     24s] 
[11/27 18:45:08     24s] CCOPT: Done with clock implementation routing.
[11/27 18:45:08     24s] 
[11/27 18:45:08     24s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/27 18:45:08     24s]     Clock implementation routing done.
[11/27 18:45:08     24s]     Leaving CCOpt scope - extractRC...
[11/27 18:45:08     24s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[11/27 18:45:08     24s] Extraction called for design 'soc_top' of instances=1181 and nets=1028 using extraction engine 'preRoute' .
[11/27 18:45:08     24s] PreRoute RC Extraction called for design soc_top.
[11/27 18:45:08     24s] RC Extraction called in multi-corner(2) mode.
[11/27 18:45:08     24s] RCMode: PreRoute
[11/27 18:45:08     24s]       RC Corner Indexes            0       1   
[11/27 18:45:08     24s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/27 18:45:08     24s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/27 18:45:08     24s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/27 18:45:08     24s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/27 18:45:08     24s] Shrink Factor                : 1.00000
[11/27 18:45:08     24s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/27 18:45:08     24s] Using capacitance table file ...
[11/27 18:45:08     24s] 
[11/27 18:45:08     24s] Trim Metal Layers:
[11/27 18:45:08     24s] LayerId::1 widthSet size::4
[11/27 18:45:08     24s] LayerId::2 widthSet size::4
[11/27 18:45:08     24s] LayerId::3 widthSet size::4
[11/27 18:45:08     24s] LayerId::4 widthSet size::4
[11/27 18:45:08     24s] LayerId::5 widthSet size::4
[11/27 18:45:08     24s] LayerId::6 widthSet size::3
[11/27 18:45:08     24s] Updating RC grid for preRoute extraction ...
[11/27 18:45:08     24s] eee: pegSigSF::1.070000
[11/27 18:45:08     24s] Initializing multi-corner capacitance tables ... 
[11/27 18:45:08     24s] Initializing multi-corner resistance tables ...
[11/27 18:45:08     24s] eee: l::1 avDens::0.132074 usedTrk::7728.943881 availTrk::58520.000000 sigTrk::7728.943881
[11/27 18:45:08     24s] eee: l::2 avDens::0.020780 usedTrk::605.383804 availTrk::29132.719087 sigTrk::605.383804
[11/27 18:45:08     24s] eee: l::3 avDens::0.026036 usedTrk::759.985715 availTrk::29190.033066 sigTrk::759.985715
[11/27 18:45:08     24s] eee: l::4 avDens::0.025450 usedTrk::163.537117 availTrk::6425.714226 sigTrk::163.537117
[11/27 18:45:08     24s] eee: l::5 avDens::0.022766 usedTrk::1024.187755 availTrk::44987.257603 sigTrk::1024.187755
[11/27 18:45:08     24s] eee: l::6 avDens::0.047551 usedTrk::880.671428 availTrk::18520.560804 sigTrk::880.671428
[11/27 18:45:08     24s] {RT wc 0 4 4 0}
[11/27 18:45:08     24s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.092837 aWlH=0.000000 lMod=0 pMax=0.816100 pMod=83 wcR=0.555600 newSi=0.001600 wHLS=1.389000 siPrev=0 viaL=0.000000
[11/27 18:45:08     24s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2072.484M)
[11/27 18:45:08     24s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[11/27 18:45:08     24s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:08     24s]     Leaving CCOpt scope - Initializing placement interface...
[11/27 18:45:08     24s] OPERPROF: Starting DPlace-Init at level 1, MEM:2072.5M, EPOCH TIME: 1701135908.396531
[11/27 18:45:08     24s] Processing tracks to init pin-track alignment.
[11/27 18:45:08     24s] z: 2, totalTracks: 1
[11/27 18:45:08     24s] z: 4, totalTracks: 1
[11/27 18:45:08     24s] z: 6, totalTracks: 1
[11/27 18:45:08     24s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/27 18:45:08     24s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2072.5M, EPOCH TIME: 1701135908.397296
[11/27 18:45:08     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:08     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:08     24s] 
[11/27 18:45:08     24s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/27 18:45:08     24s] OPERPROF:     Starting CMU at level 3, MEM:2072.5M, EPOCH TIME: 1701135908.400281
[11/27 18:45:08     24s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2104.5M, EPOCH TIME: 1701135908.400853
[11/27 18:45:08     24s] 
[11/27 18:45:08     24s] Bad Lib Cell Checking (CMU) is done! (0)
[11/27 18:45:08     24s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.005, REAL:0.004, MEM:2072.5M, EPOCH TIME: 1701135908.401648
[11/27 18:45:08     24s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2072.5M, EPOCH TIME: 1701135908.401676
[11/27 18:45:08     24s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2072.5M, EPOCH TIME: 1701135908.401833
[11/27 18:45:08     24s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2072.5MB).
[11/27 18:45:08     24s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.006, REAL:0.005, MEM:2072.5M, EPOCH TIME: 1701135908.401949
[11/27 18:45:08     24s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:08     24s]     Legalizer reserving space for clock trees
[11/27 18:45:08     24s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/27 18:45:08     24s]     Calling post conditioning for eGRPC...
[11/27 18:45:08     24s]       eGRPC...
[11/27 18:45:08     24s]         eGRPC active optimizations:
[11/27 18:45:08     24s]          - Move Down
[11/27 18:45:08     24s]          - Downsizing before DRV sizing
[11/27 18:45:08     24s]          - DRV fixing with sizing
[11/27 18:45:08     24s]          - Move to fanout
[11/27 18:45:08     24s]          - Cloning
[11/27 18:45:08     24s]         
[11/27 18:45:08     24s]         Currently running CTS, using active skew data
[11/27 18:45:08     24s]         Reset bufferability constraints...
[11/27 18:45:08     24s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[11/27 18:45:08     24s]         Clock tree timing engine global stage delay update for wc:setup.late...
[11/27 18:45:08     24s] End AAE Lib Interpolated Model. (MEM=2072.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/27 18:45:08     24s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
[11/27 18:45:08     24s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[11/27 18:45:08     24s]         Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:08     24s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:08     24s]         Clock DAG stats eGRPC initial state:
[11/27 18:45:08     24s]           cell counts      : b=18, i=0, icg=0, dcg=0, l=1, total=19
[11/27 18:45:08     24s]           sink counts      : regular=99, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=99
[11/27 18:45:08     24s]           misc counts      : r=1, pp=0
[11/27 18:45:08     24s]           cell areas       : b=197.568um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=21185.568um^2
[11/27 18:45:08     24s]           cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.040pF
[11/27 18:45:08     24s]           sink capacitance : total=0.321pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[11/27 18:45:08     24s]           wire capacitance : top=0.000pF, trunk=0.190pF, leaf=0.210pF, total=0.400pF
[11/27 18:45:08     24s]           wire lengths     : top=0.000um, trunk=1435.120um, leaf=1412.595um, total=2847.715um
[11/27 18:45:08     24s]           hp wire lengths  : top=0.000um, trunk=1312.640um, leaf=1200.640um, total=2513.280um
[11/27 18:45:08     24s]         Clock DAG net violations eGRPC initial state:
[11/27 18:45:08     24s]           Capacitance : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[11/27 18:45:08     24s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[11/27 18:45:08     24s]           Trunk : target=0.886ns count=2 avg=0.075ns sd=0.107ns min=0.000ns max=0.151ns {2 <= 0.532ns, 0 <= 0.709ns, 0 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:08     24s]           Leaf  : target=0.886ns count=18 avg=0.653ns sd=0.118ns min=0.423ns max=0.808ns {2 <= 0.532ns, 8 <= 0.709ns, 7 <= 0.797ns, 1 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:08     24s]         Clock DAG library cell distribution eGRPC initial state {count}:
[11/27 18:45:08     24s]            Bufs: BUFX1: 18 
[11/27 18:45:08     24s]          Logics: pad_in: 1 
[11/27 18:45:08     24s]         Clock DAG hash eGRPC initial state: 5050106503704938959 8005973294075932370
[11/27 18:45:08     24s]         CTS services accumulated run-time stats eGRPC initial state:
[11/27 18:45:08     24s]           delay calculator: calls=5033, total_wall_time=0.125s, mean_wall_time=0.025ms
[11/27 18:45:08     24s]           legalizer: calls=1299, total_wall_time=0.013s, mean_wall_time=0.010ms
[11/27 18:45:08     24s]           steiner router: calls=4455, total_wall_time=0.221s, mean_wall_time=0.050ms
[11/27 18:45:08     24s]         Primary reporting skew groups eGRPC initial state:
[11/27 18:45:08     24s]           skew_group clk/constraint: insertion delay [min=0.596, max=0.819, avg=0.740, sd=0.065], skew [0.223 vs 0.221*], 96% {0.599, 0.819} (wid=0.052 ws=0.012) (gid=0.767 gs=0.219)
[11/27 18:45:08     24s]               min path sink: chip_fsm_state_reg[1]/CLK
[11/27 18:45:08     24s]               max path sink: chip_displayer/display_s1_reg[4]/CLK
[11/27 18:45:08     24s]         Skew group summary eGRPC initial state:
[11/27 18:45:08     24s]           skew_group clk/constraint: insertion delay [min=0.596, max=0.819, avg=0.740, sd=0.065], skew [0.223 vs 0.221*], 96% {0.599, 0.819} (wid=0.052 ws=0.012) (gid=0.767 gs=0.219)
[11/27 18:45:08     24s]         eGRPC Moving buffers...
[11/27 18:45:08     24s]           Clock DAG hash before 'eGRPC Moving buffers': 5050106503704938959 8005973294075932370
[11/27 18:45:08     24s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[11/27 18:45:08     24s]             delay calculator: calls=5033, total_wall_time=0.125s, mean_wall_time=0.025ms
[11/27 18:45:08     24s]             legalizer: calls=1299, total_wall_time=0.013s, mean_wall_time=0.010ms
[11/27 18:45:08     24s]             steiner router: calls=4455, total_wall_time=0.221s, mean_wall_time=0.050ms
[11/27 18:45:08     24s]           Violation analysis...
[11/27 18:45:08     24s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:08     24s]           Clock DAG stats after 'eGRPC Moving buffers':
[11/27 18:45:08     24s]             cell counts      : b=18, i=0, icg=0, dcg=0, l=1, total=19
[11/27 18:45:08     24s]             sink counts      : regular=99, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=99
[11/27 18:45:08     24s]             misc counts      : r=1, pp=0
[11/27 18:45:08     24s]             cell areas       : b=197.568um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=21185.568um^2
[11/27 18:45:08     24s]             cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.040pF
[11/27 18:45:08     24s]             sink capacitance : total=0.321pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[11/27 18:45:08     24s]             wire capacitance : top=0.000pF, trunk=0.190pF, leaf=0.210pF, total=0.400pF
[11/27 18:45:08     24s]             wire lengths     : top=0.000um, trunk=1435.120um, leaf=1412.595um, total=2847.715um
[11/27 18:45:08     24s]             hp wire lengths  : top=0.000um, trunk=1312.640um, leaf=1200.640um, total=2513.280um
[11/27 18:45:08     24s]           Clock DAG net violations after 'eGRPC Moving buffers':
[11/27 18:45:08     24s]             Capacitance : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[11/27 18:45:08     24s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[11/27 18:45:08     24s]             Trunk : target=0.886ns count=2 avg=0.075ns sd=0.107ns min=0.000ns max=0.151ns {2 <= 0.532ns, 0 <= 0.709ns, 0 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:08     24s]             Leaf  : target=0.886ns count=18 avg=0.653ns sd=0.118ns min=0.423ns max=0.808ns {2 <= 0.532ns, 8 <= 0.709ns, 7 <= 0.797ns, 1 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:08     24s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[11/27 18:45:08     24s]              Bufs: BUFX1: 18 
[11/27 18:45:08     24s]            Logics: pad_in: 1 
[11/27 18:45:08     24s]           Clock DAG hash after 'eGRPC Moving buffers': 5050106503704938959 8005973294075932370
[11/27 18:45:08     24s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[11/27 18:45:08     24s]             delay calculator: calls=5033, total_wall_time=0.125s, mean_wall_time=0.025ms
[11/27 18:45:08     24s]             legalizer: calls=1299, total_wall_time=0.013s, mean_wall_time=0.010ms
[11/27 18:45:08     24s]             steiner router: calls=4455, total_wall_time=0.221s, mean_wall_time=0.050ms
[11/27 18:45:08     24s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[11/27 18:45:08     24s]             skew_group clk/constraint: insertion delay [min=0.596, max=0.819], skew [0.223 vs 0.221*]
[11/27 18:45:08     24s]                 min path sink: chip_fsm_state_reg[1]/CLK
[11/27 18:45:08     24s]                 max path sink: chip_displayer/display_s1_reg[4]/CLK
[11/27 18:45:08     24s]           Skew group summary after 'eGRPC Moving buffers':
[11/27 18:45:08     24s]             skew_group clk/constraint: insertion delay [min=0.596, max=0.819], skew [0.223 vs 0.221*]
[11/27 18:45:08     24s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/27 18:45:08     24s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:08     24s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[11/27 18:45:08     24s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 5050106503704938959 8005973294075932370
[11/27 18:45:08     24s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/27 18:45:08     24s]             delay calculator: calls=5033, total_wall_time=0.125s, mean_wall_time=0.025ms
[11/27 18:45:08     24s]             legalizer: calls=1299, total_wall_time=0.013s, mean_wall_time=0.010ms
[11/27 18:45:08     24s]             steiner router: calls=4455, total_wall_time=0.221s, mean_wall_time=0.050ms
[11/27 18:45:08     24s]           Artificially removing long paths...
[11/27 18:45:08     24s]             Clock DAG hash before 'Artificially removing long paths': 5050106503704938959 8005973294075932370
[11/27 18:45:08     24s]             CTS services accumulated run-time stats before 'Artificially removing long paths':
[11/27 18:45:08     24s]               delay calculator: calls=5033, total_wall_time=0.125s, mean_wall_time=0.025ms
[11/27 18:45:08     24s]               legalizer: calls=1299, total_wall_time=0.013s, mean_wall_time=0.010ms
[11/27 18:45:08     24s]               steiner router: calls=4455, total_wall_time=0.221s, mean_wall_time=0.050ms
[11/27 18:45:08     24s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/27 18:45:08     24s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:08     24s]           Modifying slew-target multiplier from 1 to 0.9
[11/27 18:45:08     24s]           Downsizing prefiltering...
[11/27 18:45:08     24s]           Downsizing prefiltering done.
[11/27 18:45:08     24s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[11/27 18:45:08     24s]           DoDownSizing Summary : numSized = 0, numUnchanged = 10, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 9, numSkippedDueToCloseToSkewTarget = 1
[11/27 18:45:08     24s]           CCOpt-eGRPC Downsizing: considered: 10, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 10, unsuccessful: 0, sized: 0
[11/27 18:45:08     24s]           Reverting slew-target multiplier from 0.9 to 1
[11/27 18:45:08     24s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/27 18:45:08     24s]             cell counts      : b=18, i=0, icg=0, dcg=0, l=1, total=19
[11/27 18:45:08     24s]             sink counts      : regular=99, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=99
[11/27 18:45:08     24s]             misc counts      : r=1, pp=0
[11/27 18:45:08     24s]             cell areas       : b=197.568um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=21185.568um^2
[11/27 18:45:08     24s]             cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.040pF
[11/27 18:45:08     24s]             sink capacitance : total=0.321pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[11/27 18:45:08     24s]             wire capacitance : top=0.000pF, trunk=0.190pF, leaf=0.210pF, total=0.400pF
[11/27 18:45:08     24s]             wire lengths     : top=0.000um, trunk=1435.120um, leaf=1412.595um, total=2847.715um
[11/27 18:45:08     24s]             hp wire lengths  : top=0.000um, trunk=1312.640um, leaf=1200.640um, total=2513.280um
[11/27 18:45:08     24s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/27 18:45:08     24s]             Capacitance : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[11/27 18:45:08     24s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/27 18:45:08     24s]             Trunk : target=0.886ns count=2 avg=0.075ns sd=0.107ns min=0.000ns max=0.151ns {2 <= 0.532ns, 0 <= 0.709ns, 0 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:08     24s]             Leaf  : target=0.886ns count=18 avg=0.653ns sd=0.118ns min=0.423ns max=0.808ns {2 <= 0.532ns, 8 <= 0.709ns, 7 <= 0.797ns, 1 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:08     24s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[11/27 18:45:08     24s]              Bufs: BUFX1: 18 
[11/27 18:45:08     24s]            Logics: pad_in: 1 
[11/27 18:45:08     24s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 5050106503704938959 8005973294075932370
[11/27 18:45:08     24s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/27 18:45:08     24s]             delay calculator: calls=5063, total_wall_time=0.126s, mean_wall_time=0.025ms
[11/27 18:45:08     24s]             legalizer: calls=1309, total_wall_time=0.013s, mean_wall_time=0.010ms
[11/27 18:45:08     24s]             steiner router: calls=4475, total_wall_time=0.221s, mean_wall_time=0.049ms
[11/27 18:45:08     24s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/27 18:45:08     24s]             skew_group clk/constraint: insertion delay [min=0.596, max=0.819], skew [0.223 vs 0.221*]
[11/27 18:45:08     24s]                 min path sink: chip_fsm_state_reg[1]/CLK
[11/27 18:45:08     24s]                 max path sink: chip_displayer/display_s1_reg[4]/CLK
[11/27 18:45:08     24s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/27 18:45:08     24s]             skew_group clk/constraint: insertion delay [min=0.596, max=0.819], skew [0.223 vs 0.221*]
[11/27 18:45:08     24s]           Legalizer API calls during this step: 10 succeeded with high effort: 10 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/27 18:45:08     24s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:08     24s]         eGRPC Fixing DRVs...
[11/27 18:45:08     24s]           Clock DAG hash before 'eGRPC Fixing DRVs': 5050106503704938959 8005973294075932370
[11/27 18:45:08     24s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[11/27 18:45:08     24s]             delay calculator: calls=5063, total_wall_time=0.126s, mean_wall_time=0.025ms
[11/27 18:45:08     24s]             legalizer: calls=1309, total_wall_time=0.013s, mean_wall_time=0.010ms
[11/27 18:45:08     24s]             steiner router: calls=4475, total_wall_time=0.221s, mean_wall_time=0.049ms
[11/27 18:45:08     24s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/27 18:45:08     24s]           CCOpt-eGRPC: considered: 20, tested: 20, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[11/27 18:45:08     24s]           
[11/27 18:45:08     24s]           Statistics: Fix DRVs (cell sizing):
[11/27 18:45:08     24s]           ===================================
[11/27 18:45:08     24s]           
[11/27 18:45:08     24s]           Cell changes by Net Type:
[11/27 18:45:08     24s]           
[11/27 18:45:08     24s]           -------------------------------------------------------------------------------------------------
[11/27 18:45:08     24s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/27 18:45:08     24s]           -------------------------------------------------------------------------------------------------
[11/27 18:45:08     24s]           top                0            0           0            0                    0                0
[11/27 18:45:08     24s]           trunk              0            0           0            0                    0                0
[11/27 18:45:08     24s]           leaf               0            0           0            0                    0                0
[11/27 18:45:08     24s]           -------------------------------------------------------------------------------------------------
[11/27 18:45:08     24s]           Total              0            0           0            0                    0                0
[11/27 18:45:08     24s]           -------------------------------------------------------------------------------------------------
[11/27 18:45:08     24s]           
[11/27 18:45:08     24s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/27 18:45:08     24s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/27 18:45:08     24s]           
[11/27 18:45:08     24s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[11/27 18:45:08     24s]             cell counts      : b=18, i=0, icg=0, dcg=0, l=1, total=19
[11/27 18:45:08     24s]             sink counts      : regular=99, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=99
[11/27 18:45:08     24s]             misc counts      : r=1, pp=0
[11/27 18:45:08     24s]             cell areas       : b=197.568um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=21185.568um^2
[11/27 18:45:08     24s]             cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.040pF
[11/27 18:45:08     24s]             sink capacitance : total=0.321pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[11/27 18:45:08     24s]             wire capacitance : top=0.000pF, trunk=0.190pF, leaf=0.210pF, total=0.400pF
[11/27 18:45:08     24s]             wire lengths     : top=0.000um, trunk=1435.120um, leaf=1412.595um, total=2847.715um
[11/27 18:45:08     24s]             hp wire lengths  : top=0.000um, trunk=1312.640um, leaf=1200.640um, total=2513.280um
[11/27 18:45:08     24s]           Clock DAG net violations after 'eGRPC Fixing DRVs':
[11/27 18:45:08     24s]             Capacitance : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[11/27 18:45:08     24s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[11/27 18:45:08     24s]             Trunk : target=0.886ns count=2 avg=0.075ns sd=0.107ns min=0.000ns max=0.151ns {2 <= 0.532ns, 0 <= 0.709ns, 0 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:08     24s]             Leaf  : target=0.886ns count=18 avg=0.653ns sd=0.118ns min=0.423ns max=0.808ns {2 <= 0.532ns, 8 <= 0.709ns, 7 <= 0.797ns, 1 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:08     24s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[11/27 18:45:08     24s]              Bufs: BUFX1: 18 
[11/27 18:45:08     24s]            Logics: pad_in: 1 
[11/27 18:45:08     24s]           Clock DAG hash after 'eGRPC Fixing DRVs': 5050106503704938959 8005973294075932370
[11/27 18:45:08     24s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[11/27 18:45:08     24s]             delay calculator: calls=5063, total_wall_time=0.126s, mean_wall_time=0.025ms
[11/27 18:45:08     24s]             legalizer: calls=1309, total_wall_time=0.013s, mean_wall_time=0.010ms
[11/27 18:45:08     24s]             steiner router: calls=4475, total_wall_time=0.221s, mean_wall_time=0.049ms
[11/27 18:45:08     24s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[11/27 18:45:08     24s]             skew_group clk/constraint: insertion delay [min=0.596, max=0.819], skew [0.223 vs 0.221*]
[11/27 18:45:08     24s]                 min path sink: chip_fsm_state_reg[1]/CLK
[11/27 18:45:08     24s]                 max path sink: chip_displayer/display_s1_reg[4]/CLK
[11/27 18:45:08     24s]           Skew group summary after 'eGRPC Fixing DRVs':
[11/27 18:45:08     24s]             skew_group clk/constraint: insertion delay [min=0.596, max=0.819], skew [0.223 vs 0.221*]
[11/27 18:45:08     24s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/27 18:45:08     24s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:08     24s]         
[11/27 18:45:08     24s]         Slew Diagnostics: After DRV fixing
[11/27 18:45:08     24s]         ==================================
[11/27 18:45:08     24s]         
[11/27 18:45:08     24s]         Global Causes:
[11/27 18:45:08     24s]         
[11/27 18:45:08     24s]         -------------------------------------
[11/27 18:45:08     24s]         Cause
[11/27 18:45:08     24s]         -------------------------------------
[11/27 18:45:08     24s]         DRV fixing with buffering is disabled
[11/27 18:45:08     24s]         -------------------------------------
[11/27 18:45:08     24s]         
[11/27 18:45:08     24s]         Top 5 overslews:
[11/27 18:45:08     24s]         
[11/27 18:45:08     24s]         ---------------------------------
[11/27 18:45:08     24s]         Overslew    Causes    Driving Pin
[11/27 18:45:08     24s]         ---------------------------------
[11/27 18:45:08     24s]           (empty table)
[11/27 18:45:08     24s]         ---------------------------------
[11/27 18:45:08     24s]         
[11/27 18:45:08     24s]         Slew diagnostics counts from the 0 nodes with slew violations (the 1 nodes with only other violation types are excluded):
[11/27 18:45:08     24s]         
[11/27 18:45:08     24s]         -------------------
[11/27 18:45:08     24s]         Cause    Occurences
[11/27 18:45:08     24s]         -------------------
[11/27 18:45:08     24s]           (empty table)
[11/27 18:45:08     24s]         -------------------
[11/27 18:45:08     24s]         
[11/27 18:45:08     24s]         Violation diagnostics counts from the 1 nodes that have violations:
[11/27 18:45:08     24s]         
[11/27 18:45:08     24s]         ----------------------------------
[11/27 18:45:08     24s]         Cause                   Occurences
[11/27 18:45:08     24s]         ----------------------------------
[11/27 18:45:08     24s]         Sizing not permitted        1
[11/27 18:45:08     24s]         ----------------------------------
[11/27 18:45:08     24s]         
[11/27 18:45:08     24s]         Reconnecting optimized routes...
[11/27 18:45:08     24s]         Reset timing graph...
[11/27 18:45:08     24s] Ignoring AAE DB Resetting ...
[11/27 18:45:08     24s]         Reset timing graph done.
[11/27 18:45:08     24s] **WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[11/27 18:45:08     24s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:08     24s]         Violation analysis...
[11/27 18:45:08     24s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:08     24s]         Clock instances to consider for cloning: 0
[11/27 18:45:08     24s]         Reset timing graph...
[11/27 18:45:08     24s] Ignoring AAE DB Resetting ...
[11/27 18:45:08     24s]         Reset timing graph done.
[11/27 18:45:08     24s]         Set dirty flag on 0 instances, 0 nets
[11/27 18:45:08     24s]         Clock DAG stats before routing clock trees:
[11/27 18:45:08     24s]           cell counts      : b=18, i=0, icg=0, dcg=0, l=1, total=19
[11/27 18:45:08     24s]           sink counts      : regular=99, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=99
[11/27 18:45:08     24s]           misc counts      : r=1, pp=0
[11/27 18:45:08     24s]           cell areas       : b=197.568um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=21185.568um^2
[11/27 18:45:08     24s]           cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.040pF
[11/27 18:45:08     24s]           sink capacitance : total=0.321pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[11/27 18:45:08     24s]           wire capacitance : top=0.000pF, trunk=0.190pF, leaf=0.210pF, total=0.400pF
[11/27 18:45:08     24s]           wire lengths     : top=0.000um, trunk=1435.120um, leaf=1412.595um, total=2847.715um
[11/27 18:45:08     24s]           hp wire lengths  : top=0.000um, trunk=1312.640um, leaf=1200.640um, total=2513.280um
[11/27 18:45:08     24s]         Clock DAG net violations before routing clock trees:
[11/27 18:45:08     24s]           Capacitance : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[11/27 18:45:08     24s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[11/27 18:45:08     24s]           Trunk : target=0.886ns count=2 avg=0.075ns sd=0.107ns min=0.000ns max=0.151ns {2 <= 0.532ns, 0 <= 0.709ns, 0 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:08     24s]           Leaf  : target=0.886ns count=18 avg=0.653ns sd=0.118ns min=0.423ns max=0.808ns {2 <= 0.532ns, 8 <= 0.709ns, 7 <= 0.797ns, 1 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:08     24s]         Clock DAG library cell distribution before routing clock trees {count}:
[11/27 18:45:08     24s]            Bufs: BUFX1: 18 
[11/27 18:45:08     24s]          Logics: pad_in: 1 
[11/27 18:45:08     24s]         Clock DAG hash before routing clock trees: 5050106503704938959 8005973294075932370
[11/27 18:45:08     24s]         CTS services accumulated run-time stats before routing clock trees:
[11/27 18:45:08     24s]           delay calculator: calls=5063, total_wall_time=0.126s, mean_wall_time=0.025ms
[11/27 18:45:08     24s]           legalizer: calls=1309, total_wall_time=0.013s, mean_wall_time=0.010ms
[11/27 18:45:08     24s]           steiner router: calls=4476, total_wall_time=0.221s, mean_wall_time=0.049ms
[11/27 18:45:08     24s]         Primary reporting skew groups before routing clock trees:
[11/27 18:45:08     24s]           skew_group clk/constraint: insertion delay [min=0.596, max=0.819, avg=0.740, sd=0.065], skew [0.223 vs 0.221*], 96% {0.599, 0.819} (wid=0.052 ws=0.012) (gid=0.767 gs=0.219)
[11/27 18:45:08     24s]               min path sink: chip_fsm_state_reg[1]/CLK
[11/27 18:45:08     24s]               max path sink: chip_displayer/display_s1_reg[4]/CLK
[11/27 18:45:08     24s]         Skew group summary before routing clock trees:
[11/27 18:45:08     24s]           skew_group clk/constraint: insertion delay [min=0.596, max=0.819, avg=0.740, sd=0.065], skew [0.223 vs 0.221*], 96% {0.599, 0.819} (wid=0.052 ws=0.012) (gid=0.767 gs=0.219)
[11/27 18:45:08     24s]       eGRPC done.
[11/27 18:45:08     24s]     Calling post conditioning for eGRPC done.
[11/27 18:45:08     24s]   eGR Post Conditioning loop iteration 0 done.
[11/27 18:45:08     24s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[11/27 18:45:08     24s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/27 18:45:08     24s]   Leaving CCOpt scope - Cleaning up placement interface...
[11/27 18:45:08     24s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2116.8M, EPOCH TIME: 1701135908.438023
[11/27 18:45:08     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:08     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:08     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:08     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:08     24s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.003, REAL:0.003, MEM:1924.8M, EPOCH TIME: 1701135908.440605
[11/27 18:45:08     24s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:08     24s]   Leaving CCOpt scope - ClockRefiner...
[11/27 18:45:08     24s]   Assigned high priority to 0 instances.
[11/27 18:45:08     24s]   Soft fixed 19 clock instances.
[11/27 18:45:08     24s]   Performing Single Pass Refine Place.
[11/27 18:45:08     24s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[11/27 18:45:08     24s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1924.8M, EPOCH TIME: 1701135908.443411
[11/27 18:45:08     24s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1924.8M, EPOCH TIME: 1701135908.443473
[11/27 18:45:08     24s] Processing tracks to init pin-track alignment.
[11/27 18:45:08     24s] z: 2, totalTracks: 1
[11/27 18:45:08     24s] z: 4, totalTracks: 1
[11/27 18:45:08     24s] z: 6, totalTracks: 1
[11/27 18:45:08     24s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/27 18:45:08     24s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1924.8M, EPOCH TIME: 1701135908.444196
[11/27 18:45:08     24s] Info: 18 insts are soft-fixed.
[11/27 18:45:08     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:08     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:08     24s] 
[11/27 18:45:08     24s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/27 18:45:08     24s] OPERPROF:       Starting CMU at level 4, MEM:1924.8M, EPOCH TIME: 1701135908.447149
[11/27 18:45:08     24s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:1956.8M, EPOCH TIME: 1701135908.447721
[11/27 18:45:08     24s] 
[11/27 18:45:08     24s] Bad Lib Cell Checking (CMU) is done! (0)
[11/27 18:45:08     24s] Info: 18 insts are soft-fixed.
[11/27 18:45:08     24s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.005, REAL:0.004, MEM:1924.8M, EPOCH TIME: 1701135908.448585
[11/27 18:45:08     24s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1924.8M, EPOCH TIME: 1701135908.448615
[11/27 18:45:08     24s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1924.8M, EPOCH TIME: 1701135908.448797
[11/27 18:45:08     24s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1924.8MB).
[11/27 18:45:08     24s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.006, REAL:0.005, MEM:1924.8M, EPOCH TIME: 1701135908.448911
[11/27 18:45:08     24s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.006, REAL:0.006, MEM:1924.8M, EPOCH TIME: 1701135908.448930
[11/27 18:45:08     24s] TDRefine: refinePlace mode is spiral
[11/27 18:45:08     24s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2614079.4
[11/27 18:45:08     24s] OPERPROF: Starting RefinePlace at level 1, MEM:1924.8M, EPOCH TIME: 1701135908.448959
[11/27 18:45:08     24s] *** Starting refinePlace (0:00:24.6 mem=1924.8M) ***
[11/27 18:45:08     24s] Total net bbox length = 5.617e+04 (2.828e+04 2.789e+04) (ext = 3.859e+04)
[11/27 18:45:08     24s] 
[11/27 18:45:08     24s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/27 18:45:08     24s] Info: 18 insts are soft-fixed.
[11/27 18:45:08     24s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/27 18:45:08     24s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/27 18:45:08     24s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/27 18:45:08     24s] (I)      Default pattern map key = soc_top_default.
[11/27 18:45:08     24s] (I)      Default pattern map key = soc_top_default.
[11/27 18:45:08     24s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1924.8M, EPOCH TIME: 1701135908.452086
[11/27 18:45:08     24s] Starting refinePlace ...
[11/27 18:45:08     24s] (I)      Default pattern map key = soc_top_default.
[11/27 18:45:08     24s] One DDP V2 for no tweak run.
[11/27 18:45:08     24s] (I)      Default pattern map key = soc_top_default.
[11/27 18:45:08     24s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1924.8M, EPOCH TIME: 1701135908.457857
[11/27 18:45:08     24s] DDP initSite1 nrRow 257 nrJob 257
[11/27 18:45:08     24s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1924.8M, EPOCH TIME: 1701135908.457889
[11/27 18:45:08     24s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1924.8M, EPOCH TIME: 1701135908.458067
[11/27 18:45:08     24s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1924.8M, EPOCH TIME: 1701135908.458088
[11/27 18:45:08     24s] DDP markSite nrRow 257 nrJob 257
[11/27 18:45:08     24s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.000, MEM:1924.8M, EPOCH TIME: 1701135908.458464
[11/27 18:45:08     24s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:1924.8M, EPOCH TIME: 1701135908.458501
[11/27 18:45:08     24s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:1924.8M, EPOCH TIME: 1701135908.458664
[11/27 18:45:08     24s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:1924.8M, EPOCH TIME: 1701135908.458684
[11/27 18:45:08     24s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.004, REAL:0.002, MEM:1924.8M, EPOCH TIME: 1701135908.460956
[11/27 18:45:08     24s] ** Cut row section cpu time 0:00:00.0.
[11/27 18:45:08     24s]  ** Cut row section real time 0:00:00.0.
[11/27 18:45:08     24s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.005, REAL:0.002, MEM:1924.8M, EPOCH TIME: 1701135908.460999
[11/27 18:45:08     24s]   Spread Effort: high, standalone mode, useDDP on.
[11/27 18:45:08     24s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1924.8MB) @(0:00:24.6 - 0:00:24.6).
[11/27 18:45:08     24s] Move report: preRPlace moves 2 insts, mean move: 1.40 um, max move: 2.24 um 
[11/27 18:45:08     24s] 	Max move on inst (g4006__7482): (530.00, 803.28) --> (527.76, 803.28)
[11/27 18:45:08     24s] 	Length: 6 sites, height: 1 rows, site name: core7T, cell type: AND2X1
[11/27 18:45:08     24s] 	Violation at original loc: Placement Blockage Violation
[11/27 18:45:08     24s] wireLenOptFixPriorityInst 99 inst fixed
[11/27 18:45:08     24s] 
[11/27 18:45:08     24s] Running Spiral MT with 2 threads  fetchWidth=156 
[11/27 18:45:08     24s] Move report: legalization moves 2 insts, mean move: 0.56 um, max move: 0.56 um spiral
[11/27 18:45:08     24s] 	Max move on inst (chip_cd_count_reg[4]): (703.60, 771.92) --> (704.16, 771.92)
[11/27 18:45:08     24s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/27 18:45:08     24s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/27 18:45:08     24s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1924.8MB) @(0:00:24.6 - 0:00:24.6).
[11/27 18:45:08     24s] Move report: Detail placement moves 4 insts, mean move: 0.98 um, max move: 2.24 um 
[11/27 18:45:08     24s] 	Max move on inst (g4006__7482): (530.00, 803.28) --> (527.76, 803.28)
[11/27 18:45:08     24s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1924.8MB
[11/27 18:45:08     24s] Statistics of distance of Instance movement in refine placement:
[11/27 18:45:08     24s]   maximum (X+Y) =         2.24 um
[11/27 18:45:08     24s]   inst (g4006__7482) with max move: (530, 803.28) -> (527.76, 803.28)
[11/27 18:45:08     24s]   mean    (X+Y) =         0.98 um
[11/27 18:45:08     24s] Summary Report:
[11/27 18:45:08     24s] Instances move: 4 (out of 752 movable)
[11/27 18:45:08     24s] Instances flipped: 0
[11/27 18:45:08     24s] Mean displacement: 0.98 um
[11/27 18:45:08     24s] Max displacement: 2.24 um (Instance: g4006__7482) (530, 803.28) -> (527.76, 803.28)
[11/27 18:45:08     24s] 	Length: 6 sites, height: 1 rows, site name: core7T, cell type: AND2X1
[11/27 18:45:08     24s] 	Violation at original loc: Placement Blockage Violation
[11/27 18:45:08     24s] Total instances moved : 4
[11/27 18:45:08     24s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.031, REAL:0.024, MEM:1924.8M, EPOCH TIME: 1701135908.476242
[11/27 18:45:08     24s] Total net bbox length = 5.617e+04 (2.828e+04 2.789e+04) (ext = 3.859e+04)
[11/27 18:45:08     24s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1924.8MB
[11/27 18:45:08     24s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1924.8MB) @(0:00:24.6 - 0:00:24.6).
[11/27 18:45:08     24s] *** Finished refinePlace (0:00:24.6 mem=1924.8M) ***
[11/27 18:45:08     24s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2614079.4
[11/27 18:45:08     24s] OPERPROF: Finished RefinePlace at level 1, CPU:0.034, REAL:0.028, MEM:1924.8M, EPOCH TIME: 1701135908.476540
[11/27 18:45:08     24s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1924.8M, EPOCH TIME: 1701135908.476565
[11/27 18:45:08     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:752).
[11/27 18:45:08     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:08     24s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:08     24s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:08     24s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:1924.8M, EPOCH TIME: 1701135908.478223
[11/27 18:45:08     24s]   ClockRefiner summary
[11/27 18:45:08     24s]   All clock instances: Moved 2, flipped 0 and cell swapped 0 (out of a total of 118).
[11/27 18:45:08     24s]   The largest move was 0.56 um for chip_clock_seconds_reg[4].
[11/27 18:45:08     24s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 19).
[11/27 18:45:08     24s]   Clock sinks: Moved 2, flipped 0 and cell swapped 0 (out of a total of 99).
[11/27 18:45:08     24s]   The largest move was 0.56 um for chip_clock_seconds_reg[4].
[11/27 18:45:08     24s]   Restoring pStatusCts on 19 clock instances.
[11/27 18:45:08     24s]   Revert refine place priority changes on 0 instances.
[11/27 18:45:08     24s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:08     24s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.3 real=0:00:00.3)
[11/27 18:45:08     24s]   CCOpt::Phase::Routing...
[11/27 18:45:08     24s]   Clock implementation routing...
[11/27 18:45:08     24s]     Leaving CCOpt scope - Routing Tools...
[11/27 18:45:08     24s] Net route status summary:
[11/27 18:45:08     24s]   Clock:        20 (unrouted=0, trialRouted=0, noStatus=0, routed=20, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/27 18:45:08     24s]   Non-clock:  1008 (unrouted=272, trialRouted=736, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=220, (crossesIlmBoundary AND tooFewTerms=0)])
[11/27 18:45:08     24s]     Routing using eGR in eGR->NR Step...
[11/27 18:45:08     24s]       Early Global Route - eGR->Nr High Frequency step...
[11/27 18:45:08     24s] (ccopt eGR): There are 20 nets to be routed. 0 nets have skip routing designation.
[11/27 18:45:08     24s] (ccopt eGR): There are 20 nets for routing of which 19 have one or more fixed wires.
[11/27 18:45:08     24s] (ccopt eGR): Start to route 20 all nets
[11/27 18:45:08     24s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1924.80 MB )
[11/27 18:45:08     24s] (I)      ==================== Layers =====================
[11/27 18:45:08     24s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 18:45:08     24s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/27 18:45:08     24s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 18:45:08     24s] (I)      |  33 |  0 |    CONT |     cut |      1 |       |
[11/27 18:45:08     24s] (I)      |   1 |  1 |  METAL1 |    wire |      1 |       |
[11/27 18:45:08     24s] (I)      |  34 |  1 |   VIA12 |     cut |      1 |       |
[11/27 18:45:08     24s] (I)      |   2 |  2 |  METAL2 |    wire |      1 |       |
[11/27 18:45:08     24s] (I)      |  35 |  2 |   VIA23 |     cut |      1 |       |
[11/27 18:45:08     24s] (I)      |   3 |  3 |  METAL3 |    wire |      1 |       |
[11/27 18:45:08     24s] (I)      |  36 |  3 |   VIA34 |     cut |      1 |       |
[11/27 18:45:08     24s] (I)      |   4 |  4 |  METAL4 |    wire |      1 |       |
[11/27 18:45:08     24s] (I)      |  37 |  4 |   VIA45 |     cut |      1 |       |
[11/27 18:45:08     24s] (I)      |   5 |  5 |  METAL5 |    wire |      1 |       |
[11/27 18:45:08     24s] (I)      |  38 |  5 |   VIA56 |     cut |      1 |       |
[11/27 18:45:08     24s] (I)      |   6 |  6 |  METAL6 |    wire |      1 |       |
[11/27 18:45:08     24s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 18:45:08     24s] (I)      |  64 | 64 |   POLY1 |   other |        |    MS |
[11/27 18:45:08     24s] (I)      |   0 |  0 |   POLY2 |   other |        |    MS |
[11/27 18:45:08     24s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[11/27 18:45:08     24s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 18:45:08     24s] (I)      Started Import and model ( Curr Mem: 1924.80 MB )
[11/27 18:45:08     24s] (I)      Default pattern map key = soc_top_default.
[11/27 18:45:08     24s] (I)      == Non-default Options ==
[11/27 18:45:08     24s] (I)      Clean congestion better                            : true
[11/27 18:45:08     24s] (I)      Estimate vias on DPT layer                         : true
[11/27 18:45:08     24s] (I)      Clean congestion layer assignment rounds           : 3
[11/27 18:45:08     24s] (I)      Layer constraints as soft constraints              : true
[11/27 18:45:08     24s] (I)      Soft top layer                                     : true
[11/27 18:45:08     24s] (I)      Skip prospective layer relax nets                  : true
[11/27 18:45:08     24s] (I)      Better NDR handling                                : true
[11/27 18:45:08     24s] (I)      Improved NDR modeling in LA                        : true
[11/27 18:45:08     24s] (I)      Routing cost fix for NDR handling                  : true
[11/27 18:45:08     24s] (I)      Block tracks for preroutes                         : true
[11/27 18:45:08     24s] (I)      Assign IRoute by net group key                     : true
[11/27 18:45:08     24s] (I)      Block unroutable channels                          : true
[11/27 18:45:08     24s] (I)      Block unroutable channels 3D                       : true
[11/27 18:45:08     24s] (I)      Bound layer relaxed segment wl                     : true
[11/27 18:45:08     24s] (I)      Blocked pin reach length threshold                 : 2
[11/27 18:45:08     24s] (I)      Check blockage within NDR space in TA              : true
[11/27 18:45:08     24s] (I)      Skip must join for term with via pillar            : true
[11/27 18:45:08     24s] (I)      Model find APA for IO pin                          : true
[11/27 18:45:08     24s] (I)      On pin location for off pin term                   : true
[11/27 18:45:08     24s] (I)      Handle EOL spacing                                 : true
[11/27 18:45:08     24s] (I)      Merge PG vias by gap                               : true
[11/27 18:45:08     24s] (I)      Maximum routing layer                              : 4
[11/27 18:45:08     24s] (I)      Route selected nets only                           : true
[11/27 18:45:08     24s] (I)      Refine MST                                         : true
[11/27 18:45:08     24s] (I)      Honor PRL                                          : true
[11/27 18:45:08     24s] (I)      Strong congestion aware                            : true
[11/27 18:45:08     24s] (I)      Improved initial location for IRoutes              : true
[11/27 18:45:08     24s] (I)      Multi panel TA                                     : true
[11/27 18:45:08     24s] (I)      Penalize wire overlap                              : true
[11/27 18:45:08     24s] (I)      Expand small instance blockage                     : true
[11/27 18:45:08     24s] (I)      Reduce via in TA                                   : true
[11/27 18:45:08     24s] (I)      SS-aware routing                                   : true
[11/27 18:45:08     24s] (I)      Improve tree edge sharing                          : true
[11/27 18:45:08     24s] (I)      Improve 2D via estimation                          : true
[11/27 18:45:08     24s] (I)      Refine Steiner tree                                : true
[11/27 18:45:08     24s] (I)      Build spine tree                                   : true
[11/27 18:45:08     24s] (I)      Model pass through capacity                        : true
[11/27 18:45:08     24s] (I)      Extend blockages by a half GCell                   : true
[11/27 18:45:08     24s] (I)      Consider pin shapes                                : true
[11/27 18:45:08     24s] (I)      Consider pin shapes for all nodes                  : true
[11/27 18:45:08     24s] (I)      Consider NR APA                                    : true
[11/27 18:45:08     24s] (I)      Consider IO pin shape                              : true
[11/27 18:45:08     24s] (I)      Fix pin connection bug                             : true
[11/27 18:45:08     24s] (I)      Consider layer RC for local wires                  : true
[11/27 18:45:08     24s] (I)      Route to clock mesh pin                            : true
[11/27 18:45:08     24s] (I)      LA-aware pin escape length                         : 2
[11/27 18:45:08     24s] (I)      Connect multiple ports                             : true
[11/27 18:45:08     24s] (I)      Split for must join                                : true
[11/27 18:45:08     24s] (I)      Number of threads                                  : 2
[11/27 18:45:08     24s] (I)      Routing effort level                               : 10000
[11/27 18:45:08     24s] (I)      Prefer layer length threshold                      : 8
[11/27 18:45:08     24s] (I)      Overflow penalty cost                              : 10
[11/27 18:45:08     24s] (I)      A-star cost                                        : 0.300000
[11/27 18:45:08     24s] (I)      Misalignment cost                                  : 10.000000
[11/27 18:45:08     24s] (I)      Threshold for short IRoute                         : 6
[11/27 18:45:08     24s] (I)      Via cost during post routing                       : 1.000000
[11/27 18:45:08     24s] (I)      Layer congestion ratios                            : { { 1.0 } }
[11/27 18:45:08     24s] (I)      Source-to-sink ratio                               : 0.300000
[11/27 18:45:08     24s] (I)      Scenic ratio bound                                 : 3.000000
[11/27 18:45:08     24s] (I)      Segment layer relax scenic ratio                   : 1.250000
[11/27 18:45:08     24s] (I)      Source-sink aware LA ratio                         : 0.500000
[11/27 18:45:08     24s] (I)      PG-aware similar topology routing                  : true
[11/27 18:45:08     24s] (I)      Maze routing via cost fix                          : true
[11/27 18:45:08     24s] (I)      Apply PRL on PG terms                              : true
[11/27 18:45:08     24s] (I)      Apply PRL on obs objects                           : true
[11/27 18:45:08     24s] (I)      Handle range-type spacing rules                    : true
[11/27 18:45:08     24s] (I)      PG gap threshold multiplier                        : 10.000000
[11/27 18:45:08     24s] (I)      Parallel spacing query fix                         : true
[11/27 18:45:08     24s] (I)      Force source to root IR                            : true
[11/27 18:45:08     24s] (I)      Layer Weights                                      : L2:4 L3:2.5
[11/27 18:45:08     24s] (I)      Do not relax to DPT layer                          : true
[11/27 18:45:08     24s] (I)      No DPT in post routing                             : true
[11/27 18:45:08     24s] (I)      Modeling PG via merging fix                        : true
[11/27 18:45:08     24s] (I)      Shield aware TA                                    : true
[11/27 18:45:08     24s] (I)      Strong shield aware TA                             : true
[11/27 18:45:08     24s] (I)      Overflow calculation fix in LA                     : true
[11/27 18:45:08     24s] (I)      Post routing fix                                   : true
[11/27 18:45:08     24s] (I)      Strong post routing                                : true
[11/27 18:45:08     24s] (I)      Access via pillar from top                         : true
[11/27 18:45:08     24s] (I)      NDR via pillar fix                                 : true
[11/27 18:45:08     24s] (I)      Violation on path threshold                        : 1
[11/27 18:45:08     24s] (I)      Pass through capacity modeling                     : true
[11/27 18:45:08     24s] (I)      Select the non-relaxed segments in post routing stage : true
[11/27 18:45:08     24s] (I)      Select term pin box for io pin                     : true
[11/27 18:45:08     24s] (I)      Penalize NDR sharing                               : true
[11/27 18:45:08     24s] (I)      Enable special modeling                            : false
[11/27 18:45:08     24s] (I)      Keep fixed segments                                : true
[11/27 18:45:08     24s] (I)      Reorder net groups by key                          : true
[11/27 18:45:08     24s] (I)      Increase net scenic ratio                          : true
[11/27 18:45:08     24s] (I)      Method to set GCell size                           : row
[11/27 18:45:08     24s] (I)      Connect multiple ports and must join fix           : true
[11/27 18:45:08     24s] (I)      Avoid high resistance layers                       : true
[11/27 18:45:08     24s] (I)      Model find APA for IO pin fix                      : true
[11/27 18:45:08     24s] (I)      Avoid connecting non-metal layers                  : true
[11/27 18:45:08     24s] (I)      Use track pitch for NDR                            : true
[11/27 18:45:08     24s] (I)      Enable layer relax to lower layer                  : true
[11/27 18:45:08     24s] (I)      Enable layer relax to upper layer                  : true
[11/27 18:45:08     24s] (I)      Top layer relaxation fix                           : true
[11/27 18:45:08     24s] (I)      Handle non-default track width                     : false
[11/27 18:45:08     24s] (I)      Counted 18282 PG shapes. We will not process PG shapes layer by layer.
[11/27 18:45:08     24s] (I)      Use row-based GCell size
[11/27 18:45:08     24s] (I)      Use row-based GCell align
[11/27 18:45:08     24s] (I)      layer 0 area = 808000
[11/27 18:45:08     24s] (I)      layer 1 area = 808000
[11/27 18:45:08     24s] (I)      layer 2 area = 808000
[11/27 18:45:08     24s] (I)      layer 3 area = 808000
[11/27 18:45:08     24s] (I)      GCell unit size   : 7840
[11/27 18:45:08     24s] (I)      GCell multiplier  : 1
[11/27 18:45:08     24s] (I)      GCell row height  : 7840
[11/27 18:45:08     24s] (I)      Actual row height : 7840
[11/27 18:45:08     24s] (I)      GCell align ref   : 626560 626560
[11/27 18:45:08     24s] [NR-eGR] Track table information for default rule: 
[11/27 18:45:08     24s] [NR-eGR] METAL1 has single uniform track structure
[11/27 18:45:08     24s] [NR-eGR] METAL2 has single uniform track structure
[11/27 18:45:08     24s] [NR-eGR] METAL3 has single uniform track structure
[11/27 18:45:08     24s] [NR-eGR] METAL4 has single uniform track structure
[11/27 18:45:08     24s] [NR-eGR] METAL5 has single uniform track structure
[11/27 18:45:08     24s] [NR-eGR] METAL6 has single uniform track structure
[11/27 18:45:08     24s] (I)      ============== Default via ===============
[11/27 18:45:08     24s] (I)      +---+------------------+-----------------+
[11/27 18:45:08     24s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/27 18:45:08     24s] (I)      +---+------------------+-----------------+
[11/27 18:45:08     24s] (I)      | 1 |    4  VIA12_VV   |    4  VIA12_VV  |
[11/27 18:45:08     24s] (I)      | 2 |    5  VIA2       |    5  VIA2      |
[11/27 18:45:08     24s] (I)      | 3 |    8  VIA3       |    8  VIA3      |
[11/27 18:45:08     24s] (I)      | 4 |   11  VIA4       |   11  VIA4      |
[11/27 18:45:08     24s] (I)      | 5 |   14  VIA5       |   15  VIA5EAST  |
[11/27 18:45:08     24s] (I)      +---+------------------+-----------------+
[11/27 18:45:08     24s] [NR-eGR] Read 0 PG shapes
[11/27 18:45:08     24s] [NR-eGR] Read 0 clock shapes
[11/27 18:45:08     24s] [NR-eGR] Read 0 other shapes
[11/27 18:45:08     24s] [NR-eGR] #Routing Blockages  : 0
[11/27 18:45:08     24s] [NR-eGR] #Instance Blockages : 10813
[11/27 18:45:08     24s] [NR-eGR] #PG Blockages       : 0
[11/27 18:45:08     24s] [NR-eGR] #Halo Blockages     : 0
[11/27 18:45:08     24s] [NR-eGR] #Boundary Blockages : 0
[11/27 18:45:08     24s] [NR-eGR] #Clock Blockages    : 0
[11/27 18:45:08     24s] [NR-eGR] #Other Blockages    : 0
[11/27 18:45:08     24s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/27 18:45:08     24s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/27 18:45:08     24s] [NR-eGR] Read 806 nets ( ignored 786 )
[11/27 18:45:08     24s] [NR-eGR] Connected 0 must-join pins/ports
[11/27 18:45:08     24s] (I)      early_global_route_priority property id does not exist.
[11/27 18:45:08     24s] (I)      Read Num Blocks=14169  Num Prerouted Wires=0  Num CS=0
[11/27 18:45:08     24s] (I)      Layer 1 (V) : #blockages 8972 : #preroutes 0
[11/27 18:45:08     24s] (I)      Layer 2 (H) : #blockages 4826 : #preroutes 0
[11/27 18:45:08     24s] (I)      Layer 3 (V) : #blockages 371 : #preroutes 0
[11/27 18:45:08     24s] (I)      Moved 1 terms for better access 
[11/27 18:45:08     24s] (I)      Number of ignored nets                =      0
[11/27 18:45:08     24s] (I)      Number of connected nets              =      0
[11/27 18:45:08     24s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/27 18:45:08     24s] (I)      Number of clock nets                  =     20.  Ignored: No
[11/27 18:45:08     24s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/27 18:45:08     24s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/27 18:45:08     24s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/27 18:45:08     24s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/27 18:45:08     24s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/27 18:45:08     24s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/27 18:45:08     24s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/27 18:45:08     24s] [NR-eGR] There are 19 clock nets ( 0 with NDR ).
[11/27 18:45:08     24s] (I)      Ndr track 0 does not exist
[11/27 18:45:08     24s] (I)      ---------------------Grid Graph Info--------------------
[11/27 18:45:08     24s] (I)      Routing area        : (0, 0) - (3393440, 3272800)
[11/27 18:45:08     24s] (I)      Core area           : (626560, 626560) - (2766880, 2646240)
[11/27 18:45:08     24s] (I)      Site width          :  1120  (dbu)
[11/27 18:45:08     24s] (I)      Row height          :  7840  (dbu)
[11/27 18:45:08     24s] (I)      GCell row height    :  7840  (dbu)
[11/27 18:45:08     24s] (I)      GCell width         :  7840  (dbu)
[11/27 18:45:08     24s] (I)      GCell height        :  7840  (dbu)
[11/27 18:45:08     24s] (I)      Grid                :   432   417     4
[11/27 18:45:08     24s] (I)      Layer numbers       :     1     2     3     4
[11/27 18:45:08     24s] (I)      Vertical capacity   :     0  7840     0  7840
[11/27 18:45:08     24s] (I)      Horizontal capacity :     0     0  7840     0
[11/27 18:45:08     24s] (I)      Default wire width  :   460   560   560   560
[11/27 18:45:08     24s] (I)      Default wire space  :   460   560   560   560
[11/27 18:45:08     24s] (I)      Default wire pitch  :   920  1120  1120  1120
[11/27 18:45:08     24s] (I)      Default pitch size  :   920  1120  1120  1120
[11/27 18:45:08     24s] (I)      First track coord   :  1040  1040  1040  1040
[11/27 18:45:08     24s] (I)      Num tracks per GCell:  8.52  7.00  7.00  7.00
[11/27 18:45:08     24s] (I)      Total num of tracks :  2922  3029  2921  3029
[11/27 18:45:08     24s] (I)      Num of masks        :     1     1     1     1
[11/27 18:45:08     24s] (I)      Num of trim masks   :     0     0     0     0
[11/27 18:45:08     24s] (I)      --------------------------------------------------------
[11/27 18:45:08     24s] 
[11/27 18:45:08     24s] [NR-eGR] ============ Routing rule table ============
[11/27 18:45:08     24s] [NR-eGR] Rule id: 0  Nets: 19
[11/27 18:45:08     24s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/27 18:45:08     24s] (I)                    Layer     2     3     4 
[11/27 18:45:08     24s] (I)                    Pitch  1120  1120  1120 
[11/27 18:45:08     24s] (I)             #Used tracks     1     1     1 
[11/27 18:45:08     24s] (I)       #Fully used tracks     1     1     1 
[11/27 18:45:08     24s] [NR-eGR] ========================================
[11/27 18:45:08     24s] [NR-eGR] 
[11/27 18:45:08     24s] (I)      =============== Blocked Tracks ===============
[11/27 18:45:08     24s] (I)      +-------+---------+----------+---------------+
[11/27 18:45:08     24s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/27 18:45:08     24s] (I)      +-------+---------+----------+---------------+
[11/27 18:45:08     24s] (I)      |     1 |       0 |        0 |         0.00% |
[11/27 18:45:08     24s] (I)      |     2 | 1263093 |   611915 |        48.45% |
[11/27 18:45:08     24s] (I)      |     3 | 1261872 |   444308 |        35.21% |
[11/27 18:45:08     24s] (I)      |     4 | 1263093 |   604760 |        47.88% |
[11/27 18:45:08     24s] (I)      +-------+---------+----------+---------------+
[11/27 18:45:08     24s] (I)      Finished Import and model ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1933.39 MB )
[11/27 18:45:08     24s] (I)      Reset routing kernel
[11/27 18:45:08     24s] (I)      Started Global Routing ( Curr Mem: 1933.39 MB )
[11/27 18:45:08     24s] (I)      totalPins=136  totalGlobalPin=136 (100.00%)
[11/27 18:45:08     24s] (I)      total 2D Cap : 1487321 = (824657 H, 662664 V)
[11/27 18:45:08     24s] [NR-eGR] Layer group 1: route 19 net(s) in layer range [3, 4]
[11/27 18:45:08     24s] (I)      
[11/27 18:45:08     24s] (I)      ============  Phase 1a Route ============
[11/27 18:45:08     24s] (I)      Usage: 708 = (359 H, 349 V) = (0.04% H, 0.05% V) = (1.407e+03um H, 1.368e+03um V)
[11/27 18:45:08     24s] (I)      
[11/27 18:45:08     24s] (I)      ============  Phase 1b Route ============
[11/27 18:45:08     24s] (I)      Usage: 708 = (359 H, 349 V) = (0.04% H, 0.05% V) = (1.407e+03um H, 1.368e+03um V)
[11/27 18:45:08     24s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.775360e+03um
[11/27 18:45:08     24s] (I)      
[11/27 18:45:08     24s] (I)      ============  Phase 1c Route ============
[11/27 18:45:08     24s] (I)      Usage: 708 = (359 H, 349 V) = (0.04% H, 0.05% V) = (1.407e+03um H, 1.368e+03um V)
[11/27 18:45:08     24s] (I)      
[11/27 18:45:08     24s] (I)      ============  Phase 1d Route ============
[11/27 18:45:08     24s] (I)      Usage: 708 = (359 H, 349 V) = (0.04% H, 0.05% V) = (1.407e+03um H, 1.368e+03um V)
[11/27 18:45:08     24s] (I)      
[11/27 18:45:08     24s] (I)      ============  Phase 1e Route ============
[11/27 18:45:08     24s] (I)      Usage: 708 = (359 H, 349 V) = (0.04% H, 0.05% V) = (1.407e+03um H, 1.368e+03um V)
[11/27 18:45:08     24s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.775360e+03um
[11/27 18:45:08     24s] (I)      
[11/27 18:45:08     24s] (I)      ============  Phase 1f Route ============
[11/27 18:45:08     24s] (I)      Usage: 708 = (359 H, 349 V) = (0.04% H, 0.05% V) = (1.407e+03um H, 1.368e+03um V)
[11/27 18:45:08     24s] (I)      
[11/27 18:45:08     24s] (I)      ============  Phase 1g Route ============
[11/27 18:45:08     24s] (I)      Usage: 700 = (355 H, 345 V) = (0.04% H, 0.05% V) = (1.392e+03um H, 1.352e+03um V)
[11/27 18:45:08     24s] (I)      #Nets         : 19
[11/27 18:45:08     24s] (I)      #Relaxed nets : 1
[11/27 18:45:08     24s] (I)      Wire length   : 682
[11/27 18:45:08     24s] [NR-eGR] Create a new net group with 1 nets and layer range [2, 4]
[11/27 18:45:08     24s] (I)      
[11/27 18:45:08     24s] (I)      ============  Phase 1h Route ============
[11/27 18:45:08     24s] (I)      Usage: 709 = (360 H, 349 V) = (0.04% H, 0.05% V) = (1.411e+03um H, 1.368e+03um V)
[11/27 18:45:08     24s] (I)      total 2D Cap : 2144611 = (824657 H, 1319954 V)
[11/27 18:45:08     24s] [NR-eGR] Layer group 2: route 1 net(s) in layer range [2, 4]
[11/27 18:45:08     24s] (I)      
[11/27 18:45:08     24s] (I)      ============  Phase 1a Route ============
[11/27 18:45:08     24s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 1
[11/27 18:45:08     24s] (I)      Usage: 756 = (386 H, 370 V) = (0.05% H, 0.03% V) = (1.513e+03um H, 1.450e+03um V)
[11/27 18:45:08     24s] (I)      
[11/27 18:45:08     24s] (I)      ============  Phase 1b Route ============
[11/27 18:45:08     24s] (I)      Usage: 756 = (386 H, 370 V) = (0.05% H, 0.03% V) = (1.513e+03um H, 1.450e+03um V)
[11/27 18:45:08     24s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.963520e+03um
[11/27 18:45:08     24s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/27 18:45:08     24s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/27 18:45:08     24s] (I)      
[11/27 18:45:08     24s] (I)      ============  Phase 1c Route ============
[11/27 18:45:08     24s] (I)      Level2 Grid: 87 x 84
[11/27 18:45:08     24s] (I)      Usage: 756 = (386 H, 370 V) = (0.05% H, 0.03% V) = (1.513e+03um H, 1.450e+03um V)
[11/27 18:45:08     24s] (I)      
[11/27 18:45:08     24s] (I)      ============  Phase 1d Route ============
[11/27 18:45:08     24s] (I)      Usage: 756 = (386 H, 370 V) = (0.05% H, 0.03% V) = (1.513e+03um H, 1.450e+03um V)
[11/27 18:45:08     24s] (I)      
[11/27 18:45:08     24s] (I)      ============  Phase 1e Route ============
[11/27 18:45:08     24s] (I)      Usage: 756 = (386 H, 370 V) = (0.05% H, 0.03% V) = (1.513e+03um H, 1.450e+03um V)
[11/27 18:45:08     24s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.963520e+03um
[11/27 18:45:08     24s] (I)      
[11/27 18:45:08     24s] (I)      ============  Phase 1f Route ============
[11/27 18:45:08     24s] (I)      Usage: 756 = (386 H, 370 V) = (0.05% H, 0.03% V) = (1.513e+03um H, 1.450e+03um V)
[11/27 18:45:08     24s] (I)      
[11/27 18:45:08     24s] (I)      ============  Phase 1g Route ============
[11/27 18:45:08     24s] (I)      Usage: 754 = (383 H, 371 V) = (0.05% H, 0.03% V) = (1.501e+03um H, 1.454e+03um V)
[11/27 18:45:08     24s] (I)      
[11/27 18:45:08     24s] (I)      ============  Phase 1h Route ============
[11/27 18:45:08     24s] (I)      Usage: 754 = (383 H, 371 V) = (0.05% H, 0.03% V) = (1.501e+03um H, 1.454e+03um V)
[11/27 18:45:08     24s] (I)      
[11/27 18:45:08     24s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/27 18:45:08     24s] [NR-eGR]                        OverCon            
[11/27 18:45:08     24s] [NR-eGR]                         #Gcell     %Gcell
[11/27 18:45:08     24s] [NR-eGR]        Layer               (1)    OverCon
[11/27 18:45:08     24s] [NR-eGR] ----------------------------------------------
[11/27 18:45:08     24s] [NR-eGR]  METAL1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/27 18:45:08     24s] [NR-eGR]  METAL2 ( 2)         1( 0.00%)   ( 0.00%) 
[11/27 18:45:08     24s] [NR-eGR]  METAL3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/27 18:45:08     24s] [NR-eGR]  METAL4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/27 18:45:08     24s] [NR-eGR] ----------------------------------------------
[11/27 18:45:08     24s] [NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[11/27 18:45:08     24s] [NR-eGR] 
[11/27 18:45:08     24s] (I)      Finished Global Routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1936.14 MB )
[11/27 18:45:08     24s] (I)      total 2D Cap : 2158031 = (836049 H, 1321982 V)
[11/27 18:45:08     24s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/27 18:45:08     24s] (I)      ============= Track Assignment ============
[11/27 18:45:08     24s] (I)      Started Track Assignment (2T) ( Curr Mem: 1936.14 MB )
[11/27 18:45:08     24s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[11/27 18:45:08     24s] (I)      Run Multi-thread track assignment
[11/27 18:45:08     24s] (I)      Finished Track Assignment (2T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1940.27 MB )
[11/27 18:45:08     24s] (I)      Started Export ( Curr Mem: 1940.27 MB )
[11/27 18:45:08     24s] [NR-eGR]                 Length (um)  Vias 
[11/27 18:45:08     24s] [NR-eGR] ----------------------------------
[11/27 18:45:08     24s] [NR-eGR]  METAL1  (1H)             0  2173 
[11/27 18:45:08     24s] [NR-eGR]  METAL2  (2V)         23731  3134 
[11/27 18:45:08     24s] [NR-eGR]  METAL3  (3H)         29791   663 
[11/27 18:45:08     24s] [NR-eGR]  METAL4  (4V)          6411     0 
[11/27 18:45:08     24s] [NR-eGR]  METAL5  (5H)             0     0 
[11/27 18:45:08     24s] [NR-eGR]  METAL6  (6V)             0     0 
[11/27 18:45:08     24s] [NR-eGR] ----------------------------------
[11/27 18:45:08     24s] [NR-eGR]          Total        59933  5970 
[11/27 18:45:08     24s] [NR-eGR] --------------------------------------------------------------------------
[11/27 18:45:08     24s] [NR-eGR] Total half perimeter of net bounding box: 56170um
[11/27 18:45:08     24s] [NR-eGR] Total length: 59933um, number of vias: 5970
[11/27 18:45:08     24s] [NR-eGR] --------------------------------------------------------------------------
[11/27 18:45:08     24s] [NR-eGR] Total eGR-routed clock nets wire length: 2847um, number of vias: 356
[11/27 18:45:08     24s] [NR-eGR] --------------------------------------------------------------------------
[11/27 18:45:08     24s] [NR-eGR] Report for selected net(s) only.
[11/27 18:45:08     24s] [NR-eGR]                 Length (um)  Vias 
[11/27 18:45:08     24s] [NR-eGR] ----------------------------------
[11/27 18:45:08     24s] [NR-eGR]  METAL1  (1H)             0    83 
[11/27 18:45:08     24s] [NR-eGR]  METAL2  (2V)           287   180 
[11/27 18:45:08     24s] [NR-eGR]  METAL3  (3H)          1449    93 
[11/27 18:45:08     24s] [NR-eGR]  METAL4  (4V)          1111     0 
[11/27 18:45:08     24s] [NR-eGR]  METAL5  (5H)             0     0 
[11/27 18:45:08     24s] [NR-eGR]  METAL6  (6V)             0     0 
[11/27 18:45:08     24s] [NR-eGR] ----------------------------------
[11/27 18:45:08     24s] [NR-eGR]          Total         2847   356 
[11/27 18:45:08     24s] [NR-eGR] --------------------------------------------------------------------------
[11/27 18:45:08     24s] [NR-eGR] Total half perimeter of net bounding box: 2258um
[11/27 18:45:08     24s] [NR-eGR] Total length: 2847um, number of vias: 356
[11/27 18:45:08     24s] [NR-eGR] --------------------------------------------------------------------------
[11/27 18:45:08     24s] [NR-eGR] Total routed clock nets wire length: 2847um, number of vias: 356
[11/27 18:45:08     24s] [NR-eGR] --------------------------------------------------------------------------
[11/27 18:45:08     24s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1940.27 MB )
[11/27 18:45:08     24s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.14 sec, Real: 0.13 sec, Curr Mem: 1938.27 MB )
[11/27 18:45:08     24s] (I)      ====================================== Runtime Summary ======================================
[11/27 18:45:08     24s] (I)       Step                                              %     Start    Finish      Real       CPU 
[11/27 18:45:08     24s] (I)      ---------------------------------------------------------------------------------------------
[11/27 18:45:08     24s] (I)       Early Global Route kernel                   100.00%  6.99 sec  7.13 sec  0.13 sec  0.14 sec 
[11/27 18:45:08     24s] (I)       +-Import and model                           34.81%  7.00 sec  7.04 sec  0.05 sec  0.05 sec 
[11/27 18:45:08     24s] (I)       | +-Create place DB                           1.05%  7.00 sec  7.00 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | +-Import place data                       1.03%  7.00 sec  7.00 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | +-Read instances and placement          0.46%  7.00 sec  7.00 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | +-Read nets                             0.51%  7.00 sec  7.00 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | +-Create route DB                          29.34%  7.00 sec  7.04 sec  0.04 sec  0.04 sec 
[11/27 18:45:08     24s] (I)       | | +-Import route data (2T)                 28.95%  7.00 sec  7.04 sec  0.04 sec  0.04 sec 
[11/27 18:45:08     24s] (I)       | | | +-Read blockages ( Layer 2-4 )          2.77%  7.00 sec  7.00 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | | +-Read routing blockages              0.00%  7.00 sec  7.00 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | | +-Read instance blockages             0.53%  7.00 sec  7.00 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | | +-Read PG blockages                   2.01%  7.00 sec  7.00 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | | +-Read clock blockages                0.01%  7.00 sec  7.00 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | | +-Read other blockages                0.01%  7.00 sec  7.00 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | | +-Read halo blockages                 0.01%  7.00 sec  7.00 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | | +-Read boundary cut boxes             0.00%  7.00 sec  7.00 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | +-Read blackboxes                       0.01%  7.00 sec  7.00 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | +-Read prerouted                        0.11%  7.00 sec  7.00 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | +-Read unlegalized nets                 0.02%  7.00 sec  7.00 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | +-Read nets                             0.02%  7.00 sec  7.00 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | +-Set up via pillars                    0.00%  7.00 sec  7.00 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | +-Initialize 3D grid graph              1.63%  7.00 sec  7.00 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | +-Model blockage capacity              23.58%  7.00 sec  7.04 sec  0.03 sec  0.03 sec 
[11/27 18:45:08     24s] (I)       | | | | +-Initialize 3D capacity             21.87%  7.00 sec  7.03 sec  0.03 sec  0.03 sec 
[11/27 18:45:08     24s] (I)       | | | +-Move terms for access (2T)            0.16%  7.04 sec  7.04 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | +-Read aux data                             0.00%  7.04 sec  7.04 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | +-Others data preparation                   0.26%  7.04 sec  7.04 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | +-Create route kernel                       3.95%  7.04 sec  7.04 sec  0.01 sec  0.01 sec 
[11/27 18:45:08     24s] (I)       +-Global Routing                             44.69%  7.04 sec  7.10 sec  0.06 sec  0.06 sec 
[11/27 18:45:08     24s] (I)       | +-Initialization                            0.16%  7.04 sec  7.04 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | +-Net group 1                              17.30%  7.04 sec  7.07 sec  0.02 sec  0.03 sec 
[11/27 18:45:08     24s] (I)       | | +-Generate topology (2T)                  0.26%  7.04 sec  7.04 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | +-Phase 1a                                0.81%  7.05 sec  7.05 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | +-Pattern routing (2T)                  0.73%  7.05 sec  7.05 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | +-Phase 1b                                0.26%  7.05 sec  7.05 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | +-Phase 1c                                0.01%  7.05 sec  7.05 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | +-Phase 1d                                0.01%  7.05 sec  7.05 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | +-Phase 1e                                0.29%  7.05 sec  7.05 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | +-Route legalization                    0.03%  7.05 sec  7.05 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | | +-Legalize Blockage Violations        0.01%  7.05 sec  7.05 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | +-Phase 1f                                0.01%  7.05 sec  7.05 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | +-Phase 1g                                1.77%  7.05 sec  7.06 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | +-Post Routing                          1.73%  7.05 sec  7.06 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | +-Phase 1h                                1.63%  7.06 sec  7.06 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | +-Post Routing                          1.58%  7.06 sec  7.06 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | +-Layer assignment (2T)                   5.23%  7.06 sec  7.07 sec  0.01 sec  0.01 sec 
[11/27 18:45:08     24s] (I)       | +-Net group 2                              23.68%  7.07 sec  7.10 sec  0.03 sec  0.03 sec 
[11/27 18:45:08     24s] (I)       | | +-Generate topology (2T)                  0.06%  7.07 sec  7.07 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | +-Phase 1a                                2.93%  7.08 sec  7.08 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | +-Pattern routing (2T)                  0.73%  7.08 sec  7.08 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.16%  7.08 sec  7.08 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | +-Add via demand to 2D                  0.94%  7.08 sec  7.08 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | +-Phase 1b                                1.04%  7.08 sec  7.08 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | +-Monotonic routing (2T)                0.77%  7.08 sec  7.08 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | +-Phase 1c                                1.62%  7.08 sec  7.09 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | +-Two level Routing                     1.59%  7.08 sec  7.09 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | | +-Two Level Routing (Regular)         0.40%  7.08 sec  7.09 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | | +-Two Level Routing (Strong)          0.41%  7.09 sec  7.09 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | +-Phase 1d                                0.92%  7.09 sec  7.09 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | +-Detoured routing (2T)                 0.88%  7.09 sec  7.09 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | +-Phase 1e                                0.28%  7.09 sec  7.09 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | +-Route legalization                    0.03%  7.09 sec  7.09 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | | +-Legalize Blockage Violations        0.00%  7.09 sec  7.09 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | +-Phase 1f                                0.45%  7.09 sec  7.09 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | +-Congestion clean                      0.41%  7.09 sec  7.09 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | +-Phase 1g                                0.86%  7.09 sec  7.09 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | +-Post Routing                          0.82%  7.09 sec  7.09 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | +-Phase 1h                                0.84%  7.09 sec  7.09 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | | +-Post Routing                          0.80%  7.09 sec  7.09 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | +-Layer assignment (2T)                   0.15%  7.10 sec  7.10 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       +-Export 3D cong map                          8.86%  7.10 sec  7.11 sec  0.01 sec  0.01 sec 
[11/27 18:45:08     24s] (I)       | +-Export 2D cong map                        1.54%  7.11 sec  7.11 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       +-Extract Global 3D Wires                     0.01%  7.11 sec  7.11 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       +-Track Assignment (2T)                       7.11%  7.11 sec  7.12 sec  0.01 sec  0.01 sec 
[11/27 18:45:08     24s] (I)       | +-Initialization                            0.01%  7.11 sec  7.11 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | +-Track Assignment Kernel                   6.99%  7.11 sec  7.12 sec  0.01 sec  0.01 sec 
[11/27 18:45:08     24s] (I)       | +-Free Memory                               0.00%  7.12 sec  7.12 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       +-Export                                      2.43%  7.12 sec  7.13 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | +-Export DB wires                           0.29%  7.12 sec  7.12 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | +-Export all nets (2T)                    0.16%  7.12 sec  7.12 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | | +-Set wire vias (2T)                      0.07%  7.12 sec  7.12 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | +-Report wirelength                         1.27%  7.12 sec  7.13 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | +-Update net boxes                          0.75%  7.13 sec  7.13 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       | +-Update timing                             0.00%  7.13 sec  7.13 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)       +-Postprocess design                          0.55%  7.13 sec  7.13 sec  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)      ======================= Summary by functions ========================
[11/27 18:45:08     24s] (I)       Lv  Step                                      %      Real       CPU 
[11/27 18:45:08     24s] (I)      ---------------------------------------------------------------------
[11/27 18:45:08     24s] (I)        0  Early Global Route kernel           100.00%  0.13 sec  0.14 sec 
[11/27 18:45:08     24s] (I)        1  Global Routing                       44.69%  0.06 sec  0.06 sec 
[11/27 18:45:08     24s] (I)        1  Import and model                     34.81%  0.05 sec  0.05 sec 
[11/27 18:45:08     24s] (I)        1  Export 3D cong map                    8.86%  0.01 sec  0.01 sec 
[11/27 18:45:08     24s] (I)        1  Track Assignment (2T)                 7.11%  0.01 sec  0.01 sec 
[11/27 18:45:08     24s] (I)        1  Export                                2.43%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        1  Postprocess design                    0.55%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        1  Extract Global 3D Wires               0.01%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        2  Create route DB                      29.34%  0.04 sec  0.04 sec 
[11/27 18:45:08     24s] (I)        2  Net group 2                          23.68%  0.03 sec  0.03 sec 
[11/27 18:45:08     24s] (I)        2  Net group 1                          17.30%  0.02 sec  0.03 sec 
[11/27 18:45:08     24s] (I)        2  Track Assignment Kernel               6.99%  0.01 sec  0.01 sec 
[11/27 18:45:08     24s] (I)        2  Create route kernel                   3.95%  0.01 sec  0.01 sec 
[11/27 18:45:08     24s] (I)        2  Export 2D cong map                    1.54%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        2  Report wirelength                     1.27%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        2  Create place DB                       1.05%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        2  Update net boxes                      0.75%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        2  Export DB wires                       0.29%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        2  Others data preparation               0.26%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        2  Initialization                        0.17%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        3  Import route data (2T)               28.95%  0.04 sec  0.04 sec 
[11/27 18:45:08     24s] (I)        3  Layer assignment (2T)                 5.38%  0.01 sec  0.01 sec 
[11/27 18:45:08     24s] (I)        3  Phase 1a                              3.75%  0.01 sec  0.01 sec 
[11/27 18:45:08     24s] (I)        3  Phase 1g                              2.62%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        3  Phase 1h                              2.47%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        3  Phase 1c                              1.62%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        3  Phase 1b                              1.30%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        3  Import place data                     1.03%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        3  Phase 1d                              0.92%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        3  Phase 1e                              0.57%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        3  Phase 1f                              0.45%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        3  Generate topology (2T)                0.33%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        3  Export all nets (2T)                  0.16%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        3  Set wire vias (2T)                    0.07%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        4  Model blockage capacity              23.58%  0.03 sec  0.03 sec 
[11/27 18:45:08     24s] (I)        4  Post Routing                          4.94%  0.01 sec  0.01 sec 
[11/27 18:45:08     24s] (I)        4  Read blockages ( Layer 2-4 )          2.77%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        4  Initialize 3D grid graph              1.63%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        4  Two level Routing                     1.59%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        4  Pattern routing (2T)                  1.46%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        4  Pattern Routing Avoiding Blockages    1.16%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        4  Add via demand to 2D                  0.94%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        4  Detoured routing (2T)                 0.88%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        4  Monotonic routing (2T)                0.77%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        4  Read nets                             0.53%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        4  Read instances and placement          0.46%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        4  Congestion clean                      0.41%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        4  Move terms for access (2T)            0.16%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        4  Read prerouted                        0.11%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        4  Route legalization                    0.06%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        4  Read unlegalized nets                 0.02%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        4  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        5  Initialize 3D capacity               21.87%  0.03 sec  0.03 sec 
[11/27 18:45:08     24s] (I)        5  Read PG blockages                     2.01%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        5  Read instance blockages               0.53%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        5  Two Level Routing (Strong)            0.41%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        5  Two Level Routing (Regular)           0.40%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        5  Read clock blockages                  0.01%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        5  Legalize Blockage Violations          0.01%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[11/27 18:45:08     24s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/27 18:45:08     24s]     Routing using eGR in eGR->NR Step done.
[11/27 18:45:08     24s]     Routing using NR in eGR->NR Step...
[11/27 18:45:08     24s] 
[11/27 18:45:08     24s] CCOPT: Preparing to route 20 clock nets with NanoRoute.
[11/27 18:45:08     24s]   All net are default rule.
[11/27 18:45:08     24s]   Preferred NanoRoute mode settings: Current
[11/27 18:45:08     24s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/27 18:45:08     24s] **WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
[11/27 18:45:08     24s] To increase the message display limit, refer to the product command reference manual.
[11/27 18:45:08     24s]       Clock detailed routing...
[11/27 18:45:08     24s]         NanoRoute...
[11/27 18:45:08     24s] #% Begin globalDetailRoute (date=11/27 18:45:08, mem=1671.2M)
[11/27 18:45:08     24s] 
[11/27 18:45:08     24s] globalDetailRoute
[11/27 18:45:08     24s] 
[11/27 18:45:08     24s] #Start globalDetailRoute on Mon Nov 27 18:45:08 2023
[11/27 18:45:08     24s] #
[11/27 18:45:08     24s] ### Time Record (globalDetailRoute) is installed.
[11/27 18:45:08     24s] ### Time Record (Pre Callback) is installed.
[11/27 18:45:08     24s] ### Time Record (Pre Callback) is uninstalled.
[11/27 18:45:08     24s] ### Time Record (DB Import) is installed.
[11/27 18:45:08     24s] ### Time Record (Timing Data Generation) is installed.
[11/27 18:45:08     24s] ### Time Record (Timing Data Generation) is uninstalled.
[11/27 18:45:08     24s] ### Net info: total nets: 1028
[11/27 18:45:08     24s] ### Net info: dirty nets: 0
[11/27 18:45:08     24s] ### Net info: marked as disconnected nets: 0
[11/27 18:45:08     24s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=20)
[11/27 18:45:08     24s] #num needed restored net=0
[11/27 18:45:08     24s] #need_extraction net=0 (total=1028)
[11/27 18:45:08     24s] ### Net info: fully routed nets: 19
[11/27 18:45:08     24s] ### Net info: trivial (< 2 pins) nets: 220
[11/27 18:45:08     24s] ### Net info: unrouted nets: 789
[11/27 18:45:08     24s] ### Net info: re-extraction nets: 0
[11/27 18:45:08     24s] ### Net info: selected nets: 20
[11/27 18:45:08     24s] ### Net info: ignored nets: 0
[11/27 18:45:08     24s] ### Net info: skip routing nets: 0
[11/27 18:45:08     24s] ### import design signature (3): route=2055179905 fixed_route=2098766521 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1186094330 dirty_area=0 del_dirty_area=0 cell=1867210192 placement=2069291313 pin_access=1 inst_pattern=1
[11/27 18:45:08     24s] ### Time Record (DB Import) is uninstalled.
[11/27 18:45:08     24s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[11/27 18:45:08     24s] #
[11/27 18:45:08     24s] #Wire/Via statistics before line assignment ...
[11/27 18:45:08     24s] #Total wire length = 2847 um.
[11/27 18:45:08     24s] #Total half perimeter of net bounding box = 2548 um.
[11/27 18:45:08     24s] #Total wire length on LAYER METAL1 = 0 um.
[11/27 18:45:08     24s] #Total wire length on LAYER METAL2 = 287 um.
[11/27 18:45:08     24s] #Total wire length on LAYER METAL3 = 1449 um.
[11/27 18:45:08     24s] #Total wire length on LAYER METAL4 = 1111 um.
[11/27 18:45:08     24s] #Total wire length on LAYER METAL5 = 0 um.
[11/27 18:45:08     24s] #Total wire length on LAYER METAL6 = 0 um.
[11/27 18:45:08     24s] #Total number of vias = 356
[11/27 18:45:08     24s] #Up-Via Summary (total 356):
[11/27 18:45:08     24s] #           
[11/27 18:45:08     24s] #-----------------------
[11/27 18:45:08     24s] # METAL1             83
[11/27 18:45:08     24s] # METAL2            180
[11/27 18:45:08     24s] # METAL3             93
[11/27 18:45:08     24s] #-----------------------
[11/27 18:45:08     24s] #                   356 
[11/27 18:45:08     24s] #
[11/27 18:45:08     24s] ### Time Record (Data Preparation) is installed.
[11/27 18:45:08     24s] #Start routing data preparation on Mon Nov 27 18:45:08 2023
[11/27 18:45:08     24s] #
[11/27 18:45:08     24s] #Minimum voltage of a net in the design = 0.000.
[11/27 18:45:08     24s] #Maximum voltage of a net in the design = 1.980.
[11/27 18:45:08     24s] #Voltage range [0.000 - 1.980] has 1022 nets.
[11/27 18:45:08     24s] #Voltage range [1.620 - 1.980] has 1 net.
[11/27 18:45:08     24s] #Voltage range [0.000 - 0.000] has 5 nets.
[11/27 18:45:08     24s] #Build and mark too close pins for the same net.
[11/27 18:45:08     24s] ### Time Record (Cell Pin Access) is installed.
[11/27 18:45:08     24s] #Initial pin access analysis.
[11/27 18:45:09     25s] #Detail pin access analysis.
[11/27 18:45:09     25s] ### Time Record (Cell Pin Access) is uninstalled.
[11/27 18:45:09     25s] # METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
[11/27 18:45:09     25s] # METAL2       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[11/27 18:45:09     25s] # METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[11/27 18:45:09     25s] # METAL4       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[11/27 18:45:09     25s] # METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[11/27 18:45:09     25s] # METAL6       V   Track-Pitch = 1.12000    Line-2-Via Pitch = 0.95000
[11/27 18:45:09     25s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1682.60 (MB), peak = 1748.85 (MB)
[11/27 18:45:09     25s] #Regenerating Ggrids automatically.
[11/27 18:45:09     25s] #Auto generating G-grids with size=15 tracks, using layer METAL2's pitch = 0.56000.
[11/27 18:45:09     25s] #Using automatically generated G-grids.
[11/27 18:45:09     25s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[11/27 18:45:09     25s] #Done routing data preparation.
[11/27 18:45:09     25s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1684.62 (MB), peak = 1748.85 (MB)
[11/27 18:45:09     25s] ### Time Record (Data Preparation) is uninstalled.
[11/27 18:45:09     25s] #
[11/27 18:45:09     25s] #Connectivity extraction summary:
[11/27 18:45:09     25s] #19 routed net(s) are imported.
[11/27 18:45:09     25s] #271 nets are fixed|skipped|trivial (not extracted).
[11/27 18:45:09     25s] #Total number of nets = 290.
[11/27 18:45:09     25s] ### Total number of dirty nets = 21.
[11/27 18:45:09     25s] #
[11/27 18:45:09     25s] #Data initialization: cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB --1.06 [2]--
[11/27 18:45:09     25s] 
[11/27 18:45:09     25s] Trim Metal Layers:
[11/27 18:45:09     25s] LayerId::1 widthSet size::4
[11/27 18:45:09     25s] LayerId::2 widthSet size::4
[11/27 18:45:09     25s] LayerId::3 widthSet size::4
[11/27 18:45:09     25s] LayerId::4 widthSet size::4
[11/27 18:45:09     25s] LayerId::5 widthSet size::4
[11/27 18:45:09     25s] LayerId::6 widthSet size::3
[11/27 18:45:09     25s] Updating RC grid for preRoute extraction ...
[11/27 18:45:09     25s] eee: pegSigSF::1.070000
[11/27 18:45:09     25s] Initializing multi-corner capacitance tables ... 
[11/27 18:45:09     25s] Initializing multi-corner resistance tables ...
[11/27 18:45:09     25s] eee: l::1 avDens::0.132074 usedTrk::7728.943881 availTrk::58520.000000 sigTrk::7728.943881
[11/27 18:45:09     25s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/27 18:45:09     25s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/27 18:45:09     25s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/27 18:45:09     25s] eee: l::5 avDens::0.022766 usedTrk::1024.187755 availTrk::44987.257603 sigTrk::1024.187755
[11/27 18:45:09     25s] eee: l::6 avDens::0.047551 usedTrk::880.671428 availTrk::18520.560804 sigTrk::880.671428
[11/27 18:45:09     25s] {RT wc 0 4 4 0}
[11/27 18:45:09     25s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.816100 pMod=83 wcR=0.555600 newSi=0.001600 wHLS=1.389000 siPrev=0 viaL=0.000000
[11/27 18:45:09     25s] #Successfully loaded pre-route RC model
[11/27 18:45:09     25s] #Enabled timing driven Line Assignment.
[11/27 18:45:09     25s] ### Time Record (Line Assignment) is installed.
[11/27 18:45:09     25s] #
[11/27 18:45:09     25s] #Begin Line Assignment ...
[11/27 18:45:09     25s] #
[11/27 18:45:09     25s] #Begin build data ...
[11/27 18:45:09     25s] #
[11/27 18:45:09     25s] #Distribution of nets:
[11/27 18:45:09     25s] #      433 ( 2         pin),    144 ( 3         pin),     69 ( 4         pin),
[11/27 18:45:09     25s] #       51 ( 5         pin),     16 ( 6         pin),     19 ( 7         pin),
[11/27 18:45:09     25s] #        8 ( 8         pin),      4 ( 9         pin),     10 (10-19      pin),
[11/27 18:45:09     25s] #        1 (40-49      pin),      2 (50-59      pin),      0 (>=2000     pin).
[11/27 18:45:09     25s] #Total: 1028 nets, 757 non-trivial nets, 19 fully global routed, 19 clocks,
[11/27 18:45:09     25s] #       2 tie-nets, 19 nets have layer range, 19 nets have weight,
[11/27 18:45:09     25s] #       19 nets have avoid detour, 19 nets have priority.
[11/27 18:45:09     25s] #
[11/27 18:45:09     25s] #Nets in 1 layer range:
[11/27 18:45:09     25s] #   (METAL3, ------) :       19 ( 2.5%)
[11/27 18:45:09     25s] #
[11/27 18:45:09     25s] #19 nets selected.
[11/27 18:45:09     25s] #
[11/27 18:45:09     25s] #End build data: cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB --1.80 [2]--
[11/27 18:45:09     25s] ### 
[11/27 18:45:09     25s] ### Net length summary before Line Assignment:
[11/27 18:45:09     25s] ### Layer    H-Len   V-Len         Total       #Up-Via
[11/27 18:45:09     25s] ### --------------------------------------------------
[11/27 18:45:09     25s] ### METAL1       0       0       0(  0%)      83( 21%)
[11/27 18:45:09     25s] ### METAL2       0     282     282( 10%)     212( 55%)
[11/27 18:45:09     25s] ### METAL3    1453       0    1453( 51%)      93( 24%)
[11/27 18:45:09     25s] ### METAL4       0    1110    1110( 39%)       0(  0%)
[11/27 18:45:09     25s] ### METAL5       0       0       0(  0%)       0(  0%)
[11/27 18:45:09     25s] ### METAL6       0       0       0(  0%)       0(  0%)
[11/27 18:45:09     25s] ### --------------------------------------------------
[11/27 18:45:09     25s] ###           1453    1393    2847           388      
[11/27 18:45:09     25s] ### 
[11/27 18:45:09     25s] ### Net length and overlap summary after Line Assignment:
[11/27 18:45:09     25s] ### Layer    H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[11/27 18:45:09     25s] ### ---------------------------------------------------------------------------
[11/27 18:45:09     25s] ### METAL1       0       0       0(  0%)      83( 23%)    0(  0%)     0(  0.0%)
[11/27 18:45:09     25s] ### METAL2       0     300     300( 11%)     185( 52%)    0(  0%)     0(  0.0%)
[11/27 18:45:09     25s] ### METAL3    1448       0    1448( 51%)      86( 24%)    0(  0%)     0(  0.0%)
[11/27 18:45:09     25s] ### METAL4       0    1089    1089( 38%)       0(  0%)    0(  0%)     0(  0.0%)
[11/27 18:45:09     25s] ### METAL5       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[11/27 18:45:09     25s] ### METAL6       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[11/27 18:45:09     25s] ### ---------------------------------------------------------------------------
[11/27 18:45:09     25s] ###           1448    1389    2838           354          0           0        
[11/27 18:45:09     25s] #
[11/27 18:45:09     25s] #Line Assignment statistics:
[11/27 18:45:09     25s] #Cpu time = 00:00:00
[11/27 18:45:09     25s] #Elapsed time = 00:00:00
[11/27 18:45:09     25s] #Increased memory = 2.74 (MB)
[11/27 18:45:09     25s] #Total memory = 1709.67 (MB)
[11/27 18:45:09     25s] #Peak memory = 1748.85 (MB)
[11/27 18:45:09     25s] #End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB --1.57 [2]--
[11/27 18:45:09     25s] #
[11/27 18:45:09     25s] #Begin assignment summary ...
[11/27 18:45:09     25s] #
[11/27 18:45:09     25s] #  Total number of segments             = 290
[11/27 18:45:09     25s] #  Total number of overlap segments     =   0 (  0.0%)
[11/27 18:45:09     25s] #  Total number of assigned segments    = 136 ( 46.9%)
[11/27 18:45:09     25s] #  Total number of shifted segments     =   2 (  0.7%)
[11/27 18:45:09     25s] #  Average movement of shifted segments =   1.00 tracks
[11/27 18:45:09     25s] #
[11/27 18:45:09     25s] #  Total number of overlaps             =   0
[11/27 18:45:09     25s] #  Total length of overlaps             =   0 um
[11/27 18:45:09     25s] #
[11/27 18:45:09     25s] #End assignment summary.
[11/27 18:45:09     25s] ### Time Record (Line Assignment) is uninstalled.
[11/27 18:45:09     25s] #
[11/27 18:45:09     25s] #Wire/Via statistics after line assignment ...
[11/27 18:45:09     25s] #Total wire length = 2839 um.
[11/27 18:45:09     25s] #Total half perimeter of net bounding box = 2716 um.
[11/27 18:45:09     25s] #Total wire length on LAYER METAL1 = 0 um.
[11/27 18:45:09     25s] #Total wire length on LAYER METAL2 = 300 um.
[11/27 18:45:09     25s] #Total wire length on LAYER METAL3 = 1449 um.
[11/27 18:45:09     25s] #Total wire length on LAYER METAL4 = 1090 um.
[11/27 18:45:09     25s] #Total wire length on LAYER METAL5 = 0 um.
[11/27 18:45:09     25s] #Total wire length on LAYER METAL6 = 0 um.
[11/27 18:45:09     25s] #Total number of vias = 354
[11/27 18:45:09     25s] #Up-Via Summary (total 354):
[11/27 18:45:09     25s] #           
[11/27 18:45:09     25s] #-----------------------
[11/27 18:45:09     25s] # METAL1             83
[11/27 18:45:09     25s] # METAL2            185
[11/27 18:45:09     25s] # METAL3             86
[11/27 18:45:09     25s] #-----------------------
[11/27 18:45:09     25s] #                   354 
[11/27 18:45:09     25s] #
[11/27 18:45:09     25s] #Routing data preparation, pin analysis, line assignment statistics:
[11/27 18:45:09     25s] #Cpu time = 00:00:01
[11/27 18:45:09     25s] #Elapsed time = 00:00:01
[11/27 18:45:09     25s] #Increased memory = 24.45 (MB)
[11/27 18:45:09     25s] #Total memory = 1698.57 (MB)
[11/27 18:45:09     25s] #Peak memory = 1748.85 (MB)
[11/27 18:45:09     25s] #RTESIG:78da9592314fc330108599f915a7b4439128f8eca471061624564015748d4ce246168e8d
[11/27 18:45:09     25s] #       6c07d47f8f032c4591d38eb63fbd7bef9d17cbddc316328a3758ac3d22a9111eb794920a
[11/27 18:45:09     25s] #       e99a1292df52ace3d3eb7d76b9583e3dbf50c84078af3a53f7b695778db6cd3b04d52bd3
[11/27 18:45:09     25s] #       fdde60062b1f5c3c5fc3e0a5032f4388a7ab3f8112821b24acdeacd59304e60cf642fb14
[11/27 18:45:09     25s] #       4319074a60a54c909d74d34cc58f75da8311bd6aa0957b31e8f00f676c33e7ace0317eb0
[11/27 18:45:09     25s] #       1f56dbee00dac6c85fcac9746044ca8f84d336708c7f0e5e90b3708e3142e4a36969867e
[11/27 18:45:09     25s] #       daf258efdc96ca9241f6d36f52aa8c03b1486f0a7911b53ed94c917cacdf07615ae1dae4
[11/27 18:45:09     25s] #       50cea39eb126698d22b2b99414cb7cfe33c62e4e80f8e614a84a4117df41e425ed
[11/27 18:45:09     25s] #
[11/27 18:45:09     25s] #Skip comparing routing design signature in db-snapshot flow
[11/27 18:45:09     25s] #Using multithreading with 2 threads.
[11/27 18:45:09     25s] ### Time Record (Detail Routing) is installed.
[11/27 18:45:09     25s] ### drc_pitch = 3520 ( 1.76000 um) drc_range = 2730 ( 1.36500 um) route_pitch = 3520 ( 1.76000 um) patch_pitch = 18480 ( 9.24000 um) top_route_layer = 4 top_pin_layer = 4
[11/27 18:45:09     25s] #
[11/27 18:45:09     25s] #Start Detail Routing..
[11/27 18:45:09     25s] #start initial detail routing ...
[11/27 18:45:09     25s] ### Design has 21 dirty nets
[11/27 18:45:09     25s] ### Routing stats: routing = 3.15% drc-check-only = 1.27%
[11/27 18:45:09     25s] #   number of violations = 0
[11/27 18:45:09     25s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1699.86 (MB), peak = 1755.57 (MB)
[11/27 18:45:09     25s] #Complete Detail Routing.
[11/27 18:45:09     25s] #Total wire length = 2917 um.
[11/27 18:45:09     25s] #Total half perimeter of net bounding box = 2716 um.
[11/27 18:45:09     25s] #Total wire length on LAYER METAL1 = 0 um.
[11/27 18:45:09     25s] #Total wire length on LAYER METAL2 = 65 um.
[11/27 18:45:09     25s] #Total wire length on LAYER METAL3 = 1555 um.
[11/27 18:45:09     25s] #Total wire length on LAYER METAL4 = 1297 um.
[11/27 18:45:09     25s] #Total wire length on LAYER METAL5 = 0 um.
[11/27 18:45:09     25s] #Total wire length on LAYER METAL6 = 0 um.
[11/27 18:45:09     25s] #Total number of vias = 353
[11/27 18:45:09     25s] #Up-Via Summary (total 353):
[11/27 18:45:09     25s] #           
[11/27 18:45:09     25s] #-----------------------
[11/27 18:45:09     25s] # METAL1             83
[11/27 18:45:09     25s] # METAL2            139
[11/27 18:45:09     25s] # METAL3            131
[11/27 18:45:09     25s] #-----------------------
[11/27 18:45:09     25s] #                   353 
[11/27 18:45:09     25s] #
[11/27 18:45:09     25s] #Total number of DRC violations = 0
[11/27 18:45:09     25s] ### Time Record (Detail Routing) is uninstalled.
[11/27 18:45:09     25s] #Cpu time = 00:00:00
[11/27 18:45:09     25s] #Elapsed time = 00:00:00
[11/27 18:45:09     25s] #Increased memory = 1.29 (MB)
[11/27 18:45:09     25s] #Total memory = 1699.86 (MB)
[11/27 18:45:09     25s] #Peak memory = 1755.57 (MB)
[11/27 18:45:09     25s] #Skip updating routing design signature in db-snapshot flow
[11/27 18:45:09     25s] #detailRoute Statistics:
[11/27 18:45:09     25s] #Cpu time = 00:00:00
[11/27 18:45:09     25s] #Elapsed time = 00:00:00
[11/27 18:45:09     25s] #Increased memory = 1.29 (MB)
[11/27 18:45:09     25s] #Total memory = 1699.86 (MB)
[11/27 18:45:09     25s] #Peak memory = 1755.57 (MB)
[11/27 18:45:09     25s] ### Time Record (DB Export) is installed.
[11/27 18:45:09     25s] ### export design design signature (8): route=1288831960 fixed_route=2098766521 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=973823079 dirty_area=0 del_dirty_area=0 cell=1867210192 placement=2069291313 pin_access=756597974 inst_pattern=1
[11/27 18:45:09     25s] #	no debugging net set
[11/27 18:45:09     25s] ### Time Record (DB Export) is uninstalled.
[11/27 18:45:09     25s] ### Time Record (Post Callback) is installed.
[11/27 18:45:09     25s] ### Time Record (Post Callback) is uninstalled.
[11/27 18:45:09     25s] #
[11/27 18:45:09     25s] #globalDetailRoute statistics:
[11/27 18:45:09     25s] #Cpu time = 00:00:01
[11/27 18:45:09     25s] #Elapsed time = 00:00:01
[11/27 18:45:09     25s] #Increased memory = 38.67 (MB)
[11/27 18:45:09     25s] #Total memory = 1709.82 (MB)
[11/27 18:45:09     25s] #Peak memory = 1755.57 (MB)
[11/27 18:45:09     25s] #Number of warnings = 0
[11/27 18:45:09     25s] #Total number of warnings = 0
[11/27 18:45:09     25s] #Number of fails = 0
[11/27 18:45:09     25s] #Total number of fails = 0
[11/27 18:45:09     25s] #Complete globalDetailRoute on Mon Nov 27 18:45:09 2023
[11/27 18:45:09     25s] #
[11/27 18:45:09     25s] ### Time Record (globalDetailRoute) is uninstalled.
[11/27 18:45:09     25s] ### 
[11/27 18:45:09     25s] ###   Scalability Statistics
[11/27 18:45:09     25s] ### 
[11/27 18:45:09     25s] ### --------------------------------+----------------+----------------+----------------+
[11/27 18:45:09     25s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[11/27 18:45:09     25s] ### --------------------------------+----------------+----------------+----------------+
[11/27 18:45:09     25s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[11/27 18:45:09     25s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[11/27 18:45:09     25s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[11/27 18:45:09     25s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[11/27 18:45:09     25s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[11/27 18:45:09     25s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[11/27 18:45:09     25s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[11/27 18:45:09     25s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[11/27 18:45:09     25s] ###   Line Assignment               |        00:00:00|        00:00:00|             1.0|
[11/27 18:45:09     25s] ###   Entire Command                |        00:00:01|        00:00:01|             1.3|
[11/27 18:45:09     25s] ### --------------------------------+----------------+----------------+----------------+
[11/27 18:45:09     25s] ### 
[11/27 18:45:09     25s] #% End globalDetailRoute (date=11/27 18:45:09, total cpu=0:00:01.0, real=0:00:01.0, peak res=1755.6M, current mem=1707.6M)
[11/27 18:45:09     25s]         NanoRoute done. (took cpu=0:00:01.0 real=0:00:00.8)
[11/27 18:45:09     25s]       Clock detailed routing done.
[11/27 18:45:09     25s] Skipping check of guided vs. routed net lengths.
[11/27 18:45:09     25s] Set FIXED routing status on 19 net(s)
[11/27 18:45:09     25s] Set FIXED placed status on 18 instance(s)
[11/27 18:45:09     25s]       Route Remaining Unrouted Nets...
[11/27 18:45:09     25s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[11/27 18:45:09     25s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1957.3M, EPOCH TIME: 1701135909.489971
[11/27 18:45:09     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:09     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:09     25s] All LLGs are deleted
[11/27 18:45:09     25s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:09     25s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:09     25s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1957.3M, EPOCH TIME: 1701135909.490014
[11/27 18:45:09     25s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1957.3M, EPOCH TIME: 1701135909.490041
[11/27 18:45:09     25s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1957.3M, EPOCH TIME: 1701135909.490084
[11/27 18:45:09     25s] ### Creating LA Mngr. totSessionCpu=0:00:25.9 mem=1957.3M
[11/27 18:45:09     25s] ### Creating LA Mngr, finished. totSessionCpu=0:00:25.9 mem=1957.3M
[11/27 18:45:09     25s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1957.30 MB )
[11/27 18:45:09     25s] (I)      ==================== Layers =====================
[11/27 18:45:09     25s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 18:45:09     25s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/27 18:45:09     25s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 18:45:09     25s] (I)      |  33 |  0 |    CONT |     cut |      1 |       |
[11/27 18:45:09     25s] (I)      |   1 |  1 |  METAL1 |    wire |      1 |       |
[11/27 18:45:09     25s] (I)      |  34 |  1 |   VIA12 |     cut |      1 |       |
[11/27 18:45:09     25s] (I)      |   2 |  2 |  METAL2 |    wire |      1 |       |
[11/27 18:45:09     25s] (I)      |  35 |  2 |   VIA23 |     cut |      1 |       |
[11/27 18:45:09     25s] (I)      |   3 |  3 |  METAL3 |    wire |      1 |       |
[11/27 18:45:09     25s] (I)      |  36 |  3 |   VIA34 |     cut |      1 |       |
[11/27 18:45:09     25s] (I)      |   4 |  4 |  METAL4 |    wire |      1 |       |
[11/27 18:45:09     25s] (I)      |  37 |  4 |   VIA45 |     cut |      1 |       |
[11/27 18:45:09     25s] (I)      |   5 |  5 |  METAL5 |    wire |      1 |       |
[11/27 18:45:09     25s] (I)      |  38 |  5 |   VIA56 |     cut |      1 |       |
[11/27 18:45:09     25s] (I)      |   6 |  6 |  METAL6 |    wire |      1 |       |
[11/27 18:45:09     25s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 18:45:09     25s] (I)      |  64 | 64 |   POLY1 |   other |        |    MS |
[11/27 18:45:09     25s] (I)      |   0 |  0 |   POLY2 |   other |        |    MS |
[11/27 18:45:09     25s] (I)      |  65 | 65 | OVERLAP | overlap |        |       |
[11/27 18:45:09     25s] (I)      +-----+----+---------+---------+--------+-------+
[11/27 18:45:09     25s] (I)      Started Import and model ( Curr Mem: 1957.30 MB )
[11/27 18:45:09     25s] (I)      Default pattern map key = soc_top_default.
[11/27 18:45:09     25s] (I)      == Non-default Options ==
[11/27 18:45:09     25s] (I)      Maximum routing layer                              : 4
[11/27 18:45:09     25s] (I)      Number of threads                                  : 2
[11/27 18:45:09     25s] (I)      Method to set GCell size                           : row
[11/27 18:45:09     25s] (I)      Counted 18282 PG shapes. We will not process PG shapes layer by layer.
[11/27 18:45:09     25s] (I)      Use row-based GCell size
[11/27 18:45:09     25s] (I)      Use row-based GCell align
[11/27 18:45:09     25s] (I)      layer 0 area = 808000
[11/27 18:45:09     25s] (I)      layer 1 area = 808000
[11/27 18:45:09     25s] (I)      layer 2 area = 808000
[11/27 18:45:09     25s] (I)      layer 3 area = 808000
[11/27 18:45:09     25s] (I)      GCell unit size   : 7840
[11/27 18:45:09     25s] (I)      GCell multiplier  : 1
[11/27 18:45:09     25s] (I)      GCell row height  : 7840
[11/27 18:45:09     25s] (I)      Actual row height : 7840
[11/27 18:45:09     25s] (I)      GCell align ref   : 626560 626560
[11/27 18:45:09     25s] [NR-eGR] Track table information for default rule: 
[11/27 18:45:09     25s] [NR-eGR] METAL1 has single uniform track structure
[11/27 18:45:09     25s] [NR-eGR] METAL2 has single uniform track structure
[11/27 18:45:09     25s] [NR-eGR] METAL3 has single uniform track structure
[11/27 18:45:09     25s] [NR-eGR] METAL4 has single uniform track structure
[11/27 18:45:09     25s] [NR-eGR] METAL5 has single uniform track structure
[11/27 18:45:09     25s] [NR-eGR] METAL6 has single uniform track structure
[11/27 18:45:09     25s] (I)      ============== Default via ===============
[11/27 18:45:09     25s] (I)      +---+------------------+-----------------+
[11/27 18:45:09     25s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/27 18:45:09     25s] (I)      +---+------------------+-----------------+
[11/27 18:45:09     25s] (I)      | 1 |    4  VIA12_VV   |    1  VIA12_HV  |
[11/27 18:45:09     25s] (I)      | 2 |    5  VIA2       |    5  VIA2      |
[11/27 18:45:09     25s] (I)      | 3 |    8  VIA3       |    8  VIA3      |
[11/27 18:45:09     25s] (I)      | 4 |   11  VIA4       |   11  VIA4      |
[11/27 18:45:09     25s] (I)      | 5 |   14  VIA5       |   14  VIA5      |
[11/27 18:45:09     25s] (I)      +---+------------------+-----------------+
[11/27 18:45:09     25s] [NR-eGR] Read 20688 PG shapes
[11/27 18:45:09     25s] [NR-eGR] Read 0 clock shapes
[11/27 18:45:09     25s] [NR-eGR] Read 0 other shapes
[11/27 18:45:09     25s] [NR-eGR] #Routing Blockages  : 0
[11/27 18:45:09     25s] [NR-eGR] #Instance Blockages : 10813
[11/27 18:45:09     25s] [NR-eGR] #PG Blockages       : 20688
[11/27 18:45:09     25s] [NR-eGR] #Halo Blockages     : 0
[11/27 18:45:09     25s] [NR-eGR] #Boundary Blockages : 0
[11/27 18:45:09     25s] [NR-eGR] #Clock Blockages    : 0
[11/27 18:45:09     25s] [NR-eGR] #Other Blockages    : 0
[11/27 18:45:09     25s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/27 18:45:09     25s] [NR-eGR] Num Prerouted Nets = 19  Num Prerouted Wires = 531
[11/27 18:45:09     25s] [NR-eGR] Read 806 nets ( ignored 19 )
[11/27 18:45:09     25s] (I)      early_global_route_priority property id does not exist.
[11/27 18:45:09     25s] (I)      Read Num Blocks=31501  Num Prerouted Wires=531  Num CS=0
[11/27 18:45:09     25s] (I)      Layer 1 (V) : #blockages 15658 : #preroutes 235
[11/27 18:45:09     25s] (I)      Layer 2 (H) : #blockages 8786 : #preroutes 254
[11/27 18:45:09     25s] (I)      Layer 3 (V) : #blockages 7057 : #preroutes 42
[11/27 18:45:09     25s] (I)      Number of ignored nets                =     19
[11/27 18:45:09     25s] (I)      Number of connected nets              =      0
[11/27 18:45:09     25s] (I)      Number of fixed nets                  =     19.  Ignored: Yes
[11/27 18:45:09     25s] (I)      Number of clock nets                  =     20.  Ignored: No
[11/27 18:45:09     25s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/27 18:45:09     25s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/27 18:45:09     25s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/27 18:45:09     25s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/27 18:45:09     25s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/27 18:45:09     25s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/27 18:45:09     25s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/27 18:45:09     25s] (I)      Ndr track 0 does not exist
[11/27 18:45:09     25s] (I)      ---------------------Grid Graph Info--------------------
[11/27 18:45:09     25s] (I)      Routing area        : (0, 0) - (3393440, 3272800)
[11/27 18:45:09     25s] (I)      Core area           : (626560, 626560) - (2766880, 2646240)
[11/27 18:45:09     25s] (I)      Site width          :  1120  (dbu)
[11/27 18:45:09     25s] (I)      Row height          :  7840  (dbu)
[11/27 18:45:09     25s] (I)      GCell row height    :  7840  (dbu)
[11/27 18:45:09     25s] (I)      GCell width         :  7840  (dbu)
[11/27 18:45:09     25s] (I)      GCell height        :  7840  (dbu)
[11/27 18:45:09     25s] (I)      Grid                :   432   417     4
[11/27 18:45:09     25s] (I)      Layer numbers       :     1     2     3     4
[11/27 18:45:09     25s] (I)      Vertical capacity   :     0  7840     0  7840
[11/27 18:45:09     25s] (I)      Horizontal capacity :     0     0  7840     0
[11/27 18:45:09     25s] (I)      Default wire width  :   460   560   560   560
[11/27 18:45:09     25s] (I)      Default wire space  :   460   560   560   560
[11/27 18:45:09     25s] (I)      Default wire pitch  :   920  1120  1120  1120
[11/27 18:45:09     25s] (I)      Default pitch size  :   920  1120  1120  1120
[11/27 18:45:09     25s] (I)      First track coord   :  1040  1040  1040  1040
[11/27 18:45:09     25s] (I)      Num tracks per GCell:  8.52  7.00  7.00  7.00
[11/27 18:45:09     25s] (I)      Total num of tracks :  2922  3029  2921  3029
[11/27 18:45:09     25s] (I)      Num of masks        :     1     1     1     1
[11/27 18:45:09     25s] (I)      Num of trim masks   :     0     0     0     0
[11/27 18:45:09     25s] (I)      --------------------------------------------------------
[11/27 18:45:09     25s] 
[11/27 18:45:09     25s] [NR-eGR] ============ Routing rule table ============
[11/27 18:45:09     25s] [NR-eGR] Rule id: 0  Nets: 736
[11/27 18:45:09     25s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/27 18:45:09     25s] (I)                    Layer     2     3     4 
[11/27 18:45:09     25s] (I)                    Pitch  1120  1120  1120 
[11/27 18:45:09     25s] (I)             #Used tracks     1     1     1 
[11/27 18:45:09     25s] (I)       #Fully used tracks     1     1     1 
[11/27 18:45:09     25s] [NR-eGR] ========================================
[11/27 18:45:09     25s] [NR-eGR] 
[11/27 18:45:09     25s] (I)      =============== Blocked Tracks ===============
[11/27 18:45:09     25s] (I)      +-------+---------+----------+---------------+
[11/27 18:45:09     25s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/27 18:45:09     25s] (I)      +-------+---------+----------+---------------+
[11/27 18:45:09     25s] (I)      |     1 |       0 |        0 |         0.00% |
[11/27 18:45:09     25s] (I)      |     2 | 1263093 |   614865 |        48.68% |
[11/27 18:45:09     25s] (I)      |     3 | 1261872 |   457043 |        36.22% |
[11/27 18:45:09     25s] (I)      |     4 | 1263093 |   606917 |        48.05% |
[11/27 18:45:09     25s] (I)      +-------+---------+----------+---------------+
[11/27 18:45:09     25s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1967.27 MB )
[11/27 18:45:09     25s] (I)      Reset routing kernel
[11/27 18:45:09     25s] (I)      Started Global Routing ( Curr Mem: 1967.27 MB )
[11/27 18:45:09     25s] (I)      totalPins=2239  totalGlobalPin=2221 (99.20%)
[11/27 18:45:09     25s] (I)      total 2D Cap : 2210082 = (810994 H, 1399088 V)
[11/27 18:45:09     25s] [NR-eGR] Layer group 1: route 736 net(s) in layer range [2, 4]
[11/27 18:45:09     25s] (I)      
[11/27 18:45:09     25s] (I)      ============  Phase 1a Route ============
[11/27 18:45:09     25s] (I)      Usage: 14277 = (7117 H, 7160 V) = (0.88% H, 0.51% V) = (2.790e+04um H, 2.807e+04um V)
[11/27 18:45:09     25s] (I)      
[11/27 18:45:09     25s] (I)      ============  Phase 1b Route ============
[11/27 18:45:09     25s] (I)      Usage: 14277 = (7117 H, 7160 V) = (0.88% H, 0.51% V) = (2.790e+04um H, 2.807e+04um V)
[11/27 18:45:09     25s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.596584e+04um
[11/27 18:45:09     25s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/27 18:45:09     25s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/27 18:45:09     25s] (I)      
[11/27 18:45:09     25s] (I)      ============  Phase 1c Route ============
[11/27 18:45:09     25s] (I)      Usage: 14277 = (7117 H, 7160 V) = (0.88% H, 0.51% V) = (2.790e+04um H, 2.807e+04um V)
[11/27 18:45:09     25s] (I)      
[11/27 18:45:09     25s] (I)      ============  Phase 1d Route ============
[11/27 18:45:09     25s] (I)      Usage: 14277 = (7117 H, 7160 V) = (0.88% H, 0.51% V) = (2.790e+04um H, 2.807e+04um V)
[11/27 18:45:09     25s] (I)      
[11/27 18:45:09     25s] (I)      ============  Phase 1e Route ============
[11/27 18:45:09     25s] (I)      Usage: 14277 = (7117 H, 7160 V) = (0.88% H, 0.51% V) = (2.790e+04um H, 2.807e+04um V)
[11/27 18:45:09     25s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.596584e+04um
[11/27 18:45:09     25s] (I)      
[11/27 18:45:09     25s] (I)      ============  Phase 1l Route ============
[11/27 18:45:09     25s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/27 18:45:09     25s] (I)      Layer  2:     701273      6860        50      509439      748545    (40.50%) 
[11/27 18:45:09     25s] (I)      Layer  3:     815151      7744         0      390383      867706    (31.03%) 
[11/27 18:45:09     25s] (I)      Layer  4:     709516      1650         0      503433      754551    (40.02%) 
[11/27 18:45:09     25s] (I)      Total:       2225940     16254        50     1403255     2370802    (37.18%) 
[11/27 18:45:09     25s] (I)      
[11/27 18:45:09     25s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/27 18:45:09     25s] [NR-eGR]                        OverCon           OverCon            
[11/27 18:45:09     25s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[11/27 18:45:09     25s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[11/27 18:45:09     25s] [NR-eGR] ---------------------------------------------------------------
[11/27 18:45:09     25s] [NR-eGR]  METAL1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/27 18:45:09     25s] [NR-eGR]  METAL2 ( 2)        35( 0.03%)         3( 0.00%)   ( 0.04%) 
[11/27 18:45:09     25s] [NR-eGR]  METAL3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/27 18:45:09     25s] [NR-eGR]  METAL4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/27 18:45:09     25s] [NR-eGR] ---------------------------------------------------------------
[11/27 18:45:09     25s] [NR-eGR]        Total        35( 0.01%)         3( 0.00%)   ( 0.01%) 
[11/27 18:45:09     25s] [NR-eGR] 
[11/27 18:45:09     25s] (I)      Finished Global Routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1970.02 MB )
[11/27 18:45:09     25s] (I)      total 2D Cap : 2228444 = (815924 H, 1412520 V)
[11/27 18:45:09     25s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/27 18:45:09     25s] (I)      ============= Track Assignment ============
[11/27 18:45:09     25s] (I)      Started Track Assignment (2T) ( Curr Mem: 1970.02 MB )
[11/27 18:45:09     25s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[11/27 18:45:09     25s] (I)      Run Multi-thread track assignment
[11/27 18:45:09     25s] (I)      Finished Track Assignment (2T) ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1970.02 MB )
[11/27 18:45:09     25s] (I)      Started Export ( Curr Mem: 1970.02 MB )
[11/27 18:45:09     25s] [NR-eGR]                 Length (um)  Vias 
[11/27 18:45:09     25s] [NR-eGR] ----------------------------------
[11/27 18:45:09     25s] [NR-eGR]  METAL1  (1H)             0  2173 
[11/27 18:45:09     25s] [NR-eGR]  METAL2  (2V)         23625  3134 
[11/27 18:45:09     25s] [NR-eGR]  METAL3  (3H)         29914   671 
[11/27 18:45:09     25s] [NR-eGR]  METAL4  (4V)          6470     0 
[11/27 18:45:09     25s] [NR-eGR]  METAL5  (5H)             0     0 
[11/27 18:45:09     25s] [NR-eGR]  METAL6  (6V)             0     0 
[11/27 18:45:09     25s] [NR-eGR] ----------------------------------
[11/27 18:45:09     25s] [NR-eGR]          Total        60009  5978 
[11/27 18:45:09     25s] [NR-eGR] --------------------------------------------------------------------------
[11/27 18:45:09     25s] [NR-eGR] Total half perimeter of net bounding box: 56170um
[11/27 18:45:09     25s] [NR-eGR] Total length: 60009um, number of vias: 5978
[11/27 18:45:09     25s] [NR-eGR] --------------------------------------------------------------------------
[11/27 18:45:09     25s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[11/27 18:45:09     25s] [NR-eGR] --------------------------------------------------------------------------
[11/27 18:45:09     25s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1970.02 MB )
[11/27 18:45:09     25s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.11 sec, Real: 0.10 sec, Curr Mem: 1970.02 MB )
[11/27 18:45:09     25s] (I)      ==================================== Runtime Summary ====================================
[11/27 18:45:09     25s] (I)       Step                                          %     Start    Finish      Real       CPU 
[11/27 18:45:09     25s] (I)      -----------------------------------------------------------------------------------------
[11/27 18:45:09     25s] (I)       Early Global Route kernel               100.00%  7.99 sec  8.09 sec  0.10 sec  0.11 sec 
[11/27 18:45:09     25s] (I)       +-Import and model                       30.22%  7.99 sec  8.02 sec  0.03 sec  0.03 sec 
[11/27 18:45:09     25s] (I)       | +-Create place DB                       1.38%  7.99 sec  7.99 sec  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)       | | +-Import place data                   1.35%  7.99 sec  7.99 sec  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)       | | | +-Read instances and placement      0.60%  7.99 sec  7.99 sec  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)       | | | +-Read nets                         0.67%  7.99 sec  7.99 sec  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)       | +-Create route DB                      23.39%  7.99 sec  8.02 sec  0.02 sec  0.02 sec 
[11/27 18:45:09     25s] (I)       | | +-Import route data (2T)             23.24%  7.99 sec  8.02 sec  0.02 sec  0.02 sec 
[11/27 18:45:09     25s] (I)       | | | +-Read blockages ( Layer 2-4 )      2.50%  7.99 sec  8.00 sec  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)       | | | | +-Read routing blockages          0.00%  7.99 sec  7.99 sec  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)       | | | | +-Read instance blockages         0.60%  7.99 sec  7.99 sec  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)       | | | | +-Read PG blockages               1.60%  7.99 sec  8.00 sec  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)       | | | | +-Read clock blockages            0.01%  8.00 sec  8.00 sec  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)       | | | | +-Read other blockages            0.01%  8.00 sec  8.00 sec  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)       | | | | +-Read halo blockages             0.01%  8.00 sec  8.00 sec  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)       | | | | +-Read boundary cut boxes         0.00%  8.00 sec  8.00 sec  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)       | | | +-Read blackboxes                   0.01%  8.00 sec  8.00 sec  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)       | | | +-Read prerouted                    0.11%  8.00 sec  8.00 sec  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)       | | | +-Read unlegalized nets             0.03%  8.00 sec  8.00 sec  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)       | | | +-Read nets                         0.14%  8.00 sec  8.00 sec  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)       | | | +-Set up via pillars                0.00%  8.00 sec  8.00 sec  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)       | | | +-Initialize 3D grid graph          0.93%  8.00 sec  8.00 sec  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)       | | | +-Model blockage capacity          18.66%  8.00 sec  8.02 sec  0.02 sec  0.02 sec 
[11/27 18:45:09     25s] (I)       | | | | +-Initialize 3D capacity         17.22%  8.00 sec  8.02 sec  0.02 sec  0.02 sec 
[11/27 18:45:09     25s] (I)       | +-Read aux data                         0.00%  8.02 sec  8.02 sec  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)       | +-Others data preparation               0.28%  8.02 sec  8.02 sec  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)       | +-Create route kernel                   4.91%  8.02 sec  8.02 sec  0.00 sec  0.01 sec 
[11/27 18:45:09     25s] (I)       +-Global Routing                         38.87%  8.02 sec  8.06 sec  0.04 sec  0.04 sec 
[11/27 18:45:09     25s] (I)       | +-Initialization                        0.78%  8.02 sec  8.02 sec  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)       | +-Net group 1                          29.97%  8.02 sec  8.05 sec  0.03 sec  0.03 sec 
[11/27 18:45:09     25s] (I)       | | +-Generate topology (2T)              0.42%  8.02 sec  8.02 sec  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)       | | +-Phase 1a                            4.14%  8.03 sec  8.04 sec  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)       | | | +-Pattern routing (2T)              2.63%  8.03 sec  8.04 sec  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)       | | | +-Add via demand to 2D              1.39%  8.04 sec  8.04 sec  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)       | | +-Phase 1b                            0.33%  8.04 sec  8.04 sec  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)       | | +-Phase 1c                            0.01%  8.04 sec  8.04 sec  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)       | | +-Phase 1d                            0.01%  8.04 sec  8.04 sec  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)       | | +-Phase 1e                            0.48%  8.04 sec  8.04 sec  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)       | | | +-Route legalization                0.12%  8.04 sec  8.04 sec  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)       | | | | +-Legalize Blockage Violations    0.09%  8.04 sec  8.04 sec  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)       | | +-Phase 1l                           15.15%  8.04 sec  8.05 sec  0.02 sec  0.02 sec 
[11/27 18:45:09     25s] (I)       | | | +-Layer assignment (2T)             8.84%  8.04 sec  8.05 sec  0.01 sec  0.01 sec 
[11/27 18:45:09     25s] (I)       | +-Clean cong LA                         0.00%  8.05 sec  8.05 sec  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)       +-Export 3D cong map                     12.23%  8.06 sec  8.07 sec  0.01 sec  0.01 sec 
[11/27 18:45:09     25s] (I)       | +-Export 2D cong map                    2.08%  8.07 sec  8.07 sec  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)       +-Extract Global 3D Wires                 0.19%  8.07 sec  8.07 sec  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)       +-Track Assignment (2T)                  11.65%  8.07 sec  8.09 sec  0.01 sec  0.02 sec 
[11/27 18:45:09     25s] (I)       | +-Initialization                        0.03%  8.07 sec  8.07 sec  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)       | +-Track Assignment Kernel              11.44%  8.07 sec  8.09 sec  0.01 sec  0.02 sec 
[11/27 18:45:09     25s] (I)       | +-Free Memory                           0.00%  8.09 sec  8.09 sec  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)       +-Export                                  3.68%  8.09 sec  8.09 sec  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)       | +-Export DB wires                       1.53%  8.09 sec  8.09 sec  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)       | | +-Export all nets (2T)                1.08%  8.09 sec  8.09 sec  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)       | | +-Set wire vias (2T)                  0.27%  8.09 sec  8.09 sec  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)       | +-Report wirelength                     1.11%  8.09 sec  8.09 sec  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)       | +-Update net boxes                      0.84%  8.09 sec  8.09 sec  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)       | +-Update timing                         0.00%  8.09 sec  8.09 sec  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)       +-Postprocess design                      0.76%  8.09 sec  8.09 sec  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)      ==================== Summary by functions =====================
[11/27 18:45:09     25s] (I)       Lv  Step                                %      Real       CPU 
[11/27 18:45:09     25s] (I)      ---------------------------------------------------------------
[11/27 18:45:09     25s] (I)        0  Early Global Route kernel     100.00%  0.10 sec  0.11 sec 
[11/27 18:45:09     25s] (I)        1  Global Routing                 38.87%  0.04 sec  0.04 sec 
[11/27 18:45:09     25s] (I)        1  Import and model               30.22%  0.03 sec  0.03 sec 
[11/27 18:45:09     25s] (I)        1  Export 3D cong map             12.23%  0.01 sec  0.01 sec 
[11/27 18:45:09     25s] (I)        1  Track Assignment (2T)          11.65%  0.01 sec  0.02 sec 
[11/27 18:45:09     25s] (I)        1  Export                          3.68%  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)        1  Postprocess design              0.76%  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)        1  Extract Global 3D Wires         0.19%  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)        2  Net group 1                    29.97%  0.03 sec  0.03 sec 
[11/27 18:45:09     25s] (I)        2  Create route DB                23.39%  0.02 sec  0.02 sec 
[11/27 18:45:09     25s] (I)        2  Track Assignment Kernel        11.44%  0.01 sec  0.02 sec 
[11/27 18:45:09     25s] (I)        2  Create route kernel             4.91%  0.00 sec  0.01 sec 
[11/27 18:45:09     25s] (I)        2  Export 2D cong map              2.08%  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)        2  Export DB wires                 1.53%  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)        2  Create place DB                 1.38%  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)        2  Report wirelength               1.11%  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)        2  Update net boxes                0.84%  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)        2  Initialization                  0.81%  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)        2  Others data preparation         0.28%  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)        2  Update timing                   0.00%  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)        2  Clean cong LA                   0.00%  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)        3  Import route data (2T)         23.24%  0.02 sec  0.02 sec 
[11/27 18:45:09     25s] (I)        3  Phase 1l                       15.15%  0.02 sec  0.02 sec 
[11/27 18:45:09     25s] (I)        3  Phase 1a                        4.14%  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)        3  Import place data               1.35%  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)        3  Export all nets (2T)            1.08%  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)        3  Phase 1e                        0.48%  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)        3  Generate topology (2T)          0.42%  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)        3  Phase 1b                        0.33%  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)        3  Set wire vias (2T)              0.27%  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)        3  Phase 1c                        0.01%  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)        3  Phase 1d                        0.01%  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)        4  Model blockage capacity        18.66%  0.02 sec  0.02 sec 
[11/27 18:45:09     25s] (I)        4  Layer assignment (2T)           8.84%  0.01 sec  0.01 sec 
[11/27 18:45:09     25s] (I)        4  Pattern routing (2T)            2.63%  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)        4  Read blockages ( Layer 2-4 )    2.50%  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)        4  Add via demand to 2D            1.39%  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)        4  Initialize 3D grid graph        0.93%  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)        4  Read nets                       0.80%  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)        4  Read instances and placement    0.60%  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)        4  Route legalization              0.12%  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)        4  Read prerouted                  0.11%  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)        4  Read unlegalized nets           0.03%  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)        4  Read blackboxes                 0.01%  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)        4  Set up via pillars              0.00%  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)        5  Initialize 3D capacity         17.22%  0.02 sec  0.02 sec 
[11/27 18:45:09     25s] (I)        5  Read PG blockages               1.60%  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)        5  Read instance blockages         0.60%  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)        5  Legalize Blockage Violations    0.09%  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)        5  Read clock blockages            0.01%  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)        5  Read other blockages            0.01%  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)        5  Read halo blockages             0.01%  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[11/27 18:45:09     25s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[11/27 18:45:09     25s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/27 18:45:09     25s]     Routing using NR in eGR->NR Step done.
[11/27 18:45:09     25s] Net route status summary:
[11/27 18:45:09     25s]   Clock:        20 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=19, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/27 18:45:09     25s]   Non-clock:  1008 (unrouted=272, trialRouted=736, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=220, (crossesIlmBoundary AND tooFewTerms=0)])
[11/27 18:45:09     25s] 
[11/27 18:45:09     25s] CCOPT: Done with clock implementation routing.
[11/27 18:45:09     25s] 
[11/27 18:45:09     25s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.4 real=0:00:01.1)
[11/27 18:45:09     25s]   Clock implementation routing done.
[11/27 18:45:09     25s]   Leaving CCOpt scope - extractRC...
[11/27 18:45:09     25s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[11/27 18:45:09     25s] Extraction called for design 'soc_top' of instances=1181 and nets=1028 using extraction engine 'preRoute' .
[11/27 18:45:09     25s] PreRoute RC Extraction called for design soc_top.
[11/27 18:45:09     25s] RC Extraction called in multi-corner(2) mode.
[11/27 18:45:09     25s] RCMode: PreRoute
[11/27 18:45:09     25s]       RC Corner Indexes            0       1   
[11/27 18:45:09     25s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/27 18:45:09     25s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/27 18:45:09     25s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/27 18:45:09     25s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/27 18:45:09     25s] Shrink Factor                : 1.00000
[11/27 18:45:09     25s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/27 18:45:09     25s] Using capacitance table file ...
[11/27 18:45:09     25s] 
[11/27 18:45:09     25s] Trim Metal Layers:
[11/27 18:45:09     25s] LayerId::1 widthSet size::4
[11/27 18:45:09     25s] LayerId::2 widthSet size::4
[11/27 18:45:09     25s] LayerId::3 widthSet size::4
[11/27 18:45:09     25s] LayerId::4 widthSet size::4
[11/27 18:45:09     25s] LayerId::5 widthSet size::4
[11/27 18:45:09     25s] LayerId::6 widthSet size::3
[11/27 18:45:09     25s] Updating RC grid for preRoute extraction ...
[11/27 18:45:09     25s] eee: pegSigSF::1.070000
[11/27 18:45:09     25s] Initializing multi-corner capacitance tables ... 
[11/27 18:45:09     25s] Initializing multi-corner resistance tables ...
[11/27 18:45:09     26s] eee: l::1 avDens::0.132074 usedTrk::7728.943881 availTrk::58520.000000 sigTrk::7728.943881
[11/27 18:45:09     26s] eee: l::2 avDens::0.020838 usedTrk::602.682014 availTrk::28922.719087 sigTrk::602.682014
[11/27 18:45:09     26s] eee: l::3 avDens::0.026080 usedTrk::763.107904 availTrk::29260.033066 sigTrk::763.107904
[11/27 18:45:09     26s] eee: l::4 avDens::0.025410 usedTrk::165.054210 availTrk::6495.714226 sigTrk::165.054210
[11/27 18:45:09     26s] eee: l::5 avDens::0.022766 usedTrk::1024.187755 availTrk::44987.257603 sigTrk::1024.187755
[11/27 18:45:09     26s] eee: l::6 avDens::0.047551 usedTrk::880.671428 availTrk::18520.560804 sigTrk::880.671428
[11/27 18:45:09     26s] {RT wc 0 4 4 0}
[11/27 18:45:09     26s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.090611 aWlH=0.000000 lMod=0 pMax=0.815900 pMod=83 wcR=0.555600 newSi=0.001600 wHLS=1.389000 siPrev=0 viaL=0.000000
[11/27 18:45:09     26s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1961.023M)
[11/27 18:45:09     26s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[11/27 18:45:09     26s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:09     26s] **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner wc.
[11/27 18:45:09     26s] **WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
[11/27 18:45:09     26s]   Clock tree timing engine global stage delay update for wc:setup.late...
[11/27 18:45:09     26s] End AAE Lib Interpolated Model. (MEM=1961.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/27 18:45:09     26s]   Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:09     26s]   Clock DAG stats after routing clock trees:
[11/27 18:45:09     26s]     cell counts      : b=18, i=0, icg=0, dcg=0, l=1, total=19
[11/27 18:45:09     26s]     sink counts      : regular=99, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=99
[11/27 18:45:09     26s]     misc counts      : r=1, pp=0
[11/27 18:45:09     26s]     cell areas       : b=197.568um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=21185.568um^2
[11/27 18:45:09     26s]     cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.040pF
[11/27 18:45:09     26s]     sink capacitance : total=0.321pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[11/27 18:45:09     26s]     wire capacitance : top=0.000pF, trunk=0.191pF, leaf=0.218pF, total=0.409pF
[11/27 18:45:09     26s]     wire lengths     : top=0.000um, trunk=1442.880um, leaf=1474.400um, total=2917.280um
[11/27 18:45:09     26s]     hp wire lengths  : top=0.000um, trunk=1312.640um, leaf=1200.640um, total=2513.280um
[11/27 18:45:09     26s]   Clock DAG net violations after routing clock trees:
[11/27 18:45:09     26s]     Capacitance : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[11/27 18:45:09     26s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[11/27 18:45:09     26s]     Trunk : target=0.886ns count=2 avg=0.076ns sd=0.107ns min=0.000ns max=0.151ns {2 <= 0.532ns, 0 <= 0.709ns, 0 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:09     26s]     Leaf  : target=0.886ns count=18 avg=0.662ns sd=0.130ns min=0.422ns max=0.827ns {3 <= 0.532ns, 6 <= 0.709ns, 6 <= 0.797ns, 3 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:09     26s]   Clock DAG library cell distribution after routing clock trees {count}:
[11/27 18:45:09     26s]      Bufs: BUFX1: 18 
[11/27 18:45:09     26s]    Logics: pad_in: 1 
[11/27 18:45:09     26s]   Clock DAG hash after routing clock trees: 14400792069167049090 4608310328884248247
[11/27 18:45:09     26s]   CTS services accumulated run-time stats after routing clock trees:
[11/27 18:45:09     26s]     delay calculator: calls=5083, total_wall_time=0.126s, mean_wall_time=0.025ms
[11/27 18:45:09     26s]     legalizer: calls=1309, total_wall_time=0.013s, mean_wall_time=0.010ms
[11/27 18:45:09     26s]     steiner router: calls=4497, total_wall_time=0.222s, mean_wall_time=0.049ms
[11/27 18:45:09     26s]   Primary reporting skew groups after routing clock trees:
[11/27 18:45:09     26s]     skew_group clk/constraint: insertion delay [min=0.596, max=0.829, avg=0.748, sd=0.071], skew [0.233 vs 0.221*], 91.9% {0.627, 0.829} (wid=0.052 ws=0.012) (gid=0.778 gs=0.230)
[11/27 18:45:09     26s]         min path sink: chip_fsm_state_reg[1]/CLK
[11/27 18:45:09     26s]         max path sink: chip_cd_count_reg[7]/CLK
[11/27 18:45:09     26s]   Skew group summary after routing clock trees:
[11/27 18:45:09     26s]     skew_group clk/constraint: insertion delay [min=0.596, max=0.829, avg=0.748, sd=0.071], skew [0.233 vs 0.221*], 91.9% {0.627, 0.829} (wid=0.052 ws=0.012) (gid=0.778 gs=0.230)
[11/27 18:45:09     26s]   CCOpt::Phase::Routing done. (took cpu=0:00:01.4 real=0:00:01.2)
[11/27 18:45:09     26s]   CCOpt::Phase::PostConditioning...
[11/27 18:45:09     26s]   Leaving CCOpt scope - Initializing placement interface...
[11/27 18:45:09     26s] OPERPROF: Starting DPlace-Init at level 1, MEM:2188.9M, EPOCH TIME: 1701135909.653458
[11/27 18:45:09     26s] Processing tracks to init pin-track alignment.
[11/27 18:45:09     26s] z: 2, totalTracks: 1
[11/27 18:45:09     26s] z: 4, totalTracks: 1
[11/27 18:45:09     26s] z: 6, totalTracks: 1
[11/27 18:45:09     26s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/27 18:45:09     26s] All LLGs are deleted
[11/27 18:45:09     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:09     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:09     26s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2188.9M, EPOCH TIME: 1701135909.654147
[11/27 18:45:09     26s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2188.9M, EPOCH TIME: 1701135909.654187
[11/27 18:45:09     26s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2188.9M, EPOCH TIME: 1701135909.654343
[11/27 18:45:09     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:09     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:09     26s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2188.9M, EPOCH TIME: 1701135909.654575
[11/27 18:45:09     26s] Max number of tech site patterns supported in site array is 256.
[11/27 18:45:09     26s] Core basic site is core7T
[11/27 18:45:09     26s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2188.9M, EPOCH TIME: 1701135909.655006
[11/27 18:45:09     26s] After signature check, allow fast init is true, keep pre-filter is true.
[11/27 18:45:09     26s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/27 18:45:09     26s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.002, REAL:0.001, MEM:2204.9M, EPOCH TIME: 1701135909.656003
[11/27 18:45:09     26s] Fast DP-INIT is on for default
[11/27 18:45:09     26s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/27 18:45:09     26s] Atter site array init, number of instance map data is 0.
[11/27 18:45:09     26s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.006, REAL:0.004, MEM:2204.9M, EPOCH TIME: 1701135909.658317
[11/27 18:45:09     26s] 
[11/27 18:45:09     26s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/27 18:45:09     26s] OPERPROF:     Starting CMU at level 3, MEM:2204.9M, EPOCH TIME: 1701135909.659723
[11/27 18:45:09     26s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2220.9M, EPOCH TIME: 1701135909.660387
[11/27 18:45:09     26s] 
[11/27 18:45:09     26s] Bad Lib Cell Checking (CMU) is done! (0)
[11/27 18:45:09     26s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.009, REAL:0.007, MEM:2188.9M, EPOCH TIME: 1701135909.661171
[11/27 18:45:09     26s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2188.9M, EPOCH TIME: 1701135909.661198
[11/27 18:45:09     26s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2188.9M, EPOCH TIME: 1701135909.661348
[11/27 18:45:09     26s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2188.9MB).
[11/27 18:45:09     26s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.008, MEM:2188.9M, EPOCH TIME: 1701135909.661466
[11/27 18:45:09     26s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:09     26s]   Removing CTS place status from clock tree and sinks.
[11/27 18:45:09     26s]   Removed CTS place status from 18 clock cells (out of 21 ) and 0 clock sinks (out of 0 ).
[11/27 18:45:09     26s]   Legalizer reserving space for clock trees
[11/27 18:45:09     26s] **WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'clk_pad'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '90.000um' and height = '233.200um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
[11/27 18:45:09     26s]   PostConditioning...
[11/27 18:45:09     26s]     PostConditioning active optimizations:
[11/27 18:45:09     26s]      - DRV fixing with initial upsizing, sizing and buffering
[11/27 18:45:09     26s]      - Skew fixing with sizing
[11/27 18:45:09     26s]     
[11/27 18:45:09     26s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk' is not routed.
[11/27 18:45:09     26s]     Currently running CTS, using active skew data
[11/27 18:45:09     26s]     Reset bufferability constraints...
[11/27 18:45:09     26s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[11/27 18:45:09     26s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:09     26s]     PostConditioning Upsizing To Fix DRVs...
[11/27 18:45:09     26s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 14400792069167049090 4608310328884248247
[11/27 18:45:09     26s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[11/27 18:45:09     26s]         delay calculator: calls=5083, total_wall_time=0.126s, mean_wall_time=0.025ms
[11/27 18:45:09     26s]         legalizer: calls=1327, total_wall_time=0.013s, mean_wall_time=0.010ms
[11/27 18:45:09     26s]         steiner router: calls=4497, total_wall_time=0.222s, mean_wall_time=0.049ms
[11/27 18:45:09     26s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[11/27 18:45:09     26s]       CCOpt-PostConditioning: considered: 20, tested: 20, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[11/27 18:45:09     26s]       
[11/27 18:45:09     26s]       Statistics: Fix DRVs (initial upsizing):
[11/27 18:45:09     26s]       ========================================
[11/27 18:45:09     26s]       
[11/27 18:45:09     26s]       Cell changes by Net Type:
[11/27 18:45:09     26s]       
[11/27 18:45:09     26s]       -------------------------------------------------------------------------------------------------
[11/27 18:45:09     26s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/27 18:45:09     26s]       -------------------------------------------------------------------------------------------------
[11/27 18:45:09     26s]       top                0            0           0            0                    0                0
[11/27 18:45:09     26s]       trunk              0            0           0            0                    0                0
[11/27 18:45:09     26s]       leaf               0            0           0            0                    0                0
[11/27 18:45:09     26s]       -------------------------------------------------------------------------------------------------
[11/27 18:45:09     26s]       Total              0            0           0            0                    0                0
[11/27 18:45:09     26s]       -------------------------------------------------------------------------------------------------
[11/27 18:45:09     26s]       
[11/27 18:45:09     26s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/27 18:45:09     26s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/27 18:45:09     26s]       
[11/27 18:45:09     26s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[11/27 18:45:09     26s]         cell counts      : b=18, i=0, icg=0, dcg=0, l=1, total=19
[11/27 18:45:09     26s]         sink counts      : regular=99, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=99
[11/27 18:45:09     26s]         misc counts      : r=1, pp=0
[11/27 18:45:09     26s]         cell areas       : b=197.568um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=21185.568um^2
[11/27 18:45:09     26s]         cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.040pF
[11/27 18:45:09     26s]         sink capacitance : total=0.321pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[11/27 18:45:09     26s]         wire capacitance : top=0.000pF, trunk=0.191pF, leaf=0.218pF, total=0.409pF
[11/27 18:45:09     26s]         wire lengths     : top=0.000um, trunk=1442.880um, leaf=1474.400um, total=2917.280um
[11/27 18:45:09     26s]         hp wire lengths  : top=0.000um, trunk=1312.640um, leaf=1200.640um, total=2513.280um
[11/27 18:45:09     26s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
[11/27 18:45:09     26s]         Capacitance : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[11/27 18:45:09     26s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[11/27 18:45:09     26s]         Trunk : target=0.886ns count=2 avg=0.076ns sd=0.107ns min=0.000ns max=0.151ns {2 <= 0.532ns, 0 <= 0.709ns, 0 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:09     26s]         Leaf  : target=0.886ns count=18 avg=0.662ns sd=0.130ns min=0.422ns max=0.827ns {3 <= 0.532ns, 6 <= 0.709ns, 6 <= 0.797ns, 3 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:09     26s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[11/27 18:45:09     26s]          Bufs: BUFX1: 18 
[11/27 18:45:09     26s]        Logics: pad_in: 1 
[11/27 18:45:09     26s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 14400792069167049090 4608310328884248247
[11/27 18:45:09     26s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[11/27 18:45:09     26s]         delay calculator: calls=5083, total_wall_time=0.126s, mean_wall_time=0.025ms
[11/27 18:45:09     26s]         legalizer: calls=1327, total_wall_time=0.013s, mean_wall_time=0.010ms
[11/27 18:45:09     26s]         steiner router: calls=4497, total_wall_time=0.222s, mean_wall_time=0.049ms
[11/27 18:45:09     26s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[11/27 18:45:09     26s]         skew_group clk/constraint: insertion delay [min=0.596, max=0.829], skew [0.233 vs 0.221*]
[11/27 18:45:09     26s]             min path sink: chip_fsm_state_reg[1]/CLK
[11/27 18:45:09     26s]             max path sink: chip_cd_count_reg[7]/CLK
[11/27 18:45:09     26s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[11/27 18:45:09     26s]         skew_group clk/constraint: insertion delay [min=0.596, max=0.829], skew [0.233 vs 0.221*]
[11/27 18:45:09     26s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/27 18:45:09     26s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:09     26s]     Recomputing CTS skew targets...
[11/27 18:45:09     26s]     Resolving skew group constraints...
[11/27 18:45:09     26s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[11/27 18:45:09     26s]     Resolving skew group constraints done.
[11/27 18:45:09     26s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:09     26s]     PostConditioning Fixing DRVs...
[11/27 18:45:09     26s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 14400792069167049090 4608310328884248247
[11/27 18:45:09     26s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[11/27 18:45:09     26s]         delay calculator: calls=5083, total_wall_time=0.126s, mean_wall_time=0.025ms
[11/27 18:45:09     26s]         legalizer: calls=1327, total_wall_time=0.013s, mean_wall_time=0.010ms
[11/27 18:45:09     26s]         steiner router: calls=4497, total_wall_time=0.222s, mean_wall_time=0.049ms
[11/27 18:45:09     26s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/27 18:45:09     26s]       CCOpt-PostConditioning: considered: 20, tested: 20, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[11/27 18:45:09     26s]       
[11/27 18:45:09     26s]       Statistics: Fix DRVs (cell sizing):
[11/27 18:45:09     26s]       ===================================
[11/27 18:45:09     26s]       
[11/27 18:45:09     26s]       Cell changes by Net Type:
[11/27 18:45:09     26s]       
[11/27 18:45:09     26s]       -------------------------------------------------------------------------------------------------
[11/27 18:45:09     26s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/27 18:45:09     26s]       -------------------------------------------------------------------------------------------------
[11/27 18:45:09     26s]       top                0            0           0            0                    0                0
[11/27 18:45:09     26s]       trunk              0            0           0            0                    0                0
[11/27 18:45:09     26s]       leaf               0            0           0            0                    0                0
[11/27 18:45:09     26s]       -------------------------------------------------------------------------------------------------
[11/27 18:45:09     26s]       Total              0            0           0            0                    0                0
[11/27 18:45:09     26s]       -------------------------------------------------------------------------------------------------
[11/27 18:45:09     26s]       
[11/27 18:45:09     26s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[11/27 18:45:09     26s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/27 18:45:09     26s]       
[11/27 18:45:09     26s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[11/27 18:45:09     26s]         cell counts      : b=18, i=0, icg=0, dcg=0, l=1, total=19
[11/27 18:45:09     26s]         sink counts      : regular=99, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=99
[11/27 18:45:09     26s]         misc counts      : r=1, pp=0
[11/27 18:45:09     26s]         cell areas       : b=197.568um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=21185.568um^2
[11/27 18:45:09     26s]         cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.040pF
[11/27 18:45:09     26s]         sink capacitance : total=0.321pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[11/27 18:45:09     26s]         wire capacitance : top=0.000pF, trunk=0.191pF, leaf=0.218pF, total=0.409pF
[11/27 18:45:09     26s]         wire lengths     : top=0.000um, trunk=1442.880um, leaf=1474.400um, total=2917.280um
[11/27 18:45:09     26s]         hp wire lengths  : top=0.000um, trunk=1312.640um, leaf=1200.640um, total=2513.280um
[11/27 18:45:09     26s]       Clock DAG net violations after 'PostConditioning Fixing DRVs':
[11/27 18:45:09     26s]         Capacitance : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[11/27 18:45:09     26s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[11/27 18:45:09     26s]         Trunk : target=0.886ns count=2 avg=0.076ns sd=0.107ns min=0.000ns max=0.151ns {2 <= 0.532ns, 0 <= 0.709ns, 0 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:09     26s]         Leaf  : target=0.886ns count=18 avg=0.662ns sd=0.130ns min=0.422ns max=0.827ns {3 <= 0.532ns, 6 <= 0.709ns, 6 <= 0.797ns, 3 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:09     26s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[11/27 18:45:09     26s]          Bufs: BUFX1: 18 
[11/27 18:45:09     26s]        Logics: pad_in: 1 
[11/27 18:45:09     26s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 14400792069167049090 4608310328884248247
[11/27 18:45:09     26s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[11/27 18:45:09     26s]         delay calculator: calls=5083, total_wall_time=0.126s, mean_wall_time=0.025ms
[11/27 18:45:09     26s]         legalizer: calls=1327, total_wall_time=0.013s, mean_wall_time=0.010ms
[11/27 18:45:09     26s]         steiner router: calls=4497, total_wall_time=0.222s, mean_wall_time=0.049ms
[11/27 18:45:09     26s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[11/27 18:45:09     26s]         skew_group clk/constraint: insertion delay [min=0.596, max=0.829], skew [0.233 vs 0.221*]
[11/27 18:45:09     26s]             min path sink: chip_fsm_state_reg[1]/CLK
[11/27 18:45:09     26s]             max path sink: chip_cd_count_reg[7]/CLK
[11/27 18:45:09     26s]       Skew group summary after 'PostConditioning Fixing DRVs':
[11/27 18:45:09     26s]         skew_group clk/constraint: insertion delay [min=0.596, max=0.829], skew [0.233 vs 0.221*]
[11/27 18:45:09     26s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/27 18:45:09     26s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:09     26s]     Buffering to fix DRVs...
[11/27 18:45:09     26s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[11/27 18:45:09     26s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/27 18:45:09     26s]     Inserted 0 buffers and inverters.
[11/27 18:45:09     26s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[11/27 18:45:09     26s]     CCOpt-PostConditioning: nets considered: 20, nets tested: 20, nets violation detected: 1, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 1, nets unsuccessful: 1, buffered: 0
[11/27 18:45:09     26s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[11/27 18:45:09     26s]       cell counts      : b=18, i=0, icg=0, dcg=0, l=1, total=19
[11/27 18:45:09     26s]       sink counts      : regular=99, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=99
[11/27 18:45:09     26s]       misc counts      : r=1, pp=0
[11/27 18:45:09     26s]       cell areas       : b=197.568um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=21185.568um^2
[11/27 18:45:09     26s]       cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.040pF
[11/27 18:45:09     26s]       sink capacitance : total=0.321pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[11/27 18:45:09     26s]       wire capacitance : top=0.000pF, trunk=0.191pF, leaf=0.218pF, total=0.409pF
[11/27 18:45:09     26s]       wire lengths     : top=0.000um, trunk=1442.880um, leaf=1474.400um, total=2917.280um
[11/27 18:45:09     26s]       hp wire lengths  : top=0.000um, trunk=1312.640um, leaf=1200.640um, total=2513.280um
[11/27 18:45:09     26s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[11/27 18:45:09     26s]       Capacitance : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[11/27 18:45:09     26s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[11/27 18:45:09     26s]       Trunk : target=0.886ns count=2 avg=0.076ns sd=0.107ns min=0.000ns max=0.151ns {2 <= 0.532ns, 0 <= 0.709ns, 0 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:09     26s]       Leaf  : target=0.886ns count=18 avg=0.662ns sd=0.130ns min=0.422ns max=0.827ns {3 <= 0.532ns, 6 <= 0.709ns, 6 <= 0.797ns, 3 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:09     26s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[11/27 18:45:09     26s]        Bufs: BUFX1: 18 
[11/27 18:45:09     26s]      Logics: pad_in: 1 
[11/27 18:45:09     26s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 14400792069167049090 4608310328884248247
[11/27 18:45:09     26s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[11/27 18:45:09     26s]       delay calculator: calls=5083, total_wall_time=0.126s, mean_wall_time=0.025ms
[11/27 18:45:09     26s]       legalizer: calls=1327, total_wall_time=0.013s, mean_wall_time=0.010ms
[11/27 18:45:09     26s]       steiner router: calls=4497, total_wall_time=0.222s, mean_wall_time=0.049ms
[11/27 18:45:09     26s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[11/27 18:45:09     26s]       skew_group clk/constraint: insertion delay [min=0.596, max=0.829, avg=0.748, sd=0.071], skew [0.233 vs 0.221*], 91.9% {0.627, 0.829} (wid=0.052 ws=0.012) (gid=0.778 gs=0.230)
[11/27 18:45:09     26s]           min path sink: chip_fsm_state_reg[1]/CLK
[11/27 18:45:09     26s]           max path sink: chip_cd_count_reg[7]/CLK
[11/27 18:45:09     26s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[11/27 18:45:09     26s]       skew_group clk/constraint: insertion delay [min=0.596, max=0.829, avg=0.748, sd=0.071], skew [0.233 vs 0.221*], 91.9% {0.627, 0.829} (wid=0.052 ws=0.012) (gid=0.778 gs=0.230)
[11/27 18:45:09     26s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:09     26s]     
[11/27 18:45:09     26s]     Slew Diagnostics: After DRV fixing
[11/27 18:45:09     26s]     ==================================
[11/27 18:45:09     26s]     
[11/27 18:45:09     26s]     Global Causes:
[11/27 18:45:09     26s]     
[11/27 18:45:09     26s]     -----
[11/27 18:45:09     26s]     Cause
[11/27 18:45:09     26s]     -----
[11/27 18:45:09     26s]       (empty table)
[11/27 18:45:09     26s]     -----
[11/27 18:45:09     26s]     
[11/27 18:45:09     26s]     Top 5 overslews:
[11/27 18:45:09     26s]     
[11/27 18:45:09     26s]     ---------------------------------
[11/27 18:45:09     26s]     Overslew    Causes    Driving Pin
[11/27 18:45:09     26s]     ---------------------------------
[11/27 18:45:09     26s]       (empty table)
[11/27 18:45:09     26s]     ---------------------------------
[11/27 18:45:09     26s]     
[11/27 18:45:09     26s]     Slew diagnostics counts from the 0 nodes with slew violations (the 1 nodes with only other violation types are excluded):
[11/27 18:45:09     26s]     
[11/27 18:45:09     26s]     -------------------
[11/27 18:45:09     26s]     Cause    Occurences
[11/27 18:45:09     26s]     -------------------
[11/27 18:45:09     26s]       (empty table)
[11/27 18:45:09     26s]     -------------------
[11/27 18:45:09     26s]     
[11/27 18:45:09     26s]     Violation diagnostics counts from the 1 nodes that have violations:
[11/27 18:45:09     26s]     
[11/27 18:45:09     26s]     ------------------------------------------------
[11/27 18:45:09     26s]     Cause                                 Occurences
[11/27 18:45:09     26s]     ------------------------------------------------
[11/27 18:45:09     26s]     Sizing not permitted                      1
[11/27 18:45:09     26s]     Cannot buffer as net is dont touch        1
[11/27 18:45:09     26s]     ------------------------------------------------
[11/27 18:45:09     26s]     
[11/27 18:45:09     26s]     PostConditioning Fixing Skew by cell sizing...
[11/27 18:45:09     26s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 14400792069167049090 4608310328884248247
[11/27 18:45:09     26s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[11/27 18:45:09     26s]         delay calculator: calls=5083, total_wall_time=0.126s, mean_wall_time=0.025ms
[11/27 18:45:09     26s]         legalizer: calls=1327, total_wall_time=0.013s, mean_wall_time=0.010ms
[11/27 18:45:09     26s]         steiner router: calls=4497, total_wall_time=0.222s, mean_wall_time=0.049ms
[11/27 18:45:09     26s] End AAE Lib Interpolated Model. (MEM=2137.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/27 18:45:09     26s]       Path optimization required 0 stage delay updates 
[11/27 18:45:09     26s]       Resized 0 clock insts to decrease delay.
[11/27 18:45:09     26s]       Fixing short paths with downsize only
[11/27 18:45:09     26s]       Path optimization required 0 stage delay updates 
[11/27 18:45:09     26s]       Resized 0 clock insts to increase delay.
[11/27 18:45:09     26s]       
[11/27 18:45:09     26s]       Statistics: Fix Skew (cell sizing):
[11/27 18:45:09     26s]       ===================================
[11/27 18:45:09     26s]       
[11/27 18:45:09     26s]       Cell changes by Net Type:
[11/27 18:45:09     26s]       
[11/27 18:45:09     26s]       -------------------------------------------------------------------------------------------------------------------
[11/27 18:45:09     26s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[11/27 18:45:09     26s]       -------------------------------------------------------------------------------------------------------------------
[11/27 18:45:09     26s]       top                0                    0           0            0                    0                  0
[11/27 18:45:09     26s]       trunk              0                    0           0            0                    0                  0
[11/27 18:45:09     26s]       leaf               2 [100.0%]           0           0            0                    0 (0.0%)           2 (100.0%)
[11/27 18:45:09     26s]       -------------------------------------------------------------------------------------------------------------------
[11/27 18:45:09     26s]       Total              2 [100.0%]           0           0            0                    0 (0.0%)           2 (100.0%)
[11/27 18:45:09     26s]       -------------------------------------------------------------------------------------------------------------------
[11/27 18:45:09     26s]       
[11/27 18:45:09     26s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 2, Area change: 0.000um^2 (0.000%)
[11/27 18:45:09     26s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[11/27 18:45:09     26s]       
[11/27 18:45:09     26s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[11/27 18:45:09     26s]         cell counts      : b=18, i=0, icg=0, dcg=0, l=1, total=19
[11/27 18:45:09     26s]         sink counts      : regular=99, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=99
[11/27 18:45:09     26s]         misc counts      : r=1, pp=0
[11/27 18:45:09     26s]         cell areas       : b=197.568um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=21185.568um^2
[11/27 18:45:09     26s]         cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.040pF
[11/27 18:45:09     26s]         sink capacitance : total=0.321pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[11/27 18:45:09     26s]         wire capacitance : top=0.000pF, trunk=0.191pF, leaf=0.218pF, total=0.409pF
[11/27 18:45:09     26s]         wire lengths     : top=0.000um, trunk=1442.880um, leaf=1474.400um, total=2917.280um
[11/27 18:45:09     26s]         hp wire lengths  : top=0.000um, trunk=1312.640um, leaf=1200.640um, total=2513.280um
[11/27 18:45:09     26s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
[11/27 18:45:09     26s]         Capacitance : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[11/27 18:45:09     26s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[11/27 18:45:09     26s]         Trunk : target=0.886ns count=2 avg=0.076ns sd=0.107ns min=0.000ns max=0.151ns {2 <= 0.532ns, 0 <= 0.709ns, 0 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:09     26s]         Leaf  : target=0.886ns count=18 avg=0.662ns sd=0.130ns min=0.422ns max=0.827ns {3 <= 0.532ns, 6 <= 0.709ns, 6 <= 0.797ns, 3 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:09     26s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[11/27 18:45:09     26s]          Bufs: BUFX1: 18 
[11/27 18:45:09     26s]        Logics: pad_in: 1 
[11/27 18:45:09     26s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 14400792069167049090 4608310328884248247
[11/27 18:45:09     26s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[11/27 18:45:09     26s]         delay calculator: calls=5087, total_wall_time=0.126s, mean_wall_time=0.025ms
[11/27 18:45:09     26s]         legalizer: calls=1327, total_wall_time=0.013s, mean_wall_time=0.010ms
[11/27 18:45:09     26s]         steiner router: calls=4499, total_wall_time=0.222s, mean_wall_time=0.049ms
[11/27 18:45:09     26s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[11/27 18:45:09     26s]         skew_group clk/constraint: insertion delay [min=0.596, max=0.829, avg=0.748, sd=0.071], skew [0.233 vs 0.221*], 91.9% {0.627, 0.829} (wid=0.052 ws=0.012) (gid=0.778 gs=0.230)
[11/27 18:45:09     26s]             min path sink: chip_fsm_state_reg[1]/CLK
[11/27 18:45:09     26s]             max path sink: chip_cd_count_reg[7]/CLK
[11/27 18:45:09     26s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[11/27 18:45:09     26s]         skew_group clk/constraint: insertion delay [min=0.596, max=0.829, avg=0.748, sd=0.071], skew [0.233 vs 0.221*], 91.9% {0.627, 0.829} (wid=0.052 ws=0.012) (gid=0.778 gs=0.230)
[11/27 18:45:09     26s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/27 18:45:09     26s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:09     26s]     Reconnecting optimized routes...
[11/27 18:45:09     26s]     Reset timing graph...
[11/27 18:45:09     26s] Ignoring AAE DB Resetting ...
[11/27 18:45:09     26s]     Reset timing graph done.
[11/27 18:45:09     26s] **WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[11/27 18:45:09     26s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:09     26s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[11/27 18:45:09     26s]     Set dirty flag on 0 instances, 0 nets
[11/27 18:45:09     26s]   PostConditioning done.
[11/27 18:45:09     26s] Net route status summary:
[11/27 18:45:09     26s]   Clock:        20 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=19, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[11/27 18:45:09     26s]   Non-clock:  1008 (unrouted=272, trialRouted=736, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=220, (crossesIlmBoundary AND tooFewTerms=0)])
[11/27 18:45:09     26s]   Update timing and DAG stats after post-conditioning...
[11/27 18:45:09     26s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:09     26s]   Clock tree timing engine global stage delay update for wc:setup.late...
[11/27 18:45:09     26s] End AAE Lib Interpolated Model. (MEM=2137.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/27 18:45:09     26s]   Clock tree timing engine global stage delay update for wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:09     26s]   Clock DAG stats after post-conditioning:
[11/27 18:45:09     26s]     cell counts      : b=18, i=0, icg=0, dcg=0, l=1, total=19
[11/27 18:45:09     26s]     sink counts      : regular=99, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=99
[11/27 18:45:09     26s]     misc counts      : r=1, pp=0
[11/27 18:45:09     26s]     cell areas       : b=197.568um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=21185.568um^2
[11/27 18:45:09     26s]     cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.040pF
[11/27 18:45:09     26s]     sink capacitance : total=0.321pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[11/27 18:45:09     26s]     wire capacitance : top=0.000pF, trunk=0.191pF, leaf=0.218pF, total=0.409pF
[11/27 18:45:09     26s]     wire lengths     : top=0.000um, trunk=1442.880um, leaf=1474.400um, total=2917.280um
[11/27 18:45:09     26s]     hp wire lengths  : top=0.000um, trunk=1312.640um, leaf=1200.640um, total=2513.280um
[11/27 18:45:09     26s]   Clock DAG net violations after post-conditioning:
[11/27 18:45:09     26s]     Capacitance : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[11/27 18:45:09     26s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[11/27 18:45:09     26s]     Trunk : target=0.886ns count=2 avg=0.076ns sd=0.107ns min=0.000ns max=0.151ns {2 <= 0.532ns, 0 <= 0.709ns, 0 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:09     26s]     Leaf  : target=0.886ns count=18 avg=0.662ns sd=0.130ns min=0.422ns max=0.827ns {3 <= 0.532ns, 6 <= 0.709ns, 6 <= 0.797ns, 3 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:09     26s]   Clock DAG library cell distribution after post-conditioning {count}:
[11/27 18:45:09     26s]      Bufs: BUFX1: 18 
[11/27 18:45:09     26s]    Logics: pad_in: 1 
[11/27 18:45:09     26s]   Clock DAG hash after post-conditioning: 14400792069167049090 4608310328884248247
[11/27 18:45:09     26s]   CTS services accumulated run-time stats after post-conditioning:
[11/27 18:45:09     26s]     delay calculator: calls=5107, total_wall_time=0.127s, mean_wall_time=0.025ms
[11/27 18:45:09     26s]     legalizer: calls=1327, total_wall_time=0.013s, mean_wall_time=0.010ms
[11/27 18:45:09     26s]     steiner router: calls=4500, total_wall_time=0.222s, mean_wall_time=0.049ms
[11/27 18:45:09     26s]   Primary reporting skew groups after post-conditioning:
[11/27 18:45:09     26s]     skew_group clk/constraint: insertion delay [min=0.596, max=0.829, avg=0.748, sd=0.071], skew [0.233 vs 0.221*], 91.9% {0.627, 0.829} (wid=0.052 ws=0.012) (gid=0.778 gs=0.230)
[11/27 18:45:09     26s]         min path sink: chip_fsm_state_reg[1]/CLK
[11/27 18:45:09     26s]         max path sink: chip_cd_count_reg[7]/CLK
[11/27 18:45:09     26s]   Skew group summary after post-conditioning:
[11/27 18:45:09     26s]     skew_group clk/constraint: insertion delay [min=0.596, max=0.829, avg=0.748, sd=0.071], skew [0.233 vs 0.221*], 91.9% {0.627, 0.829} (wid=0.052 ws=0.012) (gid=0.778 gs=0.230)
[11/27 18:45:09     26s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:09     26s]   Setting CTS place status to fixed for clock tree and sinks.
[11/27 18:45:09     26s]   numClockCells = 21, numClockCellsFixed = 21, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[11/27 18:45:09     26s]   Post-balance tidy up or trial balance steps...
[11/27 18:45:09     26s]   
[11/27 18:45:09     26s]   Clock DAG stats at end of CTS:
[11/27 18:45:09     26s]   ==============================
[11/27 18:45:09     26s]   
[11/27 18:45:09     26s]   -----------------------------------------------------------
[11/27 18:45:09     26s]   Cell type                 Count    Area         Capacitance
[11/27 18:45:09     26s]   -----------------------------------------------------------
[11/27 18:45:09     26s]   Buffers                    18        197.568       0.021
[11/27 18:45:09     26s]   Inverters                   0          0.000       0.000
[11/27 18:45:09     26s]   Integrated Clock Gates      0          0.000       0.000
[11/27 18:45:09     26s]   Discrete Clock Gates        0          0.000       0.000
[11/27 18:45:09     26s]   Clock Logic                 1      20988.000       1.019
[11/27 18:45:09     26s]   All                        19      21185.568       1.040
[11/27 18:45:09     26s]   -----------------------------------------------------------
[11/27 18:45:09     26s]   
[11/27 18:45:09     26s]   
[11/27 18:45:09     26s]   Clock DAG sink counts at end of CTS:
[11/27 18:45:09     26s]   ====================================
[11/27 18:45:09     26s]   
[11/27 18:45:09     26s]   -------------------------
[11/27 18:45:09     26s]   Sink type           Count
[11/27 18:45:09     26s]   -------------------------
[11/27 18:45:09     26s]   Regular              99
[11/27 18:45:09     26s]   Enable Latch          0
[11/27 18:45:09     26s]   Load Capacitance      0
[11/27 18:45:09     26s]   Antenna Diode         0
[11/27 18:45:09     26s]   Node Sink             0
[11/27 18:45:09     26s]   Total                99
[11/27 18:45:09     26s]   -------------------------
[11/27 18:45:09     26s]   
[11/27 18:45:09     26s]   
[11/27 18:45:09     26s]   Clock DAG wire lengths at end of CTS:
[11/27 18:45:09     26s]   =====================================
[11/27 18:45:09     26s]   
[11/27 18:45:09     26s]   --------------------
[11/27 18:45:09     26s]   Type     Wire Length
[11/27 18:45:09     26s]   --------------------
[11/27 18:45:09     26s]   Top          0.000
[11/27 18:45:09     26s]   Trunk     1442.880
[11/27 18:45:09     26s]   Leaf      1474.400
[11/27 18:45:09     26s]   Total     2917.280
[11/27 18:45:09     26s]   --------------------
[11/27 18:45:09     26s]   
[11/27 18:45:09     26s]   
[11/27 18:45:09     26s]   Clock DAG hp wire lengths at end of CTS:
[11/27 18:45:09     26s]   ========================================
[11/27 18:45:09     26s]   
[11/27 18:45:09     26s]   -----------------------
[11/27 18:45:09     26s]   Type     hp Wire Length
[11/27 18:45:09     26s]   -----------------------
[11/27 18:45:09     26s]   Top            0.000
[11/27 18:45:09     26s]   Trunk       1312.640
[11/27 18:45:09     26s]   Leaf        1200.640
[11/27 18:45:09     26s]   Total       2513.280
[11/27 18:45:09     26s]   -----------------------
[11/27 18:45:09     26s]   
[11/27 18:45:09     26s]   
[11/27 18:45:09     26s]   Clock DAG capacitances at end of CTS:
[11/27 18:45:09     26s]   =====================================
[11/27 18:45:09     26s]   
[11/27 18:45:09     26s]   --------------------------------
[11/27 18:45:09     26s]   Type     Gate     Wire     Total
[11/27 18:45:09     26s]   --------------------------------
[11/27 18:45:09     26s]   Top      0.000    0.000    0.000
[11/27 18:45:09     26s]   Trunk    1.040    0.191    1.232
[11/27 18:45:09     26s]   Leaf     0.321    0.218    0.539
[11/27 18:45:09     26s]   Total    1.361    0.409    1.770
[11/27 18:45:09     26s]   --------------------------------
[11/27 18:45:09     26s]   
[11/27 18:45:09     26s]   
[11/27 18:45:09     26s]   Clock DAG sink capacitances at end of CTS:
[11/27 18:45:09     26s]   ==========================================
[11/27 18:45:09     26s]   
[11/27 18:45:09     26s]   -----------------------------------------------
[11/27 18:45:09     26s]   Total    Average    Std. Dev.    Min      Max
[11/27 18:45:09     26s]   -----------------------------------------------
[11/27 18:45:09     26s]   0.321     0.003       0.000      0.003    0.003
[11/27 18:45:09     26s]   -----------------------------------------------
[11/27 18:45:09     26s]   
[11/27 18:45:09     26s]   
[11/27 18:45:09     26s]   Clock DAG net violations at end of CTS:
[11/27 18:45:09     26s]   =======================================
[11/27 18:45:09     26s]   
[11/27 18:45:09     26s]   -----------------------------------------------------------------------------------
[11/27 18:45:09     26s]   Type           Units    Count    Average    Std. Dev.    Sum      Top 10 violations
[11/27 18:45:09     26s]   -----------------------------------------------------------------------------------
[11/27 18:45:09     26s]   Capacitance    pF         1       1.020       0.000      1.020    [1.020]
[11/27 18:45:09     26s]   -----------------------------------------------------------------------------------
[11/27 18:45:09     26s]   
[11/27 18:45:09     26s]   
[11/27 18:45:09     26s]   Clock DAG primary half-corner transition distribution at end of CTS:
[11/27 18:45:09     26s]   ====================================================================
[11/27 18:45:09     26s]   
[11/27 18:45:09     26s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/27 18:45:09     26s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[11/27 18:45:09     26s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/27 18:45:09     26s]   Trunk       0.886       2       0.076       0.107      0.000    0.151    {2 <= 0.532ns, 0 <= 0.709ns, 0 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}         -
[11/27 18:45:09     26s]   Leaf        0.886      18       0.662       0.130      0.422    0.827    {3 <= 0.532ns, 6 <= 0.709ns, 6 <= 0.797ns, 3 <= 0.842ns, 0 <= 0.886ns}         -
[11/27 18:45:09     26s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/27 18:45:09     26s]   
[11/27 18:45:09     26s]   
[11/27 18:45:09     26s]   Clock DAG library cell distribution at end of CTS:
[11/27 18:45:09     26s]   ==================================================
[11/27 18:45:09     26s]   
[11/27 18:45:09     26s]   ---------------------------------------
[11/27 18:45:09     26s]   Name      Type      Inst     Inst Area 
[11/27 18:45:09     26s]                       Count    (um^2)
[11/27 18:45:09     26s]   ---------------------------------------
[11/27 18:45:09     26s]   BUFX1     buffer     18        197.568
[11/27 18:45:09     26s]   pad_in    logic       1      20988.000
[11/27 18:45:09     26s]   ---------------------------------------
[11/27 18:45:09     26s]   
[11/27 18:45:09     26s]   Clock DAG hash at end of CTS: 14400792069167049090 4608310328884248247
[11/27 18:45:09     26s]   CTS services accumulated run-time stats at end of CTS:
[11/27 18:45:09     26s]     delay calculator: calls=5107, total_wall_time=0.127s, mean_wall_time=0.025ms
[11/27 18:45:09     26s]     legalizer: calls=1327, total_wall_time=0.013s, mean_wall_time=0.010ms
[11/27 18:45:09     26s]     steiner router: calls=4500, total_wall_time=0.222s, mean_wall_time=0.049ms
[11/27 18:45:09     26s]   
[11/27 18:45:09     26s]   Primary reporting skew groups summary at end of CTS:
[11/27 18:45:09     26s]   ====================================================
[11/27 18:45:09     26s]   
[11/27 18:45:09     26s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/27 18:45:09     26s]   Half-corner      Skew Group        Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[11/27 18:45:09     26s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/27 18:45:09     26s]   wc:setup.late    clk/constraint    0.596     0.829     0.233      0.221*         0.012           0.001           0.748        0.071     91.9% {0.627, 0.829}
[11/27 18:45:09     26s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/27 18:45:09     26s]   
[11/27 18:45:09     26s]   
[11/27 18:45:09     26s]   Skew group summary at end of CTS:
[11/27 18:45:09     26s]   =================================
[11/27 18:45:09     26s]   
[11/27 18:45:09     26s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/27 18:45:09     26s]   Half-corner      Skew Group        Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[11/27 18:45:09     26s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/27 18:45:09     26s]   wc:setup.late    clk/constraint    0.596     0.829     0.233      0.221*         0.012           0.001           0.748        0.071     91.9% {0.627, 0.829}
[11/27 18:45:09     26s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/27 18:45:09     26s]   
[11/27 18:45:09     26s]   
[11/27 18:45:09     26s]   Min/max skew group path pins for unmet skew targets:
[11/27 18:45:09     26s]   ====================================================
[11/27 18:45:09     26s]   
[11/27 18:45:09     26s]   --------------------------------------------------------------------------------
[11/27 18:45:09     26s]   Half-corner      Skew Group        Min/Max    Delay    Pin
[11/27 18:45:09     26s]   --------------------------------------------------------------------------------
[11/27 18:45:09     26s]   wc:setup.late    clk/constraint    Min        0.596    chip_fsm_state_reg[1]/CLK
[11/27 18:45:09     26s]   wc:setup.late    clk/constraint    Max        0.829    chip_cd_count_reg[7]/CLK
[11/27 18:45:09     26s]   --------------------------------------------------------------------------------
[11/27 18:45:09     26s]   
[11/27 18:45:09     26s]   
[11/27 18:45:09     26s]   Found a total of 0 clock tree pins with a slew violation.
[11/27 18:45:09     26s]   
[11/27 18:45:09     26s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:09     26s] Synthesizing clock trees done.
[11/27 18:45:09     26s] Tidy Up And Update Timing...
[11/27 18:45:09     26s] External - Set all clocks to propagated mode...
[11/27 18:45:09     26s] Innovus updating I/O latencies
[11/27 18:45:09     26s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/27 18:45:09     26s] #################################################################################
[11/27 18:45:09     26s] # Design Stage: PreRoute
[11/27 18:45:09     26s] # Design Name: soc_top
[11/27 18:45:09     26s] # Design Mode: 180nm
[11/27 18:45:09     26s] # Analysis Mode: MMMC Non-OCV 
[11/27 18:45:09     26s] # Parasitics Mode: No SPEF/RCDB 
[11/27 18:45:09     26s] # Signoff Settings: SI Off 
[11/27 18:45:09     26s] #################################################################################
[11/27 18:45:09     26s] Topological Sorting (REAL = 0:00:00.0, MEM = 2195.1M, InitMEM = 2195.1M)
[11/27 18:45:09     26s] Start delay calculation (fullDC) (2 T). (MEM=2195.1)
[11/27 18:45:09     26s] End AAE Lib Interpolated Model. (MEM=2206.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/27 18:45:09     26s] Total number of fetched objects 782
[11/27 18:45:09     26s] Total number of fetched objects 782
[11/27 18:45:09     26s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/27 18:45:09     26s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/27 18:45:09     26s] End delay calculation. (MEM=2298.62 CPU=0:00:00.0 REAL=0:00:00.0)
[11/27 18:45:09     26s] End delay calculation (fullDC). (MEM=2298.62 CPU=0:00:00.1 REAL=0:00:00.0)
[11/27 18:45:09     26s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2298.6M) ***
[11/27 18:45:10     26s] Setting all clocks to propagated mode.
[11/27 18:45:10     26s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.3 real=0:00:00.3)
[11/27 18:45:10     26s] Clock DAG stats after update timingGraph:
[11/27 18:45:10     26s]   cell counts      : b=18, i=0, icg=0, dcg=0, l=1, total=19
[11/27 18:45:10     26s]   sink counts      : regular=99, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=99
[11/27 18:45:10     26s]   misc counts      : r=1, pp=0
[11/27 18:45:10     26s]   cell areas       : b=197.568um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=20988.000um^2, total=21185.568um^2
[11/27 18:45:10     26s]   cell capacitance : b=0.021pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=1.019pF, total=1.040pF
[11/27 18:45:10     26s]   sink capacitance : total=0.321pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[11/27 18:45:10     26s]   wire capacitance : top=0.000pF, trunk=0.191pF, leaf=0.218pF, total=0.409pF
[11/27 18:45:10     26s]   wire lengths     : top=0.000um, trunk=1442.880um, leaf=1474.400um, total=2917.280um
[11/27 18:45:10     26s]   hp wire lengths  : top=0.000um, trunk=1312.640um, leaf=1200.640um, total=2513.280um
[11/27 18:45:10     26s] Clock DAG net violations after update timingGraph:
[11/27 18:45:10     26s]   Capacitance : {count=1, worst=[1.020pF]} avg=1.020pF sd=0.000pF sum=1.020pF
[11/27 18:45:10     26s] Clock DAG primary half-corner transition distribution after update timingGraph:
[11/27 18:45:10     26s]   Trunk : target=0.886ns count=2 avg=0.076ns sd=0.107ns min=0.000ns max=0.151ns {2 <= 0.532ns, 0 <= 0.709ns, 0 <= 0.797ns, 0 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:10     26s]   Leaf  : target=0.886ns count=18 avg=0.662ns sd=0.130ns min=0.422ns max=0.827ns {3 <= 0.532ns, 6 <= 0.709ns, 6 <= 0.797ns, 3 <= 0.842ns, 0 <= 0.886ns}
[11/27 18:45:10     26s] Clock DAG library cell distribution after update timingGraph {count}:
[11/27 18:45:10     26s]    Bufs: BUFX1: 18 
[11/27 18:45:10     26s]  Logics: pad_in: 1 
[11/27 18:45:10     26s] Clock DAG hash after update timingGraph: 14400792069167049090 4608310328884248247
[11/27 18:45:10     26s] CTS services accumulated run-time stats after update timingGraph:
[11/27 18:45:10     26s]   delay calculator: calls=5107, total_wall_time=0.127s, mean_wall_time=0.025ms
[11/27 18:45:10     26s]   legalizer: calls=1327, total_wall_time=0.013s, mean_wall_time=0.010ms
[11/27 18:45:10     26s]   steiner router: calls=4500, total_wall_time=0.222s, mean_wall_time=0.049ms
[11/27 18:45:10     26s] Primary reporting skew groups after update timingGraph:
[11/27 18:45:10     26s]   skew_group clk/constraint: insertion delay [min=0.596, max=0.829, avg=0.748, sd=0.071], skew [0.233 vs 0.221*], 91.9% {0.627, 0.829} (wid=0.052 ws=0.012) (gid=0.778 gs=0.230)
[11/27 18:45:10     26s]       min path sink: chip_fsm_state_reg[1]/CLK
[11/27 18:45:10     26s]       max path sink: chip_cd_count_reg[7]/CLK
[11/27 18:45:10     26s] Skew group summary after update timingGraph:
[11/27 18:45:10     26s]   skew_group clk/constraint: insertion delay [min=0.596, max=0.829, avg=0.748, sd=0.071], skew [0.233 vs 0.221*], 91.9% {0.627, 0.829} (wid=0.052 ws=0.012) (gid=0.778 gs=0.230)
[11/27 18:45:10     26s] Logging CTS constraint violations...
[11/27 18:45:10     26s]   Clock tree clk has 1 max_capacitance violation.
[11/27 18:45:10     26s] **WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.000pF below the root driver for clock_tree clk at (42.000,458.200), in power domain auto-default. Achieved capacitance of 1.020pF.
[11/27 18:45:10     26s] Type 'man IMPCCOPT-1033' for more detail.
[11/27 18:45:10     26s] **WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.221ns for skew group clk/constraint in half corner wc:setup.late. Achieved skew of 0.233ns.
[11/27 18:45:10     26s] Type 'man IMPCCOPT-1023' for more detail.
[11/27 18:45:10     26s] Logging CTS constraint violations done.
[11/27 18:45:10     26s] Tidy Up And Update Timing done. (took cpu=0:00:00.3 real=0:00:00.3)
[11/27 18:45:10     26s] Runtime done. (took cpu=0:00:04.3 real=0:00:04.1)
[11/27 18:45:10     26s] Runtime Report Coverage % = 99.6
[11/27 18:45:10     26s] Runtime Summary
[11/27 18:45:10     26s] ===============
[11/27 18:45:10     26s] Clock Runtime:  (48%) Core CTS           1.97 (Init 0.67, Construction 0.24, Implementation 0.74, eGRPC 0.05, PostConditioning 0.04, Other 0.22)
[11/27 18:45:10     26s] Clock Runtime:  (34%) CTS services       1.40 (RefinePlace 0.09, EarlyGlobalClock 0.36, NanoRoute 0.81, ExtractRC 0.13, TimingAnalysis 0.00)
[11/27 18:45:10     26s] Clock Runtime:  (17%) Other CTS          0.70 (Init 0.16, CongRepair/EGR-DP 0.23, TimingUpdate 0.31, Other 0.00)
[11/27 18:45:10     26s] Clock Runtime: (100%) Total              4.07
[11/27 18:45:10     26s] 
[11/27 18:45:10     26s] 
[11/27 18:45:10     26s] Runtime Summary:
[11/27 18:45:10     26s] ================
[11/27 18:45:10     26s] 
[11/27 18:45:10     26s] -----------------------------------------------------------------------------------------------------------------
[11/27 18:45:10     26s] wall  % time  children  called  name
[11/27 18:45:10     26s] -----------------------------------------------------------------------------------------------------------------
[11/27 18:45:10     26s] 4.08  100.00    4.08      0       
[11/27 18:45:10     26s] 4.08  100.00    4.07      1     Runtime
[11/27 18:45:10     26s] 0.02    0.60    0.02      1     CCOpt::Phase::Initialization
[11/27 18:45:10     26s] 0.02    0.60    0.02      1       Check Prerequisites
[11/27 18:45:10     26s] 0.02    0.60    0.00      1         Leaving CCOpt scope - CheckPlace
[11/27 18:45:10     26s] 0.80   19.67    0.80      1     CCOpt::Phase::PreparingToBalance
[11/27 18:45:10     26s] 0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[11/27 18:45:10     26s] 0.14    3.42    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[11/27 18:45:10     26s] 0.05    1.13    0.03      1       Legalization setup
[11/27 18:45:10     26s] 0.03    0.77    0.00      2         Leaving CCOpt scope - Initializing placement interface
[11/27 18:45:10     26s] 0.00    0.03    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[11/27 18:45:10     26s] 0.61   15.03    0.01      1       Validating CTS configuration
[11/27 18:45:10     26s] 0.00    0.00    0.00      1         Checking module port directions
[11/27 18:45:10     26s] 0.01    0.14    0.00      1         Clock tree timing engine global stage delay update for wc:setup.late
[11/27 18:45:10     26s] 0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[11/27 18:45:10     26s] 0.01    0.27    0.01      1     Preparing To Balance
[11/27 18:45:10     26s] 0.00    0.04    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[11/27 18:45:10     26s] 0.01    0.14    0.00      1       Leaving CCOpt scope - Initializing placement interface
[11/27 18:45:10     26s] 0.65   15.89    0.65      1     CCOpt::Phase::Construction
[11/27 18:45:10     26s] 0.53   12.99    0.53      1       Stage::Clustering
[11/27 18:45:10     26s] 0.16    3.91    0.15      1         Clustering
[11/27 18:45:10     26s] 0.00    0.06    0.00      1           Initialize for clustering
[11/27 18:45:10     26s] 0.00    0.01    0.00      1             Computing optimal clock node locations
[11/27 18:45:10     26s] 0.09    2.13    0.00      1           Bottom-up phase
[11/27 18:45:10     26s] 0.06    1.50    0.06      1           Legalizing clock trees
[11/27 18:45:10     26s] 0.05    1.12    0.00      1             Leaving CCOpt scope - ClockRefiner
[11/27 18:45:10     26s] 0.00    0.04    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[11/27 18:45:10     26s] 0.01    0.13    0.00      1             Leaving CCOpt scope - Initializing placement interface
[11/27 18:45:10     26s] 0.00    0.09    0.00      1             Clock tree timing engine global stage delay update for wc:setup.late
[11/27 18:45:10     26s] 0.37    9.07    0.36      1         CongRepair After Initial Clustering
[11/27 18:45:10     26s] 0.32    7.79    0.30      1           Leaving CCOpt scope - Early Global Route
[11/27 18:45:10     26s] 0.18    4.44    0.00      1             Early Global Route - eGR only step
[11/27 18:45:10     26s] 0.12    2.91    0.00      1             Congestion Repair
[11/27 18:45:10     26s] 0.04    1.04    0.00      1           Leaving CCOpt scope - extractRC
[11/27 18:45:10     26s] 0.00    0.09    0.00      1           Clock tree timing engine global stage delay update for wc:setup.late
[11/27 18:45:10     26s] 0.01    0.24    0.01      1       Stage::DRV Fixing
[11/27 18:45:10     26s] 0.00    0.11    0.00      1         Fixing clock tree slew time and max cap violations
[11/27 18:45:10     26s] 0.00    0.12    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[11/27 18:45:10     26s] 0.11    2.66    0.11      1       Stage::Insertion Delay Reduction
[11/27 18:45:10     26s] 0.00    0.05    0.00      1         Removing unnecessary root buffering
[11/27 18:45:10     26s] 0.00    0.05    0.00      1         Removing unconstrained drivers
[11/27 18:45:10     26s] 0.01    0.19    0.00      1         Reducing insertion delay 1
[11/27 18:45:10     26s] 0.00    0.05    0.00      1         Removing longest path buffering
[11/27 18:45:10     26s] 0.09    2.29    0.00      1         Reducing insertion delay 2
[11/27 18:45:10     26s] 0.75   18.44    0.75      1     CCOpt::Phase::Implementation
[11/27 18:45:10     26s] 0.01    0.29    0.01      1       Stage::Reducing Power
[11/27 18:45:10     26s] 0.00    0.05    0.00      1         Improving clock tree routing
[11/27 18:45:10     26s] 0.01    0.17    0.00      1         Reducing clock tree power 1
[11/27 18:45:10     26s] 0.00    0.02    0.00      1           Legalizing clock trees
[11/27 18:45:10     26s] 0.00    0.06    0.00      1         Reducing clock tree power 2
[11/27 18:45:10     26s] 0.05    1.14    0.04      1       Stage::Balancing
[11/27 18:45:10     26s] 0.03    0.67    0.02      1         Approximately balancing fragments step
[11/27 18:45:10     26s] 0.01    0.29    0.00      1           Resolve constraints - Approximately balancing fragments
[11/27 18:45:10     26s] 0.00    0.06    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[11/27 18:45:10     26s] 0.00    0.06    0.00      1           Moving gates to improve sub-tree skew
[11/27 18:45:10     26s] 0.00    0.12    0.00      1           Approximately balancing fragments bottom up
[11/27 18:45:10     26s] 0.00    0.06    0.00      1           Approximately balancing fragments, wire and cell delays
[11/27 18:45:10     26s] 0.00    0.07    0.00      1         Improving fragments clock skew
[11/27 18:45:10     26s] 0.01    0.21    0.01      1         Approximately balancing step
[11/27 18:45:10     26s] 0.00    0.10    0.00      1           Resolve constraints - Approximately balancing
[11/27 18:45:10     26s] 0.00    0.06    0.00      1           Approximately balancing, wire and cell delays
[11/27 18:45:10     26s] 0.00    0.06    0.00      1         Fixing clock tree overload
[11/27 18:45:10     26s] 0.00    0.06    0.00      1         Approximately balancing paths
[11/27 18:45:10     26s] 0.68   16.57    0.67      1       Stage::Polishing
[11/27 18:45:10     26s] 0.00    0.07    0.00      1         Clock tree timing engine global stage delay update for wc:setup.late
[11/27 18:45:10     26s] 0.00    0.05    0.00      1         Merging balancing drivers for power
[11/27 18:45:10     26s] 0.00    0.07    0.00      1         Improving clock skew
[11/27 18:45:10     26s] 0.54   13.27    0.54      1         Moving gates to reduce wire capacitance
[11/27 18:45:10     26s] 0.00    0.03    0.00      2           Artificially removing short and long paths
[11/27 18:45:10     26s] 0.02    0.42    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[11/27 18:45:10     26s] 0.00    0.04    0.00      1             Legalizing clock trees
[11/27 18:45:10     26s] 0.26    6.41    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[11/27 18:45:10     26s] 0.00    0.02    0.00      1             Legalizing clock trees
[11/27 18:45:10     26s] 0.04    1.03    0.00      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[11/27 18:45:10     26s] 0.00    0.04    0.00      1             Legalizing clock trees
[11/27 18:45:10     26s] 0.22    5.27    0.00      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[11/27 18:45:10     26s] 0.00    0.02    0.00      1             Legalizing clock trees
[11/27 18:45:10     26s] 0.01    0.22    0.00      1         Reducing clock tree power 3
[11/27 18:45:10     26s] 0.00    0.02    0.00      1           Artificially removing short and long paths
[11/27 18:45:10     26s] 0.00    0.02    0.00      1           Legalizing clock trees
[11/27 18:45:10     26s] 0.00    0.07    0.00      1         Improving insertion delay
[11/27 18:45:10     26s] 0.11    2.71    0.10      1         Wire Opt OverFix
[11/27 18:45:10     26s] 0.09    2.13    0.08      1           Wire Reduction extra effort
[11/27 18:45:10     26s] 0.00    0.02    0.00      1             Artificially removing short and long paths
[11/27 18:45:10     26s] 0.00    0.00    0.00      1             Global shorten wires A0
[11/27 18:45:10     26s] 0.06    1.51    0.00      2             Move For Wirelength - core
[11/27 18:45:10     26s] 0.00    0.00    0.00      1             Global shorten wires A1
[11/27 18:45:10     26s] 0.01    0.32    0.00      1             Global shorten wires B
[11/27 18:45:10     26s] 0.01    0.19    0.00      1             Move For Wirelength - branch
[11/27 18:45:10     26s] 0.02    0.38    0.02      1           Optimizing orientation
[11/27 18:45:10     26s] 0.02    0.37    0.00      1             FlipOpt
[11/27 18:45:10     26s] 0.02    0.43    0.01      1       Stage::Updating netlist
[11/27 18:45:10     26s] 0.00    0.06    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[11/27 18:45:10     26s] 0.01    0.29    0.00      1         Leaving CCOpt scope - ClockRefiner
[11/27 18:45:10     26s] 0.29    7.18    0.28      1     CCOpt::Phase::eGRPC
[11/27 18:45:10     26s] 0.17    4.04    0.16      1       Leaving CCOpt scope - Routing Tools
[11/27 18:45:10     26s] 0.16    3.97    0.00      1         Early Global Route - eGR only step
[11/27 18:45:10     26s] 0.04    1.04    0.00      1       Leaving CCOpt scope - extractRC
[11/27 18:45:10     26s] 0.01    0.13    0.00      1       Leaving CCOpt scope - Initializing placement interface
[11/27 18:45:10     26s] 0.00    0.09    0.00      1       Reset bufferability constraints
[11/27 18:45:10     26s] 0.00    0.09    0.00      1         Clock tree timing engine global stage delay update for wc:setup.late
[11/27 18:45:10     26s] 0.00    0.07    0.00      1       eGRPC Moving buffers
[11/27 18:45:10     26s] 0.00    0.01    0.00      1         Violation analysis
[11/27 18:45:10     26s] 0.02    0.40    0.00      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[11/27 18:45:10     26s] 0.00    0.01    0.00      1         Artificially removing long paths
[11/27 18:45:10     26s] 0.00    0.07    0.00      1       eGRPC Fixing DRVs
[11/27 18:45:10     26s] 0.00    0.02    0.00      1       Reconnecting optimized routes
[11/27 18:45:10     26s] 0.00    0.01    0.00      1       Violation analysis
[11/27 18:45:10     26s] 0.00    0.06    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[11/27 18:45:10     26s] 0.04    0.86    0.00      1       Leaving CCOpt scope - ClockRefiner
[11/27 18:45:10     26s] 1.17   28.72    1.17      1     CCOpt::Phase::Routing
[11/27 18:45:10     26s] 1.12   27.42    1.08      1       Leaving CCOpt scope - Routing Tools
[11/27 18:45:10     26s] 0.16    3.95    0.00      1         Early Global Route - eGR->Nr High Frequency step
[11/27 18:45:10     26s] 0.81   19.95    0.00      1         NanoRoute
[11/27 18:45:10     26s] 0.11    2.66    0.00      1         Route Remaining Unrouted Nets
[11/27 18:45:10     26s] 0.04    1.04    0.00      1       Leaving CCOpt scope - extractRC
[11/27 18:45:10     26s] 0.01    0.14    0.00      1       Clock tree timing engine global stage delay update for wc:setup.late
[11/27 18:45:10     26s] 0.04    1.02    0.03      1     CCOpt::Phase::PostConditioning
[11/27 18:45:10     26s] 0.01    0.20    0.00      1       Leaving CCOpt scope - Initializing placement interface
[11/27 18:45:10     26s] 0.00    0.00    0.00      1       Reset bufferability constraints
[11/27 18:45:10     26s] 0.00    0.08    0.00      1       PostConditioning Upsizing To Fix DRVs
[11/27 18:45:10     26s] 0.01    0.13    0.00      1       Recomputing CTS skew targets
[11/27 18:45:10     26s] 0.00    0.06    0.00      1       PostConditioning Fixing DRVs
[11/27 18:45:10     26s] 0.00    0.07    0.00      1       Buffering to fix DRVs
[11/27 18:45:10     26s] 0.01    0.14    0.00      1       PostConditioning Fixing Skew by cell sizing
[11/27 18:45:10     26s] 0.00    0.03    0.00      1       Reconnecting optimized routes
[11/27 18:45:10     26s] 0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[11/27 18:45:10     26s] 0.01    0.13    0.00      1       Clock tree timing engine global stage delay update for wc:setup.late
[11/27 18:45:10     26s] 0.00    0.09    0.00      1     Post-balance tidy up or trial balance steps
[11/27 18:45:10     26s] 0.32    7.76    0.31      1     Tidy Up And Update Timing
[11/27 18:45:10     26s] 0.31    7.63    0.00      1       External - Set all clocks to propagated mode
[11/27 18:45:10     26s] -----------------------------------------------------------------------------------------------------------------
[11/27 18:45:10     26s] 
[11/27 18:45:10     26s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/27 18:45:10     26s] Leaving CCOpt scope - Cleaning up placement interface...
[11/27 18:45:10     26s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2269.9M, EPOCH TIME: 1701135910.019611
[11/27 18:45:10     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:99).
[11/27 18:45:10     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:10     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:10     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:10     26s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.004, REAL:0.004, MEM:2098.9M, EPOCH TIME: 1701135910.023832
[11/27 18:45:10     26s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/27 18:45:10     26s] *** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:04.3/0:00:04.1 (1.1), totSession cpu/real = 0:00:26.4/0:01:18.1 (0.3), mem = 2098.9M
[11/27 18:45:10     26s] 
[11/27 18:45:10     26s] =============================================================================================
[11/27 18:45:10     26s]  Step TAT Report : CTS #1 / ccopt_design #1                                     21.15-s110_1
[11/27 18:45:10     26s] =============================================================================================
[11/27 18:45:10     26s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/27 18:45:10     26s] ---------------------------------------------------------------------------------------------
[11/27 18:45:10     26s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 18:45:10     26s] [ IncrReplace            ]      1   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    1.2
[11/27 18:45:10     26s] [ EarlyGlobalRoute       ]      5   0:00:00.6  (  15.7 % )     0:00:00.6 /  0:00:00.7    1.1
[11/27 18:45:10     26s] [ DetailRoute            ]      1   0:00:00.2  (   5.2 % )     0:00:00.2 /  0:00:00.4    1.9
[11/27 18:45:10     26s] [ ExtractRC              ]      3   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.1    1.0
[11/27 18:45:10     26s] [ FullDelayCalc          ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.3
[11/27 18:45:10     26s] [ MISC                   ]          0:00:02.9  (  71.5 % )     0:00:02.9 /  0:00:02.9    1.0
[11/27 18:45:10     26s] ---------------------------------------------------------------------------------------------
[11/27 18:45:10     26s]  CTS #1 TOTAL                       0:00:04.1  ( 100.0 % )     0:00:04.1 /  0:00:04.3    1.1
[11/27 18:45:10     26s] ---------------------------------------------------------------------------------------------
[11/27 18:45:10     26s] 
[11/27 18:45:10     26s] Synthesizing clock trees with CCOpt done.
[11/27 18:45:10     26s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/27 18:45:10     26s] Type 'man IMPSP-9025' for more detail.
[11/27 18:45:10     26s] Set place::cacheFPlanSiteMark to 0
[11/27 18:45:10     26s] All LLGs are deleted
[11/27 18:45:10     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:10     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:10     26s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2066.9M, EPOCH TIME: 1701135910.028687
[11/27 18:45:10     26s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2066.9M, EPOCH TIME: 1701135910.028722
[11/27 18:45:10     26s] Info: pop threads available for lower-level modules during optimization.
[11/27 18:45:10     26s] 
[11/27 18:45:10     26s] *** Summary of all messages that are not suppressed in this session:
[11/27 18:45:10     26s] Severity  ID               Count  Summary                                  
[11/27 18:45:10     26s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/27 18:45:10     26s] WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
[11/27 18:45:10     26s] WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
[11/27 18:45:10     26s] WARNING   IMPCCOPT-2406       12  Clock halo disabled on instance '%s'. Cl...
[11/27 18:45:10     26s] WARNING   IMPCCOPT-2171        6  Unable to get/extract RC parasitics for ...
[11/27 18:45:10     26s] WARNING   IMPCCOPT-2169        6  Cannot extract parasitics for %s net '%s...
[11/27 18:45:10     26s] WARNING   IMPCCOPT-1182        1  The clock_gating_cells property has no u...
[11/27 18:45:10     26s] WARNING   IMPCCOPT-4313        1  %s cannot determine the drive strength o...
[11/27 18:45:10     26s] WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
[11/27 18:45:10     26s] WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
[11/27 18:45:10     26s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[11/27 18:45:10     26s] *** Message Summary: 34 warning(s), 0 error(s)
[11/27 18:45:10     26s] 
[11/27 18:45:10     26s] *** ccopt_design #1 [finish] : cpu/real = 0:00:04.4/0:00:04.1 (1.1), totSession cpu/real = 0:00:26.4/0:01:18.2 (0.3), mem = 2066.9M
[11/27 18:45:10     26s] 
[11/27 18:45:10     26s] =============================================================================================
[11/27 18:45:10     26s]  Final TAT Report : ccopt_design #1                                             21.15-s110_1
[11/27 18:45:10     26s] =============================================================================================
[11/27 18:45:10     26s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/27 18:45:10     26s] ---------------------------------------------------------------------------------------------
[11/27 18:45:10     26s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/27 18:45:10     26s] [ IncrReplace            ]      1   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    1.2
[11/27 18:45:10     26s] [ CTS                    ]      1   0:00:03.1  (  75.7 % )     0:00:04.1 /  0:00:04.3    1.1
[11/27 18:45:10     26s] [ EarlyGlobalRoute       ]      5   0:00:00.6  (  15.5 % )     0:00:00.6 /  0:00:00.7    1.1
[11/27 18:45:10     26s] [ ExtractRC              ]      3   0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.1    1.0
[11/27 18:45:10     26s] [ FullDelayCalc          ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.3
[11/27 18:45:10     26s] [ MISC                   ]          0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.3
[11/27 18:45:10     26s] ---------------------------------------------------------------------------------------------
[11/27 18:45:10     26s]  ccopt_design #1 TOTAL              0:00:04.1  ( 100.0 % )     0:00:04.1 /  0:00:04.4    1.1
[11/27 18:45:10     26s] ---------------------------------------------------------------------------------------------
[11/27 18:45:10     26s] 
[11/27 18:45:10     26s] <CMD> saveDesign DBS/soc_top-cts.enc
[11/27 18:45:10     26s] #% Begin save design ... (date=11/27 18:45:10, mem=1702.0M)
[11/27 18:45:10     26s] % Begin Save ccopt configuration ... (date=11/27 18:45:10, mem=1702.0M)
[11/27 18:45:10     26s] % End Save ccopt configuration ... (date=11/27 18:45:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1702.0M, current mem=1701.5M)
[11/27 18:45:10     26s] % Begin Save netlist data ... (date=11/27 18:45:10, mem=1701.5M)
[11/27 18:45:10     26s] Writing Binary DB to DBS/soc_top-cts.enc.dat/vbin/soc_top.v.bin in multi-threaded mode...
[11/27 18:45:10     26s] % End Save netlist data ... (date=11/27 18:45:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1702.2M, current mem=1702.2M)
[11/27 18:45:10     26s] Saving symbol-table file ...
[11/27 18:45:10     26s] Saving congestion map file DBS/soc_top-cts.enc.dat/soc_top.route.congmap.gz ...
[11/27 18:45:10     26s] % Begin Save AAE data ... (date=11/27 18:45:10, mem=1702.2M)
[11/27 18:45:10     26s] Saving AAE Data ...
[11/27 18:45:10     26s] % End Save AAE data ... (date=11/27 18:45:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1702.2M, current mem=1702.2M)
[11/27 18:45:10     26s] Saving preference file DBS/soc_top-cts.enc.dat/gui.pref.tcl ...
[11/27 18:45:10     26s] Saving mode setting ...
[11/27 18:45:10     26s] Saving global file ...
[11/27 18:45:10     26s] % Begin Save floorplan data ... (date=11/27 18:45:10, mem=1702.7M)
[11/27 18:45:10     26s] Saving floorplan file ...
[11/27 18:45:11     26s] % End Save floorplan data ... (date=11/27 18:45:10, total cpu=0:00:00.0, real=0:00:01.0, peak res=1702.7M, current mem=1702.7M)
[11/27 18:45:11     26s] Saving PG file DBS/soc_top-cts.enc.dat/soc_top.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Mon Nov 27 18:45:11 2023)
[11/27 18:45:11     26s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1950.5M) ***
[11/27 18:45:11     26s] Saving Drc markers ...
[11/27 18:45:11     26s] ... No Drc file written since there is no markers found.
[11/27 18:45:11     26s] % Begin Save placement data ... (date=11/27 18:45:11, mem=1702.7M)
[11/27 18:45:11     26s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/27 18:45:11     26s] Save Adaptive View Pruning View Names to Binary file
[11/27 18:45:11     26s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1953.5M) ***
[11/27 18:45:11     26s] % End Save placement data ... (date=11/27 18:45:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1702.7M, current mem=1702.7M)
[11/27 18:45:11     26s] % Begin Save routing data ... (date=11/27 18:45:11, mem=1702.7M)
[11/27 18:45:11     26s] Saving route file ...
[11/27 18:45:11     26s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1950.5M) ***
[11/27 18:45:11     26s] % End Save routing data ... (date=11/27 18:45:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1702.9M, current mem=1702.9M)
[11/27 18:45:11     26s] Saving property file DBS/soc_top-cts.enc.dat/soc_top.prop
[11/27 18:45:11     26s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1953.5M) ***
[11/27 18:45:11     26s] #Saving pin access data to file DBS/soc_top-cts.enc.dat/soc_top.apa ...
[11/27 18:45:11     26s] #
[11/27 18:45:11     26s] % Begin Save power constraints data ... (date=11/27 18:45:11, mem=1703.1M)
[11/27 18:45:11     26s] % End Save power constraints data ... (date=11/27 18:45:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1703.1M, current mem=1703.1M)
[11/27 18:45:12     26s] Generated self-contained design soc_top-cts.enc.dat
[11/27 18:45:12     26s] #% End save design ... (date=11/27 18:45:12, total cpu=0:00:00.3, real=0:00:02.0, peak res=1703.9M, current mem=1703.9M)
[11/27 18:45:12     26s] *** Message Summary: 0 warning(s), 0 error(s)
[11/27 18:45:12     26s] 
[11/27 18:45:12     26s] <CMD> setMultiCpuUsage -localCpu 2 -keepLicense true -acquireLicense 2
[11/27 18:45:12     26s] Setting releaseMultiCpuLicenseMode to false.
[11/27 18:45:12     26s] <CMD> setDesignMode -topRoutingLayer 4
[11/27 18:45:12     26s] <CMD> setNanoRouteMode -routeWithTimingDriven true -routeTdrEffort 5 -routeWithSiDriven true -drouteFixAntenna true -routeInsertAntennaDiode true -routeAntennaCellName ANTENNA -routeInsertDiodeForClockNets true
[11/27 18:45:12     26s] <CMD> routeDesign -globalDetail -wireOpt -viaOpt
[11/27 18:45:12     26s] ### Time Record (routeDesign) is installed.
[11/27 18:45:12     26s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1703.86 (MB), peak = 1802.44 (MB)
[11/27 18:45:12     26s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[11/27 18:45:12     26s] #**INFO: setDesignMode -flowEffort standard
[11/27 18:45:12     26s] #**INFO: setDesignMode -powerEffort none
[11/27 18:45:12     26s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[11/27 18:45:12     26s] #WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
[11/27 18:45:12     26s] **INFO: User settings:
[11/27 18:45:12     26s] setNanoRouteMode -drouteFixAntenna              true
[11/27 18:45:12     26s] setNanoRouteMode -routeAntennaCellName          ANTENNA
[11/27 18:45:12     26s] setNanoRouteMode -routeInsertAntennaDiode       true
[11/27 18:45:12     26s] setNanoRouteMode -routeInsertDiodeForClockNets  true
[11/27 18:45:12     26s] setNanoRouteMode -routeTdrEffort                5
[11/27 18:45:12     26s] setNanoRouteMode -routeWithSiDriven             true
[11/27 18:45:12     26s] setNanoRouteMode -routeWithTimingDriven         true
[11/27 18:45:12     26s] setDesignMode -bottomRoutingLayer               2
[11/27 18:45:12     26s] setDesignMode -process                          180
[11/27 18:45:12     26s] setDesignMode -topRoutingLayer                  4
[11/27 18:45:12     26s] setExtractRCMode -coupling_c_th                 3
[11/27 18:45:12     26s] setExtractRCMode -engine                        preRoute
[11/27 18:45:12     26s] setExtractRCMode -relative_c_th                 0.03
[11/27 18:45:12     26s] setExtractRCMode -total_c_th                    5
[11/27 18:45:12     26s] setDelayCalMode -ignoreNetLoad                  false
[11/27 18:45:12     26s] 
[11/27 18:45:12     26s] #wc has no qx tech file defined
[11/27 18:45:12     26s] #No active RC corner or QRC tech file is missing.
[11/27 18:45:12     26s] #**INFO: multi-cut via swapping will not be performed after routing.
[11/27 18:45:12     26s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[11/27 18:45:12     26s] OPERPROF: Starting checkPlace at level 1, MEM:1950.5M, EPOCH TIME: 1701135912.262584
[11/27 18:45:12     26s] Processing tracks to init pin-track alignment.
[11/27 18:45:12     26s] z: 2, totalTracks: 1
[11/27 18:45:12     26s] z: 4, totalTracks: 1
[11/27 18:45:12     26s] z: 6, totalTracks: 1
[11/27 18:45:12     26s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/27 18:45:12     26s] All LLGs are deleted
[11/27 18:45:12     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:12     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:12     26s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1950.5M, EPOCH TIME: 1701135912.263429
[11/27 18:45:12     26s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1950.5M, EPOCH TIME: 1701135912.263470
[11/27 18:45:12     26s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1950.5M, EPOCH TIME: 1701135912.263509
[11/27 18:45:12     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:12     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:12     26s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1982.5M, EPOCH TIME: 1701135912.263980
[11/27 18:45:12     26s] Max number of tech site patterns supported in site array is 256.
[11/27 18:45:12     26s] Core basic site is core7T
[11/27 18:45:12     26s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1982.5M, EPOCH TIME: 1701135912.264041
[11/27 18:45:12     26s] After signature check, allow fast init is false, keep pre-filter is true.
[11/27 18:45:12     26s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/27 18:45:12     26s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:1982.5M, EPOCH TIME: 1701135912.264862
[11/27 18:45:12     26s] SiteArray: non-trimmed site array dimensions = 257 x 1911
[11/27 18:45:12     26s] SiteArray: use 2,633,728 bytes
[11/27 18:45:12     26s] SiteArray: current memory after site array memory allocation 1982.5M
[11/27 18:45:12     26s] SiteArray: FP blocked sites are writable
[11/27 18:45:12     26s] SiteArray: number of non floorplan blocked sites for llg default is 491127
[11/27 18:45:12     26s] Atter site array init, number of instance map data is 0.
[11/27 18:45:12     26s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.017, REAL:0.010, MEM:1966.5M, EPOCH TIME: 1701135912.273561
[11/27 18:45:12     26s] 
[11/27 18:45:12     26s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/27 18:45:12     26s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.019, REAL:0.011, MEM:1966.5M, EPOCH TIME: 1701135912.274815
[11/27 18:45:12     26s] Begin checking placement ... (start mem=1950.5M, init mem=1966.5M)
[11/27 18:45:12     26s] Begin checking exclusive groups violation ...
[11/27 18:45:12     26s] There are 0 groups to check, max #box is 0, total #box is 0
[11/27 18:45:12     26s] Finished checking exclusive groups violations. Found 0 Vio.
[11/27 18:45:12     26s] 
[11/27 18:45:12     26s] Running CheckPlace using 2 threads!...
[11/27 18:45:12     26s] 
[11/27 18:45:12     26s] ...checkPlace MT is done!
[11/27 18:45:12     26s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1966.5M, EPOCH TIME: 1701135912.278252
[11/27 18:45:12     26s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1966.5M, EPOCH TIME: 1701135912.278612
[11/27 18:45:12     26s] *info: Placed = 752            (Fixed = 18)
[11/27 18:45:12     26s] *info: Unplaced = 0           
[11/27 18:45:12     26s] Placement Density:1.54%(16600/1078122)
[11/27 18:45:12     26s] Placement Density (including fixed std cells):1.54%(16600/1078122)
[11/27 18:45:12     26s] All LLGs are deleted
[11/27 18:45:12     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:752).
[11/27 18:45:12     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:12     26s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1966.5M, EPOCH TIME: 1701135912.279699
[11/27 18:45:12     26s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1966.5M, EPOCH TIME: 1701135912.279738
[11/27 18:45:12     26s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:12     26s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:12     26s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1966.5M)
[11/27 18:45:12     26s] OPERPROF: Finished checkPlace at level 1, CPU:0.027, REAL:0.017, MEM:1966.5M, EPOCH TIME: 1701135912.279890
[11/27 18:45:12     26s] 
[11/27 18:45:12     26s] changeUseClockNetStatus Option :  -noFixedNetWires 
[11/27 18:45:12     26s] *** Changed status on (19) nets in Clock.
[11/27 18:45:12     26s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1966.5M) ***
[11/27 18:45:12     26s] 
[11/27 18:45:12     26s] globalDetailRoute
[11/27 18:45:12     26s] 
[11/27 18:45:12     26s] #Start globalDetailRoute on Mon Nov 27 18:45:12 2023
[11/27 18:45:12     26s] #
[11/27 18:45:12     26s] ### Time Record (globalDetailRoute) is installed.
[11/27 18:45:12     26s] ### Time Record (Pre Callback) is installed.
[11/27 18:45:12     26s] ### Time Record (Pre Callback) is uninstalled.
[11/27 18:45:12     26s] ### Time Record (DB Import) is installed.
[11/27 18:45:12     26s] ### Time Record (Timing Data Generation) is installed.
[11/27 18:45:12     26s] #Generating timing data, please wait...
[11/27 18:45:12     26s] #806 total nets, 756 already routed, 756 will ignore in trialRoute
[11/27 18:45:12     26s] ### run_trial_route starts on Mon Nov 27 18:45:12 2023 with memory = 1704.77 (MB), peak = 1802.44 (MB)
[11/27 18:45:12     26s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB --0.98 [2]--
[11/27 18:45:12     26s] ### dump_timing_file starts on Mon Nov 27 18:45:12 2023 with memory = 1715.13 (MB), peak = 1802.44 (MB)
[11/27 18:45:12     26s] ### extractRC starts on Mon Nov 27 18:45:12 2023 with memory = 1715.13 (MB), peak = 1802.44 (MB)
[11/27 18:45:12     26s] {RT wc 0 4 4 0}
[11/27 18:45:12     26s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB --0.99 [2]--
[11/27 18:45:12     26s] #Dump tif for version 2.1
[11/27 18:45:12     26s] End AAE Lib Interpolated Model. (MEM=1988.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/27 18:45:12     27s] Total number of fetched objects 782
[11/27 18:45:12     27s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/27 18:45:12     27s] End delay calculation. (MEM=2053.22 CPU=0:00:00.1 REAL=0:00:00.0)
[11/27 18:45:12     27s] #Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1708.12 (MB), peak = 1802.44 (MB)
[11/27 18:45:12     27s] ### dump_timing_file cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB --1.09 [2]--
[11/27 18:45:12     27s] #Done generating timing data.
[11/27 18:45:12     27s] ### Time Record (Timing Data Generation) is uninstalled.
[11/27 18:45:12     27s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[11/27 18:45:12     27s] ### Net info: total nets: 831
[11/27 18:45:12     27s] ### Net info: dirty nets: 1
[11/27 18:45:12     27s] ### Net info: marked as disconnected nets: 0
[11/27 18:45:12     27s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[11/27 18:45:12     27s] #WARNING (NRDB-665) NET clk has a detail routed segment whose one end ( -0.00050 -0.00050 ) is outside of design boundary ( 0.00000 0.00000 1696.72000 1636.40000 ).
[11/27 18:45:12     27s] #WARNING (NRDB-856)   around ( 42.00050 458.20000 ) of NET clk on LAYER METAL6 is off X minimum feature grid (0.00500).
[11/27 18:45:12     27s] #WARNING (NRDB-856)   around ( 42.00050 458.20000 ) of NET clk on LAYER METAL5 is off X minimum feature grid (0.00500).
[11/27 18:45:12     27s] #WARNING (NRDB-856)   around ( 42.00050 458.20000 ) of NET clk on LAYER METAL4 is off X minimum feature grid (0.00500).
[11/27 18:45:12     27s] #num needed restored net=0
[11/27 18:45:12     27s] #need_extraction net=0 (total=831)
[11/27 18:45:12     27s] ### Net info: fully routed nets: 20
[11/27 18:45:12     27s] ### Net info: trivial (< 2 pins) nets: 23
[11/27 18:45:12     27s] ### Net info: unrouted nets: 788
[11/27 18:45:12     27s] ### Net info: re-extraction nets: 0
[11/27 18:45:12     27s] ### Net info: ignored nets: 0
[11/27 18:45:12     27s] ### Net info: skip routing nets: 0
[11/27 18:45:12     27s] #Start reading timing information from file .timing_file_2614079.tif.gz ...
[11/27 18:45:12     27s] #Read in timing information for 51 ports, 803 instances from timing file .timing_file_2614079.tif.gz.
[11/27 18:45:12     27s] ### import design signature (9): route=1766559883 fixed_route=1346779861 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1656182909 dirty_area=0 del_dirty_area=0 cell=1867210192 placement=2069291313 pin_access=756597974 inst_pattern=1
[11/27 18:45:12     27s] ### Time Record (DB Import) is uninstalled.
[11/27 18:45:12     27s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[11/27 18:45:12     27s] #RTESIG:78da95d2c16ac3300c06e09df714c2ed2183b6b39438b68f1df49a8dd2f55ab2c64d03a9
[11/27 18:45:12     27s] #       03b173d8dbcf301874b4363deb43bf90349bef375b60842b144b87c80f08d596886ba425
[11/27 18:45:12     27s] #       715ebc121e42e9f38d3dcfe6ef1f3bd20a4e75ef0c645fc3d02fa0f9b6f5a53b42634ef5
[11/27 18:45:12     27s] #       d47b70c6fbceb62fbfbc101a38649df5a635e3022667c67fa4cc35f871fa6b78832092ba
[11/27 18:45:12     27s] #       32f150c4227f880bfe0817babc5ec1ad894b29d2484a096c5ded3655b56690393f86e21d
[11/27 18:45:12     27s] #       aa11d8b96bcf09a7140173beb64d3d36c11a3b5deec91c981dac8929e24aa6ae134cf282
[11/27 18:45:12     27s] #       145e2b6d0a02117f16422580c577104c99ce8acefcf4031406f31b
[11/27 18:45:12     27s] #
[11/27 18:45:12     27s] ### Time Record (Data Preparation) is installed.
[11/27 18:45:12     27s] #RTESIG:78da95d2c16ac3300c06e09dfb14c2ed2183b6b39438b18f1df49a8dd2ed5ab2c54d03a9
[11/27 18:45:12     27s] #       03b673d8dbcf6c30e8686d7ad687f5cbd27cf1bedd01235ca35839447e40a877445c21ad
[11/27 18:45:12     27s] #       88f3e289f0104a6fcf6c365fbcbcee4949383683d3907d8ce3b084f6cb34e7fe135a7d6c
[11/27 18:45:12     27s] #       a6c183d3def7a67bfce58550c021eb8dd79db64b989cb6ff48992bf076fa7bf00a412479
[11/27 18:45:12     27s] #       61e24d118bfc2e2ef83d5ca8f2f20bae252e2b9146555501dbd4fb6d5d6f1864cedb50bc
[11/27 18:45:12     27s] #       4115023bf5dd29e1a42460ce37a66d6c1bac36d3f996cc8199d1e8a8522480fd0c126f4c
[11/27 18:45:12     27s] #       5c56a93506935c35851b4c9b8240c4af8a5086e089cc28cb74af68e6876f1a84ffd0
[11/27 18:45:12     27s] #
[11/27 18:45:12     27s] ### Time Record (Data Preparation) is uninstalled.
[11/27 18:45:12     27s] ### Time Record (Global Routing) is installed.
[11/27 18:45:12     27s] ### Time Record (Global Routing) is uninstalled.
[11/27 18:45:12     27s] #Total number of trivial nets (e.g. < 2 pins) = 74 (skipped).
[11/27 18:45:12     27s] #Total number of routable nets = 757.
[11/27 18:45:12     27s] #Total number of nets in the design = 831.
[11/27 18:45:12     27s] #738 routable nets do not have any wires.
[11/27 18:45:12     27s] #19 routable nets have routed wires.
[11/27 18:45:12     27s] #738 nets will be global routed.
[11/27 18:45:12     27s] #19 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/27 18:45:12     27s] #Using multithreading with 2 threads.
[11/27 18:45:12     27s] ### Time Record (Data Preparation) is installed.
[11/27 18:45:12     27s] #Start routing data preparation on Mon Nov 27 18:45:12 2023
[11/27 18:45:12     27s] #
[11/27 18:45:12     27s] #Minimum voltage of a net in the design = 0.000.
[11/27 18:45:12     27s] #Maximum voltage of a net in the design = 1.980.
[11/27 18:45:12     27s] #Voltage range [0.000 - 1.980] has 825 nets.
[11/27 18:45:12     27s] #Voltage range [1.620 - 1.980] has 1 net.
[11/27 18:45:12     27s] #Voltage range [0.000 - 0.000] has 5 nets.
[11/27 18:45:12     27s] #Build and mark too close pins for the same net.
[11/27 18:45:12     27s] ### Time Record (Cell Pin Access) is installed.
[11/27 18:45:12     27s] #Rebuild pin access data for design.
[11/27 18:45:12     27s] #Initial pin access analysis.
[11/27 18:45:12     27s] #Detail pin access analysis.
[11/27 18:45:12     27s] ### Time Record (Cell Pin Access) is uninstalled.
[11/27 18:45:12     27s] # METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
[11/27 18:45:12     27s] # METAL2       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[11/27 18:45:12     27s] # METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[11/27 18:45:12     27s] # METAL4       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[11/27 18:45:12     27s] # METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[11/27 18:45:12     27s] # METAL6       V   Track-Pitch = 1.12000    Line-2-Via Pitch = 0.95000
[11/27 18:45:13     27s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1716.91 (MB), peak = 1802.44 (MB)
[11/27 18:45:13     27s] #Regenerating Ggrids automatically.
[11/27 18:45:13     27s] #Auto generating G-grids with size=20 tracks, using layer METAL2's pitch = 0.56000.
[11/27 18:45:13     27s] #Using automatically generated G-grids.
[11/27 18:45:13     27s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[11/27 18:45:13     27s] #Done routing data preparation.
[11/27 18:45:13     27s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1718.91 (MB), peak = 1802.44 (MB)
[11/27 18:45:13     27s] #
[11/27 18:45:13     27s] #Connectivity extraction summary:
[11/27 18:45:13     27s] #19 routed net(s) are imported.
[11/27 18:45:13     27s] #738 (88.81%) nets are without wires.
[11/27 18:45:13     27s] #74 nets are fixed|skipped|trivial (not extracted).
[11/27 18:45:13     27s] #Total number of nets = 831.
[11/27 18:45:13     27s] ### Total number of dirty nets = 1.
[11/27 18:45:13     27s] #
[11/27 18:45:13     27s] #
[11/27 18:45:13     27s] #Finished routing data preparation on Mon Nov 27 18:45:13 2023
[11/27 18:45:13     27s] #
[11/27 18:45:13     27s] #Cpu time = 00:00:00
[11/27 18:45:13     27s] #Elapsed time = 00:00:00
[11/27 18:45:13     27s] #Increased memory = 6.73 (MB)
[11/27 18:45:13     27s] #Total memory = 1718.91 (MB)
[11/27 18:45:13     27s] #Peak memory = 1802.44 (MB)
[11/27 18:45:13     27s] #
[11/27 18:45:13     27s] ### Time Record (Data Preparation) is uninstalled.
[11/27 18:45:13     27s] ### Time Record (Global Routing) is installed.
[11/27 18:45:13     27s] #
[11/27 18:45:13     27s] #Start global routing on Mon Nov 27 18:45:13 2023
[11/27 18:45:13     27s] #
[11/27 18:45:13     27s] #
[11/27 18:45:13     27s] #Start global routing initialization on Mon Nov 27 18:45:13 2023
[11/27 18:45:13     27s] #
[11/27 18:45:13     27s] #Number of eco nets is 1
[11/27 18:45:13     27s] #
[11/27 18:45:13     27s] #Start global routing data preparation on Mon Nov 27 18:45:13 2023
[11/27 18:45:13     27s] #
[11/27 18:45:13     27s] ### build_merged_routing_blockage_rect_list starts on Mon Nov 27 18:45:13 2023 with memory = 1718.91 (MB), peak = 1802.44 (MB)
[11/27 18:45:13     27s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB --1.23 [2]--
[11/27 18:45:13     27s] #Start routing resource analysis on Mon Nov 27 18:45:13 2023
[11/27 18:45:13     27s] #
[11/27 18:45:13     27s] ### init_is_bin_blocked starts on Mon Nov 27 18:45:13 2023 with memory = 1718.91 (MB), peak = 1802.44 (MB)
[11/27 18:45:13     27s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB --1.00 [2]--
[11/27 18:45:13     27s] ### PDHT_Row_Thread::compute_flow_cap starts on Mon Nov 27 18:45:13 2023 with memory = 1720.23 (MB), peak = 1802.44 (MB)
[11/27 18:45:13     27s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB --1.85 [2]--
[11/27 18:45:13     27s] ### adjust_flow_cap starts on Mon Nov 27 18:45:13 2023 with memory = 1721.64 (MB), peak = 1802.44 (MB)
[11/27 18:45:13     27s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB --0.95 [2]--
[11/27 18:45:13     27s] ### adjust_flow_per_partial_route_obs starts on Mon Nov 27 18:45:13 2023 with memory = 1721.64 (MB), peak = 1802.44 (MB)
[11/27 18:45:13     27s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB --0.98 [2]--
[11/27 18:45:13     27s] ### set_via_blocked starts on Mon Nov 27 18:45:13 2023 with memory = 1721.64 (MB), peak = 1802.44 (MB)
[11/27 18:45:13     27s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB --0.99 [2]--
[11/27 18:45:13     27s] ### copy_flow starts on Mon Nov 27 18:45:13 2023 with memory = 1721.64 (MB), peak = 1802.44 (MB)
[11/27 18:45:13     27s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB --2.00 [2]--
[11/27 18:45:13     27s] #Routing resource analysis is done on Mon Nov 27 18:45:13 2023
[11/27 18:45:13     27s] #
[11/27 18:45:13     27s] ### report_flow_cap starts on Mon Nov 27 18:45:13 2023 with memory = 1721.83 (MB), peak = 1802.44 (MB)
[11/27 18:45:13     27s] #  Resource Analysis:
[11/27 18:45:13     27s] #
[11/27 18:45:13     27s] #               Routing  #Avail      #Track     #Total     %Gcell
[11/27 18:45:13     27s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[11/27 18:45:13     27s] #  --------------------------------------------------------------
[11/27 18:45:13     27s] #  METAL2         V        1547        1482       22046    40.73%
[11/27 18:45:13     27s] #  METAL3         H        1808        1114       22046    31.91%
[11/27 18:45:13     27s] #  METAL4         V        1567        1462       22046    40.41%
[11/27 18:45:13     27s] #  --------------------------------------------------------------
[11/27 18:45:13     27s] #  Total                   4923      45.09%       66138    37.68%
[11/27 18:45:13     27s] #
[11/27 18:45:13     27s] #
[11/27 18:45:13     27s] #
[11/27 18:45:13     27s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB --1.14 [2]--
[11/27 18:45:13     27s] ### analyze_m2_tracks starts on Mon Nov 27 18:45:13 2023 with memory = 1721.83 (MB), peak = 1802.44 (MB)
[11/27 18:45:13     27s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB --0.41 [2]--
[11/27 18:45:13     27s] ### report_initial_resource starts on Mon Nov 27 18:45:13 2023 with memory = 1721.83 (MB), peak = 1802.44 (MB)
[11/27 18:45:13     27s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB --0.97 [2]--
[11/27 18:45:13     27s] ### mark_pg_pins_accessibility starts on Mon Nov 27 18:45:13 2023 with memory = 1721.83 (MB), peak = 1802.44 (MB)
[11/27 18:45:13     27s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB --0.30 [2]--
[11/27 18:45:13     27s] ### set_net_region starts on Mon Nov 27 18:45:13 2023 with memory = 1721.83 (MB), peak = 1802.44 (MB)
[11/27 18:45:13     27s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB --1.00 [2]--
[11/27 18:45:13     27s] #
[11/27 18:45:13     27s] #Global routing data preparation is done on Mon Nov 27 18:45:13 2023
[11/27 18:45:13     27s] #
[11/27 18:45:13     27s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1721.83 (MB), peak = 1802.44 (MB)
[11/27 18:45:13     27s] #
[11/27 18:45:13     27s] ### prepare_level starts on Mon Nov 27 18:45:13 2023 with memory = 1721.83 (MB), peak = 1802.44 (MB)
[11/27 18:45:13     27s] ### init level 1 starts on Mon Nov 27 18:45:13 2023 with memory = 1721.83 (MB), peak = 1802.44 (MB)
[11/27 18:45:13     27s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB --0.13 [2]--
[11/27 18:45:13     27s] ### Level 1 hgrid = 151 X 146
[11/27 18:45:13     27s] ### prepare_level_flow starts on Mon Nov 27 18:45:13 2023 with memory = 1721.83 (MB), peak = 1802.44 (MB)
[11/27 18:45:13     27s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB --0.90 [2]--
[11/27 18:45:13     27s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB --1.01 [2]--
[11/27 18:45:13     27s] #
[11/27 18:45:13     27s] #Global routing initialization is done on Mon Nov 27 18:45:13 2023
[11/27 18:45:13     27s] #
[11/27 18:45:13     27s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1721.83 (MB), peak = 1802.44 (MB)
[11/27 18:45:13     27s] #
[11/27 18:45:13     27s] #start global routing iteration 1...
[11/27 18:45:13     27s] ### init_flow_edge starts on Mon Nov 27 18:45:13 2023 with memory = 1721.83 (MB), peak = 1802.44 (MB)
[11/27 18:45:13     27s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB --0.97 [2]--
[11/27 18:45:13     27s] ### routing at level 1 (topmost level) iter 0
[11/27 18:45:13     27s] ### measure_qor starts on Mon Nov 27 18:45:13 2023 with memory = 1722.79 (MB), peak = 1802.44 (MB)
[11/27 18:45:13     27s] ### measure_congestion starts on Mon Nov 27 18:45:13 2023 with memory = 1722.79 (MB), peak = 1802.44 (MB)
[11/27 18:45:13     27s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB --0.09 [2]--
[11/27 18:45:13     27s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB --1.69 [2]--
[11/27 18:45:13     27s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1722.79 (MB), peak = 1802.44 (MB)
[11/27 18:45:13     27s] #
[11/27 18:45:13     27s] #start global routing iteration 2...
[11/27 18:45:13     27s] ### routing at level 1 (topmost level) iter 1
[11/27 18:45:13     27s] ### measure_qor starts on Mon Nov 27 18:45:13 2023 with memory = 1725.36 (MB), peak = 1802.44 (MB)
[11/27 18:45:13     27s] ### measure_congestion starts on Mon Nov 27 18:45:13 2023 with memory = 1725.36 (MB), peak = 1802.44 (MB)
[11/27 18:45:13     27s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB --0.12 [2]--
[11/27 18:45:13     27s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB --1.25 [2]--
[11/27 18:45:13     27s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1720.20 (MB), peak = 1802.44 (MB)
[11/27 18:45:13     27s] #
[11/27 18:45:13     27s] #start global routing iteration 3...
[11/27 18:45:13     27s] ### routing at level 1 (topmost level) iter 2
[11/27 18:45:13     28s] ### measure_qor starts on Mon Nov 27 18:45:13 2023 with memory = 1721.22 (MB), peak = 1802.44 (MB)
[11/27 18:45:13     28s] ### measure_congestion starts on Mon Nov 27 18:45:13 2023 with memory = 1721.22 (MB), peak = 1802.44 (MB)
[11/27 18:45:13     28s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB --0.10 [2]--
[11/27 18:45:13     28s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB --1.43 [2]--
[11/27 18:45:13     28s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1721.22 (MB), peak = 1802.44 (MB)
[11/27 18:45:13     28s] #
[11/27 18:45:13     28s] ### route_end starts on Mon Nov 27 18:45:13 2023 with memory = 1721.22 (MB), peak = 1802.44 (MB)
[11/27 18:45:13     28s] #
[11/27 18:45:13     28s] #Total number of trivial nets (e.g. < 2 pins) = 74 (skipped).
[11/27 18:45:13     28s] #Total number of routable nets = 757.
[11/27 18:45:13     28s] #Total number of nets in the design = 831.
[11/27 18:45:13     28s] #
[11/27 18:45:13     28s] #757 routable nets have routed wires.
[11/27 18:45:13     28s] #19 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[11/27 18:45:13     28s] #
[11/27 18:45:13     28s] #Routed nets constraints summary:
[11/27 18:45:13     28s] #-----------------------------
[11/27 18:45:13     28s] #        Rules   Unconstrained  
[11/27 18:45:13     28s] #-----------------------------
[11/27 18:45:13     28s] #      Default             738  
[11/27 18:45:13     28s] #-----------------------------
[11/27 18:45:13     28s] #        Total             738  
[11/27 18:45:13     28s] #-----------------------------
[11/27 18:45:13     28s] #
[11/27 18:45:13     28s] #Routing constraints summary of the whole design:
[11/27 18:45:13     28s] #------------------------------------------
[11/27 18:45:13     28s] #        Rules   Pref Layer   Unconstrained  
[11/27 18:45:13     28s] #------------------------------------------
[11/27 18:45:13     28s] #      Default           19             738  
[11/27 18:45:13     28s] #------------------------------------------
[11/27 18:45:13     28s] #        Total           19             738  
[11/27 18:45:13     28s] #------------------------------------------
[11/27 18:45:13     28s] #
[11/27 18:45:13     28s] ### adjust_flow_per_partial_route_obs starts on Mon Nov 27 18:45:13 2023 with memory = 1721.22 (MB), peak = 1802.44 (MB)
[11/27 18:45:13     28s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB --1.99 [2]--
[11/27 18:45:13     28s] ### cal_base_flow starts on Mon Nov 27 18:45:13 2023 with memory = 1721.22 (MB), peak = 1802.44 (MB)
[11/27 18:45:13     28s] ### init_flow_edge starts on Mon Nov 27 18:45:13 2023 with memory = 1721.22 (MB), peak = 1802.44 (MB)
[11/27 18:45:13     28s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB --1.07 [2]--
[11/27 18:45:13     28s] ### cal_flow starts on Mon Nov 27 18:45:13 2023 with memory = 1721.22 (MB), peak = 1802.44 (MB)
[11/27 18:45:13     28s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB --0.88 [2]--
[11/27 18:45:13     28s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB --1.11 [2]--
[11/27 18:45:13     28s] ### report_overcon starts on Mon Nov 27 18:45:13 2023 with memory = 1721.22 (MB), peak = 1802.44 (MB)
[11/27 18:45:13     28s] #
[11/27 18:45:13     28s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/27 18:45:13     28s] #
[11/27 18:45:13     28s] #                 OverCon       OverCon       OverCon          
[11/27 18:45:13     28s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[11/27 18:45:13     28s] #     Layer         (1-2)         (3-4)         (5-6)   OverCon  Flow/Cap
[11/27 18:45:13     28s] #  --------------------------------------------------------------------------
[11/27 18:45:13     28s] #  METAL2       47(0.36%)     22(0.17%)      2(0.02%)   (0.54%)     0.14  
[11/27 18:45:13     28s] #  METAL3        1(0.01%)      0(0.00%)      0(0.00%)   (0.01%)     0.09  
[11/27 18:45:13     28s] #  METAL4        8(0.06%)      0(0.00%)      0(0.00%)   (0.06%)     0.12  
[11/27 18:45:13     28s] #  --------------------------------------------------------------------------
[11/27 18:45:13     28s] #     Total     56(0.13%)     22(0.05%)      2(0.00%)   (0.19%)
[11/27 18:45:13     28s] #
[11/27 18:45:13     28s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
[11/27 18:45:13     28s] #  Overflow after GR: 0.00% H + 0.19% V
[11/27 18:45:13     28s] #
[11/27 18:45:13     28s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB --1.00 [2]--
[11/27 18:45:13     28s] ### cal_base_flow starts on Mon Nov 27 18:45:13 2023 with memory = 1721.22 (MB), peak = 1802.44 (MB)
[11/27 18:45:13     28s] ### init_flow_edge starts on Mon Nov 27 18:45:13 2023 with memory = 1721.22 (MB), peak = 1802.44 (MB)
[11/27 18:45:13     28s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB --1.00 [2]--
[11/27 18:45:13     28s] ### cal_flow starts on Mon Nov 27 18:45:13 2023 with memory = 1721.22 (MB), peak = 1802.44 (MB)
[11/27 18:45:13     28s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB --0.38 [2]--
[11/27 18:45:13     28s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB --1.12 [2]--
[11/27 18:45:13     28s] ### generate_cong_map_content starts on Mon Nov 27 18:45:13 2023 with memory = 1721.22 (MB), peak = 1802.44 (MB)
[11/27 18:45:13     28s] ### Sync with Inovus CongMap starts on Mon Nov 27 18:45:13 2023 with memory = 1721.48 (MB), peak = 1802.44 (MB)
[11/27 18:45:13     28s] #Hotspot report including placement blocked areas
[11/27 18:45:13     28s] OPERPROF: Starting HotSpotCal at level 1, MEM:2002.1M, EPOCH TIME: 1701135913.437103
[11/27 18:45:13     28s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/27 18:45:13     28s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[11/27 18:45:13     28s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/27 18:45:13     28s] [hotspot] |   METAL1(H)    |              1.33 |              5.33 |   689.91   736.96   721.27   768.32 |
[11/27 18:45:13     28s] [hotspot] |   METAL2(V)    |             10.56 |             26.78 |   674.24   674.24   721.27   752.63 |
[11/27 18:45:13     28s] [hotspot] |   METAL3(H)    |              0.89 |              8.44 |  1379.84   125.44  1411.19   156.80 |
[11/27 18:45:13     28s] [hotspot] |   METAL4(V)    |              0.00 |              0.00 |   (none)                            |
[11/27 18:45:13     28s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/27 18:45:13     28s] [hotspot] |      worst     | (METAL2)    10.56 | (METAL2)    26.78 |                                     |
[11/27 18:45:13     28s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/27 18:45:13     28s] [hotspot] |   all layers   |              0.89 |             11.56 |                                     |
[11/27 18:45:13     28s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/27 18:45:13     28s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.89, normalized total congestion hotspot area = 11.56 (area is in unit of 4 std-cell row bins)
[11/27 18:45:13     28s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.89/11.56 (area is in unit of 4 std-cell row bins)
[11/27 18:45:13     28s] [hotspot] max/total 0.89/11.56, big hotspot (>10) total 0.00
[11/27 18:45:13     28s] [hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[11/27 18:45:13     28s] [hotspot] +-----+-------------------------------------+---------------+
[11/27 18:45:13     28s] [hotspot] | top |            hotspot bbox             | hotspot score |
[11/27 18:45:13     28s] [hotspot] +-----+-------------------------------------+---------------+
[11/27 18:45:13     28s] [hotspot] |  1  |  1379.84   125.44  1411.19   156.80 |        0.89   |
[11/27 18:45:13     28s] [hotspot] +-----+-------------------------------------+---------------+
[11/27 18:45:13     28s] [hotspot] |  2  |  1536.63   768.32  1568.00   799.68 |        0.89   |
[11/27 18:45:13     28s] [hotspot] +-----+-------------------------------------+---------------+
[11/27 18:45:13     28s] [hotspot] |  3  |  1379.84  1473.91  1411.19  1505.28 |        0.89   |
[11/27 18:45:13     28s] [hotspot] +-----+-------------------------------------+---------------+
[11/27 18:45:13     28s] [hotspot] |  4  |   611.51   109.75   642.88   141.12 |        0.44   |
[11/27 18:45:13     28s] [hotspot] +-----+-------------------------------------+---------------+
[11/27 18:45:13     28s] [hotspot] |  5  |   752.63   109.75   784.00   141.12 |        0.44   |
[11/27 18:45:13     28s] [hotspot] +-----+-------------------------------------+---------------+
[11/27 18:45:13     28s] Top 5 hotspots total area: 3.56
[11/27 18:45:13     28s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.061, REAL:0.054, MEM:2002.1M, EPOCH TIME: 1701135913.491117
[11/27 18:45:13     28s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB --1.12 [2]--
[11/27 18:45:13     28s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB --1.13 [2]--
[11/27 18:45:13     28s] ### update starts on Mon Nov 27 18:45:13 2023 with memory = 1722.58 (MB), peak = 1802.44 (MB)
[11/27 18:45:13     28s] #Complete Global Routing.
[11/27 18:45:13     28s] #Total wire length = 59948 um.
[11/27 18:45:13     28s] #Total half perimeter of net bounding box = 60024 um.
[11/27 18:45:13     28s] #Total wire length on LAYER METAL1 = 0 um.
[11/27 18:45:13     28s] #Total wire length on LAYER METAL2 = 19721 um.
[11/27 18:45:13     28s] #Total wire length on LAYER METAL3 = 31212 um.
[11/27 18:45:13     28s] #Total wire length on LAYER METAL4 = 9014 um.
[11/27 18:45:13     28s] #Total wire length on LAYER METAL5 = 0 um.
[11/27 18:45:13     28s] #Total wire length on LAYER METAL6 = 0 um.
[11/27 18:45:13     28s] #Total number of vias = 3931
[11/27 18:45:13     28s] #Up-Via Summary (total 3931):
[11/27 18:45:13     28s] #           
[11/27 18:45:13     28s] #-----------------------
[11/27 18:45:13     28s] # METAL1           2054
[11/27 18:45:13     28s] # METAL2           1446
[11/27 18:45:13     28s] # METAL3            431
[11/27 18:45:13     28s] #-----------------------
[11/27 18:45:13     28s] #                  3931 
[11/27 18:45:13     28s] #
[11/27 18:45:13     28s] ### update cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB --1.08 [2]--
[11/27 18:45:13     28s] ### report_overcon starts on Mon Nov 27 18:45:13 2023 with memory = 1723.87 (MB), peak = 1802.44 (MB)
[11/27 18:45:13     28s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB --0.98 [2]--
[11/27 18:45:13     28s] ### report_overcon starts on Mon Nov 27 18:45:13 2023 with memory = 1723.87 (MB), peak = 1802.44 (MB)
[11/27 18:45:13     28s] #Max overcon = 6 tracks.
[11/27 18:45:13     28s] #Total overcon = 0.19%.
[11/27 18:45:13     28s] #Worst layer Gcell overcon rate = 0.06%.
[11/27 18:45:13     28s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB --1.00 [2]--
[11/27 18:45:13     28s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB --1.12 [2]--
[11/27 18:45:13     28s] ### global_route design signature (12): route=227663114 net_attr=1221659081
[11/27 18:45:13     28s] #
[11/27 18:45:13     28s] #Global routing statistics:
[11/27 18:45:13     28s] #Cpu time = 00:00:00
[11/27 18:45:13     28s] #Elapsed time = 00:00:00
[11/27 18:45:13     28s] #Increased memory = 1.12 (MB)
[11/27 18:45:13     28s] #Total memory = 1720.03 (MB)
[11/27 18:45:13     28s] #Peak memory = 1802.44 (MB)
[11/27 18:45:13     28s] #
[11/27 18:45:13     28s] #Finished global routing on Mon Nov 27 18:45:13 2023
[11/27 18:45:13     28s] #
[11/27 18:45:13     28s] #
[11/27 18:45:13     28s] ### Time Record (Global Routing) is uninstalled.
[11/27 18:45:13     28s] ### Time Record (Data Preparation) is installed.
[11/27 18:45:13     28s] ### Time Record (Data Preparation) is uninstalled.
[11/27 18:45:13     28s] ### track-assign external-init starts on Mon Nov 27 18:45:13 2023 with memory = 1718.76 (MB), peak = 1802.44 (MB)
[11/27 18:45:13     28s] ### Time Record (Track Assignment) is installed.
[11/27 18:45:13     28s] ### Time Record (Track Assignment) is uninstalled.
[11/27 18:45:13     28s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB --1.13 [2]--
[11/27 18:45:13     28s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1718.76 (MB), peak = 1802.44 (MB)
[11/27 18:45:13     28s] ### track-assign engine-init starts on Mon Nov 27 18:45:13 2023 with memory = 1718.76 (MB), peak = 1802.44 (MB)
[11/27 18:45:13     28s] ### Time Record (Track Assignment) is installed.
[11/27 18:45:13     28s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB --0.62 [2]--
[11/27 18:45:13     28s] ### track-assign core-engine starts on Mon Nov 27 18:45:13 2023 with memory = 1718.76 (MB), peak = 1802.44 (MB)
[11/27 18:45:13     28s] #Start Track Assignment.
[11/27 18:45:13     28s] #Done with 808 horizontal wires in 5 hboxes and 664 vertical wires in 5 hboxes.
[11/27 18:45:13     28s] #Done with 180 horizontal wires in 5 hboxes and 136 vertical wires in 5 hboxes.
[11/27 18:45:13     28s] #Done with 5 horizontal wires in 5 hboxes and 5 vertical wires in 5 hboxes.
[11/27 18:45:13     28s] #
[11/27 18:45:13     28s] #Track assignment summary:
[11/27 18:45:13     28s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[11/27 18:45:13     28s] #------------------------------------------------------------------------
[11/27 18:45:13     28s] # METAL2     19408.20 	  0.08%  	  0.00% 	  0.07%
[11/27 18:45:13     28s] # METAL3     29263.64 	  0.00%  	  0.00% 	  0.00%
[11/27 18:45:13     28s] # METAL4      7558.04 	  0.00%  	  0.00% 	  0.00%
[11/27 18:45:13     28s] #------------------------------------------------------------------------
[11/27 18:45:13     28s] # All       56229.88  	  0.03% 	  0.00% 	  0.00%
[11/27 18:45:13     28s] #Complete Track Assignment.
[11/27 18:45:13     28s] #Total wire length = 58940 um.
[11/27 18:45:13     28s] #Total half perimeter of net bounding box = 60024 um.
[11/27 18:45:13     28s] #Total wire length on LAYER METAL1 = 0 um.
[11/27 18:45:13     28s] #Total wire length on LAYER METAL2 = 19384 um.
[11/27 18:45:13     28s] #Total wire length on LAYER METAL3 = 30703 um.
[11/27 18:45:13     28s] #Total wire length on LAYER METAL4 = 8852 um.
[11/27 18:45:13     28s] #Total wire length on LAYER METAL5 = 0 um.
[11/27 18:45:13     28s] #Total wire length on LAYER METAL6 = 0 um.
[11/27 18:45:13     28s] #Total number of vias = 3931
[11/27 18:45:13     28s] #Up-Via Summary (total 3931):
[11/27 18:45:13     28s] #           
[11/27 18:45:13     28s] #-----------------------
[11/27 18:45:13     28s] # METAL1           2054
[11/27 18:45:13     28s] # METAL2           1446
[11/27 18:45:13     28s] # METAL3            431
[11/27 18:45:13     28s] #-----------------------
[11/27 18:45:13     28s] #                  3931 
[11/27 18:45:13     28s] #
[11/27 18:45:13     28s] ### track_assign design signature (15): route=629928881
[11/27 18:45:13     28s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.8 GB --1.26 [2]--
[11/27 18:45:13     28s] ### Time Record (Track Assignment) is uninstalled.
[11/27 18:45:13     28s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1718.88 (MB), peak = 1802.44 (MB)
[11/27 18:45:13     28s] #
[11/27 18:45:13     28s] #number of short segments in preferred routing layers
[11/27 18:45:13     28s] #	
[11/27 18:45:13     28s] #	
[11/27 18:45:13     28s] #
[11/27 18:45:13     28s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[11/27 18:45:13     28s] #Cpu time = 00:00:01
[11/27 18:45:13     28s] #Elapsed time = 00:00:01
[11/27 18:45:13     28s] #Increased memory = 6.71 (MB)
[11/27 18:45:13     28s] #Total memory = 1718.88 (MB)
[11/27 18:45:13     28s] #Peak memory = 1802.44 (MB)
[11/27 18:45:13     28s] #Using multithreading with 2 threads.
[11/27 18:45:13     28s] ### Time Record (Detail Routing) is installed.
[11/27 18:45:13     28s] ### drc_pitch = 3520 ( 1.76000 um) drc_range = 2730 ( 1.36500 um) route_pitch = 3520 ( 1.76000 um) patch_pitch = 18480 ( 9.24000 um) top_route_layer = 4 top_pin_layer = 4
[11/27 18:45:13     28s] #
[11/27 18:45:13     28s] #Start Detail Routing..
[11/27 18:45:13     28s] #start initial detail routing ...
[11/27 18:45:13     28s] ### Design has 1 dirty net, 460 dirty-areas)
[11/27 18:45:15     32s] ### Routing stats: routing = 18.93% drc-check-only = 29.16% dirty-area = 12.05%
[11/27 18:45:15     32s] #   number of violations = 11
[11/27 18:45:15     32s] #
[11/27 18:45:15     32s] #    By Layer and Type :
[11/27 18:45:15     32s] #	         MetSpc    Short   Totals
[11/27 18:45:15     32s] #	METAL1        0        0        0
[11/27 18:45:15     32s] #	METAL2        0        0        0
[11/27 18:45:15     32s] #	METAL3        3        8       11
[11/27 18:45:15     32s] #	Totals        3        8       11
[11/27 18:45:15     32s] #cpu time = 00:00:04, elapsed time = 00:00:02, memory = 1736.69 (MB), peak = 1981.73 (MB)
[11/27 18:45:15     32s] #start 1st optimization iteration ...
[11/27 18:45:15     32s] ### Routing stats: routing = 18.93% drc-check-only = 29.16% dirty-area = 12.05%
[11/27 18:45:15     32s] #   number of violations = 8
[11/27 18:45:15     32s] #
[11/27 18:45:15     32s] #    By Layer and Type :
[11/27 18:45:15     32s] #	         MetSpc    Short   Totals
[11/27 18:45:15     32s] #	METAL1        0        0        0
[11/27 18:45:15     32s] #	METAL2        0        0        0
[11/27 18:45:15     32s] #	METAL3        2        6        8
[11/27 18:45:15     32s] #	Totals        2        6        8
[11/27 18:45:15     32s] #    number of process antenna violations = 186
[11/27 18:45:15     32s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1737.08 (MB), peak = 1981.73 (MB)
[11/27 18:45:15     32s] #start 2nd optimization iteration ...
[11/27 18:45:15     32s] ### Routing stats: routing = 18.93% drc-check-only = 29.16% dirty-area = 12.05%
[11/27 18:45:15     32s] #   number of violations = 8
[11/27 18:45:15     32s] #
[11/27 18:45:15     32s] #    By Layer and Type :
[11/27 18:45:15     32s] #	         MetSpc    Short   Totals
[11/27 18:45:15     32s] #	METAL1        0        0        0
[11/27 18:45:15     32s] #	METAL2        0        0        0
[11/27 18:45:15     32s] #	METAL3        5        3        8
[11/27 18:45:15     32s] #	Totals        5        3        8
[11/27 18:45:15     32s] #    number of process antenna violations = 188
[11/27 18:45:15     32s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1735.85 (MB), peak = 1981.73 (MB)
[11/27 18:45:15     32s] #start 3rd optimization iteration ...
[11/27 18:45:15     32s] ### Routing stats: routing = 18.93% drc-check-only = 29.16% dirty-area = 12.05%
[11/27 18:45:15     32s] #   number of violations = 4
[11/27 18:45:15     32s] #
[11/27 18:45:15     32s] #    By Layer and Type :
[11/27 18:45:15     32s] #	         MetSpc   Totals
[11/27 18:45:15     32s] #	METAL1        0        0
[11/27 18:45:15     32s] #	METAL2        0        0
[11/27 18:45:15     32s] #	METAL3        4        4
[11/27 18:45:15     32s] #	Totals        4        4
[11/27 18:45:15     32s] #    number of process antenna violations = 188
[11/27 18:45:15     32s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1733.20 (MB), peak = 1981.73 (MB)
[11/27 18:45:15     32s] #start 4th optimization iteration ...
[11/27 18:45:16     33s] ### Routing stats: routing = 18.93% drc-check-only = 29.16% dirty-area = 12.05%
[11/27 18:45:16     33s] #   number of violations = 0
[11/27 18:45:16     33s] #    number of process antenna violations = 188
[11/27 18:45:16     33s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1733.76 (MB), peak = 1981.73 (MB)
[11/27 18:45:16     33s] #Complete Detail Routing.
[11/27 18:45:16     33s] #Total wire length = 61416 um.
[11/27 18:45:16     33s] #Total half perimeter of net bounding box = 60024 um.
[11/27 18:45:16     33s] #Total wire length on LAYER METAL1 = 0 um.
[11/27 18:45:16     33s] #Total wire length on LAYER METAL2 = 22189 um.
[11/27 18:45:16     33s] #Total wire length on LAYER METAL3 = 30536 um.
[11/27 18:45:16     33s] #Total wire length on LAYER METAL4 = 8690 um.
[11/27 18:45:16     33s] #Total wire length on LAYER METAL5 = 0 um.
[11/27 18:45:16     33s] #Total wire length on LAYER METAL6 = 0 um.
[11/27 18:45:16     33s] #Total number of vias = 4602
[11/27 18:45:16     33s] #Up-Via Summary (total 4602):
[11/27 18:45:16     33s] #           
[11/27 18:45:16     33s] #-----------------------
[11/27 18:45:16     33s] # METAL1           2232
[11/27 18:45:16     33s] # METAL2           1865
[11/27 18:45:16     33s] # METAL3            505
[11/27 18:45:16     33s] #-----------------------
[11/27 18:45:16     33s] #                  4602 
[11/27 18:45:16     33s] #
[11/27 18:45:16     33s] #Total number of DRC violations = 0
[11/27 18:45:16     33s] ### Time Record (Detail Routing) is uninstalled.
[11/27 18:45:16     33s] #Cpu time = 00:00:05
[11/27 18:45:16     33s] #Elapsed time = 00:00:03
[11/27 18:45:16     33s] #Increased memory = 14.88 (MB)
[11/27 18:45:16     33s] #Total memory = 1733.76 (MB)
[11/27 18:45:16     33s] #Peak memory = 1981.73 (MB)
[11/27 18:45:16     33s] ### Time Record (Antenna Fixing) is installed.
[11/27 18:45:16     33s] #
[11/27 18:45:16     33s] #start routing for process antenna violation fix ...
[11/27 18:45:16     33s] ### drc_pitch = 3520 ( 1.76000 um) drc_range = 2730 ( 1.36500 um) route_pitch = 3520 ( 1.76000 um) patch_pitch = 18480 ( 9.24000 um) top_route_layer = 4 top_pin_layer = 4
[11/27 18:45:16     33s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1734.87 (MB), peak = 1981.73 (MB)
[11/27 18:45:16     33s] #
[11/27 18:45:16     33s] #Total wire length = 61457 um.
[11/27 18:45:16     33s] #Total half perimeter of net bounding box = 60024 um.
[11/27 18:45:16     33s] #Total wire length on LAYER METAL1 = 0 um.
[11/27 18:45:16     33s] #Total wire length on LAYER METAL2 = 22036 um.
[11/27 18:45:16     33s] #Total wire length on LAYER METAL3 = 30537 um.
[11/27 18:45:16     33s] #Total wire length on LAYER METAL4 = 8883 um.
[11/27 18:45:16     33s] #Total wire length on LAYER METAL5 = 0 um.
[11/27 18:45:16     33s] #Total wire length on LAYER METAL6 = 0 um.
[11/27 18:45:16     33s] #Total number of vias = 4777
[11/27 18:45:16     33s] #Up-Via Summary (total 4777):
[11/27 18:45:16     33s] #           
[11/27 18:45:16     33s] #-----------------------
[11/27 18:45:16     33s] # METAL1           2232
[11/27 18:45:16     33s] # METAL2           1880
[11/27 18:45:16     33s] # METAL3            665
[11/27 18:45:16     33s] #-----------------------
[11/27 18:45:16     33s] #                  4777 
[11/27 18:45:16     33s] #
[11/27 18:45:16     33s] #Total number of DRC violations = 0
[11/27 18:45:16     33s] #Total number of process antenna violations = 9
[11/27 18:45:16     33s] #Total number of net violated process antenna rule = 9
[11/27 18:45:16     33s] #
[11/27 18:45:16     33s] #
[11/27 18:45:16     33s] # start diode insertion for process antenna violation fix ...
[11/27 18:45:16     33s] # output diode eco list to '.nano_eco_diode.list'.
[11/27 18:45:16     33s] #
[11/27 18:45:16     33s] OPERPROF: Starting DPlace-Init at level 1, MEM:2022.0M, EPOCH TIME: 1701135916.226355
[11/27 18:45:16     33s] Processing tracks to init pin-track alignment.
[11/27 18:45:16     33s] z: 2, totalTracks: 1
[11/27 18:45:16     33s] z: 4, totalTracks: 1
[11/27 18:45:16     33s] z: 6, totalTracks: 1
[11/27 18:45:16     33s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/27 18:45:16     33s] All LLGs are deleted
[11/27 18:45:16     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:16     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:16     33s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2022.0M, EPOCH TIME: 1701135916.227208
[11/27 18:45:16     33s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2022.0M, EPOCH TIME: 1701135916.227248
[11/27 18:45:16     33s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2022.0M, EPOCH TIME: 1701135916.227410
[11/27 18:45:16     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:16     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:16     33s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2022.0M, EPOCH TIME: 1701135916.227698
[11/27 18:45:16     33s] Max number of tech site patterns supported in site array is 256.
[11/27 18:45:16     33s] Core basic site is core7T
[11/27 18:45:16     33s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2022.0M, EPOCH TIME: 1701135916.228159
[11/27 18:45:16     33s] After signature check, allow fast init is false, keep pre-filter is true.
[11/27 18:45:16     33s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/27 18:45:16     33s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.002, REAL:0.001, MEM:2038.0M, EPOCH TIME: 1701135916.229261
[11/27 18:45:16     33s] SiteArray: non-trimmed site array dimensions = 257 x 1911
[11/27 18:45:16     33s] SiteArray: use 2,633,728 bytes
[11/27 18:45:16     33s] SiteArray: current memory after site array memory allocation 2038.0M
[11/27 18:45:16     33s] SiteArray: FP blocked sites are writable
[11/27 18:45:16     33s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/27 18:45:16     33s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2022.0M, EPOCH TIME: 1701135916.232075
[11/27 18:45:16     33s] Process 12962 wires and vias for routing blockage analysis
[11/27 18:45:16     33s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.012, REAL:0.006, MEM:2038.0M, EPOCH TIME: 1701135916.238426
[11/27 18:45:16     33s] SiteArray: number of non floorplan blocked sites for llg default is 491127
[11/27 18:45:16     33s] Atter site array init, number of instance map data is 0.
[11/27 18:45:16     33s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.036, REAL:0.020, MEM:2038.0M, EPOCH TIME: 1701135916.247531
[11/27 18:45:16     33s] 
[11/27 18:45:16     33s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/27 18:45:16     33s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.039, REAL:0.022, MEM:2022.0M, EPOCH TIME: 1701135916.249655
[11/27 18:45:16     33s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2022.0M, EPOCH TIME: 1701135916.249689
[11/27 18:45:16     33s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2022.0M, EPOCH TIME: 1701135916.249952
[11/27 18:45:16     33s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2022.0MB).
[11/27 18:45:16     33s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.043, REAL:0.026, MEM:2022.0M, EPOCH TIME: 1701135916.252413
[11/27 18:45:16     33s] # ** Added 10 diode instances.
[11/27 18:45:16     33s] # Distance statistics from ideal location:
[11/27 18:45:16     33s] #     Max (X+Y): 4.593 microns
[11/27 18:45:16     33s] #    Mean (X+Y): 1.819 microns
[11/27 18:45:16     33s] #
[11/27 18:45:16     33s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2025.1M, EPOCH TIME: 1701135916.254974
[11/27 18:45:16     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:762).
[11/27 18:45:16     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:16     33s] All LLGs are deleted
[11/27 18:45:16     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:16     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:16     33s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2025.1M, EPOCH TIME: 1701135916.255541
[11/27 18:45:16     33s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2025.1M, EPOCH TIME: 1701135916.255580
[11/27 18:45:16     33s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:2021.1M, EPOCH TIME: 1701135916.255970
[11/27 18:45:16     33s] # 10 diode(s) added
[11/27 18:45:16     33s] # 0 old filler cell(s) deleted
[11/27 18:45:16     33s] # 0 new filler cell(s) added
[11/27 18:45:16     33s] #
[11/27 18:45:16     33s] ### after diode insertion design signature (32): cell=1124077369 placement=883033112
[11/27 18:45:16     34s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1735.86 (MB), peak = 1981.73 (MB)
[11/27 18:45:16     34s] #
[11/27 18:45:16     34s] #Total wire length = 61479 um.
[11/27 18:45:16     34s] #Total half perimeter of net bounding box = 60024 um.
[11/27 18:45:16     34s] #Total wire length on LAYER METAL1 = 0 um.
[11/27 18:45:16     34s] #Total wire length on LAYER METAL2 = 22055 um.
[11/27 18:45:16     34s] #Total wire length on LAYER METAL3 = 30540 um.
[11/27 18:45:16     34s] #Total wire length on LAYER METAL4 = 8883 um.
[11/27 18:45:16     34s] #Total wire length on LAYER METAL5 = 0 um.
[11/27 18:45:16     34s] #Total wire length on LAYER METAL6 = 0 um.
[11/27 18:45:16     34s] #Total number of vias = 4789
[11/27 18:45:16     34s] #Up-Via Summary (total 4789):
[11/27 18:45:16     34s] #           
[11/27 18:45:16     34s] #-----------------------
[11/27 18:45:16     34s] # METAL1           2242
[11/27 18:45:16     34s] # METAL2           1882
[11/27 18:45:16     34s] # METAL3            665
[11/27 18:45:16     34s] #-----------------------
[11/27 18:45:16     34s] #                  4789 
[11/27 18:45:16     34s] #
[11/27 18:45:16     34s] #Total number of DRC violations = 0
[11/27 18:45:16     34s] #Total number of process antenna violations = 8
[11/27 18:45:16     34s] #Total number of net violated process antenna rule = 8
[11/27 18:45:16     34s] #
[11/27 18:45:16     34s] #
[11/27 18:45:16     34s] #start delete and reroute for process antenna violation fix ...
[11/27 18:45:17     35s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1736.21 (MB), peak = 1981.73 (MB)
[11/27 18:45:17     35s] #Total wire length = 61515 um.
[11/27 18:45:17     35s] #Total half perimeter of net bounding box = 60024 um.
[11/27 18:45:17     35s] #Total wire length on LAYER METAL1 = 0 um.
[11/27 18:45:17     35s] #Total wire length on LAYER METAL2 = 26207 um.
[11/27 18:45:17     35s] #Total wire length on LAYER METAL3 = 30560 um.
[11/27 18:45:17     35s] #Total wire length on LAYER METAL4 = 4748 um.
[11/27 18:45:17     35s] #Total wire length on LAYER METAL5 = 0 um.
[11/27 18:45:17     35s] #Total wire length on LAYER METAL6 = 0 um.
[11/27 18:45:17     35s] #Total number of vias = 4829
[11/27 18:45:17     35s] #Up-Via Summary (total 4829):
[11/27 18:45:17     35s] #           
[11/27 18:45:17     35s] #-----------------------
[11/27 18:45:17     35s] # METAL1           2242
[11/27 18:45:17     35s] # METAL2           1934
[11/27 18:45:17     35s] # METAL3            653
[11/27 18:45:17     35s] #-----------------------
[11/27 18:45:17     35s] #                  4829 
[11/27 18:45:17     35s] #
[11/27 18:45:17     35s] #Total number of DRC violations = 0
[11/27 18:45:17     35s] #Total number of process antenna violations = 0
[11/27 18:45:17     35s] #Total number of net violated process antenna rule = 0
[11/27 18:45:17     35s] #
[11/27 18:45:17     35s] #
[11/27 18:45:17     35s] #Total wire length = 61515 um.
[11/27 18:45:17     35s] #Total half perimeter of net bounding box = 60024 um.
[11/27 18:45:17     35s] #Total wire length on LAYER METAL1 = 0 um.
[11/27 18:45:17     35s] #Total wire length on LAYER METAL2 = 26207 um.
[11/27 18:45:17     35s] #Total wire length on LAYER METAL3 = 30560 um.
[11/27 18:45:17     35s] #Total wire length on LAYER METAL4 = 4748 um.
[11/27 18:45:17     35s] #Total wire length on LAYER METAL5 = 0 um.
[11/27 18:45:17     35s] #Total wire length on LAYER METAL6 = 0 um.
[11/27 18:45:17     35s] #Total number of vias = 4829
[11/27 18:45:17     35s] #Up-Via Summary (total 4829):
[11/27 18:45:17     35s] #           
[11/27 18:45:17     35s] #-----------------------
[11/27 18:45:17     35s] # METAL1           2242
[11/27 18:45:17     35s] # METAL2           1934
[11/27 18:45:17     35s] # METAL3            653
[11/27 18:45:17     35s] #-----------------------
[11/27 18:45:17     35s] #                  4829 
[11/27 18:45:17     35s] #
[11/27 18:45:17     35s] #Total number of DRC violations = 0
[11/27 18:45:17     35s] #Total number of process antenna violations = 0
[11/27 18:45:17     35s] #Total number of net violated process antenna rule = 0
[11/27 18:45:17     35s] #
[11/27 18:45:17     35s] ### Time Record (Antenna Fixing) is uninstalled.
[11/27 18:45:17     35s] ### Time Record (Post Route Wire Spreading) is installed.
[11/27 18:45:17     35s] ### drc_pitch = 3520 ( 1.76000 um) drc_range = 2730 ( 1.36500 um) route_pitch = 3520 ( 1.76000 um) patch_pitch = 18480 ( 9.24000 um) top_route_layer = 4 top_pin_layer = 4
[11/27 18:45:17     35s] #
[11/27 18:45:17     35s] #Start Post Route wire spreading..
[11/27 18:45:17     35s] ### drc_pitch = 3520 ( 1.76000 um) drc_range = 2730 ( 1.36500 um) route_pitch = 3520 ( 1.76000 um) patch_pitch = 18480 ( 9.24000 um) top_route_layer = 4 top_pin_layer = 4
[11/27 18:45:17     35s] #
[11/27 18:45:17     35s] #Start DRC checking..
[11/27 18:45:17     36s] #   number of violations = 0
[11/27 18:45:17     36s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1735.06 (MB), peak = 1981.73 (MB)
[11/27 18:45:17     36s] #CELL_VIEW soc_top,init has no DRC violation.
[11/27 18:45:17     36s] #Total number of DRC violations = 0
[11/27 18:45:17     36s] #Total number of process antenna violations = 0
[11/27 18:45:17     36s] #Total number of net violated process antenna rule = 0
[11/27 18:45:17     36s] #
[11/27 18:45:17     36s] #Start data preparation for wire spreading...
[11/27 18:45:17     36s] #
[11/27 18:45:17     36s] #Data preparation is done on Mon Nov 27 18:45:17 2023
[11/27 18:45:17     36s] #
[11/27 18:45:17     36s] ### track-assign engine-init starts on Mon Nov 27 18:45:17 2023 with memory = 1735.06 (MB), peak = 1981.73 (MB)
[11/27 18:45:17     36s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.9 GB --0.75 [2]--
[11/27 18:45:17     36s] #
[11/27 18:45:17     36s] #Start Post Route Wire Spread.
[11/27 18:45:17     36s] #Done with 155 horizontal wires in 9 hboxes and 87 vertical wires in 10 hboxes.
[11/27 18:45:17     36s] #Complete Post Route Wire Spread.
[11/27 18:45:17     36s] #
[11/27 18:45:17     36s] #Total wire length = 61767 um.
[11/27 18:45:17     36s] #Total half perimeter of net bounding box = 60024 um.
[11/27 18:45:17     36s] #Total wire length on LAYER METAL1 = 0 um.
[11/27 18:45:17     36s] #Total wire length on LAYER METAL2 = 26257 um.
[11/27 18:45:17     36s] #Total wire length on LAYER METAL3 = 30723 um.
[11/27 18:45:17     36s] #Total wire length on LAYER METAL4 = 4787 um.
[11/27 18:45:17     36s] #Total wire length on LAYER METAL5 = 0 um.
[11/27 18:45:17     36s] #Total wire length on LAYER METAL6 = 0 um.
[11/27 18:45:17     36s] #Total number of vias = 4829
[11/27 18:45:17     36s] #Up-Via Summary (total 4829):
[11/27 18:45:17     36s] #           
[11/27 18:45:17     36s] #-----------------------
[11/27 18:45:17     36s] # METAL1           2242
[11/27 18:45:17     36s] # METAL2           1934
[11/27 18:45:17     36s] # METAL3            653
[11/27 18:45:17     36s] #-----------------------
[11/27 18:45:17     36s] #                  4829 
[11/27 18:45:17     36s] #
[11/27 18:45:17     36s] ### drc_pitch = 3520 ( 1.76000 um) drc_range = 2730 ( 1.36500 um) route_pitch = 3520 ( 1.76000 um) patch_pitch = 18480 ( 9.24000 um) top_route_layer = 4 top_pin_layer = 4
[11/27 18:45:17     36s] #
[11/27 18:45:17     36s] #Start DRC checking..
[11/27 18:45:18     37s] #   number of violations = 0
[11/27 18:45:18     37s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1734.30 (MB), peak = 1981.73 (MB)
[11/27 18:45:18     37s] #CELL_VIEW soc_top,init has no DRC violation.
[11/27 18:45:18     37s] #Total number of DRC violations = 0
[11/27 18:45:18     37s] #Total number of process antenna violations = 0
[11/27 18:45:18     37s] #Total number of net violated process antenna rule = 0
[11/27 18:45:18     37s] #   number of violations = 0
[11/27 18:45:18     37s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1734.30 (MB), peak = 1981.73 (MB)
[11/27 18:45:18     37s] #CELL_VIEW soc_top,init has no DRC violation.
[11/27 18:45:18     37s] #Total number of DRC violations = 0
[11/27 18:45:18     37s] #Total number of process antenna violations = 0
[11/27 18:45:18     37s] #Total number of net violated process antenna rule = 0
[11/27 18:45:18     37s] #Post Route wire spread is done.
[11/27 18:45:18     37s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[11/27 18:45:18     37s] #Total wire length = 61767 um.
[11/27 18:45:18     37s] #Total half perimeter of net bounding box = 60024 um.
[11/27 18:45:18     37s] #Total wire length on LAYER METAL1 = 0 um.
[11/27 18:45:18     37s] #Total wire length on LAYER METAL2 = 26257 um.
[11/27 18:45:18     37s] #Total wire length on LAYER METAL3 = 30723 um.
[11/27 18:45:18     37s] #Total wire length on LAYER METAL4 = 4787 um.
[11/27 18:45:18     37s] #Total wire length on LAYER METAL5 = 0 um.
[11/27 18:45:18     37s] #Total wire length on LAYER METAL6 = 0 um.
[11/27 18:45:18     37s] #Total number of vias = 4829
[11/27 18:45:18     37s] #Up-Via Summary (total 4829):
[11/27 18:45:18     37s] #           
[11/27 18:45:18     37s] #-----------------------
[11/27 18:45:18     37s] # METAL1           2242
[11/27 18:45:18     37s] # METAL2           1934
[11/27 18:45:18     37s] # METAL3            653
[11/27 18:45:18     37s] #-----------------------
[11/27 18:45:18     37s] #                  4829 
[11/27 18:45:18     37s] #
[11/27 18:45:18     37s] #detailRoute Statistics:
[11/27 18:45:18     37s] #Cpu time = 00:00:09
[11/27 18:45:18     37s] #Elapsed time = 00:00:05
[11/27 18:45:18     37s] #Increased memory = 15.41 (MB)
[11/27 18:45:18     37s] #Total memory = 1734.30 (MB)
[11/27 18:45:18     37s] #Peak memory = 1981.73 (MB)
[11/27 18:45:18     37s] ### global_detail_route design signature (75): route=1248057567 flt_obj=0 vio=1905142130 shield_wire=1
[11/27 18:45:18     37s] ### Time Record (DB Export) is installed.
[11/27 18:45:18     37s] ### export design design signature (76): route=1248057567 fixed_route=1346779861 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1585524499 dirty_area=0 del_dirty_area=0 cell=1124077369 placement=883033112 pin_access=1748726763 inst_pattern=1
[11/27 18:45:18     37s] #	no debugging net set
[11/27 18:45:18     37s] ### Time Record (DB Export) is uninstalled.
[11/27 18:45:18     37s] ### Time Record (Post Callback) is installed.
[11/27 18:45:18     37s] ### Time Record (Post Callback) is uninstalled.
[11/27 18:45:18     37s] #
[11/27 18:45:18     37s] #globalDetailRoute statistics:
[11/27 18:45:18     37s] #Cpu time = 00:00:10
[11/27 18:45:18     37s] #Elapsed time = 00:00:06
[11/27 18:45:18     37s] #Increased memory = 27.61 (MB)
[11/27 18:45:18     37s] #Total memory = 1731.86 (MB)
[11/27 18:45:18     37s] #Peak memory = 1981.73 (MB)
[11/27 18:45:18     37s] #Number of warnings = 5
[11/27 18:45:18     37s] #Total number of warnings = 7
[11/27 18:45:18     37s] #Number of fails = 0
[11/27 18:45:18     37s] #Total number of fails = 0
[11/27 18:45:18     37s] #Complete globalDetailRoute on Mon Nov 27 18:45:18 2023
[11/27 18:45:18     37s] #
[11/27 18:45:18     37s] ### Time Record (globalDetailRoute) is uninstalled.
[11/27 18:45:18     37s] #Default setup view is reset to wc.
[11/27 18:45:18     37s] 
[11/27 18:45:18     37s] detailRoute
[11/27 18:45:18     37s] 
[11/27 18:45:18     37s] #Start detailRoute on Mon Nov 27 18:45:18 2023
[11/27 18:45:18     37s] #
[11/27 18:45:18     37s] ### Time Record (detailRoute) is installed.
[11/27 18:45:18     37s] ### Time Record (Pre Callback) is installed.
[11/27 18:45:18     37s] ### Time Record (Pre Callback) is uninstalled.
[11/27 18:45:18     37s] ### Time Record (DB Import) is installed.
[11/27 18:45:18     37s] ### Time Record (Timing Data Generation) is installed.
[11/27 18:45:18     37s] ### Time Record (Timing Data Generation) is uninstalled.
[11/27 18:45:18     37s] 
[11/27 18:45:18     37s] Trim Metal Layers:
[11/27 18:45:18     37s] LayerId::1 widthSet size::4
[11/27 18:45:18     37s] LayerId::2 widthSet size::4
[11/27 18:45:18     37s] LayerId::3 widthSet size::4
[11/27 18:45:18     37s] LayerId::4 widthSet size::4
[11/27 18:45:18     37s] LayerId::5 widthSet size::4
[11/27 18:45:18     37s] LayerId::6 widthSet size::3
[11/27 18:45:18     37s] Updating RC grid for preRoute extraction ...
[11/27 18:45:18     37s] eee: pegSigSF::1.070000
[11/27 18:45:18     37s] Initializing multi-corner capacitance tables ... 
[11/27 18:45:18     37s] Initializing multi-corner resistance tables ...
[11/27 18:45:18     37s] eee: l::1 avDens::0.132074 usedTrk::7728.943881 availTrk::58520.000000 sigTrk::7728.943881
[11/27 18:45:18     37s] eee: l::2 avDens::0.029831 usedTrk::663.481506 availTrk::22241.636813 sigTrk::663.481506
[11/27 18:45:18     37s] eee: l::3 avDens::0.031130 usedTrk::779.426530 availTrk::25037.905828 sigTrk::779.426530
[11/27 18:45:18     37s] eee: l::4 avDens::0.018407 usedTrk::119.303572 availTrk::6481.448479 sigTrk::119.303572
[11/27 18:45:18     37s] eee: l::5 avDens::0.022766 usedTrk::1024.187755 availTrk::44987.257603 sigTrk::1024.187755
[11/27 18:45:18     37s] eee: l::6 avDens::0.047551 usedTrk::880.671428 availTrk::18520.560804 sigTrk::880.671428
[11/27 18:45:18     37s] {RT wc 0 4 4 0}
[11/27 18:45:18     37s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.057586 aWlH=0.000000 lMod=0 pMax=0.812900 pMod=83 wcR=0.555600 newSi=0.001600 wHLS=1.389000 siPrev=0 viaL=0.000000
[11/27 18:45:18     37s] ### Net info: total nets: 831
[11/27 18:45:18     37s] ### Net info: dirty nets: 0
[11/27 18:45:18     37s] ### Net info: marked as disconnected nets: 0
[11/27 18:45:18     37s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[11/27 18:45:18     37s] #num needed restored net=0
[11/27 18:45:18     37s] #need_extraction net=0 (total=831)
[11/27 18:45:18     37s] ### Net info: fully routed nets: 757
[11/27 18:45:18     37s] ### Net info: trivial (< 2 pins) nets: 23
[11/27 18:45:18     37s] ### Net info: unrouted nets: 51
[11/27 18:45:18     37s] ### Net info: re-extraction nets: 0
[11/27 18:45:18     37s] ### Net info: ignored nets: 0
[11/27 18:45:18     37s] ### Net info: skip routing nets: 0
[11/27 18:45:18     37s] #Start reading timing information from file .timing_file_2614079.tif.gz ...
[11/27 18:45:18     37s] #Read in timing information for 51 ports, 803 instances from timing file .timing_file_2614079.tif.gz.
[11/27 18:45:18     37s] ### import design signature (77): route=205898883 fixed_route=1346779861 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=732959530 dirty_area=0 del_dirty_area=0 cell=1124077369 placement=883033112 pin_access=1748726763 inst_pattern=1
[11/27 18:45:18     37s] ### Time Record (DB Import) is uninstalled.
[11/27 18:45:18     37s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[11/27 18:45:18     37s] #RTESIG:78da95d2c16ac3300c00d09df715c2ed2183b6b39438b18f1df49a8dd2ed5abcc54903a9
[11/27 18:45:18     37s] #       03b173d8dfcf6c30e848e3d5573d2459d262f9b6db0323dca0583b447e4428f7445c21ad
[11/27 18:45:18     37s] #       89f3ec91f01842af4fec7eb17c7e39609a036ef8f783a4ee7aed57303a338033deb7b679
[11/27 18:45:18     37s] #       f871a424d4ba730692f7beef56507d5a7d6e3fa032b51e3bff87674241c8d75a6f1a334c
[11/27 18:45:18     37s] #       66cc53057e187f134e1044921766be286296dec405bf850b955f8e60aae3bc1071541405
[11/27 18:45:18     37s] #       b06d79d895e59641e2fc108257a84260a7b639459c9404cc796d2b3d54c11a3b9eafc914
[11/27 18:45:18     37s] #       98edad9953c46511db4e30d10d5238c1b8a1f43f7f24cc08c4fc5151986d74fe8452008b
[11/27 18:45:18     37s] #       159379bcf1d901dc7d012677161e
[11/27 18:45:18     37s] #
[11/27 18:45:18     37s] #Using multithreading with 2 threads.
[11/27 18:45:18     37s] ### Time Record (Data Preparation) is installed.
[11/27 18:45:18     37s] #Start routing data preparation on Mon Nov 27 18:45:18 2023
[11/27 18:45:18     37s] #
[11/27 18:45:18     37s] #Minimum voltage of a net in the design = 0.000.
[11/27 18:45:18     37s] #Maximum voltage of a net in the design = 1.980.
[11/27 18:45:18     37s] #Voltage range [0.000 - 1.980] has 825 nets.
[11/27 18:45:18     37s] #Voltage range [1.620 - 1.980] has 1 net.
[11/27 18:45:18     37s] #Voltage range [0.000 - 0.000] has 5 nets.
[11/27 18:45:18     37s] #Build and mark too close pins for the same net.
[11/27 18:45:18     37s] ### Time Record (Cell Pin Access) is installed.
[11/27 18:45:18     37s] #Initial pin access analysis.
[11/27 18:45:18     37s] #Detail pin access analysis.
[11/27 18:45:18     37s] ### Time Record (Cell Pin Access) is uninstalled.
[11/27 18:45:18     37s] # METAL1       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.48500
[11/27 18:45:18     37s] # METAL2       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[11/27 18:45:18     37s] # METAL3       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[11/27 18:45:18     37s] # METAL4       V   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[11/27 18:45:18     37s] # METAL5       H   Track-Pitch = 0.56000    Line-2-Via Pitch = 0.56000
[11/27 18:45:18     37s] # METAL6       V   Track-Pitch = 1.12000    Line-2-Via Pitch = 0.95000
[11/27 18:45:18     37s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1730.16 (MB), peak = 1981.73 (MB)
[11/27 18:45:18     37s] #Regenerating Ggrids automatically.
[11/27 18:45:18     37s] #Auto generating G-grids with size=20 tracks, using layer METAL2's pitch = 0.56000.
[11/27 18:45:18     37s] #Using automatically generated G-grids.
[11/27 18:45:18     37s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[11/27 18:45:18     37s] #Done routing data preparation.
[11/27 18:45:18     37s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1731.96 (MB), peak = 1981.73 (MB)
[11/27 18:45:18     37s] ### Time Record (Data Preparation) is uninstalled.
[11/27 18:45:18     37s] ### Time Record (Detail Routing) is installed.
[11/27 18:45:18     37s] ### drc_pitch = 3520 ( 1.76000 um) drc_range = 2730 ( 1.36500 um) route_pitch = 3520 ( 1.76000 um) patch_pitch = 18480 ( 9.24000 um) top_route_layer = 4 top_pin_layer = 4
[11/27 18:45:18     37s] #
[11/27 18:45:18     37s] #Start Detail Routing..
[11/27 18:45:18     37s] #start initial detail routing ...
[11/27 18:45:18     37s] ### Design has 0 dirty nets, has valid drcs
[11/27 18:45:18     37s] ### Routing stats:
[11/27 18:45:18     37s] #   number of violations = 0
[11/27 18:45:18     37s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1731.96 (MB), peak = 1981.73 (MB)
[11/27 18:45:18     37s] #Complete Detail Routing.
[11/27 18:45:18     37s] #Total wire length = 61767 um.
[11/27 18:45:18     37s] #Total half perimeter of net bounding box = 59856 um.
[11/27 18:45:18     37s] #Total wire length on LAYER METAL1 = 0 um.
[11/27 18:45:18     37s] #Total wire length on LAYER METAL2 = 26257 um.
[11/27 18:45:18     37s] #Total wire length on LAYER METAL3 = 30723 um.
[11/27 18:45:18     37s] #Total wire length on LAYER METAL4 = 4787 um.
[11/27 18:45:18     37s] #Total wire length on LAYER METAL5 = 0 um.
[11/27 18:45:18     37s] #Total wire length on LAYER METAL6 = 0 um.
[11/27 18:45:18     37s] #Total number of vias = 4829
[11/27 18:45:18     37s] #Up-Via Summary (total 4829):
[11/27 18:45:18     37s] #           
[11/27 18:45:18     37s] #-----------------------
[11/27 18:45:18     37s] # METAL1           2242
[11/27 18:45:18     37s] # METAL2           1934
[11/27 18:45:18     37s] # METAL3            653
[11/27 18:45:18     37s] #-----------------------
[11/27 18:45:18     37s] #                  4829 
[11/27 18:45:18     37s] #
[11/27 18:45:18     37s] #Total number of DRC violations = 0
[11/27 18:45:18     37s] ### Time Record (Detail Routing) is uninstalled.
[11/27 18:45:18     37s] #Cpu time = 00:00:00
[11/27 18:45:18     37s] #Elapsed time = 00:00:00
[11/27 18:45:18     37s] #Increased memory = 6.47 (MB)
[11/27 18:45:18     37s] #Total memory = 1732.06 (MB)
[11/27 18:45:18     37s] #Peak memory = 1981.73 (MB)
[11/27 18:45:18     37s] ### Time Record (Antenna Fixing) is installed.
[11/27 18:45:18     37s] #
[11/27 18:45:18     37s] #start routing for process antenna violation fix ...
[11/27 18:45:18     37s] ### drc_pitch = 3520 ( 1.76000 um) drc_range = 2730 ( 1.36500 um) route_pitch = 3520 ( 1.76000 um) patch_pitch = 18480 ( 9.24000 um) top_route_layer = 4 top_pin_layer = 4
[11/27 18:45:18     37s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1731.70 (MB), peak = 1981.73 (MB)
[11/27 18:45:18     37s] #
[11/27 18:45:18     37s] #Total wire length = 61767 um.
[11/27 18:45:18     37s] #Total half perimeter of net bounding box = 59856 um.
[11/27 18:45:18     37s] #Total wire length on LAYER METAL1 = 0 um.
[11/27 18:45:18     37s] #Total wire length on LAYER METAL2 = 26257 um.
[11/27 18:45:18     37s] #Total wire length on LAYER METAL3 = 30723 um.
[11/27 18:45:18     37s] #Total wire length on LAYER METAL4 = 4787 um.
[11/27 18:45:18     37s] #Total wire length on LAYER METAL5 = 0 um.
[11/27 18:45:18     37s] #Total wire length on LAYER METAL6 = 0 um.
[11/27 18:45:18     37s] #Total number of vias = 4829
[11/27 18:45:18     37s] #Up-Via Summary (total 4829):
[11/27 18:45:18     37s] #           
[11/27 18:45:18     37s] #-----------------------
[11/27 18:45:18     37s] # METAL1           2242
[11/27 18:45:18     37s] # METAL2           1934
[11/27 18:45:18     37s] # METAL3            653
[11/27 18:45:18     37s] #-----------------------
[11/27 18:45:18     37s] #                  4829 
[11/27 18:45:18     37s] #
[11/27 18:45:18     37s] #Total number of DRC violations = 0
[11/27 18:45:18     37s] #Total number of process antenna violations = 0
[11/27 18:45:18     37s] #Total number of net violated process antenna rule = 0
[11/27 18:45:18     37s] #
[11/27 18:45:18     37s] #
[11/27 18:45:18     37s] #Total wire length = 61767 um.
[11/27 18:45:18     37s] #Total half perimeter of net bounding box = 59856 um.
[11/27 18:45:18     37s] #Total wire length on LAYER METAL1 = 0 um.
[11/27 18:45:18     37s] #Total wire length on LAYER METAL2 = 26257 um.
[11/27 18:45:18     37s] #Total wire length on LAYER METAL3 = 30723 um.
[11/27 18:45:18     37s] #Total wire length on LAYER METAL4 = 4787 um.
[11/27 18:45:18     37s] #Total wire length on LAYER METAL5 = 0 um.
[11/27 18:45:18     37s] #Total wire length on LAYER METAL6 = 0 um.
[11/27 18:45:18     37s] #Total number of vias = 4829
[11/27 18:45:18     37s] #Up-Via Summary (total 4829):
[11/27 18:45:18     37s] #           
[11/27 18:45:18     37s] #-----------------------
[11/27 18:45:18     37s] # METAL1           2242
[11/27 18:45:18     37s] # METAL2           1934
[11/27 18:45:18     37s] # METAL3            653
[11/27 18:45:18     37s] #-----------------------
[11/27 18:45:18     37s] #                  4829 
[11/27 18:45:18     37s] #
[11/27 18:45:18     37s] #Total number of DRC violations = 0
[11/27 18:45:18     37s] #Total number of process antenna violations = 0
[11/27 18:45:18     37s] #Total number of net violated process antenna rule = 0
[11/27 18:45:18     37s] #
[11/27 18:45:18     37s] ### Time Record (Antenna Fixing) is uninstalled.
[11/27 18:45:18     37s] ### detail_route design signature (85): route=978327801 flt_obj=0 vio=1905142130 shield_wire=1
[11/27 18:45:18     37s] ### Time Record (DB Export) is installed.
[11/27 18:45:18     37s] ### export design design signature (86): route=978327801 fixed_route=1346779861 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1809051268 dirty_area=0 del_dirty_area=0 cell=1124077369 placement=883033112 pin_access=1748726763 inst_pattern=1
[11/27 18:45:18     37s] #	no debugging net set
[11/27 18:45:18     37s] ### Time Record (DB Export) is uninstalled.
[11/27 18:45:18     37s] ### Time Record (Post Callback) is installed.
[11/27 18:45:18     37s] ### Time Record (Post Callback) is uninstalled.
[11/27 18:45:18     37s] #
[11/27 18:45:18     37s] #detailRoute statistics:
[11/27 18:45:18     37s] #Cpu time = 00:00:00
[11/27 18:45:18     37s] #Elapsed time = 00:00:00
[11/27 18:45:18     37s] #Increased memory = 1.16 (MB)
[11/27 18:45:18     37s] #Total memory = 1729.00 (MB)
[11/27 18:45:18     37s] #Peak memory = 1981.73 (MB)
[11/27 18:45:18     37s] #Number of warnings = 0
[11/27 18:45:18     37s] #Total number of warnings = 7
[11/27 18:45:18     37s] #Number of fails = 0
[11/27 18:45:18     37s] #Total number of fails = 0
[11/27 18:45:18     37s] #Complete detailRoute on Mon Nov 27 18:45:18 2023
[11/27 18:45:18     37s] #
[11/27 18:45:18     37s] ### Time Record (detailRoute) is uninstalled.
[11/27 18:45:18     37s] #Default setup view is reset to wc.
[11/27 18:45:18     37s] AAE_INFO: Post Route call back at the end of routeDesign
[11/27 18:45:18     37s] #routeDesign: cpu time = 00:00:11, elapsed time = 00:00:06, memory = 1727.32 (MB), peak = 1981.73 (MB)
[11/27 18:45:18     37s] *** Message Summary: 0 warning(s), 0 error(s)
[11/27 18:45:18     37s] 
[11/27 18:45:18     37s] ### Time Record (routeDesign) is uninstalled.
[11/27 18:45:18     37s] ### 
[11/27 18:45:18     37s] ###   Scalability Statistics
[11/27 18:45:18     37s] ### 
[11/27 18:45:18     37s] ### --------------------------------+----------------+----------------+----------------+
[11/27 18:45:18     37s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[11/27 18:45:18     37s] ### --------------------------------+----------------+----------------+----------------+
[11/27 18:45:18     37s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[11/27 18:45:18     37s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[11/27 18:45:18     37s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[11/27 18:45:18     37s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[11/27 18:45:18     37s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[11/27 18:45:18     37s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[11/27 18:45:18     37s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[11/27 18:45:18     37s] ###   Global Routing                |        00:00:01|        00:00:01|             1.0|
[11/27 18:45:18     37s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[11/27 18:45:18     37s] ###   Detail Routing                |        00:00:05|        00:00:03|             1.9|
[11/27 18:45:18     37s] ###   Antenna Fixing                |        00:00:02|        00:00:01|             1.8|
[11/27 18:45:18     37s] ###   Post Route Wire Spreading     |        00:00:02|        00:00:01|             2.0|
[11/27 18:45:18     37s] ###   Entire Command                |        00:00:11|        00:00:06|             1.7|
[11/27 18:45:18     37s] ### --------------------------------+----------------+----------------+----------------+
[11/27 18:45:18     37s] ### 
[11/27 18:45:18     37s] All 806 nets 2487 terms of cell soc_top are properly connected
[11/27 18:45:18     37s] <CMD> saveDesign DBS/soc_top-routed.enc
[11/27 18:45:18     37s] #% Begin save design ... (date=11/27 18:45:18, mem=1727.3M)
[11/27 18:45:18     37s] % Begin Save ccopt configuration ... (date=11/27 18:45:18, mem=1727.3M)
[11/27 18:45:18     37s] % End Save ccopt configuration ... (date=11/27 18:45:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1727.6M, current mem=1727.6M)
[11/27 18:45:18     37s] % Begin Save netlist data ... (date=11/27 18:45:18, mem=1727.6M)
[11/27 18:45:18     37s] Writing Binary DB to DBS/soc_top-routed.enc.dat/vbin/soc_top.v.bin in multi-threaded mode...
[11/27 18:45:18     37s] % End Save netlist data ... (date=11/27 18:45:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1727.7M, current mem=1727.7M)
[11/27 18:45:18     37s] Saving symbol-table file ...
[11/27 18:45:18     37s] Saving congestion map file DBS/soc_top-routed.enc.dat/soc_top.route.congmap.gz ...
[11/27 18:45:18     37s] % Begin Save AAE data ... (date=11/27 18:45:18, mem=1727.9M)
[11/27 18:45:18     37s] Saving AAE Data ...
[11/27 18:45:18     37s] AAE DB initialization (MEM=1971.18 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/27 18:45:19     37s] % End Save AAE data ... (date=11/27 18:45:18, total cpu=0:00:00.0, real=0:00:01.0, peak res=1728.8M, current mem=1728.8M)
[11/27 18:45:19     37s] Saving preference file DBS/soc_top-routed.enc.dat/gui.pref.tcl ...
[11/27 18:45:19     37s] Saving mode setting ...
[11/27 18:45:19     37s] Saving global file ...
[11/27 18:45:19     37s] % Begin Save floorplan data ... (date=11/27 18:45:19, mem=1729.0M)
[11/27 18:45:19     37s] Saving floorplan file ...
[11/27 18:45:19     37s] % End Save floorplan data ... (date=11/27 18:45:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1729.0M, current mem=1729.0M)
[11/27 18:45:19     37s] Saving PG file DBS/soc_top-routed.enc.dat/soc_top.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Mon Nov 27 18:45:19 2023)
[11/27 18:45:19     37s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1971.7M) ***
[11/27 18:45:19     37s] Saving Drc markers ...
[11/27 18:45:19     37s] ... No Drc file written since there is no markers found.
[11/27 18:45:19     37s] % Begin Save placement data ... (date=11/27 18:45:19, mem=1729.0M)
[11/27 18:45:19     37s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/27 18:45:19     37s] Save Adaptive View Pruning View Names to Binary file
[11/27 18:45:19     37s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1974.7M) ***
[11/27 18:45:19     37s] % End Save placement data ... (date=11/27 18:45:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1729.0M, current mem=1729.0M)
[11/27 18:45:19     37s] % Begin Save routing data ... (date=11/27 18:45:19, mem=1729.0M)
[11/27 18:45:19     37s] Saving route file ...
[11/27 18:45:19     37s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1971.7M) ***
[11/27 18:45:19     37s] % End Save routing data ... (date=11/27 18:45:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1729.2M, current mem=1729.2M)
[11/27 18:45:19     37s] Saving property file DBS/soc_top-routed.enc.dat/soc_top.prop
[11/27 18:45:19     37s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1974.7M) ***
[11/27 18:45:19     37s] #Saving pin access data to file DBS/soc_top-routed.enc.dat/soc_top.apa ...
[11/27 18:45:19     37s] #
[11/27 18:45:19     37s] % Begin Save power constraints data ... (date=11/27 18:45:19, mem=1729.2M)
[11/27 18:45:19     37s] % End Save power constraints data ... (date=11/27 18:45:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1729.2M, current mem=1729.2M)
[11/27 18:45:20     37s] Generated self-contained design soc_top-routed.enc.dat
[11/27 18:45:20     37s] #% End save design ... (date=11/27 18:45:20, total cpu=0:00:00.3, real=0:00:02.0, peak res=1729.4M, current mem=1729.4M)
[11/27 18:45:20     37s] *** Message Summary: 0 warning(s), 0 error(s)
[11/27 18:45:20     37s] 
[11/27 18:45:20     37s] <CMD> addFiller -cell {FILL32 FILL16 FILL8 FILL4 FILL2 FILL1} -prefix FILLER
[11/27 18:45:20     37s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[11/27 18:45:20     37s] Type 'man IMPSP-5217' for more detail.
[11/27 18:45:20     37s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:1967.7M, EPOCH TIME: 1701135920.678387
[11/27 18:45:20     37s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:1967.7M, EPOCH TIME: 1701135920.679576
[11/27 18:45:20     37s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1967.7M, EPOCH TIME: 1701135920.679613
[11/27 18:45:20     37s] Processing tracks to init pin-track alignment.
[11/27 18:45:20     37s] z: 2, totalTracks: 1
[11/27 18:45:20     37s] z: 4, totalTracks: 1
[11/27 18:45:20     37s] z: 6, totalTracks: 1
[11/27 18:45:20     37s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/27 18:45:20     37s] All LLGs are deleted
[11/27 18:45:20     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:20     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:20     37s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1967.7M, EPOCH TIME: 1701135920.680414
[11/27 18:45:20     37s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1967.7M, EPOCH TIME: 1701135920.680452
[11/27 18:45:20     37s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1967.7M, EPOCH TIME: 1701135920.680499
[11/27 18:45:20     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:20     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:20     37s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1983.7M, EPOCH TIME: 1701135920.680905
[11/27 18:45:20     37s] Max number of tech site patterns supported in site array is 256.
[11/27 18:45:20     37s] Core basic site is core7T
[11/27 18:45:20     37s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:1983.7M, EPOCH TIME: 1701135920.681349
[11/27 18:45:20     37s] After signature check, allow fast init is false, keep pre-filter is true.
[11/27 18:45:20     37s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/27 18:45:20     37s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.004, REAL:0.002, MEM:1983.7M, EPOCH TIME: 1701135920.683475
[11/27 18:45:20     37s] SiteArray: non-trimmed site array dimensions = 257 x 1911
[11/27 18:45:20     37s] SiteArray: use 2,633,728 bytes
[11/27 18:45:20     37s] SiteArray: current memory after site array memory allocation 1983.7M
[11/27 18:45:20     37s] SiteArray: FP blocked sites are writable
[11/27 18:45:20     37s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/27 18:45:20     37s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:1967.7M, EPOCH TIME: 1701135920.686138
[11/27 18:45:20     37s] Process 24953 wires and vias for routing blockage analysis
[11/27 18:45:20     37s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.015, REAL:0.008, MEM:1983.7M, EPOCH TIME: 1701135920.693841
[11/27 18:45:20     37s] SiteArray: number of non floorplan blocked sites for llg default is 491127
[11/27 18:45:20     37s] Atter site array init, number of instance map data is 0.
[11/27 18:45:20     37s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.042, REAL:0.023, MEM:1983.7M, EPOCH TIME: 1701135920.703414
[11/27 18:45:20     37s] 
[11/27 18:45:20     37s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/27 18:45:20     37s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.044, REAL:0.025, MEM:1967.7M, EPOCH TIME: 1701135920.705514
[11/27 18:45:20     37s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1967.7M, EPOCH TIME: 1701135920.705548
[11/27 18:45:20     37s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1967.7M, EPOCH TIME: 1701135920.705750
[11/27 18:45:20     37s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1967.7MB).
[11/27 18:45:20     37s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.046, REAL:0.026, MEM:1967.7M, EPOCH TIME: 1701135920.705847
[11/27 18:45:20     37s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.046, REAL:0.026, MEM:1967.7M, EPOCH TIME: 1701135920.705865
[11/27 18:45:20     37s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1967.7M, EPOCH TIME: 1701135920.705885
[11/27 18:45:20     37s]   Signal wire search tree: 12253 elements. (cpu=0:00:00.0, mem=0.0M)
[11/27 18:45:20     37s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.002, REAL:0.002, MEM:1967.7M, EPOCH TIME: 1701135920.707915
[11/27 18:45:20     37s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1967.7M, EPOCH TIME: 1701135920.709444
[11/27 18:45:20     37s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1967.7M, EPOCH TIME: 1701135920.709474
[11/27 18:45:20     37s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1967.7M, EPOCH TIME: 1701135920.709509
[11/27 18:45:20     37s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1967.7M, EPOCH TIME: 1701135920.710642
[11/27 18:45:20     37s] AddFiller init all instances time CPU:0.000, REAL:0.000
[11/27 18:45:20     38s] AddFiller main function time CPU:0.304, REAL:0.174
[11/27 18:45:20     38s] Filler instance commit time CPU:0.098, REAL:0.097
[11/27 18:45:20     38s] *INFO: Adding fillers to top-module.
[11/27 18:45:20     38s] *INFO:   Added 14721 filler insts (cell FILL32 / prefix FILLER).
[11/27 18:45:20     38s] *INFO:   Added 364 filler insts (cell FILL16 / prefix FILLER).
[11/27 18:45:20     38s] *INFO:   Added 273 filler insts (cell FILL8 / prefix FILLER).
[11/27 18:45:20     38s] *INFO:   Added 693 filler insts (cell FILL4 / prefix FILLER).
[11/27 18:45:20     38s] *INFO:   Added 553 filler insts (cell FILL2 / prefix FILLER).
[11/27 18:45:20     38s] *INFO:   Added 587 filler insts (cell FILL1 / prefix FILLER).
[11/27 18:45:20     38s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.306, REAL:0.174, MEM:1999.7M, EPOCH TIME: 1701135920.884826
[11/27 18:45:20     38s] *INFO: Total 17191 filler insts added - prefix FILLER (CPU: 0:00:00.4).
[11/27 18:45:20     38s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.306, REAL:0.175, MEM:1999.7M, EPOCH TIME: 1701135920.884908
[11/27 18:45:20     38s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:1999.7M, EPOCH TIME: 1701135920.884930
[11/27 18:45:20     38s] For 17191 new insts, OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.000, REAL:0.000, MEM:1999.7M, EPOCH TIME: 1701135920.885372
[11/27 18:45:20     38s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.306, REAL:0.176, MEM:1999.7M, EPOCH TIME: 1701135920.885394
[11/27 18:45:20     38s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.306, REAL:0.176, MEM:1999.7M, EPOCH TIME: 1701135920.885411
[11/27 18:45:20     38s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:1999.7M, EPOCH TIME: 1701135920.885450
[11/27 18:45:20     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17953).
[11/27 18:45:20     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:20     38s] All LLGs are deleted
[11/27 18:45:20     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:20     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:20     38s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1967.7M, EPOCH TIME: 1701135920.889102
[11/27 18:45:20     38s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1965.2M, EPOCH TIME: 1701135920.889235
[11/27 18:45:20     38s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.004, REAL:0.004, MEM:1965.2M, EPOCH TIME: 1701135920.889612
[11/27 18:45:20     38s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.360, REAL:0.211, MEM:1965.2M, EPOCH TIME: 1701135920.889640
[11/27 18:45:20     38s] <CMD> setDrawView place
[11/27 18:45:20     38s] <CMD> saveDesign DBS/soc_top-filled.enc
[11/27 18:45:20     38s] #% Begin save design ... (date=11/27 18:45:20, mem=1727.0M)
[11/27 18:45:20     38s] % Begin Save ccopt configuration ... (date=11/27 18:45:20, mem=1727.0M)
[11/27 18:45:20     38s] % End Save ccopt configuration ... (date=11/27 18:45:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1727.0M, current mem=1727.0M)
[11/27 18:45:20     38s] % Begin Save netlist data ... (date=11/27 18:45:20, mem=1727.0M)
[11/27 18:45:20     38s] Writing Binary DB to DBS/soc_top-filled.enc.dat/vbin/soc_top.v.bin in multi-threaded mode...
[11/27 18:45:21     38s] % End Save netlist data ... (date=11/27 18:45:21, total cpu=0:00:00.0, real=0:00:01.0, peak res=1727.2M, current mem=1727.2M)
[11/27 18:45:21     38s] Saving symbol-table file ...
[11/27 18:45:21     38s] Saving congestion map file DBS/soc_top-filled.enc.dat/soc_top.route.congmap.gz ...
[11/27 18:45:21     38s] % Begin Save AAE data ... (date=11/27 18:45:21, mem=1727.2M)
[11/27 18:45:21     38s] Saving AAE Data ...
[11/27 18:45:21     38s] % End Save AAE data ... (date=11/27 18:45:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1727.2M, current mem=1727.2M)
[11/27 18:45:21     38s] Saving preference file DBS/soc_top-filled.enc.dat/gui.pref.tcl ...
[11/27 18:45:21     38s] Saving mode setting ...
[11/27 18:45:21     38s] Saving global file ...
[11/27 18:45:21     38s] % Begin Save floorplan data ... (date=11/27 18:45:21, mem=1727.4M)
[11/27 18:45:21     38s] Saving floorplan file ...
[11/27 18:45:21     38s] % End Save floorplan data ... (date=11/27 18:45:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1727.4M, current mem=1727.4M)
[11/27 18:45:21     38s] Saving PG file DBS/soc_top-filled.enc.dat/soc_top.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Mon Nov 27 18:45:21 2023)
[11/27 18:45:21     38s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1964.7M) ***
[11/27 18:45:21     38s] Saving Drc markers ...
[11/27 18:45:21     38s] ... No Drc file written since there is no markers found.
[11/27 18:45:21     38s] % Begin Save placement data ... (date=11/27 18:45:21, mem=1727.4M)
[11/27 18:45:21     38s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/27 18:45:21     38s] Save Adaptive View Pruning View Names to Binary file
[11/27 18:45:21     38s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1967.7M) ***
[11/27 18:45:21     38s] % End Save placement data ... (date=11/27 18:45:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1727.4M, current mem=1727.4M)
[11/27 18:45:21     38s] % Begin Save routing data ... (date=11/27 18:45:21, mem=1727.4M)
[11/27 18:45:21     38s] Saving route file ...
[11/27 18:45:22     38s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1964.7M) ***
[11/27 18:45:22     38s] % End Save routing data ... (date=11/27 18:45:22, total cpu=0:00:00.0, real=0:00:01.0, peak res=1727.6M, current mem=1727.6M)
[11/27 18:45:22     38s] Saving property file DBS/soc_top-filled.enc.dat/soc_top.prop
[11/27 18:45:22     38s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1967.7M) ***
[11/27 18:45:22     38s] #Saving pin access data to file DBS/soc_top-filled.enc.dat/soc_top.apa ...
[11/27 18:45:22     38s] #
[11/27 18:45:22     38s] % Begin Save power constraints data ... (date=11/27 18:45:22, mem=1727.6M)
[11/27 18:45:22     38s] % End Save power constraints data ... (date=11/27 18:45:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1727.6M, current mem=1727.6M)
[11/27 18:45:22     38s] Generated self-contained design soc_top-filled.enc.dat
[11/27 18:45:23     38s] #% End save design ... (date=11/27 18:45:23, total cpu=0:00:00.4, real=0:00:03.0, peak res=1727.8M, current mem=1727.8M)
[11/27 18:45:23     38s] *** Message Summary: 0 warning(s), 0 error(s)
[11/27 18:45:23     38s] 
[11/27 18:45:23     38s] <CMD> verifyConnectivity -type all -report ./RPT/connectivity.rpt
[11/27 18:45:23     38s] VERIFY_CONNECTIVITY use new engine.
[11/27 18:45:23     38s] 
[11/27 18:45:23     38s] ******** Start: VERIFY CONNECTIVITY ********
[11/27 18:45:23     38s] Start Time: Mon Nov 27 18:45:23 2023
[11/27 18:45:23     38s] 
[11/27 18:45:23     38s] Design Name: soc_top
[11/27 18:45:23     38s] Database Units: 2000
[11/27 18:45:23     38s] Design Boundary: (0.0000, 0.0000) (1696.7200, 1636.4000)
[11/27 18:45:23     38s] Error Limit = 1000; Warning Limit = 50
[11/27 18:45:23     38s] Check all nets
[11/27 18:45:23     38s] Use 2 pthreads
[11/27 18:45:23     38s] Net VDD: has special routes with opens, has regular routing with opens.
[11/27 18:45:23     38s] Net VSS: has special routes with opens, has regular routing with opens.
[11/27 18:45:23     38s] 
[11/27 18:45:23     38s] Begin Summary 
[11/27 18:45:23     38s]     2 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
[11/27 18:45:23     38s]     8 Problem(s) (IMPVFC-92): Pieces of the net are not connected together.
[11/27 18:45:23     38s]     10 total info(s) created.
[11/27 18:45:23     38s] End Summary
[11/27 18:45:23     38s] 
[11/27 18:45:23     38s] End Time: Mon Nov 27 18:45:23 2023
[11/27 18:45:23     38s] Time Elapsed: 0:00:00.0
[11/27 18:45:23     38s] 
[11/27 18:45:23     38s] ******** End: VERIFY CONNECTIVITY ********
[11/27 18:45:23     38s]   Verification Complete : 10 Viols.  0 Wrngs.
[11/27 18:45:23     38s]   (CPU Time: 0:00:00.1  MEM: 0.000M)
[11/27 18:45:23     38s] 
[11/27 18:45:23     38s]  *** Starting Verify Geometry (MEM: 1964.7) ***
[11/27 18:45:23     38s] 
[11/27 18:45:23     38s] **WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
[11/27 18:45:23     38s]   VERIFY GEOMETRY ...... Starting Verification
[11/27 18:45:23     38s]   VERIFY GEOMETRY ...... Initializing
[11/27 18:45:23     38s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[11/27 18:45:23     38s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[11/27 18:45:23     38s]                   ...... bin size: 8320
[11/27 18:45:23     38s] Multi-CPU acceleration using 2 CPU(s).
[11/27 18:45:23     38s] <CMD> saveDrc /tmp/innovus_temp_2614079_lab1-4.eng.utah.edu_u1224540_eLgotz/vergQTmpQ9shcw/qthread_src.drc
[11/27 18:45:23     38s] Saving Drc markers ...
[11/27 18:45:23     38s] ... 10 markers are saved ...
[11/27 18:45:23     38s] ... 0 geometry drc markers are saved ...
[11/27 18:45:23     38s] ... 0 antenna drc markers are saved ...
[11/27 18:45:23     38s] <CMD> clearDrc
[11/27 18:45:23     38s]   VERIFY GEOMETRY ...... SubArea : 1 of 4  Thread : 0
[11/27 18:45:23     38s]   VERIFY GEOMETRY ...... SubArea : 2 of 4  Thread : 1
[11/27 18:45:23     38s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[11/27 18:45:23     38s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[11/27 18:45:23     38s]   VERIFY GEOMETRY ...... Wiring         :  1 Viols.
[11/27 18:45:23     38s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[11/27 18:45:23     38s]   VERIFY GEOMETRY ...... SubArea : 4 of 4  Thread : 1
[11/27 18:45:23     38s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[11/27 18:45:23     38s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[11/27 18:45:23     38s]   VERIFY GEOMETRY ...... Wiring         :  22 Viols.
[11/27 18:45:23     38s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[11/27 18:45:23     38s]   VERIFY GEOMETRY ...... SubArea : 3 of 4  Thread : 0
[11/27 18:45:23     38s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[11/27 18:45:23     38s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[11/27 18:45:23     38s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[11/27 18:45:23     38s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[11/27 18:45:23     38s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[11/27 18:45:23     38s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[11/27 18:45:23     38s]   VERIFY GEOMETRY ...... Wiring         :  3 Viols.
[11/27 18:45:23     38s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[11/27 18:45:23     38s] VG: elapsed time: 0.00
[11/27 18:45:23     38s] Begin Summary ...
[11/27 18:45:23     38s]   Cells       : 0
[11/27 18:45:23     38s]   SameNet     : 0
[11/27 18:45:23     38s]   Wiring      : 0
[11/27 18:45:23     38s]   Antenna     : 0
[11/27 18:45:23     38s]   Short       : 26
[11/27 18:45:23     38s]   Overlap     : 0
[11/27 18:45:23     38s] End Summary
[11/27 18:45:23     38s] 
[11/27 18:45:23     38s]   Verification Complete : 26 Viols.  0 Wrngs.
[11/27 18:45:23     38s] 
[11/27 18:45:23     38s] **********End: VERIFY GEOMETRY**********
[11/27 18:45:23     38s]  *** verify geometry (CPU: 0:00:00.0  MEM: 374.6M)
[11/27 18:45:23     38s] 
[11/27 18:45:23     38s] <CMD> set_verify_drc_mode -check_only regular
[11/27 18:45:23     38s] <CMD> verify_drc -report ./RPT/geometry.rpt
[11/27 18:45:23     38s] #-check_only regular                     # enums={all regular special selected_net selected cell default}, default=regular+special, user setting
[11/27 18:45:23     38s] #-check_same_via_cell true               # bool, default=false, user setting
[11/27 18:45:23     38s] #-report ./RPT/geometry.rpt              # string, default="", user setting
[11/27 18:45:23     38s]  *** Starting Verify DRC (MEM: 2220.8) ***
[11/27 18:45:23     38s] 
[11/27 18:45:23     38s] ### import design signature (87): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1748726763 inst_pattern=1
[11/27 18:45:23     38s]   VERIFY DRC ...... Starting Verification
[11/27 18:45:23     38s]   VERIFY DRC ...... Initializing
[11/27 18:45:23     38s]   VERIFY DRC ...... Deleting Existing Violations
[11/27 18:45:23     38s]   VERIFY DRC ...... Creating Sub-Areas
[11/27 18:45:23     38s]   VERIFY DRC ...... Using new threading
[11/27 18:45:23     38s]  VERIFY DRC ...... Sub-Area: {0.000 0.000 242.880 235.520} 1 of 49  Thread : 0
[11/27 18:45:23     38s]  VERIFY DRC ...... Sub-Area: {485.760 0.000 728.640 235.520} 3 of 49  Thread : 1
[11/27 18:45:23     38s]  VERIFY DRC ...... Sub-Area: {971.520 0.000 1214.400 235.520} 5 of 49  Thread : 0
[11/27 18:45:23     38s]  VERIFY DRC ...... Sub-Area: {242.880 0.000 485.760 235.520} 2 of 49  Thread : 1
[11/27 18:45:23     38s]  VERIFY DRC ...... Sub-Area: {728.640 0.000 971.520 235.520} 4 of 49  Thread : 0
[11/27 18:45:23     38s]  VERIFY DRC ...... Sub-Area: {1457.280 0.000 1696.720 235.520} 7 of 49  Thread : 1
[11/27 18:45:23     38s]  VERIFY DRC ...... Sub-Area: {728.640 235.520 971.520 471.040} 11 of 49  Thread : 1
[11/27 18:45:23     38s]  VERIFY DRC ...... Sub-Area: {971.520 235.520 1214.400 471.040} 12 of 49  Thread : 1
[11/27 18:45:23     38s]  VERIFY DRC ...... Sub-Area: {242.880 235.520 485.760 471.040} 9 of 49  Thread : 0
[11/27 18:45:23     38s]  VERIFY DRC ...... Sub-Area: {485.760 235.520 728.640 471.040} 10 of 49  Thread : 0
[11/27 18:45:23     38s]  VERIFY DRC ...... Sub-Area: {0.000 471.040 242.880 706.560} 15 of 49  Thread : 0
[11/27 18:45:23     38s]  VERIFY DRC ...... Sub-Area: {1214.400 235.520 1457.280 471.040} 13 of 49  Thread : 1
[11/27 18:45:23     38s]  VERIFY DRC ...... Sub-Area: {1457.280 235.520 1696.720 471.040} 14 of 49  Thread : 1
[11/27 18:45:23     38s]  VERIFY DRC ...... Sub-Area: {728.640 471.040 971.520 706.560} 18 of 49  Thread : 1
[11/27 18:45:23     38s]  VERIFY DRC ...... Sub-Area: {242.880 471.040 485.760 706.560} 16 of 49  Thread : 0
[11/27 18:45:23     38s]  VERIFY DRC ...... Sub-Area: {971.520 471.040 1214.400 706.560} 19 of 49  Thread : 1
[11/27 18:45:23     38s]  VERIFY DRC ...... Sub-Area: {485.760 471.040 728.640 706.560} 17 of 49  Thread : 0
[11/27 18:45:23     38s]  VERIFY DRC ...... Sub-Area: {0.000 706.560 242.880 942.080} 22 of 49  Thread : 0
[11/27 18:45:23     38s]  VERIFY DRC ...... Sub-Area: {1214.400 471.040 1457.280 706.560} 20 of 49  Thread : 1
[11/27 18:45:23     38s]  VERIFY DRC ...... Sub-Area: {1457.280 471.040 1696.720 706.560} 21 of 49  Thread : 1
[11/27 18:45:23     38s]  VERIFY DRC ...... Sub-Area: {242.880 706.560 485.760 942.080} 23 of 49  Thread : 0
[11/27 18:45:23     38s]  VERIFY DRC ...... Sub-Area: {1214.400 706.560 1457.280 942.080} 27 of 49  Thread : 0
[11/27 18:45:23     38s]  VERIFY DRC ...... Sub-Area: {1457.280 706.560 1696.720 942.080} 28 of 49  Thread : 0
[11/27 18:45:23     38s]  VERIFY DRC ...... Sub-Area: {0.000 942.080 242.880 1177.600} 29 of 49  Thread : 0
[11/27 18:45:23     38s]  VERIFY DRC ...... Sub-Area: {242.880 942.080 485.760 1177.600} 30 of 49  Thread : 0
[11/27 18:45:23     38s]  VERIFY DRC ...... Sub-Area: {728.640 706.560 971.520 942.080} 25 of 49  Thread : 1
[11/27 18:45:23     38s]  VERIFY DRC ...... Sub-Area: {1214.400 942.080 1457.280 1177.600} 34 of 49  Thread : 0
[11/27 18:45:23     38s]  VERIFY DRC ...... Sub-Area: {971.520 706.560 1214.400 942.080} 26 of 49  Thread : 0
[11/27 18:45:23     38s]  VERIFY DRC ...... Sub-Area: {971.520 942.080 1214.400 1177.600} 33 of 49  Thread : 0
[11/27 18:45:23     38s]  VERIFY DRC ...... Sub-Area: {1457.280 942.080 1696.720 1177.600} 35 of 49  Thread : 0
[11/27 18:45:23     38s]  VERIFY DRC ...... Sub-Area: {0.000 1177.600 242.880 1413.120} 36 of 49  Thread : 0
[11/27 18:45:23     38s]  VERIFY DRC ...... Sub-Area: {242.880 1177.600 485.760 1413.120} 37 of 49  Thread : 0
[11/27 18:45:23     38s]  VERIFY DRC ...... Sub-Area: {485.760 1177.600 728.640 1413.120} 38 of 49  Thread : 0
[11/27 18:45:23     38s]  VERIFY DRC ...... Sub-Area: {728.640 1177.600 971.520 1413.120} 39 of 49  Thread : 0
[11/27 18:45:23     38s]  VERIFY DRC ...... Sub-Area: {971.520 1177.600 1214.400 1413.120} 40 of 49  Thread : 0
[11/27 18:45:23     38s]  VERIFY DRC ...... Sub-Area: {1214.400 1177.600 1457.280 1413.120} 41 of 49  Thread : 0
[11/27 18:45:23     38s]  VERIFY DRC ...... Sub-Area: {1457.280 1177.600 1696.720 1413.120} 42 of 49  Thread : 0
[11/27 18:45:23     38s]  VERIFY DRC ...... Sub-Area: {0.000 1413.120 242.880 1636.400} 43 of 49  Thread : 0
[11/27 18:45:23     38s]  VERIFY DRC ...... Sub-Area: {242.880 1413.120 485.760 1636.400} 44 of 49  Thread : 0
[11/27 18:45:23     38s]  VERIFY DRC ...... Sub-Area: {485.760 1413.120 728.640 1636.400} 45 of 49  Thread : 0
[11/27 18:45:23     38s]  VERIFY DRC ...... Sub-Area: {485.760 706.560 728.640 942.080} 24 of 49  Thread : 1
[11/27 18:45:23     38s]  VERIFY DRC ...... Sub-Area: {728.640 1413.120 971.520 1636.400} 46 of 49  Thread : 0
[11/27 18:45:23     38s]  VERIFY DRC ...... Sub-Area: {1214.400 1413.120 1457.280 1636.400} 48 of 49  Thread : 0
[11/27 18:45:23     38s]  VERIFY DRC ...... Sub-Area: {1457.280 1413.120 1696.720 1636.400} 49 of 49  Thread : 0
[11/27 18:45:23     38s]  VERIFY DRC ...... Sub-Area: {485.760 942.080 728.640 1177.600} 31 of 49  Thread : 1
[11/27 18:45:23     38s]  VERIFY DRC ...... Thread : 0 finished.
[11/27 18:45:23     38s]  VERIFY DRC ...... Sub-Area: {728.640 942.080 971.520 1177.600} 32 of 49  Thread : 1
[11/27 18:45:23     38s]  VERIFY DRC ...... Thread : 1 finished.
[11/27 18:45:23     38s] 
[11/27 18:45:23     38s]   Verification Complete : 0 Viols.
[11/27 18:45:23     38s] 
[11/27 18:45:23     38s]  *** End Verify DRC (CPU: 0:00:00.3  ELAPSED TIME: 0.00  MEM: 272.1M) ***
[11/27 18:45:23     38s] 
[11/27 18:45:23     38s] <CMD> verifyProcessAntenna -report ./RPT/antenna.rpt
[11/27 18:45:23     38s] 
[11/27 18:45:23     38s] ******* START VERIFY ANTENNA ********
[11/27 18:45:23     38s] Report File: ./RPT/antenna.rpt
[11/27 18:45:23     38s] LEF Macro File: soc_top.antenna.lef
[11/27 18:45:23     38s] Verification Complete: 0 Violations
[11/27 18:45:23     38s] ******* DONE VERIFY ANTENNA ********
[11/27 18:45:23     38s] (CPU Time: 0:00:00.0  MEM: 0.000M)
[11/27 18:45:23     38s] 
[11/27 18:45:23     38s] <CMD> verifyProcessAntenna -report ./RPT/antenna.rpt
[11/27 18:45:23     38s] 
[11/27 18:45:23     38s] ******* START VERIFY ANTENNA ********
[11/27 18:45:23     38s] Report File: ./RPT/antenna.rpt
[11/27 18:45:23     38s] LEF Macro File: soc_top.antenna.lef
[11/27 18:45:23     38s] Verification Complete: 0 Violations
[11/27 18:45:23     38s] ******* DONE VERIFY ANTENNA ********
[11/27 18:45:23     38s] (CPU Time: 0:00:00.0  MEM: 0.000M)
[11/27 18:45:23     38s] 
[11/27 18:45:23     38s] <CMD> reportNetStat > ./RPT/netlist_stats_final.rpt
[11/27 18:45:23     38s] *** Statistics for net list soc_top ***
[11/27 18:45:23     38s] Number of cells      = 18382
[11/27 18:45:23     38s] Number of nets       = 806
[11/27 18:45:23     38s] Number of tri-nets   = 0
[11/27 18:45:23     38s] Number of degen nets = 0
[11/27 18:45:23     38s] Number of pins       = 2487
[11/27 18:45:23     38s] Number of i/os       = 51
[11/27 18:45:23     38s] 
[11/27 18:45:23     38s] Number of nets with    2 terms = 484 (60.0%)
[11/27 18:45:23     38s] Number of nets with    3 terms = 136 (16.9%)
[11/27 18:45:23     38s] Number of nets with    4 terms = 77 (9.6%)
[11/27 18:45:23     38s] Number of nets with    5 terms = 51 (6.3%)
[11/27 18:45:23     38s] Number of nets with    6 terms = 16 (2.0%)
[11/27 18:45:23     38s] Number of nets with    7 terms = 19 (2.4%)
[11/27 18:45:23     38s] Number of nets with    8 terms = 8 (1.0%)
[11/27 18:45:23     38s] Number of nets with    9 terms = 4 (0.5%)
[11/27 18:45:23     38s] Number of nets with >=10 terms = 11 (1.4%)
[11/27 18:45:23     38s] 
[11/27 18:45:23     38s] *** 26 Primitives used:
[11/27 18:45:23     38s] Primitive pad_out (44 insts)
[11/27 18:45:23     38s] Primitive pad_in (7 insts)
[11/27 18:45:23     38s] Primitive pad_fill_8 (11 insts)
[11/27 18:45:23     38s] Primitive pad_fill_4 (24 insts)
[11/27 18:45:23     38s] Primitive pad_fill_1 (24 insts)
[11/27 18:45:23     38s] Primitive pad_fill_01 (11 insts)
[11/27 18:45:23     38s] Primitive pad_fill_005 (308 insts)
[11/27 18:45:23     38s] Primitive XOR2X1 (37 insts)
[11/27 18:45:23     38s] Primitive OR2X1 (71 insts)
[11/27 18:45:23     38s] Primitive NOR2X1 (82 insts)
[11/27 18:45:23     38s] Primitive NAND3X1 (84 insts)
[11/27 18:45:23     38s] Primitive NAND2X1 (185 insts)
[11/27 18:45:23     38s] Primitive MUX2X1 (22 insts)
[11/27 18:45:23     38s] Primitive INVX2 (61 insts)
[11/27 18:45:23     38s] Primitive INVX1 (1 insts)
[11/27 18:45:23     38s] Primitive FILL8 (273 insts)
[11/27 18:45:23     38s] Primitive FILL4 (693 insts)
[11/27 18:45:23     38s] Primitive FILL32 (14721 insts)
[11/27 18:45:23     38s] Primitive FILL2 (553 insts)
[11/27 18:45:23     38s] Primitive FILL16 (364 insts)
[11/27 18:45:23     38s] Primitive FILL1 (587 insts)
[11/27 18:45:23     38s] Primitive DFFQX1 (71 insts)
[11/27 18:45:23     38s] Primitive DFFQSRX1 (52 insts)
[11/27 18:45:23     38s] Primitive BUFX1 (18 insts)
[11/27 18:45:23     38s] Primitive ANTENNA (10 insts)
[11/27 18:45:23     38s] Primitive AND2X1 (68 insts)
[11/27 18:45:23     38s] ************
[11/27 18:45:23     38s] <CMD> report_area > ./RPT/area_final.rpt
[11/27 18:45:23     38s] <CMD> report_timing > ${rpt_dir}/timing_final.rpt
[11/27 18:45:23     39s] AAE_INFO: opIsDesignInPostRouteState() is 1
[11/27 18:45:23     39s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[11/27 18:45:23     39s] AAE DB initialization (MEM=2234.86 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/27 18:45:23     39s] #################################################################################
[11/27 18:45:23     39s] # Design Stage: PostRoute
[11/27 18:45:23     39s] # Design Name: soc_top
[11/27 18:45:23     39s] # Design Mode: 180nm
[11/27 18:45:23     39s] # Analysis Mode: MMMC Non-OCV 
[11/27 18:45:23     39s] # Parasitics Mode: No SPEF/RCDB 
[11/27 18:45:23     39s] # Signoff Settings: SI Off 
[11/27 18:45:23     39s] #################################################################################
[11/27 18:45:23     39s] Extraction called for design 'soc_top' of instances=18382 and nets=831 using extraction engine 'preRoute' .
[11/27 18:45:23     39s] PreRoute RC Extraction called for design soc_top.
[11/27 18:45:23     39s] RC Extraction called in multi-corner(2) mode.
[11/27 18:45:23     39s] RCMode: PreRoute
[11/27 18:45:23     39s]       RC Corner Indexes            0       1   
[11/27 18:45:23     39s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/27 18:45:23     39s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/27 18:45:23     39s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/27 18:45:23     39s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/27 18:45:23     39s] Shrink Factor                : 1.00000
[11/27 18:45:23     39s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/27 18:45:23     39s] Using capacitance table file ...
[11/27 18:45:23     39s] 
[11/27 18:45:23     39s] Trim Metal Layers:
[11/27 18:45:23     39s] LayerId::1 widthSet size::4
[11/27 18:45:23     39s] LayerId::2 widthSet size::4
[11/27 18:45:23     39s] LayerId::3 widthSet size::4
[11/27 18:45:23     39s] LayerId::4 widthSet size::4
[11/27 18:45:23     39s] LayerId::5 widthSet size::4
[11/27 18:45:23     39s] LayerId::6 widthSet size::3
[11/27 18:45:23     39s] Updating RC grid for preRoute extraction ...
[11/27 18:45:23     39s] eee: pegSigSF::1.070000
[11/27 18:45:23     39s] Initializing multi-corner capacitance tables ... 
[11/27 18:45:23     39s] Initializing multi-corner resistance tables ...
[11/27 18:45:23     39s] eee: l::1 avDens::0.132074 usedTrk::7728.943881 availTrk::58520.000000 sigTrk::7728.943881
[11/27 18:45:23     39s] eee: l::2 avDens::0.029831 usedTrk::663.481506 availTrk::22241.636813 sigTrk::663.481506
[11/27 18:45:23     39s] eee: l::3 avDens::0.031130 usedTrk::779.426530 availTrk::25037.905828 sigTrk::779.426530
[11/27 18:45:23     39s] eee: l::4 avDens::0.018407 usedTrk::119.303572 availTrk::6481.448479 sigTrk::119.303572
[11/27 18:45:23     39s] eee: l::5 avDens::0.022766 usedTrk::1024.187755 availTrk::44987.257603 sigTrk::1024.187755
[11/27 18:45:23     39s] eee: l::6 avDens::0.047551 usedTrk::880.671428 availTrk::18520.560804 sigTrk::880.671428
[11/27 18:45:23     39s] {RT wc 0 4 4 0}
[11/27 18:45:23     39s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.057586 aWlH=0.000000 lMod=0 pMax=0.812900 pMod=83 wcR=0.555600 newSi=0.001600 wHLS=1.389000 siPrev=0 viaL=0.000000
[11/27 18:45:23     39s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1974.855M)
[11/27 18:45:23     39s] Topological Sorting (REAL = 0:00:00.0, MEM = 2000.7M, InitMEM = 1999.7M)
[11/27 18:45:23     39s] Calculate delays in BcWc mode...
[11/27 18:45:23     39s] Start delay calculation (fullDC) (2 T). (MEM=2001.75)
[11/27 18:45:23     39s] Start AAE Lib Loading. (MEM=2013.26)
[11/27 18:45:23     39s] End AAE Lib Loading. (MEM=2032.34 CPU=0:00:00.0 Real=0:00:00.0)
[11/27 18:45:23     39s] End AAE Lib Interpolated Model. (MEM=2032.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/27 18:45:23     39s] Total number of fetched objects 782
[11/27 18:45:23     39s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/27 18:45:23     39s] End delay calculation. (MEM=2146.81 CPU=0:00:00.1 REAL=0:00:00.0)
[11/27 18:45:23     39s] End delay calculation (fullDC). (MEM=2146.81 CPU=0:00:00.1 REAL=0:00:00.0)
[11/27 18:45:23     39s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2146.8M) ***
[11/27 18:45:24     39s] <CMD> summaryReport -noHtml -outfile ./RPT/summary_report.rpt
[11/27 18:45:24     39s] Start to collect the design information.
[11/27 18:45:24     39s] Build netlist information for Cell soc_top.
[11/27 18:45:24     39s] Finished collecting the design information.
[11/27 18:45:24     39s] Generating standard cells used in the design report.
[11/27 18:45:24     39s] Generating IO cells used in the design report.
[11/27 18:45:24     39s] Analyze library ... 
[11/27 18:45:24     39s] Analyze netlist ... 
[11/27 18:45:24     39s] Generate no-driven nets information report.
[11/27 18:45:24     39s] Generate multi-driven nets information report.
[11/27 18:45:24     39s] Analyze timing ... 
[11/27 18:45:24     39s] Analyze floorplan/placement ... 
[11/27 18:45:24     39s] All LLGs are deleted
[11/27 18:45:24     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:24     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:24     39s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2130.8M, EPOCH TIME: 1701135924.090435
[11/27 18:45:24     39s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2130.8M, EPOCH TIME: 1701135924.090491
[11/27 18:45:24     39s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2130.8M, EPOCH TIME: 1701135924.095091
[11/27 18:45:24     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:24     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:24     39s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2162.8M, EPOCH TIME: 1701135924.095728
[11/27 18:45:24     39s] Max number of tech site patterns supported in site array is 256.
[11/27 18:45:24     39s] Core basic site is core7T
[11/27 18:45:24     39s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2162.8M, EPOCH TIME: 1701135924.096714
[11/27 18:45:24     39s] After signature check, allow fast init is false, keep pre-filter is true.
[11/27 18:45:24     39s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/27 18:45:24     39s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.002, REAL:0.001, MEM:2178.8M, EPOCH TIME: 1701135924.097878
[11/27 18:45:24     39s] SiteArray: non-trimmed site array dimensions = 257 x 1911
[11/27 18:45:24     39s] SiteArray: use 2,633,728 bytes
[11/27 18:45:24     39s] SiteArray: current memory after site array memory allocation 2181.3M
[11/27 18:45:24     39s] SiteArray: FP blocked sites are writable
[11/27 18:45:24     39s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2165.3M, EPOCH TIME: 1701135924.100850
[11/27 18:45:24     39s] Process 12962 wires and vias for routing blockage analysis
[11/27 18:45:24     39s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.013, REAL:0.006, MEM:2181.3M, EPOCH TIME: 1701135924.107278
[11/27 18:45:24     39s] SiteArray: number of non floorplan blocked sites for llg default is 491127
[11/27 18:45:24     39s] Atter site array init, number of instance map data is 0.
[11/27 18:45:24     39s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.032, REAL:0.018, MEM:2181.3M, EPOCH TIME: 1701135924.113945
[11/27 18:45:24     39s] 
[11/27 18:45:24     39s]  Pre_CCE_Colorizing is not ON! (0:0:27:0)
[11/27 18:45:24     39s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.037, REAL:0.023, MEM:2165.3M, EPOCH TIME: 1701135924.117982
[11/27 18:45:24     39s] All LLGs are deleted
[11/27 18:45:24     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:18).
[11/27 18:45:24     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/27 18:45:24     39s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2165.3M, EPOCH TIME: 1701135924.124234
[11/27 18:45:24     39s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2165.3M, EPOCH TIME: 1701135924.124391
[11/27 18:45:24     39s] Analysis Routing ...
[11/27 18:45:24     39s] Report saved in file ./RPT/summary_report.rpt
[11/27 18:45:24     39s] <CMD> saveNetlist -includePowerGround -excludeLeafCell ./HDL/PLACED/soc_top_placed_virtuoso.v
[11/27 18:45:24     39s] Writing Netlist "./HDL/PLACED/soc_top_placed_virtuoso.v" ...
[11/27 18:45:24     39s] Pwr name (VDD).
[11/27 18:45:24     39s] Gnd name (VSS).
[11/27 18:45:24     39s] 1 Pwr names and 1 Gnd names.
[11/27 18:45:24     39s] <CMD> saveNetlist -excludeLeafCell ../HDL/PLACED/soc_top_placed_modelsim.v
[11/27 18:45:24     39s] ** NOTE: Created directory path '../HDL/PLACED' for file '../HDL/PLACED/soc_top_placed_modelsim.v'.
[11/27 18:45:24     39s] Writing Netlist "../HDL/PLACED/soc_top_placed_modelsim.v" ...
[11/27 18:45:24     39s] <CMD> write_sdf SDF/${design}_placed.sdf
[11/27 18:45:24     39s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[11/27 18:45:24     39s] AAE_INFO: opIsDesignInPostRouteState() is 1
[11/27 18:45:24     39s] #################################################################################
[11/27 18:45:24     39s] # Design Stage: PostRoute
[11/27 18:45:24     39s] # Design Name: soc_top
[11/27 18:45:24     39s] # Design Mode: 180nm
[11/27 18:45:24     39s] # Analysis Mode: MMMC Non-OCV 
[11/27 18:45:24     39s] # Parasitics Mode: No SPEF/RCDB 
[11/27 18:45:24     39s] # Signoff Settings: SI Off 
[11/27 18:45:24     39s] #################################################################################
[11/27 18:45:24     39s] Topological Sorting (REAL = 0:00:00.0, MEM = 2153.8M, InitMEM = 2153.8M)
[11/27 18:45:24     39s] Start delay calculation (fullDC) (2 T). (MEM=2153.8)
[11/27 18:45:24     39s] End AAE Lib Interpolated Model. (MEM=2165.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/27 18:45:24     39s] Total number of fetched objects 782
[11/27 18:45:24     39s] Total number of fetched objects 782
[11/27 18:45:24     39s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/27 18:45:24     39s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/27 18:45:24     39s] End delay calculation. (MEM=2142.46 CPU=0:00:00.1 REAL=0:00:00.0)
[11/27 18:45:24     39s] End delay calculation (fullDC). (MEM=2142.46 CPU=0:00:00.2 REAL=0:00:00.0)
[11/27 18:45:24     39s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2142.5M) ***
[11/27 18:45:24     39s] <CMD> streamOut GDS/soc_top.gds -mapFile /research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/captable/gds2.map -libName DesignLib -structureName soc_top -units 2000 -mode ALL
[11/27 18:45:24     39s] Parse flat map file...
[11/27 18:45:24     39s] ** NOTE: Created directory path 'GDS' for file 'GDS/soc_top.gds'.
[11/27 18:45:24     39s] Writing GDSII file ...
[11/27 18:45:24     39s] 	****** db unit per micron = 2000 ******
[11/27 18:45:24     39s] 	****** output gds2 file unit per micron = 2000 ******
[11/27 18:45:24     39s] 	****** unit scaling factor = 1 ******
[11/27 18:45:24     39s] Output for instance
[11/27 18:45:24     39s] Output for bump
[11/27 18:45:24     39s] Output for physical terminals
[11/27 18:45:24     39s] Output for logical terminals
[11/27 18:45:24     39s] Output for regular nets
[11/27 18:45:24     39s] Output for special nets and metal fills
[11/27 18:45:24     39s] Output for via structure generation total number 32
[11/27 18:45:24     39s] Statistics for GDS generated (version 3)
[11/27 18:45:24     39s] ----------------------------------------
[11/27 18:45:24     39s] Stream Out Layer Mapping Information:
[11/27 18:45:24     39s] GDS Layer Number          GDS Layer Name
[11/27 18:45:24     39s] ----------------------------------------
[11/27 18:45:24     39s]     59                              COMP
[11/27 18:45:24     39s]     62                           DIEAREA
[11/27 18:45:24     39s]     39                             VIA56
[11/27 18:45:24     39s]     45                            METAL6
[11/27 18:45:24     39s]     32                             VIA45
[11/27 18:45:24     39s]     38                            METAL6
[11/27 18:45:24     39s]     44                            METAL5
[11/27 18:45:24     39s]     29                             VIA34
[11/27 18:45:24     39s]     33                            METAL5
[11/27 18:45:24     39s]     43                            METAL4
[11/27 18:45:24     39s]     31                            METAL4
[11/27 18:45:24     39s]     28                            METAL3
[11/27 18:45:24     39s]     16                            METAL1
[11/27 18:45:24     39s]     18                            METAL2
[11/27 18:45:24     39s]     13                             POLY1
[11/27 18:45:24     39s]     15                              CONT
[11/27 18:45:24     39s]     17                             VIA12
[11/27 18:45:24     39s]     27                             VIA23
[11/27 18:45:24     39s]     42                            METAL3
[11/27 18:45:24     39s]     40                            METAL1
[11/27 18:45:24     39s]     41                            METAL2
[11/27 18:45:24     39s] 
[11/27 18:45:24     39s] 
[11/27 18:45:24     39s] Stream Out Information Processed for GDS version 3:
[11/27 18:45:24     39s] Units: 2000 DBU
[11/27 18:45:24     39s] 
[11/27 18:45:24     39s] Object                             Count
[11/27 18:45:24     39s] ----------------------------------------
[11/27 18:45:24     39s] Instances                          18382
[11/27 18:45:24     39s] 
[11/27 18:45:24     39s] Ports/Pins                             0
[11/27 18:45:24     39s] 
[11/27 18:45:24     39s] Nets                                7424
[11/27 18:45:24     39s]     metal layer METAL2              4459
[11/27 18:45:24     39s]     metal layer METAL3              2447
[11/27 18:45:24     39s]     metal layer METAL4               518
[11/27 18:45:24     39s] 
[11/27 18:45:24     39s]     Via Instances                   4829
[11/27 18:45:24     39s] 
[11/27 18:45:24     39s] Special Nets                         864
[11/27 18:45:24     39s]     metal layer METAL1               810
[11/27 18:45:24     39s]     metal layer METAL5                26
[11/27 18:45:24     39s]     metal layer METAL6                28
[11/27 18:45:24     39s] 
[11/27 18:45:24     39s]     Via Instances                  17418
[11/27 18:45:24     39s] 
[11/27 18:45:24     39s] Metal Fills                            0
[11/27 18:45:24     39s] 
[11/27 18:45:24     39s]     Via Instances                      0
[11/27 18:45:24     39s] 
[11/27 18:45:24     39s] Metal FillOPCs                         0
[11/27 18:45:24     39s] 
[11/27 18:45:24     39s]     Via Instances                      0
[11/27 18:45:24     39s] 
[11/27 18:45:24     39s] Metal FillDRCs                         0
[11/27 18:45:24     39s] 
[11/27 18:45:24     39s]     Via Instances                      0
[11/27 18:45:24     39s] 
[11/27 18:45:24     39s] Text                                  51
[11/27 18:45:24     39s]     metal layer METAL6                51
[11/27 18:45:24     39s] 
[11/27 18:45:24     39s] 
[11/27 18:45:24     39s] Blockages                              0
[11/27 18:45:24     39s] 
[11/27 18:45:24     39s] 
[11/27 18:45:24     39s] Custom Text                            0
[11/27 18:45:24     39s] 
[11/27 18:45:24     39s] 
[11/27 18:45:24     39s] Custom Box                             0
[11/27 18:45:24     39s] 
[11/27 18:45:24     39s] Trim Metal                             0
[11/27 18:45:24     39s] 
[11/27 18:45:24     39s] ######Streamout is finished!
[11/27 18:45:35     40s] <CMD> panCenter 834.05300 1049.70800
[11/27 18:45:41     40s] <CMD> zoomBox 449.36100 689.71850 1173.25900 1052.32050
[11/27 18:45:42     40s] <CMD> zoomBox 502.96800 711.52700 1118.28100 1019.73850
[11/27 18:45:44     40s] <CMD> zoomBox 796.72900 831.03400 817.00250 841.18900
[11/27 18:45:46     40s] <CMD> zoomBox 780.19900 824.30950 833.95400 851.23550
[11/27 18:45:48     40s] <CMD> zoomBox 746.92500 810.77300 868.07850 871.45900
[11/27 18:45:50     40s] <CMD> zoomBox 620.15900 759.20200 998.08600 948.50650
[11/27 18:45:51     40s] <CMD> zoomBox 312.03150 633.84950 1314.09400 1135.78450
[11/27 18:45:52     40s] <CMD> zoomBox 1.19150 507.39300 1632.88400 1324.71100
[11/27 18:45:54     40s] <CMD> zoomBox -1329.13900 -33.81400 2997.24200 2133.27900
[11/27 18:45:57     40s] <CMD> zoomBox 502.92250 711.50700 1118.31650 1019.75900
[11/27 18:46:02     40s] <CMD> zoomBox 747.88050 834.44750 850.86350 886.03200
[11/27 18:46:05     41s] <CMD> zoomBox 798.07100 858.45350 810.52450 864.69150
[11/27 18:46:06     41s] <CMD> zoomBox 795.63200 857.24800 812.86850 865.88200
[11/27 18:46:07     41s] <CMD> zoomBox 787.58250 853.27050 820.60400 869.81100
[11/27 18:46:08     41s] <CMD> zoomBox 766.47100 842.83800 840.89450 880.11700
[11/27 18:46:10     41s] <CMD> zoomBox 665.14750 792.77350 938.27500 929.58350
[11/27 18:46:12     41s] <CMD> zoomBox 96.99600 512.04750 1484.31600 1206.95900
[11/27 18:46:13     41s] <CMD> zoomBox -1402.30300 -228.76250 2925.26950 1938.92700
[11/27 18:46:15     41s] <CMD> zoomBox -550.78400 191.97600 2106.88700 1523.20850
[11/27 18:46:48     42s] <CMD> saveDesign soc_top
[11/27 18:46:48     42s] #% Begin save design ... (date=11/27 18:46:48, mem=1849.7M)
[11/27 18:46:48     42s] % Begin Save ccopt configuration ... (date=11/27 18:46:48, mem=1849.7M)
[11/27 18:46:48     43s] % End Save ccopt configuration ... (date=11/27 18:46:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1849.8M, current mem=1849.8M)
[11/27 18:46:48     43s] % Begin Save netlist data ... (date=11/27 18:46:48, mem=1849.9M)
[11/27 18:46:48     43s] Writing Binary DB to soc_top.dat/vbin/soc_top.v.bin in multi-threaded mode...
[11/27 18:46:49     43s] % End Save netlist data ... (date=11/27 18:46:49, total cpu=0:00:00.0, real=0:00:01.0, peak res=1851.1M, current mem=1851.1M)
[11/27 18:46:49     43s] Saving symbol-table file ...
[11/27 18:46:49     43s] Saving congestion map file soc_top.dat/soc_top.route.congmap.gz ...
[11/27 18:46:49     43s] % Begin Save AAE data ... (date=11/27 18:46:49, mem=1851.3M)
[11/27 18:46:49     43s] Saving AAE Data ...
[11/27 18:46:49     43s] % End Save AAE data ... (date=11/27 18:46:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1851.4M, current mem=1851.4M)
[11/27 18:46:49     43s] Saving preference file soc_top.dat/gui.pref.tcl ...
[11/27 18:46:49     43s] Saving mode setting ...
[11/27 18:46:49     43s] Saving global file ...
[11/27 18:46:49     43s] % Begin Save floorplan data ... (date=11/27 18:46:49, mem=1851.7M)
[11/27 18:46:49     43s] Saving floorplan file ...
[11/27 18:46:49     43s] % End Save floorplan data ... (date=11/27 18:46:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1851.7M, current mem=1851.7M)
[11/27 18:46:49     43s] Saving PG file soc_top.dat/soc_top.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Mon Nov 27 18:46:49 2023)
[11/27 18:46:49     43s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2263.9M) ***
[11/27 18:46:49     43s] Saving Drc markers ...
[11/27 18:46:50     43s] ... 10 markers are saved ...
[11/27 18:46:50     43s] ... 0 geometry drc markers are saved ...
[11/27 18:46:50     43s] ... 0 antenna drc markers are saved ...
[11/27 18:46:50     43s] % Begin Save placement data ... (date=11/27 18:46:50, mem=1851.7M)
[11/27 18:46:50     43s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/27 18:46:50     43s] Save Adaptive View Pruning View Names to Binary file
[11/27 18:46:50     43s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2266.9M) ***
[11/27 18:46:50     43s] % End Save placement data ... (date=11/27 18:46:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1851.7M, current mem=1851.7M)
[11/27 18:46:50     43s] % Begin Save routing data ... (date=11/27 18:46:50, mem=1851.7M)
[11/27 18:46:50     43s] Saving route file ...
[11/27 18:46:50     43s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2263.9M) ***
[11/27 18:46:50     43s] % End Save routing data ... (date=11/27 18:46:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1851.8M, current mem=1851.8M)
[11/27 18:46:50     43s] Saving property file soc_top.dat/soc_top.prop
[11/27 18:46:50     43s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2266.9M) ***
[11/27 18:46:50     43s] #Saving pin access data to file soc_top.dat/soc_top.apa ...
[11/27 18:46:50     43s] #
[11/27 18:46:50     43s] % Begin Save power constraints data ... (date=11/27 18:46:50, mem=1851.8M)
[11/27 18:46:50     43s] % End Save power constraints data ... (date=11/27 18:46:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1851.8M, current mem=1851.8M)
[11/27 18:46:50     43s] Generated self-contained design soc_top.dat
[11/27 18:46:51     43s] #% End save design ... (date=11/27 18:46:51, total cpu=0:00:00.4, real=0:00:03.0, peak res=1851.8M, current mem=1850.7M)
[11/27 18:46:51     43s] *** Message Summary: 0 warning(s), 0 error(s)
[11/27 18:46:51     43s] 
[11/27 18:46:51     43s] <CMD> saveDesign soc_top
[11/27 18:46:51     43s] #% Begin save design ... (date=11/27 18:46:51, mem=1850.7M)
[11/27 18:46:51     43s] % Begin Save ccopt configuration ... (date=11/27 18:46:51, mem=1850.7M)
[11/27 18:46:51     43s] % End Save ccopt configuration ... (date=11/27 18:46:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1850.7M, current mem=1850.7M)
[11/27 18:46:51     43s] % Begin Save netlist data ... (date=11/27 18:46:51, mem=1850.7M)
[11/27 18:46:51     43s] Writing Binary DB to soc_top.dat.tmp/vbin/soc_top.v.bin in multi-threaded mode...
[11/27 18:46:51     43s] % End Save netlist data ... (date=11/27 18:46:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1850.7M, current mem=1850.7M)
[11/27 18:46:51     43s] Saving symbol-table file ...
[11/27 18:46:51     43s] Saving congestion map file soc_top.dat.tmp/soc_top.route.congmap.gz ...
[11/27 18:46:51     43s] % Begin Save AAE data ... (date=11/27 18:46:51, mem=1850.7M)
[11/27 18:46:51     43s] Saving AAE Data ...
[11/27 18:46:51     43s] % End Save AAE data ... (date=11/27 18:46:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1850.7M, current mem=1850.7M)
[11/27 18:46:51     43s] Saving preference file soc_top.dat.tmp/gui.pref.tcl ...
[11/27 18:46:51     43s] Saving mode setting ...
[11/27 18:46:51     43s] Saving global file ...
[11/27 18:46:51     43s] % Begin Save floorplan data ... (date=11/27 18:46:51, mem=1850.7M)
[11/27 18:46:51     43s] Saving floorplan file ...
[11/27 18:46:52     43s] % End Save floorplan data ... (date=11/27 18:46:52, total cpu=0:00:00.0, real=0:00:01.0, peak res=1850.7M, current mem=1850.7M)
[11/27 18:46:52     43s] Saving PG file soc_top.dat.tmp/soc_top.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Mon Nov 27 18:46:52 2023)
[11/27 18:46:52     43s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2263.4M) ***
[11/27 18:46:52     43s] Saving Drc markers ...
[11/27 18:46:52     43s] ... 10 markers are saved ...
[11/27 18:46:52     43s] ... 0 geometry drc markers are saved ...
[11/27 18:46:52     43s] ... 0 antenna drc markers are saved ...
[11/27 18:46:52     43s] % Begin Save placement data ... (date=11/27 18:46:52, mem=1850.7M)
[11/27 18:46:52     43s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/27 18:46:52     43s] Save Adaptive View Pruning View Names to Binary file
[11/27 18:46:52     43s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2266.4M) ***
[11/27 18:46:52     43s] % End Save placement data ... (date=11/27 18:46:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1850.7M, current mem=1850.7M)
[11/27 18:46:52     43s] % Begin Save routing data ... (date=11/27 18:46:52, mem=1850.7M)
[11/27 18:46:52     43s] Saving route file ...
[11/27 18:46:52     43s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2263.4M) ***
[11/27 18:46:52     43s] % End Save routing data ... (date=11/27 18:46:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1850.7M, current mem=1850.7M)
[11/27 18:46:52     43s] Saving property file soc_top.dat.tmp/soc_top.prop
[11/27 18:46:52     43s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2266.4M) ***
[11/27 18:46:52     43s] #Saving pin access data to file soc_top.dat.tmp/soc_top.apa ...
[11/27 18:46:52     43s] #
[11/27 18:46:52     43s] % Begin Save power constraints data ... (date=11/27 18:46:52, mem=1850.7M)
[11/27 18:46:52     43s] % End Save power constraints data ... (date=11/27 18:46:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1850.7M, current mem=1850.7M)
[11/27 18:46:53     43s] Generated self-contained design soc_top.dat.tmp
[11/27 18:46:53     43s] #% End save design ... (date=11/27 18:46:53, total cpu=0:00:00.4, real=0:00:02.0, peak res=1850.7M, current mem=1850.7M)
[11/27 18:46:53     43s] *** Message Summary: 0 warning(s), 0 error(s)
[11/27 18:46:53     43s] 
[11/27 18:47:23     45s] <CMD> zoomBox -163.18400 362.71500 1756.98300 1324.53050
[11/27 18:51:06     57s] <CMD> zoomBox -331.89800 291.60250 1927.12300 1423.15050
[11/27 18:51:07     57s] <CMD> zoomBox -530.38450 207.94100 2127.28750 1539.17400
[11/27 18:51:08     57s] <CMD> zoomBox -763.89800 109.51550 2362.77500 1675.67200
[11/27 18:51:09     57s] <CMD> zoomBox -1038.61950 -6.27900 2639.81900 1836.25800
[11/27 18:51:13     58s] <CMD> zoomBox 508.47300 684.38750 1124.03600 992.72400
[11/27 18:51:35     59s] <CMD> zoomBox 453.60350 659.89200 1177.79500 1022.64100
[11/27 18:51:41     59s] <CMD> gui_select -rect {814.17500 811.00100 862.07700 857.16150}
[11/27 18:51:46     59s] 
--------------------------------------------------------------------------------
Exiting Innovus on Mon Nov 27 18:51:46 2023
  Total CPU time:     0:01:07
  Total real time:    0:08:02
  Peak memory (main): 1911.77MB

[11/27 18:51:46     59s] 
[11/27 18:51:46     59s] *** Memory Usage v#1 (Current mem = 2279.289M, initial mem = 483.875M) ***
[11/27 18:51:46     59s] 
[11/27 18:51:46     59s] *** Summary of all messages that are not suppressed in this session:
[11/27 18:51:46     59s] Severity  ID               Count  Summary                                  
[11/27 18:51:46     59s] WARNING   IMPLF-58            58  MACRO '%s' has been found in the databas...
[11/27 18:51:46     59s] WARNING   IMPLF-61             2  %d duplicated MACRO definitions have bee...
[11/27 18:51:46     59s] WARNING   IMPLF-200           14  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/27 18:51:46     59s] WARNING   IMPLF-201          138  Pin '%s' in macro '%s' has no ANTENNADIF...
[11/27 18:51:46     59s] WARNING   IMPFP-53            42  Failed to find instance '%s'.            
[11/27 18:51:46     59s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[11/27 18:51:46     59s] WARNING   IMPFP-3961           6  The techSite '%s' has no related standar...
[11/27 18:51:46     59s] WARNING   IMPFP-4026           4  Adjusting core to '%s' to %f due to trac...
[11/27 18:51:46     59s] WARNING   IMPSYC-6379          1  freeDesign cannot completely reset all d...
[11/27 18:51:46     59s] WARNING   IMPVL-159            8  Pin '%s' of cell '%s' is defined in LEF ...
[11/27 18:51:46     59s] WARNING   IMPDB-2078           8  Output pin %s of instance %s is connecte...
[11/27 18:51:46     59s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[11/27 18:51:46     59s] WARNING   IMPDC-348           28  The output pin %s is connected to power/...
[11/27 18:51:46     59s] WARNING   IMPVFG-257           1  setVerifyGeometryMode/verifyGeometry com...
[11/27 18:51:46     59s] WARNING   IMPPP-531           53  ViaGen Warning: Due to %s rule violation...
[11/27 18:51:46     59s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[11/27 18:51:46     59s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[11/27 18:51:46     59s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[11/27 18:51:46     59s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[11/27 18:51:46     59s] WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
[11/27 18:51:46     59s] WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
[11/27 18:51:46     59s] WARNING   IMPCCOPT-2406       12  Clock halo disabled on instance '%s'. Cl...
[11/27 18:51:46     59s] WARNING   IMPCCOPT-2171        6  Unable to get/extract RC parasitics for ...
[11/27 18:51:46     59s] WARNING   IMPCCOPT-2169        6  Cannot extract parasitics for %s net '%s...
[11/27 18:51:46     59s] WARNING   IMPCCOPT-1182        1  The clock_gating_cells property has no u...
[11/27 18:51:46     59s] WARNING   IMPCCOPT-4313        1  %s cannot determine the drive strength o...
[11/27 18:51:46     59s] WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
[11/27 18:51:46     59s] WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
[11/27 18:51:46     59s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[11/27 18:51:46     59s] WARNING   TA-976               2  Path groups asserted by the group_path c...
[11/27 18:51:46     59s] WARNING   SDF-808              1  The software is currently operating in a...
[11/27 18:51:46     59s] WARNING   TCLCMD-1461          4  Skipped unsupported command: %s          
[11/27 18:51:46     59s] WARNING   TECHLIB-302         16  No function defined for cell '%s'. The c...
[11/27 18:51:46     59s] WARNING   TECHLIB-459          2  Appending library '%s' to the previously...
[11/27 18:51:46     59s] *** Message Summary: 431 warning(s), 0 error(s)
[11/27 18:51:46     59s] 
[11/27 18:51:46     59s] --- Ending "Innovus" (totcpu=0:00:59.6, real=0:08:01, mem=2279.3M) ---
