
MA2000_Firmware_v_0_27.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00000190  00000000  00000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ramvect      00000040  40000000  40000000  00010000  2**0
                  ALLOC
  2 .text         00002338  00000190  00000190  00008190  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .bss          000010f0  40000040  000024c8  00010040  2**2
                  ALLOC
  4 .stack        00000400  40001130  000024c8  00011130  2**0
                  ALLOC
  5 .comment      00000011  00000000  00000000  0000a4c8  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 000001c0  00000000  00000000  0000a4e0  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 00000386  00000000  00000000  0000a6a0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   00001194  00000000  00000000  0000aa26  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00000702  00000000  00000000  0000bbba  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   0000124e  00000000  00000000  0000c2bc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  000005d4  00000000  00000000  0000d50c  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    000005a4  00000000  00000000  0000dae0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000088b  00000000  00000000  0000e084  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 00037622  00000000  00000000  0000e90f  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 0000002e  00000000  00000000  00045f31  2**0
                  CONTENTS, READONLY
 16 .debug_pubtypes 00000131  00000000  00000000  00045f5f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

00000000 <_start>:
_start:

    /* Vector table
    * NOTE: used only very briefly until RAM is remapped to address zero
    */
    LDR     pc, ResetAddr    /* Reset                 */
   0:	e59ff018 	ldr	pc, [pc, #24]	; 20 <ResetAddr>
    LDR     pc, UndefAddr    /* Undefined instruction */
   4:	e59ff018 	ldr	pc, [pc, #24]	; 24 <UndefAddr>
    LDR     pc, SWIAddr      /* Software interrupt    */
   8:	e59ff018 	ldr	pc, [pc, #24]	; 28 <SWIAddr>
    LDR     pc, PAbortAddr   /* Prefetch abort        */
   c:	e59ff018 	ldr	pc, [pc, #24]	; 2c <PAbortAddr>
    LDR     pc, DAbortAddr   /* Data abort            */
  10:	e59ff018 	ldr	pc, [pc, #24]	; 30 <DAbortAddr>
    LDR     pc, ReservedAddr /* Reserved              */
  14:	e59ff018 	ldr	pc, [pc, #24]	; 34 <ReservedAddr>
    LDR     pc, [pc,#-0xFF0] /* IRQ - read the VIC and jumps to the vectored IRQ handler */
  18:	e51ffff0 	ldr	pc, [pc, #-4080]	; fffff030 <STACK_FILL+0x55554586>
    LDR     pc, FIQAddr      /* FIQ interrupt         */
  1c:	e59ff018 	ldr	pc, [pc, #24]	; 3c <FIQAddr>

00000020 <ResetAddr>:
  20:	00000040 	.word	0x00000040

00000024 <UndefAddr>:
  24:	00000128 	.word	0x00000128

00000028 <SWIAddr>:
  28:	0000012c 	.word	0x0000012c

0000002c <PAbortAddr>:
  2c:	00000130 	.word	0x00000130

00000030 <DAbortAddr>:
  30:	0000031c 	.word	0x0000031c

00000034 <ReservedAddr>:
  34:	00000000 	.word	0x00000000

00000038 <IRQAddr>:
  38:	00000138 	.word	0x00000138

0000003c <FIQAddr>:
  3c:	0000013c 	.word	0x0000013c

00000040 <_reset>:
_reset:

    /*
     * Wait for the oscillator is stable
     */   
    nop
  40:	e1a00000 	nop			; (mov r0, r0)
    nop
  44:	e1a00000 	nop			; (mov r0, r0)
    nop
  48:	e1a00000 	nop			; (mov r0, r0)
    nop
  4c:	e1a00000 	nop			; (mov r0, r0)
    nop
  50:	e1a00000 	nop			; (mov r0, r0)
    nop
  54:	e1a00000 	nop			; (mov r0, r0)
    nop
  58:	e1a00000 	nop			; (mov r0, r0)
    nop
  5c:	e1a00000 	nop			; (mov r0, r0)
    * independent code). The low_level_init() function must continue to
    * execute in ARM state. Also, the function low_level_init() cannot rely
    * on uninitialized data being cleared and cannot use any initialized
    * data, because the .bss and .data sections have not been initialized yet.
    */
    LDR     r0,=_reset           /* pass the reset address as the 1st argument */
  60:	e59f00d8 	ldr	r0, [pc, #216]	; 140 <FIQHandler+0x4>
    LDR     r1,=_cstartup        /* pass the return address as the 2nd argument */
  64:	e59f10d8 	ldr	r1, [pc, #216]	; 144 <FIQHandler+0x8>
    MOV     lr,r1                /* set the return address after the remap */
  68:	e1a0e001 	mov	lr, r1
    LDR     sp,=__stack_end__    /* set the temporary stack pointer */
  6c:	e59fd0d4 	ldr	sp, [pc, #212]	; 148 <FIQHandler+0xc>
    B       low_level_init       /* relative branch enables remap */
  70:	ea000046 	b	190 <__fastcode_load>

00000074 <_cstartup>:
    * address.
    */

_cstartup:
    /* Relocate .fastcode section (copy from ROM to RAM) */
    LDR     r0,=__fastcode_load
  74:	e59f00d0 	ldr	r0, [pc, #208]	; 14c <FIQHandler+0x10>
    LDR     r1,=__fastcode_start
  78:	e59f10d0 	ldr	r1, [pc, #208]	; 150 <FIQHandler+0x14>
    LDR     r2,=__fastcode_end
  7c:	e59f20d0 	ldr	r2, [pc, #208]	; 154 <FIQHandler+0x18>
1:
    CMP     r1,r2
  80:	e1510002 	cmp	r1, r2
    LDMLTIA r0!,{r3}
  84:	b8b00008 	ldmlt	r0!, {r3}
    STMLTIA r1!,{r3}
  88:	b8a10008 	stmialt	r1!, {r3}
    BLT     1b
  8c:	bafffffb 	blt	80 <_cstartup+0xc>


    /* Relocate the .data section (copy from ROM to RAM) */
    LDR     r0,=__data_load
  90:	e59f00c0 	ldr	r0, [pc, #192]	; 158 <FIQHandler+0x1c>
    LDR     r1,=__data_start
  94:	e59f10c0 	ldr	r1, [pc, #192]	; 15c <FIQHandler+0x20>
    LDR     r2,=_edata
  98:	e59f20c0 	ldr	r2, [pc, #192]	; 160 <FIQHandler+0x24>
1:
    CMP     r1,r2
  9c:	e1510002 	cmp	r1, r2
    LDMLTIA r0!,{r3}
  a0:	b8b00008 	ldmlt	r0!, {r3}
    STMLTIA r1!,{r3}
  a4:	b8a10008 	stmialt	r1!, {r3}
    BLT     1b
  a8:	bafffffb 	blt	9c <_cstartup+0x28>


    /* Clear the .bss section (zero init) */
    LDR     r1,=__bss_start__
  ac:	e59f10b0 	ldr	r1, [pc, #176]	; 164 <FIQHandler+0x28>
    LDR     r2,=__bss_end__
  b0:	e59f20b0 	ldr	r2, [pc, #176]	; 168 <FIQHandler+0x2c>
    MOV     r3,#0
  b4:	e3a03000 	mov	r3, #0
1:
    CMP     r1,r2
  b8:	e1510002 	cmp	r1, r2
    STMLTIA r1!,{r3}
  bc:	b8a10008 	stmialt	r1!, {r3}
    BLT     1b
  c0:	bafffffc 	blt	b8 <_cstartup+0x44>


    /* Fill the .stack section */
    LDR     r1,=__stack_start__
  c4:	e59f10a0 	ldr	r1, [pc, #160]	; 16c <FIQHandler+0x30>
    LDR     r2,=__stack_end__
  c8:	e59f2078 	ldr	r2, [pc, #120]	; 148 <FIQHandler+0xc>
    LDR     r3,=STACK_FILL
  cc:	e59f309c 	ldr	r3, [pc, #156]	; 170 <FIQHandler+0x34>
1:
    CMP     r2,r2
  d0:	e1520002 	cmp	r2, r2
    STMLTIA r1!,{r3}
  d4:	b8a10008 	stmialt	r1!, {r3}
    BLT     1b
  d8:	bafffffc 	blt	d0 <_cstartup+0x5c>

    /* Initialize stack pointers for all ARM modes */
    MSR     CPSR_c,#(IRQ_MODE | I_BIT | F_BIT)
  dc:	e321f052 	msr	CPSR_c, #82	; 0x52
    LDR     sp,=__irq_stack_top__                /* set the IRQ stack pointer */
  e0:	e59fd08c 	ldr	sp, [pc, #140]	; 174 <FIQHandler+0x38>

    MSR     CPSR_c,#(FIQ_MODE | I_BIT | F_BIT)
  e4:	e321f051 	msr	CPSR_c, #81	; 0x51
    LDR     sp,=__fiq_stack_top__                /* set the FIQ stack pointer */
  e8:	e59fd088 	ldr	sp, [pc, #136]	; 178 <FIQHandler+0x3c>

    MSR     CPSR_c,#(SVC_MODE | I_BIT | F_BIT)
  ec:	e321f053 	msr	CPSR_c, #83	; 0x53
    LDR     sp,=__svc_stack_top__                /* set the SVC stack pointer */
  f0:	e59fd084 	ldr	sp, [pc, #132]	; 17c <FIQHandler+0x40>

    MSR     CPSR_c,#(ABT_MODE | I_BIT | F_BIT)
  f4:	e321f057 	msr	CPSR_c, #87	; 0x57
    LDR     sp,=__abt_stack_top__                /* set the ABT stack pointer */
  f8:	e59fd080 	ldr	sp, [pc, #128]	; 180 <FIQHandler+0x44>

    MSR     CPSR_c,#(UND_MODE | I_BIT | F_BIT)
  fc:	e321f05b 	msr	CPSR_c, #91	; 0x5b
    LDR     sp,=__und_stack_top__                /* set the UND stack pointer */
 100:	e59fd07c 	ldr	sp, [pc, #124]	; 184 <FIQHandler+0x48>

    MSR     CPSR_c,#(SYS_MODE | I_BIT | F_BIT)
 104:	e321f05f 	msr	CPSR_c, #95	; 0x5f
    LDR     sp,=__c_stack_top__                  /* set the C stack pointer */
 108:	e59fd078 	ldr	sp, [pc, #120]	; 188 <FIQHandler+0x4c>
    BX      r12             /* the target code can be ARM or THUMB */
#endif    


    /* Enter the C/C++ code */
    LDR     r12,=main
 10c:	e59fc078 	ldr	ip, [pc, #120]	; 18c <FIQHandler+0x50>
    MOV     lr,pc           /* set the return address */
 110:	e1a0e00f 	mov	lr, pc
    BX      r12             /* the target code can be ARM or THUMB */
 114:	e12fff1c 	bx	ip

00000118 <ExitFunction>:
    
ExitFunction:
    NOP
 118:	e1a00000 	nop			; (mov r0, r0)
    NOP
 11c:	e1a00000 	nop			; (mov r0, r0)
    NOP
 120:	e1a00000 	nop			; (mov r0, r0)
    b       ExitFunction   
 124:	eafffffb 	b	118 <ExitFunction>

00000128 <UndefHandler>:
/****************************************************************************/
/*                         Default interrupt handler                        */
/****************************************************************************/

UndefHandler:
   b UndefHandler
 128:	eafffffe 	b	128 <UndefHandler>

0000012c <SWIHandler>:
   
SWIHandler:
   b SWIHandler
 12c:	eafffffe 	b	12c <SWIHandler>

00000130 <PAbortHandler>:

PAbortHandler:
   b PAbortHandler
 130:	eafffffe 	b	130 <PAbortHandler>

DAbortHandler:
   b DAbortHandler
 134:	ea000078 	b	31c <DAbortHandler>

00000138 <IRQHandler>:
   
IRQHandler:
   b IRQHandler
 138:	eafffffe 	b	138 <IRQHandler>

0000013c <FIQHandler>:
   
FIQHandler:
   b FIQHandler
 13c:	eafffffe 	b	13c <FIQHandler>
 140:	00000040 	.word	0x00000040
 144:	00000074 	.word	0x00000074
 148:	40001530 	.word	0x40001530
 14c:	00000190 	.word	0x00000190
 150:	40000040 	.word	0x40000040
 154:	40000040 	.word	0x40000040
 158:	000024c8 	.word	0x000024c8
 15c:	40000040 	.word	0x40000040
 160:	40000040 	.word	0x40000040
 164:	40000040 	.word	0x40000040
 168:	40001130 	.word	0x40001130
 16c:	40001130 	.word	0x40001130
 170:	aaaaaaaa 	.word	0xaaaaaaaa
 174:	40001330 	.word	0x40001330
 178:	40001330 	.word	0x40001330
 17c:	40001330 	.word	0x40001330
 180:	40001330 	.word	0x40001330
 184:	40001330 	.word	0x40001330
 188:	40001530 	.word	0x40001530
 18c:	00000840 	.word	0x00000840

Disassembly of section .text:

00000190 <low_level_init>:
/*  application a chance to perform early initializations of the hardware. */
/*  This function cannot rely on initialization of any static variables,   */
/*  because these have not yet been initialized in RAM.                    */
/***************************************************************************/
void low_level_init (void *reset_addr, void *return_addr) 
{
     190:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
     194:	e28db000 	add	fp, sp, #0
     198:	e24dd00c 	sub	sp, sp, #12
     19c:	e50b0008 	str	r0, [fp, #-8]
     1a0:	e50b100c 	str	r1, [fp, #-12]
   /*  In this case __ram_start is set to the RAM start address       */
   /*  of the LPC, which is 0x40000000.                           */
   /*                                                                 */
   /*  Only than, we can map the exception vectors from RAM to Flash. */
   /*******************************************************************/
   if ((uint32_t)&__ram_start == 0x40000000)
     1a4:	e59f3154 	ldr	r3, [pc, #340]	; 300 <C_STACK_SIZE+0x100>
     1a8:	e3530101 	cmp	r3, #1073741824	; 0x40000000
     1ac:	1a000050 	bne	2f4 <C_STACK_SIZE+0xf4>
       * in order to guarantee that the ARM core is provided with valid vectors
       * during the remap operation.
       */
       
      /* Setup the primary vector table in RAM */
      *(uint32_t volatile *)(&__ram_start + 0x00) = LDR_PC_PC;
     1b0:	e59f2148 	ldr	r2, [pc, #328]	; 300 <C_STACK_SIZE+0x100>
     1b4:	e3e03efe 	mvn	r3, #4064	; 0xfe0
     1b8:	e2433271 	sub	r3, r3, #268435463	; 0x10000007
     1bc:	e24336a6 	sub	r3, r3, #174063616	; 0xa600000
     1c0:	e5823000 	str	r3, [r2]
      *(uint32_t volatile *)(&__ram_start + 0x04) = LDR_PC_PC;
     1c4:	e59f3134 	ldr	r3, [pc, #308]	; 300 <C_STACK_SIZE+0x100>
     1c8:	e2832004 	add	r2, r3, #4
     1cc:	e3e03efe 	mvn	r3, #4064	; 0xfe0
     1d0:	e2433271 	sub	r3, r3, #268435463	; 0x10000007
     1d4:	e24336a6 	sub	r3, r3, #174063616	; 0xa600000
     1d8:	e5823000 	str	r3, [r2]
      *(uint32_t volatile *)(&__ram_start + 0x08) = LDR_PC_PC;
     1dc:	e59f311c 	ldr	r3, [pc, #284]	; 300 <C_STACK_SIZE+0x100>
     1e0:	e2832008 	add	r2, r3, #8
     1e4:	e3e03efe 	mvn	r3, #4064	; 0xfe0
     1e8:	e2433271 	sub	r3, r3, #268435463	; 0x10000007
     1ec:	e24336a6 	sub	r3, r3, #174063616	; 0xa600000
     1f0:	e5823000 	str	r3, [r2]
      *(uint32_t volatile *)(&__ram_start + 0x0C) = LDR_PC_PC;
     1f4:	e59f3104 	ldr	r3, [pc, #260]	; 300 <C_STACK_SIZE+0x100>
     1f8:	e283200c 	add	r2, r3, #12
     1fc:	e3e03efe 	mvn	r3, #4064	; 0xfe0
     200:	e2433271 	sub	r3, r3, #268435463	; 0x10000007
     204:	e24336a6 	sub	r3, r3, #174063616	; 0xa600000
     208:	e5823000 	str	r3, [r2]
      *(uint32_t volatile *)(&__ram_start + 0x10) = LDR_PC_PC;
     20c:	e59f30ec 	ldr	r3, [pc, #236]	; 300 <C_STACK_SIZE+0x100>
     210:	e2832010 	add	r2, r3, #16
     214:	e3e03efe 	mvn	r3, #4064	; 0xfe0
     218:	e2433271 	sub	r3, r3, #268435463	; 0x10000007
     21c:	e24336a6 	sub	r3, r3, #174063616	; 0xa600000
     220:	e5823000 	str	r3, [r2]
      *(uint32_t volatile *)(&__ram_start + 0x14) = MAGIC;
     224:	e59f30d4 	ldr	r3, [pc, #212]	; 300 <C_STACK_SIZE+0x100>
     228:	e2832014 	add	r2, r3, #20
     22c:	e3e03585 	mvn	r3, #557842432	; 0x21400000
     230:	e2433949 	sub	r3, r3, #1196032	; 0x124000
     234:	e2433e11 	sub	r3, r3, #272	; 0x110
     238:	e5823000 	str	r3, [r2]
      *(uint32_t volatile *)(&__ram_start + 0x18) = LDR_PC_PC;
     23c:	e59f30bc 	ldr	r3, [pc, #188]	; 300 <C_STACK_SIZE+0x100>
     240:	e2832018 	add	r2, r3, #24
     244:	e3e03efe 	mvn	r3, #4064	; 0xfe0
     248:	e2433271 	sub	r3, r3, #268435463	; 0x10000007
     24c:	e24336a6 	sub	r3, r3, #174063616	; 0xa600000
     250:	e5823000 	str	r3, [r2]
      *(uint32_t volatile *)(&__ram_start + 0x1C) = LDR_PC_PC;
     254:	e59f30a4 	ldr	r3, [pc, #164]	; 300 <C_STACK_SIZE+0x100>
     258:	e283201c 	add	r2, r3, #28
     25c:	e3e03efe 	mvn	r3, #4064	; 0xfe0
     260:	e2433271 	sub	r3, r3, #268435463	; 0x10000007
     264:	e24336a6 	sub	r3, r3, #174063616	; 0xa600000
     268:	e5823000 	str	r3, [r2]

      /* setup the secondary vector table in RAM */
      *(uint32_t volatile *)(&__ram_start + 0x20) = (uint32_t)reset_addr;
     26c:	e59f308c 	ldr	r3, [pc, #140]	; 300 <C_STACK_SIZE+0x100>
     270:	e2833020 	add	r3, r3, #32
     274:	e51b2008 	ldr	r2, [fp, #-8]
     278:	e5832000 	str	r2, [r3]
      *(uint32_t volatile *)(&__ram_start + 0x24) = (uint32_t)UndefHandler;
     27c:	e59f307c 	ldr	r3, [pc, #124]	; 300 <C_STACK_SIZE+0x100>
     280:	e2833024 	add	r3, r3, #36	; 0x24
     284:	e59f2078 	ldr	r2, [pc, #120]	; 304 <C_STACK_SIZE+0x104>
     288:	e5832000 	str	r2, [r3]
      *(uint32_t volatile *)(&__ram_start + 0x28) = (uint32_t)SWIHandler;
     28c:	e59f306c 	ldr	r3, [pc, #108]	; 300 <C_STACK_SIZE+0x100>
     290:	e2833028 	add	r3, r3, #40	; 0x28
     294:	e59f206c 	ldr	r2, [pc, #108]	; 308 <C_STACK_SIZE+0x108>
     298:	e5832000 	str	r2, [r3]
      *(uint32_t volatile *)(&__ram_start + 0x2C) = (uint32_t)PAbortHandler;
     29c:	e59f305c 	ldr	r3, [pc, #92]	; 300 <C_STACK_SIZE+0x100>
     2a0:	e283302c 	add	r3, r3, #44	; 0x2c
     2a4:	e59f2060 	ldr	r2, [pc, #96]	; 30c <C_STACK_SIZE+0x10c>
     2a8:	e5832000 	str	r2, [r3]
      *(uint32_t volatile *)(&__ram_start + 0x30) = (uint32_t)DAbortHandler;
     2ac:	e59f304c 	ldr	r3, [pc, #76]	; 300 <C_STACK_SIZE+0x100>
     2b0:	e2833030 	add	r3, r3, #48	; 0x30
     2b4:	e59f2054 	ldr	r2, [pc, #84]	; 310 <C_STACK_SIZE+0x110>
     2b8:	e5832000 	str	r2, [r3]
      *(uint32_t volatile *)(&__ram_start + 0x34) = 0;
     2bc:	e59f303c 	ldr	r3, [pc, #60]	; 300 <C_STACK_SIZE+0x100>
     2c0:	e2833034 	add	r3, r3, #52	; 0x34
     2c4:	e3a02000 	mov	r2, #0
     2c8:	e5832000 	str	r2, [r3]
      *(uint32_t volatile *)(&__ram_start + 0x38) = (uint32_t)IRQHandler;
     2cc:	e59f302c 	ldr	r3, [pc, #44]	; 300 <C_STACK_SIZE+0x100>
     2d0:	e2833038 	add	r3, r3, #56	; 0x38
     2d4:	e59f2038 	ldr	r2, [pc, #56]	; 314 <C_STACK_SIZE+0x114>
     2d8:	e5832000 	str	r2, [r3]
      *(uint32_t volatile *)(&__ram_start + 0x3C) = (uint32_t)FIQHandler;
     2dc:	e59f301c 	ldr	r3, [pc, #28]	; 300 <C_STACK_SIZE+0x100>
     2e0:	e283303c 	add	r3, r3, #60	; 0x3c
     2e4:	e59f202c 	ldr	r2, [pc, #44]	; 318 <C_STACK_SIZE+0x118>
     2e8:	e5832000 	str	r2, [r3]

      /* 
       * Check if the Memory Controller has been remapped already 
       */
      if (MAGIC != (*(uint32_t volatile *)0x14)) 
     2ec:	e3a03014 	mov	r3, #20
     2f0:	e5933000 	ldr	r3, [r3]
         /* perform Memory Controller remapping */
         // Add command here
      }
   }      
   
} /* low_level_init */
     2f4:	e28bd000 	add	sp, fp, #0
     2f8:	e8bd0800 	pop	{fp}
     2fc:	e12fff1e 	bx	lr
     300:	40000000 	.word	0x40000000
     304:	00000128 	.word	0x00000128
     308:	0000012c 	.word	0x0000012c
     30c:	00000130 	.word	0x00000130
     310:	0000031c 	.word	0x0000031c
     314:	00000138 	.word	0x00000138
     318:	0000013c 	.word	0x0000013c

0000031c <DAbortHandler>:


void DAbortHandler (void)
{
     31c:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
     320:	e28db000 	add	fp, sp, #0
	while(!(U0LSR & 0x40)){}
     324:	e1a00000 	nop			; (mov r0, r0)
     328:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
     32c:	e2833903 	add	r3, r3, #49152	; 0xc000
     330:	e2833014 	add	r3, r3, #20
     334:	e5933000 	ldr	r3, [r3]
     338:	e2033040 	and	r3, r3, #64	; 0x40
     33c:	e3530000 	cmp	r3, #0
     340:	0afffff8 	beq	328 <DAbortHandler+0xc>
	U0THR = 'D';
     344:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
     348:	e2833903 	add	r3, r3, #49152	; 0xc000
     34c:	e3a02044 	mov	r2, #68	; 0x44
     350:	e5832000 	str	r2, [r3]
	while(!(U0LSR & 0x40)){}
     354:	e1a00000 	nop			; (mov r0, r0)
     358:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
     35c:	e2833903 	add	r3, r3, #49152	; 0xc000
     360:	e2833014 	add	r3, r3, #20
     364:	e5933000 	ldr	r3, [r3]
     368:	e2033040 	and	r3, r3, #64	; 0x40
     36c:	e3530000 	cmp	r3, #0
     370:	0afffff8 	beq	358 <DAbortHandler+0x3c>
	U0THR = 'A';
     374:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
     378:	e2833903 	add	r3, r3, #49152	; 0xc000
     37c:	e3a02041 	mov	r2, #65	; 0x41
     380:	e5832000 	str	r2, [r3]
	while(!(U0LSR & 0x40)){}
     384:	e1a00000 	nop			; (mov r0, r0)
     388:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
     38c:	e2833903 	add	r3, r3, #49152	; 0xc000
     390:	e2833014 	add	r3, r3, #20
     394:	e5933000 	ldr	r3, [r3]
     398:	e2033040 	and	r3, r3, #64	; 0x40
     39c:	e3530000 	cmp	r3, #0
     3a0:	0afffff8 	beq	388 <DAbortHandler+0x6c>
	U0THR = 'B';
     3a4:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
     3a8:	e2833903 	add	r3, r3, #49152	; 0xc000
     3ac:	e3a02042 	mov	r2, #66	; 0x42
     3b0:	e5832000 	str	r2, [r3]

	while(1);
     3b4:	eafffffe 	b	3b4 <DAbortHandler+0x98>

000003b8 <PWM_InterruptControl>:
 *	  Parameters:
 * 	 	 Returns: Void
 * 	 Description: Function called by a timer interruption to control PWM 4, 5 and 6
***************************************************************************************/
void PWM_InterruptControl(void)
{
     3b8:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
     3bc:	e28db000 	add	fp, sp, #0
// 		IOSET1 = (1<<x);
//		IOSET1 = (1<<x);
//		iCountTimer0 = 0;
//	}
//	iCountTimer0++;
}
     3c0:	e28bd000 	add	sp, fp, #0
     3c4:	e8bd0800 	pop	{fp}
     3c8:	e12fff1e 	bx	lr

000003cc <feed>:
/*------------------------------------------------------------------------------------*/

#define PLOCK 0x400

static void feed(void)
{
     3cc:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
     3d0:	e28db000 	add	fp, sp, #0
  PLLFEED = 0xAA;
     3d4:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
     3d8:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
     3dc:	e283308c 	add	r3, r3, #140	; 0x8c
     3e0:	e3a020aa 	mov	r2, #170	; 0xaa
     3e4:	e5832000 	str	r2, [r3]
  PLLFEED = 0x55;
     3e8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
     3ec:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
     3f0:	e283308c 	add	r3, r3, #140	; 0x8c
     3f4:	e3a02055 	mov	r2, #85	; 0x55
     3f8:	e5832000 	str	r2, [r3]
}
     3fc:	e28bd000 	add	sp, fp, #0
     400:	e8bd0800 	pop	{fp}
     404:	e12fff1e 	bx	lr

00000408 <delay>:
 * 	 Description: Initiates CPU configurations,
 * 				  Configure Timer, PWM, ADC, UART Modules,
 * 				  Sets GPIO Pins.
***************************************************************************************/
void delay()
{
     408:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
     40c:	e28db000 	add	fp, sp, #0
     410:	e24dd00c 	sub	sp, sp, #12
  for(int i = 0; i < 1000000; i++)
     414:	e3a03000 	mov	r3, #0
     418:	e50b3008 	str	r3, [fp, #-8]
     41c:	ea000009 	b	448 <delay+0x40>
  {
    asm volatile ("NOP");
     420:	e1a00000 	nop			; (mov r0, r0)
    asm volatile ("NOP");
     424:	e1a00000 	nop			; (mov r0, r0)
    asm volatile ("NOP");
     428:	e1a00000 	nop			; (mov r0, r0)
    asm volatile ("NOP");
     42c:	e1a00000 	nop			; (mov r0, r0)
    asm volatile ("NOP");
     430:	e1a00000 	nop			; (mov r0, r0)
    asm volatile ("NOP");
     434:	e1a00000 	nop			; (mov r0, r0)
    asm volatile ("NOP");
     438:	e1a00000 	nop			; (mov r0, r0)
 * 				  Configure Timer, PWM, ADC, UART Modules,
 * 				  Sets GPIO Pins.
***************************************************************************************/
void delay()
{
  for(int i = 0; i < 1000000; i++)
     43c:	e51b3008 	ldr	r3, [fp, #-8]
     440:	e2833001 	add	r3, r3, #1
     444:	e50b3008 	str	r3, [fp, #-8]
     448:	e51b2008 	ldr	r2, [fp, #-8]
     44c:	e3a0393d 	mov	r3, #999424	; 0xf4000
     450:	e2833f8f 	add	r3, r3, #572	; 0x23c
     454:	e2833003 	add	r3, r3, #3
     458:	e1520003 	cmp	r2, r3
     45c:	daffffef 	ble	420 <delay+0x18>
    asm volatile ("NOP");
    asm volatile ("NOP");
    asm volatile ("NOP");
    asm volatile ("NOP");
  }
}
     460:	e28bd000 	add	sp, fp, #0
     464:	e8bd0800 	pop	{fp}
     468:	e12fff1e 	bx	lr

0000046c <Initialize>:
void Initialize(void)
{
     46c:	e92d4800 	push	{fp, lr}
     470:	e28db004 	add	fp, sp, #4
	PLLCFG = 0x24; //Configura o multiplicador PLL para 4 e o divisor para 2
     474:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
     478:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
     47c:	e2833084 	add	r3, r3, #132	; 0x84
     480:	e3a02024 	mov	r2, #36	; 0x24
     484:	e5832000 	str	r2, [r3]
             	   //Assim com o cristal de 12MHz temos um CCLK = 48MHz e um FCCO = 192MHz
    feed();
     488:	ebffffcf 	bl	3cc <feed>

    PLLCON = 0x01; //Habilita o bloco PLL
     48c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
     490:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
     494:	e2833080 	add	r3, r3, #128	; 0x80
     498:	e3a02001 	mov	r2, #1
     49c:	e5832000 	str	r2, [r3]
    feed();      //Para que as alterações anteriores tenham efeito
     4a0:	ebffffc9 	bl	3cc <feed>

    while(!(PLLSTAT & PLOCK)) ; //Garante que a alteração anterior teve efeito uma vez que quando
     4a4:	e1a00000 	nop			; (mov r0, r0)
     4a8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
     4ac:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
     4b0:	e2833088 	add	r3, r3, #136	; 0x88
     4b4:	e5933000 	ldr	r3, [r3]
     4b8:	e2033b01 	and	r3, r3, #1024	; 0x400
     4bc:	e3530000 	cmp	r3, #0
     4c0:	0afffff8 	beq	4a8 <Initialize+0x3c>
                    //o bit PLOCK do reg. PLLSTAT vale zero ouve um bloqueio no PLL que
                    //ocorre logo após a modificação dos registradores

    PLLCON = 0x03; //Depois de habilitado resta conectá-lo a fonte de clock para que comece o trabalho
     4c4:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
     4c8:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
     4cc:	e2833080 	add	r3, r3, #128	; 0x80
     4d0:	e3a02003 	mov	r2, #3
     4d4:	e5832000 	str	r2, [r3]
    feed();        //Necessário para que as alterações anteriores tenham efeito
     4d8:	ebffffbb 	bl	3cc <feed>

    MAMCR = 0x02;  //Habilita todas as funções do Módulo acelerador de memória
     4dc:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
     4e0:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
     4e4:	e3a02002 	mov	r2, #2
     4e8:	e5832000 	str	r2, [r3]
    MAMTIM = 0x04;  //O ciclo de busca do MAM tem duração de 4 ciclos
     4ec:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
     4f0:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
     4f4:	e3a02004 	mov	r2, #4
     4f8:	e5832000 	str	r2, [r3]
    VPBDIV = 0x01;  //Clock dos periféricos igual ao clock do Sistema
     4fc:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
     500:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
     504:	e2833c01 	add	r3, r3, #256	; 0x100
     508:	e3a02001 	mov	r2, #1
     50c:	e5832000 	str	r2, [r3]
}
     510:	e24bd004 	sub	sp, fp, #4
     514:	e8bd4800 	pop	{fp, lr}
     518:	e12fff1e 	bx	lr

0000051c <Modules_Init>:
 * 	 Description: Initiates CPU configurations,
 * 				  Configure Timer, PWM, ADC, UART Modules,
 * 				  Sets GPIO Pins.
***************************************************************************************/
void Modules_Init(void)
{
     51c:	e92d4800 	push	{fp, lr}
     520:	e28db004 	add	fp, sp, #4
	Initialize();
     524:	ebffffd0 	bl	46c <Initialize>
	ADC_Init(ADC_CLK);
     528:	e3a0093d 	mov	r0, #999424	; 0xf4000
     52c:	e2800d09 	add	r0, r0, #576	; 0x240
     530:	eb0000df 	bl	8b4 <ADC_Init>
	UART_Init(0,9600);
     534:	e3a00000 	mov	r0, #0
     538:	e3a01d96 	mov	r1, #9600	; 0x2580
     53c:	eb0005ca 	bl	1c6c <UART_Init>
	PWM_Init();
     540:	eb000421 	bl	15cc <PWM_Init>
	GPIO_Init();
     544:	eb0001ff 	bl	d48 <GPIO_Init>
//	Timer_Init();
//	Timer_RegisterCallback(PWM_InterruptControl);
//	Timer_Enable();
}
     548:	e24bd004 	sub	sp, fp, #4
     54c:	e8bd4800 	pop	{fp, lr}
     550:	e12fff1e 	bx	lr

00000554 <IdleState>:
 *	  Parameters:
 * 		 Returns:
 * 	 Description:
***************************************************************************************/
STATE IdleState(void)
{
     554:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
     558:	e28db000 	add	fp, sp, #0
	return RECEIVING_DATA;
     55c:	e3a03001 	mov	r3, #1
}
     560:	e1a00003 	mov	r0, r3
     564:	e28bd000 	add	sp, fp, #0
     568:	e8bd0800 	pop	{fp}
     56c:	e12fff1e 	bx	lr

00000570 <ReceivingDataState>:
  *	  Parameters:
 * 		 Returns:
 * 	 Description:
***************************************************************************************/
STATE ReceivingDataState(void)
{
     570:	e92d4800 	push	{fp, lr}
     574:	e28db004 	add	fp, sp, #4
	size = UART_GetNumberAvailableElements();
     578:	eb0006f1 	bl	2144 <UART_GetNumberAvailableElements>
     57c:	e1a02000 	mov	r2, r0
     580:	e59f3170 	ldr	r3, [pc, #368]	; 6f8 <ReceivingDataState+0x188>
     584:	e5832000 	str	r2, [r3]
	if(size >= 60)
     588:	e59f3168 	ldr	r3, [pc, #360]	; 6f8 <ReceivingDataState+0x188>
     58c:	e5933000 	ldr	r3, [r3]
     590:	e353003b 	cmp	r3, #59	; 0x3b
     594:	da000052 	ble	6e4 <ReceivingDataState+0x174>
	{
		UART_ReceiveBuffer(0,buffer,60);
     598:	e3a00000 	mov	r0, #0
     59c:	e59f1158 	ldr	r1, [pc, #344]	; 6fc <ReceivingDataState+0x18c>
     5a0:	e3a0203c 	mov	r2, #60	; 0x3c
     5a4:	eb000678 	bl	1f8c <UART_ReceiveBuffer>
	  	memcpy(data,buffer,sizeof(int)*15);
     5a8:	e59f0150 	ldr	r0, [pc, #336]	; 700 <ReceivingDataState+0x190>
     5ac:	e59f1148 	ldr	r1, [pc, #328]	; 6fc <ReceivingDataState+0x18c>
     5b0:	e3a0203c 	mov	r2, #60	; 0x3c
     5b4:	eb000783 	bl	23c8 <memcpy>
	  	pos[0] = data[0];
     5b8:	e59f3140 	ldr	r3, [pc, #320]	; 700 <ReceivingDataState+0x190>
     5bc:	e5933000 	ldr	r3, [r3]
     5c0:	e1a02003 	mov	r2, r3
     5c4:	e59f3138 	ldr	r3, [pc, #312]	; 704 <ReceivingDataState+0x194>
     5c8:	e5832000 	str	r2, [r3]
	  	pos[1] = data[1];
     5cc:	e59f312c 	ldr	r3, [pc, #300]	; 700 <ReceivingDataState+0x190>
     5d0:	e5933004 	ldr	r3, [r3, #4]
     5d4:	e1a02003 	mov	r2, r3
     5d8:	e59f3124 	ldr	r3, [pc, #292]	; 704 <ReceivingDataState+0x194>
     5dc:	e5832004 	str	r2, [r3, #4]
	  	pos[2] = data[2];
     5e0:	e59f3118 	ldr	r3, [pc, #280]	; 700 <ReceivingDataState+0x190>
     5e4:	e5933008 	ldr	r3, [r3, #8]
     5e8:	e1a02003 	mov	r2, r3
     5ec:	e59f3110 	ldr	r3, [pc, #272]	; 704 <ReceivingDataState+0x194>
     5f0:	e5832008 	str	r2, [r3, #8]
	  	ort[0] = data[3];
     5f4:	e59f3104 	ldr	r3, [pc, #260]	; 700 <ReceivingDataState+0x190>
     5f8:	e593300c 	ldr	r3, [r3, #12]
     5fc:	e1a02003 	mov	r2, r3
     600:	e59f3100 	ldr	r3, [pc, #256]	; 708 <ReceivingDataState+0x198>
     604:	e5832000 	str	r2, [r3]
	  	ort[1] = data[4];
     608:	e59f30f0 	ldr	r3, [pc, #240]	; 700 <ReceivingDataState+0x190>
     60c:	e5933010 	ldr	r3, [r3, #16]
     610:	e1a02003 	mov	r2, r3
     614:	e59f30ec 	ldr	r3, [pc, #236]	; 708 <ReceivingDataState+0x198>
     618:	e5832004 	str	r2, [r3, #4]
	  	ort[2] = data[5];
     61c:	e59f30dc 	ldr	r3, [pc, #220]	; 700 <ReceivingDataState+0x190>
     620:	e5933014 	ldr	r3, [r3, #20]
     624:	e1a02003 	mov	r2, r3
     628:	e59f30d8 	ldr	r3, [pc, #216]	; 708 <ReceivingDataState+0x198>
     62c:	e5832008 	str	r2, [r3, #8]
	  	kp[0] = data[6];
     630:	e59f30c8 	ldr	r3, [pc, #200]	; 700 <ReceivingDataState+0x190>
     634:	e5933018 	ldr	r3, [r3, #24]
     638:	e1a02003 	mov	r2, r3
     63c:	e59f30c8 	ldr	r3, [pc, #200]	; 70c <ReceivingDataState+0x19c>
     640:	e5832000 	str	r2, [r3]
	  	ki[0] = data[7];
     644:	e59f30b4 	ldr	r3, [pc, #180]	; 700 <ReceivingDataState+0x190>
     648:	e593301c 	ldr	r3, [r3, #28]
     64c:	e1a02003 	mov	r2, r3
     650:	e59f30b8 	ldr	r3, [pc, #184]	; 710 <ReceivingDataState+0x1a0>
     654:	e5832000 	str	r2, [r3]
	  	kd[0] = data[8];
     658:	e59f30a0 	ldr	r3, [pc, #160]	; 700 <ReceivingDataState+0x190>
     65c:	e5933020 	ldr	r3, [r3, #32]
     660:	e1a02003 	mov	r2, r3
     664:	e59f30a8 	ldr	r3, [pc, #168]	; 714 <ReceivingDataState+0x1a4>
     668:	e5832000 	str	r2, [r3]
	  	kp[1] = data[9];
     66c:	e59f308c 	ldr	r3, [pc, #140]	; 700 <ReceivingDataState+0x190>
     670:	e5933024 	ldr	r3, [r3, #36]	; 0x24
     674:	e1a02003 	mov	r2, r3
     678:	e59f308c 	ldr	r3, [pc, #140]	; 70c <ReceivingDataState+0x19c>
     67c:	e5832004 	str	r2, [r3, #4]
	  	ki[1] = data[10];
     680:	e59f3078 	ldr	r3, [pc, #120]	; 700 <ReceivingDataState+0x190>
     684:	e5933028 	ldr	r3, [r3, #40]	; 0x28
     688:	e1a02003 	mov	r2, r3
     68c:	e59f307c 	ldr	r3, [pc, #124]	; 710 <ReceivingDataState+0x1a0>
     690:	e5832004 	str	r2, [r3, #4]
	  	kd[1] = data[11];
     694:	e59f3064 	ldr	r3, [pc, #100]	; 700 <ReceivingDataState+0x190>
     698:	e593302c 	ldr	r3, [r3, #44]	; 0x2c
     69c:	e1a02003 	mov	r2, r3
     6a0:	e59f306c 	ldr	r3, [pc, #108]	; 714 <ReceivingDataState+0x1a4>
     6a4:	e5832004 	str	r2, [r3, #4]
	  	kp[2] = data[12];
     6a8:	e59f3050 	ldr	r3, [pc, #80]	; 700 <ReceivingDataState+0x190>
     6ac:	e5933030 	ldr	r3, [r3, #48]	; 0x30
     6b0:	e1a02003 	mov	r2, r3
     6b4:	e59f3050 	ldr	r3, [pc, #80]	; 70c <ReceivingDataState+0x19c>
     6b8:	e5832008 	str	r2, [r3, #8]
	  	ki[2] = data[13];
     6bc:	e59f303c 	ldr	r3, [pc, #60]	; 700 <ReceivingDataState+0x190>
     6c0:	e5933034 	ldr	r3, [r3, #52]	; 0x34
     6c4:	e1a02003 	mov	r2, r3
     6c8:	e59f3040 	ldr	r3, [pc, #64]	; 710 <ReceivingDataState+0x1a0>
     6cc:	e5832008 	str	r2, [r3, #8]
	  	kd[2] = data[14];
     6d0:	e59f3028 	ldr	r3, [pc, #40]	; 700 <ReceivingDataState+0x190>
     6d4:	e5933038 	ldr	r3, [r3, #56]	; 0x38
     6d8:	e1a02003 	mov	r2, r3
     6dc:	e59f3030 	ldr	r3, [pc, #48]	; 714 <ReceivingDataState+0x1a4>
     6e0:	e5832008 	str	r2, [r3, #8]
	}
	return SENDING_DATA;
     6e4:	e3a03002 	mov	r3, #2
}
     6e8:	e1a00003 	mov	r0, r3
     6ec:	e24bd004 	sub	sp, fp, #4
     6f0:	e8bd4800 	pop	{fp, lr}
     6f4:	e12fff1e 	bx	lr
     6f8:	40000040 	.word	0x40000040
     6fc:	40000080 	.word	0x40000080
     700:	40000044 	.word	0x40000044
     704:	400000f0 	.word	0x400000f0
     708:	40000120 	.word	0x40000120
     70c:	400000fc 	.word	0x400000fc
     710:	40000108 	.word	0x40000108
     714:	40000114 	.word	0x40000114

00000718 <SendingDataState>:
  *	  Parameters:
 * 		 Returns:
 * 	 Description:
***************************************************************************************/
STATE SendingDataState(void)
{
     718:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
     71c:	e28db000 	add	fp, sp, #0
//		iprintf("GDL3: POS %d ADC %d ERRO %d \r\n",pos[2], adc[2], e[2]);
//		//iprintf("ADC: %d %d %d \r\n",adc[0], adc[1], adc[2]);
//		count_sending_data = 0;
//	}
//	count_sending_data++;
	return CONTROLLER;
     720:	e3a03003 	mov	r3, #3
}
     724:	e1a00003 	mov	r0, r3
     728:	e28bd000 	add	sp, fp, #0
     72c:	e8bd0800 	pop	{fp}
     730:	e12fff1e 	bx	lr

00000734 <Controller>:
 *	  Parameters:
 * 		 Returns:
 * 	 Description:
***************************************************************************************/
STATE Controller(void)
{
     734:	e92d4800 	push	{fp, lr}
     738:	e28db004 	add	fp, sp, #4
//		IOSET0 = (1<<17);
//		e[1] = adc[1] - pos[1];
//	}
//	setDutyCycle(4,e[1]);  //DOF 2

	if((pos[2]>adc[2]) || adc[2] < 50)
     73c:	e59f30f0 	ldr	r3, [pc, #240]	; 834 <Controller+0x100>
     740:	e5932008 	ldr	r2, [r3, #8]
     744:	e59f30ec 	ldr	r3, [pc, #236]	; 838 <Controller+0x104>
     748:	e5933008 	ldr	r3, [r3, #8]
     74c:	e1520003 	cmp	r2, r3
     750:	8a000003 	bhi	764 <Controller+0x30>
     754:	e59f30dc 	ldr	r3, [pc, #220]	; 838 <Controller+0x104>
     758:	e5933008 	ldr	r3, [r3, #8]
     75c:	e3530031 	cmp	r3, #49	; 0x31
     760:	8a00000e 	bhi	7a0 <Controller+0x6c>
	{
		IOCLR0 = (1<<6);
     764:	e3a032ce 	mov	r3, #-536870900	; 0xe000000c
     768:	e283390a 	add	r3, r3, #163840	; 0x28000
     76c:	e3a02040 	mov	r2, #64	; 0x40
     770:	e5832000 	str	r2, [r3]
		IOSET0 = (1<<9);
     774:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
     778:	e283390a 	add	r3, r3, #163840	; 0x28000
     77c:	e3a02c02 	mov	r2, #512	; 0x200
     780:	e5832000 	str	r2, [r3]
		e[2] = pos[2] - adc[2];
     784:	e59f30a8 	ldr	r3, [pc, #168]	; 834 <Controller+0x100>
     788:	e5932008 	ldr	r2, [r3, #8]
     78c:	e59f30a4 	ldr	r3, [pc, #164]	; 838 <Controller+0x104>
     790:	e5933008 	ldr	r3, [r3, #8]
     794:	e0632002 	rsb	r2, r3, r2
     798:	e59f309c 	ldr	r3, [pc, #156]	; 83c <Controller+0x108>
     79c:	e5832008 	str	r2, [r3, #8]
	}
	if((pos[2]<adc[2]) || adc[2] > 970)
     7a0:	e59f308c 	ldr	r3, [pc, #140]	; 834 <Controller+0x100>
     7a4:	e5932008 	ldr	r2, [r3, #8]
     7a8:	e59f3088 	ldr	r3, [pc, #136]	; 838 <Controller+0x104>
     7ac:	e5933008 	ldr	r3, [r3, #8]
     7b0:	e1520003 	cmp	r2, r3
     7b4:	3a000005 	bcc	7d0 <Controller+0x9c>
     7b8:	e59f3078 	ldr	r3, [pc, #120]	; 838 <Controller+0x104>
     7bc:	e5932008 	ldr	r2, [r3, #8]
     7c0:	e3a03ff2 	mov	r3, #968	; 0x3c8
     7c4:	e2833002 	add	r3, r3, #2
     7c8:	e1520003 	cmp	r2, r3
     7cc:	9a00000e 	bls	80c <Controller+0xd8>
	{
		IOCLR0 = (1<<9);
     7d0:	e3a032ce 	mov	r3, #-536870900	; 0xe000000c
     7d4:	e283390a 	add	r3, r3, #163840	; 0x28000
     7d8:	e3a02c02 	mov	r2, #512	; 0x200
     7dc:	e5832000 	str	r2, [r3]
		IOSET0 = (1<<6);
     7e0:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
     7e4:	e283390a 	add	r3, r3, #163840	; 0x28000
     7e8:	e3a02040 	mov	r2, #64	; 0x40
     7ec:	e5832000 	str	r2, [r3]
		e[2] = adc[2] - pos[2];
     7f0:	e59f3040 	ldr	r3, [pc, #64]	; 838 <Controller+0x104>
     7f4:	e5932008 	ldr	r2, [r3, #8]
     7f8:	e59f3034 	ldr	r3, [pc, #52]	; 834 <Controller+0x100>
     7fc:	e5933008 	ldr	r3, [r3, #8]
     800:	e0632002 	rsb	r2, r3, r2
     804:	e59f3030 	ldr	r3, [pc, #48]	; 83c <Controller+0x108>
     808:	e5832008 	str	r2, [r3, #8]
	}

	setDutyCycle(2,e[2]);  //DOF 3
     80c:	e59f3028 	ldr	r3, [pc, #40]	; 83c <Controller+0x108>
     810:	e5933008 	ldr	r3, [r3, #8]
     814:	e3a00002 	mov	r0, #2
     818:	e1a01003 	mov	r1, r3
     81c:	eb0003c7 	bl	1740 <setDutyCycle>

	return IDLE;
     820:	e3a03000 	mov	r3, #0
}
     824:	e1a00003 	mov	r0, r3
     828:	e24bd004 	sub	sp, fp, #4
     82c:	e8bd4800 	pop	{fp, lr}
     830:	e12fff1e 	bx	lr
     834:	400000f0 	.word	0x400000f0
     838:	400000e4 	.word	0x400000e4
     83c:	400010e0 	.word	0x400010e0

00000840 <main>:
 *	  Parameters:
 * 		 Returns: 0
 * 	 Description: Main function for firmware
***************************************************************************************/
int main (void)
{
     840:	e92d4800 	push	{fp, lr}
     844:	e28db004 	add	fp, sp, #4
     848:	e24dd008 	sub	sp, sp, #8
	STATE nextState = IDLE; //Creates a variable of STATE type, and attributes its initial value
     84c:	e3a03000 	mov	r3, #0
     850:	e54b3005 	strb	r3, [fp, #-5]
	Modules_Init(); //Calls function Modules_Init()
     854:	ebffff30 	bl	51c <Modules_Init>
     858:	ea000000 	b	860 <main+0x20>
			case SENDING_DATA:
				nextState = SendingDataState();
			case CONTROLLER:
				nextState = Controller();
		}
	}
     85c:	e1a00000 	nop			; (mov r0, r0)
	STATE nextState = IDLE; //Creates a variable of STATE type, and attributes its initial value
	Modules_Init(); //Calls function Modules_Init()

	while (1)
	{
		switch(nextState)
     860:	e55b3005 	ldrb	r3, [fp, #-5]
     864:	e3530003 	cmp	r3, #3
     868:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
     86c:	eafffffa 	b	85c <main+0x1c>
     870:	00000880 	.word	0x00000880
     874:	0000088c 	.word	0x0000088c
     878:	00000898 	.word	0x00000898
     87c:	000008a4 	.word	0x000008a4
		{
			case IDLE:
				nextState = IdleState();
     880:	ebffff33 	bl	554 <IdleState>
     884:	e1a03000 	mov	r3, r0
     888:	e54b3005 	strb	r3, [fp, #-5]
			case RECEIVING_DATA:
				nextState = ReceivingDataState();
     88c:	ebffff37 	bl	570 <ReceivingDataState>
     890:	e1a03000 	mov	r3, r0
     894:	e54b3005 	strb	r3, [fp, #-5]
			case SENDING_DATA:
				nextState = SendingDataState();
     898:	ebffff9e 	bl	718 <SendingDataState>
     89c:	e1a03000 	mov	r3, r0
     8a0:	e54b3005 	strb	r3, [fp, #-5]
			case CONTROLLER:
				nextState = Controller();
     8a4:	ebffffa2 	bl	734 <Controller>
     8a8:	e1a03000 	mov	r3, r0
     8ac:	e54b3005 	strb	r3, [fp, #-5]
		}
	}
     8b0:	eaffffea 	b	860 <main+0x20>

000008b4 <ADC_Init>:
** parameters:			ADC clock rate
** Returned value:		true or false
**
*****************************************************************************/
uint32_t ADC_Init( uint32_t ADC_Clk )
{
     8b4:	e92d4810 	push	{r4, fp, lr}
     8b8:	e28db008 	add	fp, sp, #8
     8bc:	e24dd00c 	sub	sp, sp, #12
     8c0:	e50b0010 	str	r0, [fp, #-16]
	//Setting AD0.1 function: Sets P0.28 with value 01 for Bits 25 and 24 (PINSEL1)
	//P0.28 -> EXT2.1 -> Pin 25
	PINSEL1 &= ~(1<<25);
     8c4:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
     8c8:	e283390b 	add	r3, r3, #180224	; 0x2c000
     8cc:	e3a0224e 	mov	r2, #-536870908	; 0xe0000004
     8d0:	e282290b 	add	r2, r2, #180224	; 0x2c000
     8d4:	e5922000 	ldr	r2, [r2]
     8d8:	e3c22402 	bic	r2, r2, #33554432	; 0x2000000
     8dc:	e5832000 	str	r2, [r3]
	PINSEL1 |=  (1<<24);
     8e0:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
     8e4:	e283390b 	add	r3, r3, #180224	; 0x2c000
     8e8:	e3a0224e 	mov	r2, #-536870908	; 0xe0000004
     8ec:	e282290b 	add	r2, r2, #180224	; 0x2c000
     8f0:	e5922000 	ldr	r2, [r2]
     8f4:	e3822401 	orr	r2, r2, #16777216	; 0x1000000
     8f8:	e5832000 	str	r2, [r3]

	//Setting AD0.2 function: Sets P0.29 with value 01 for Bits 27 and 26 (PINSEL1)
	//P0.29 -> EXT2.2 -> Pin 26
	PINSEL1 &= ~(1<<27);
     8fc:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
     900:	e283390b 	add	r3, r3, #180224	; 0x2c000
     904:	e3a0224e 	mov	r2, #-536870908	; 0xe0000004
     908:	e282290b 	add	r2, r2, #180224	; 0x2c000
     90c:	e5922000 	ldr	r2, [r2]
     910:	e3c22302 	bic	r2, r2, #134217728	; 0x8000000
     914:	e5832000 	str	r2, [r3]
	PINSEL1 |=  (1<<26);
     918:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
     91c:	e283390b 	add	r3, r3, #180224	; 0x2c000
     920:	e3a0224e 	mov	r2, #-536870908	; 0xe0000004
     924:	e282290b 	add	r2, r2, #180224	; 0x2c000
     928:	e5922000 	ldr	r2, [r2]
     92c:	e3822301 	orr	r2, r2, #67108864	; 0x4000000
     930:	e5832000 	str	r2, [r3]

	//Setting AD0.3 function: Sets P0.30 with value 01 for Bits 29 and 28 (PINSEL1)
	//P0.30 -> EXT2.3 -> Pin 24
	PINSEL1 &= ~(1<<29);
     934:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
     938:	e283390b 	add	r3, r3, #180224	; 0x2c000
     93c:	e3a0224e 	mov	r2, #-536870908	; 0xe0000004
     940:	e282290b 	add	r2, r2, #180224	; 0x2c000
     944:	e5922000 	ldr	r2, [r2]
     948:	e3c22202 	bic	r2, r2, #536870912	; 0x20000000
     94c:	e5832000 	str	r2, [r3]
	PINSEL1 |=  (1<<28);
     950:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
     954:	e283390b 	add	r3, r3, #180224	; 0x2c000
     958:	e3a0224e 	mov	r2, #-536870908	; 0xe0000004
     95c:	e282290b 	add	r2, r2, #180224	; 0x2c000
     960:	e5922000 	ldr	r2, [r2]
     964:	e3822201 	orr	r2, r2, #268435456	; 0x10000000
     968:	e5832000 	str	r2, [r3]

	//Setting AD0.4 function: Sets P0.25 with value 01 for Bits 19 and 18 (PINSEL1)
	//P0.25 -> EXT1.25 -> Pin 1
	PINSEL1 &= ~(1<<19);
     96c:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
     970:	e283390b 	add	r3, r3, #180224	; 0x2c000
     974:	e3a0224e 	mov	r2, #-536870908	; 0xe0000004
     978:	e282290b 	add	r2, r2, #180224	; 0x2c000
     97c:	e5922000 	ldr	r2, [r2]
     980:	e3c22702 	bic	r2, r2, #524288	; 0x80000
     984:	e5832000 	str	r2, [r3]
	PINSEL1 |=  (1<<18);
     988:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
     98c:	e283390b 	add	r3, r3, #180224	; 0x2c000
     990:	e3a0224e 	mov	r2, #-536870908	; 0xe0000004
     994:	e282290b 	add	r2, r2, #180224	; 0x2c000
     998:	e5922000 	ldr	r2, [r2]
     99c:	e3822701 	orr	r2, r2, #262144	; 0x40000
     9a0:	e5832000 	str	r2, [r3]

	//Setting AD0.6 function: Sets P0.4 with value 11 for Bits 9 and 8 (PINSEL0)
	//P0.4 -> EXT -> Pin
	PINSEL0 |= ((1<<8)|(1<<9));
     9a4:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
     9a8:	e283390b 	add	r3, r3, #180224	; 0x2c000
     9ac:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
     9b0:	e282290b 	add	r2, r2, #180224	; 0x2c000
     9b4:	e5922000 	ldr	r2, [r2]
     9b8:	e3822c03 	orr	r2, r2, #768	; 0x300
     9bc:	e5832000 	str	r2, [r3]

	//Setting AD0.7 function: Sets P0.5 with value 11 for Bits 11 and 10 (PINSEL0)
	//P0.5 -> EXT -> Pin
	PINSEL0 |= ((1<<12)||(1<<13));
     9c0:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
     9c4:	e283390b 	add	r3, r3, #180224	; 0x2c000
     9c8:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
     9cc:	e282290b 	add	r2, r2, #180224	; 0x2c000
     9d0:	e5922000 	ldr	r2, [r2]
     9d4:	e3822001 	orr	r2, r2, #1
     9d8:	e5832000 	str	r2, [r3]

    AD0CR = ( 0x01 << 0 ) | 	// SEL=1,select channel 0, 1 to 4 on ADC0
     9dc:	e3a0420e 	mov	r4, #-536870912	; 0xe0000000
     9e0:	e284490d 	add	r4, r4, #212992	; 0x34000
	( ( Fpclk / ADC_Clk - 1 ) << 8 ) |  // CLKDIV = Fpclk / 1000000 - 1
     9e4:	e3a007e5 	mov	r0, #60030976	; 0x3940000
     9e8:	e2400c79 	sub	r0, r0, #30976	; 0x7900
     9ec:	e51b1010 	ldr	r1, [fp, #-16]
     9f0:	eb0005dc 	bl	2168 <__aeabi_uidiv>
     9f4:	e1a03000 	mov	r3, r0
     9f8:	e2433001 	sub	r3, r3, #1
     9fc:	e1a03403 	lsl	r3, r3, #8
	( 0 << 16 ) | 		// BURST = 0, no BURST, software controlled
	( 0 << 17 ) |  		// CLKS = 0, 11 clocks/10 bits
	( 1 << 21 ) |  		// PDN = 1, normal operation
	( 0 << 22 ) |  		// TEST1:0 = 00
	( 0 << 24 ) |  		// START = 0 A/D conversion stops
     a00:	e3833602 	orr	r3, r3, #2097152	; 0x200000
     a04:	e3833001 	orr	r3, r3, #1

	//Setting AD0.7 function: Sets P0.5 with value 11 for Bits 11 and 10 (PINSEL0)
	//P0.5 -> EXT -> Pin
	PINSEL0 |= ((1<<12)||(1<<13));

    AD0CR = ( 0x01 << 0 ) | 	// SEL=1,select channel 0, 1 to 4 on ADC0
     a08:	e5843000 	str	r3, [r4]
	( 1 << 21 ) |  		// PDN = 1, normal operation
	( 0 << 22 ) |  		// TEST1:0 = 00
	( 0 << 24 ) |  		// START = 0 A/D conversion stops
	( 0 << 27 );		/* EDGE = 0 (CAP/MAT singal falling,trigger A/D
				conversion) */
    AD1CR = ( 0x01 << 0 ) | 	// SEL=1,select channel 0, 0 to 7 on ADC1
     a0c:	e3a0420e 	mov	r4, #-536870912	; 0xe0000000
     a10:	e2844806 	add	r4, r4, #393216	; 0x60000
	( ( Fpclk / ADC_Clk - 1 ) << 8 ) |  // CLKDIV = Fpclk / 1000000 - 1
     a14:	e3a007e5 	mov	r0, #60030976	; 0x3940000
     a18:	e2400c79 	sub	r0, r0, #30976	; 0x7900
     a1c:	e51b1010 	ldr	r1, [fp, #-16]
     a20:	eb0005d0 	bl	2168 <__aeabi_uidiv>
     a24:	e1a03000 	mov	r3, r0
     a28:	e2433001 	sub	r3, r3, #1
     a2c:	e1a03403 	lsl	r3, r3, #8
	( 0 << 16 ) | 		// BURST = 0, no BURST, software controlled
	( 0 << 17 ) |  		// CLKS = 0, 11 clocks/10 bits
	( 1 << 21 ) |  		// PDN = 1, normal operation
	( 0 << 22 ) |  		// TEST1:0 = 00
	( 0 << 24 ) |  		// START = 0 A/D conversion stops
     a30:	e3833602 	orr	r3, r3, #2097152	; 0x200000
     a34:	e3833001 	orr	r3, r3, #1
	( 1 << 21 ) |  		// PDN = 1, normal operation
	( 0 << 22 ) |  		// TEST1:0 = 00
	( 0 << 24 ) |  		// START = 0 A/D conversion stops
	( 0 << 27 );		/* EDGE = 0 (CAP/MAT singal falling,trigger A/D
				conversion) */
    AD1CR = ( 0x01 << 0 ) | 	// SEL=1,select channel 0, 0 to 7 on ADC1
     a38:	e5843000 	str	r3, [r4]
	( 0 << 22 ) |  		// TEST1:0 = 00
	( 0 << 24 ) |  		// START = 0 A/D conversion stops
	( 0 << 27 );		/* EDGE = 0 (CAP/MAT singal falling,trigger A/D
				conversion) */
    /* If POLLING, no need to do the following */
    return (TRUE);
     a3c:	e3a03001 	mov	r3, #1
}
     a40:	e1a00003 	mov	r0, r3
     a44:	e24bd008 	sub	sp, fp, #8
     a48:	e8bd4810 	pop	{r4, fp, lr}
     a4c:	e12fff1e 	bx	lr

00000a50 <ADC0Read>:
** parameters:			Channel number
** Returned value:		Value read, if interrupt driven, return channel #
**
*****************************************************************************/
uint32_t ADC0Read( uint8_t channelNum )
{
     a50:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
     a54:	e28db000 	add	fp, sp, #0
     a58:	e24dd014 	sub	sp, sp, #20
     a5c:	e1a03000 	mov	r3, r0
     a60:	e54b300d 	strb	r3, [fp, #-13]
#if !ADC_INTERRUPT_FLAG
    uint32_t regVal, ADC_Data;
#endif

    /* channel number is 0 through 7 */
    if ( channelNum >= ADC_NUM )
     a64:	e55b300d 	ldrb	r3, [fp, #-13]
     a68:	e3530007 	cmp	r3, #7
     a6c:	9a000001 	bls	a78 <ADC0Read+0x28>
    {
	channelNum = 0;		/* reset channel number to 0 */
     a70:	e3a03000 	mov	r3, #0
     a74:	e54b300d 	strb	r3, [fp, #-13]
    }
    AD0CR &= 0xFFFFFF00;
     a78:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
     a7c:	e283390d 	add	r3, r3, #212992	; 0x34000
     a80:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
     a84:	e282290d 	add	r2, r2, #212992	; 0x34000
     a88:	e5922000 	ldr	r2, [r2]
     a8c:	e3c220ff 	bic	r2, r2, #255	; 0xff
     a90:	e5832000 	str	r2, [r3]
    AD0CR |= (1 << 24) | (1 << channelNum);
     a94:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
     a98:	e283390d 	add	r3, r3, #212992	; 0x34000
     a9c:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
     aa0:	e282290d 	add	r2, r2, #212992	; 0x34000
     aa4:	e5921000 	ldr	r1, [r2]
     aa8:	e55b200d 	ldrb	r2, [fp, #-13]
     aac:	e3a00001 	mov	r0, #1
     ab0:	e1a02210 	lsl	r2, r0, r2
     ab4:	e1812002 	orr	r2, r1, r2
     ab8:	e3822401 	orr	r2, r2, #16777216	; 0x1000000
     abc:	e5832000 	str	r2, [r3]
     ac0:	ea000000 	b	ac8 <ADC0Read+0x78>
				/* read result of A/D conversion */
    	if ( regVal & ADC_DONE )
    	{
    		break;
    	}
    }
     ac4:	e1a00000 	nop			; (mov r0, r0)
				/* switch channel,start A/D convert */
#if !ADC_INTERRUPT_FLAG
    while ( 1 )			/* wait until end of A/D convert */
    {
    	regVal = *(volatile unsigned long *)(AD0_BASE_ADDR
			+ ADC_OFFSET + ADC_INDEX * channelNum);
     ac8:	e55b300d 	ldrb	r3, [fp, #-13]
     acc:	e283330e 	add	r3, r3, #939524096	; 0x38000000
     ad0:	e2833a0d 	add	r3, r3, #53248	; 0xd000
     ad4:	e2833004 	add	r3, r3, #4
     ad8:	e1a03103 	lsl	r3, r3, #2
    AD0CR |= (1 << 24) | (1 << channelNum);
				/* switch channel,start A/D convert */
#if !ADC_INTERRUPT_FLAG
    while ( 1 )			/* wait until end of A/D convert */
    {
    	regVal = *(volatile unsigned long *)(AD0_BASE_ADDR
     adc:	e5933000 	ldr	r3, [r3]
     ae0:	e50b3008 	str	r3, [fp, #-8]
			+ ADC_OFFSET + ADC_INDEX * channelNum);
				/* read result of A/D conversion */
    	if ( regVal & ADC_DONE )
     ae4:	e51b3008 	ldr	r3, [fp, #-8]
     ae8:	e3530000 	cmp	r3, #0
     aec:	aafffff4 	bge	ac4 <ADC0Read+0x74>
    	{
    		break;
    	}
    }

    AD0CR &= 0xF8FFFFFF;	/* stop ADC now */
     af0:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
     af4:	e283390d 	add	r3, r3, #212992	; 0x34000
     af8:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
     afc:	e282290d 	add	r2, r2, #212992	; 0x34000
     b00:	e5922000 	ldr	r2, [r2]
     b04:	e3c22407 	bic	r2, r2, #117440512	; 0x7000000
     b08:	e5832000 	str	r2, [r3]
    if ( regVal & ADC_OVERRUN )	/* save data when it's not overrun otherwise, return zero */{
     b0c:	e51b3008 	ldr	r3, [fp, #-8]
     b10:	e2033101 	and	r3, r3, #1073741824	; 0x40000000
     b14:	e3530000 	cmp	r3, #0
     b18:	0a000001 	beq	b24 <ADC0Read+0xd4>
    	return ( 0 );
     b1c:	e3a03000 	mov	r3, #0
     b20:	ea000005 	b	b3c <ADC0Read+0xec>
    }

    ADC_Data = ( regVal >> 6 ) & 0x3FF;
     b24:	e51b3008 	ldr	r3, [fp, #-8]
     b28:	e1a03323 	lsr	r3, r3, #6
     b2c:	e1a03b03 	lsl	r3, r3, #22
     b30:	e1a03b23 	lsr	r3, r3, #22
     b34:	e50b300c 	str	r3, [fp, #-12]
    return ( ADC_Data );	/* return A/D conversion value */
     b38:	e51b300c 	ldr	r3, [fp, #-12]
#else
    return ( channelNum );	/* if it's interrupt driven, the
				ADC reading is done inside the handler.
				so, return channel number */
#endif
}
     b3c:	e1a00003 	mov	r0, r3
     b40:	e28bd000 	add	sp, fp, #0
     b44:	e8bd0800 	pop	{fp}
     b48:	e12fff1e 	bx	lr

00000b4c <ADC1Read>:
** parameters:			Channel number
** Returned value:		Value read, if interrupt driven, return channel #
**
*****************************************************************************/
uint32_t ADC1Read( uint8_t channelNum )
{
     b4c:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
     b50:	e28db000 	add	fp, sp, #0
     b54:	e24dd014 	sub	sp, sp, #20
     b58:	e1a03000 	mov	r3, r0
     b5c:	e54b300d 	strb	r3, [fp, #-13]
    uint32_t regVal;
    uint32_t ADC_Data;
#endif

    /* channel number is 0 through 7 */
    if ( channelNum >= ADC_NUM )
     b60:	e55b300d 	ldrb	r3, [fp, #-13]
     b64:	e3530007 	cmp	r3, #7
     b68:	9a000001 	bls	b74 <ADC1Read+0x28>
    {
	channelNum = 0;		/* reset channel number to 0 */
     b6c:	e3a03000 	mov	r3, #0
     b70:	e54b300d 	strb	r3, [fp, #-13]
    }
    AD1CR &= 0xFFFFFF00;
     b74:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
     b78:	e2833806 	add	r3, r3, #393216	; 0x60000
     b7c:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
     b80:	e2822806 	add	r2, r2, #393216	; 0x60000
     b84:	e5922000 	ldr	r2, [r2]
     b88:	e3c220ff 	bic	r2, r2, #255	; 0xff
     b8c:	e5832000 	str	r2, [r3]
    AD1CR |= (1 << 24) | (1 << channelNum);
     b90:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
     b94:	e2833806 	add	r3, r3, #393216	; 0x60000
     b98:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
     b9c:	e2822806 	add	r2, r2, #393216	; 0x60000
     ba0:	e5921000 	ldr	r1, [r2]
     ba4:	e55b200d 	ldrb	r2, [fp, #-13]
     ba8:	e3a00001 	mov	r0, #1
     bac:	e1a02210 	lsl	r2, r0, r2
     bb0:	e1812002 	orr	r2, r1, r2
     bb4:	e3822401 	orr	r2, r2, #16777216	; 0x1000000
     bb8:	e5832000 	str	r2, [r3]
     bbc:	ea000000 	b	bc4 <ADC1Read+0x78>
				/* read result of A/D conversion */
	if ( regVal & ADC_DONE )
	{
	    break;
	}
    }
     bc0:	e1a00000 	nop			; (mov r0, r0)
				/* switch channel,start A/D convert */
#if !ADC_INTERRUPT_FLAG
    while ( 1 )			/* wait until end of A/D convert */
    {
	regVal = *(volatile unsigned long *)(AD1_BASE_ADDR
			+ ADC_OFFSET + ADC_INDEX * channelNum);
     bc4:	e55b300d 	ldrb	r3, [fp, #-13]
     bc8:	e283330e 	add	r3, r3, #939524096	; 0x38000000
     bcc:	e2833906 	add	r3, r3, #98304	; 0x18000
     bd0:	e2833004 	add	r3, r3, #4
     bd4:	e1a03103 	lsl	r3, r3, #2
    AD1CR |= (1 << 24) | (1 << channelNum);
				/* switch channel,start A/D convert */
#if !ADC_INTERRUPT_FLAG
    while ( 1 )			/* wait until end of A/D convert */
    {
	regVal = *(volatile unsigned long *)(AD1_BASE_ADDR
     bd8:	e5933000 	ldr	r3, [r3]
     bdc:	e50b3008 	str	r3, [fp, #-8]
			+ ADC_OFFSET + ADC_INDEX * channelNum);
				/* read result of A/D conversion */
	if ( regVal & ADC_DONE )
     be0:	e51b3008 	ldr	r3, [fp, #-8]
     be4:	e3530000 	cmp	r3, #0
     be8:	aafffff4 	bge	bc0 <ADC1Read+0x74>
	{
	    break;
	}
    }

    AD1CR &= 0xF8FFFFFF;	/* stop ADC now */
     bec:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
     bf0:	e2833806 	add	r3, r3, #393216	; 0x60000
     bf4:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
     bf8:	e2822806 	add	r2, r2, #393216	; 0x60000
     bfc:	e5922000 	ldr	r2, [r2]
     c00:	e3c22407 	bic	r2, r2, #117440512	; 0x7000000
     c04:	e5832000 	str	r2, [r3]
    if ( regVal & ADC_OVERRUN )	/* save data when it's not overrun
     c08:	e51b3008 	ldr	r3, [fp, #-8]
     c0c:	e2033101 	and	r3, r3, #1073741824	; 0x40000000
     c10:	e3530000 	cmp	r3, #0
     c14:	0a000001 	beq	c20 <ADC1Read+0xd4>
				otherwise, return zero */
    {
	return ( 0 );
     c18:	e3a03000 	mov	r3, #0
     c1c:	ea000005 	b	c38 <ADC1Read+0xec>
    }

    ADC_Data = ( regVal >> 6 ) & 0x3FF;
     c20:	e51b3008 	ldr	r3, [fp, #-8]
     c24:	e1a03323 	lsr	r3, r3, #6
     c28:	e1a03b03 	lsl	r3, r3, #22
     c2c:	e1a03b23 	lsr	r3, r3, #22
     c30:	e50b300c 	str	r3, [fp, #-12]
    return ( ADC_Data );	/* return A/D conversion value */
     c34:	e51b300c 	ldr	r3, [fp, #-12]
#else
    return ( channelNum );
#endif
}
     c38:	e1a00003 	mov	r0, r3
     c3c:	e28bd000 	add	sp, fp, #0
     c40:	e8bd0800 	pop	{fp}
     c44:	e12fff1e 	bx	lr

00000c48 <cpu_init>:
/*------------------------------------------------------------------------------------*/

/***************************************************************************/
/*  Função que inicializa o microcontrolador                               */
/***************************************************************************/
void cpu_init(void)  {
     c48:	e92d4800 	push	{fp, lr}
     c4c:	e28db004 	add	fp, sp, #4

    PLLCFG= cpuMHz;  // Configura o clock da CPU do ARM
     c50:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
     c54:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
     c58:	e2833084 	add	r3, r3, #132	; 0x84
     c5c:	e3a02024 	mov	r2, #36	; 0x24
     c60:	e5832000 	str	r2, [r3]

    feed();
     c64:	eb000028 	bl	d0c <feed>

    // Enabling the PLL */
    PLLCON=0x1;
     c68:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
     c6c:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
     c70:	e2833080 	add	r3, r3, #128	; 0x80
     c74:	e3a02001 	mov	r2, #1
     c78:	e5832000 	str	r2, [r3]
    feed();
     c7c:	eb000022 	bl	d0c <feed>

    // Wait for the PLL to lock to set frequency
    while(!(PLLSTAT & PLOCK)) ;
     c80:	e1a00000 	nop			; (mov r0, r0)
     c84:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
     c88:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
     c8c:	e2833088 	add	r3, r3, #136	; 0x88
     c90:	e5933000 	ldr	r3, [r3]
     c94:	e2033b01 	and	r3, r3, #1024	; 0x400
     c98:	e3530000 	cmp	r3, #0
     c9c:	0afffff8 	beq	c84 <cpu_init+0x3c>

    // Connect the PLL as the clock source
    PLLCON=0x3;
     ca0:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
     ca4:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
     ca8:	e2833080 	add	r3, r3, #128	; 0x80
     cac:	e3a02003 	mov	r2, #3
     cb0:	e5832000 	str	r2, [r3]
    feed();
     cb4:	eb000014 	bl	d0c <feed>

    // Enabling MAM and setting number of clocks used for Flash memory fetch (4 cclks in this case)
    MAMCR=0x2;
     cb8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
     cbc:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
     cc0:	e3a02002 	mov	r2, #2
     cc4:	e5832000 	str	r2, [r3]
    MAMTIM=0x4;
     cc8:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
     ccc:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
     cd0:	e3a02004 	mov	r2, #4
     cd4:	e5832000 	str	r2, [r3]

    // Configura o clock dos periféricos (pclk) de acordo com o clock do processador (cclk)
    VPBDIV=bus_freq; // Configura a frequência do barramento dos periféricos
     cd8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
     cdc:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
     ce0:	e2833c01 	add	r3, r3, #256	; 0x100
     ce4:	e3a02001 	mov	r2, #1
     ce8:	e5832000 	str	r2, [r3]

    // maps interrupt vector to flash
    MEMMAP = MEMMAP_USER_FLASH_MODE;
     cec:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
     cf0:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
     cf4:	e2833040 	add	r3, r3, #64	; 0x40
     cf8:	e3a02001 	mov	r2, #1
     cfc:	e5832000 	str	r2, [r3]
    //  VICProtection = 0;              // VIC registers can be accessed in User or
    //									  // privileged mode
    //  VICVectAddr = 0;                // Clear interrupt
    //  VICDefVectAddr = 0;             // Clear address of the default ISR

}
     d00:	e24bd004 	sub	sp, fp, #4
     d04:	e8bd4800 	pop	{fp, lr}
     d08:	e12fff1e 	bx	lr

00000d0c <feed>:
 * O microcontrolador implementa isso como forma de segurança extra
 * no caso de inadvertidamente o código alterar a configuração do PLL      */
/***************************************************************************/

void feed(void)
{
     d0c:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
     d10:	e28db000 	add	fp, sp, #0
	PLLFEED=0xAA; // olhar no datasheet
     d14:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
     d18:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
     d1c:	e283308c 	add	r3, r3, #140	; 0x8c
     d20:	e3a020aa 	mov	r2, #170	; 0xaa
     d24:	e5832000 	str	r2, [r3]
	PLLFEED=0x55;
     d28:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
     d2c:	e283397f 	add	r3, r3, #2080768	; 0x1fc000
     d30:	e283308c 	add	r3, r3, #140	; 0x8c
     d34:	e3a02055 	mov	r2, #85	; 0x55
     d38:	e5832000 	str	r2, [r3]
}
     d3c:	e28bd000 	add	sp, fp, #0
     d40:	e8bd0800 	pop	{fp}
     d44:	e12fff1e 	bx	lr

00000d48 <GPIO_Init>:
 * 	 	 Returns: Void
 * 	 Description: Sets P0.6, P0.9, P0.17, P0.19, P0.22, P0.23, P1.17, P1.19, P1.21 as GPIO
***************************************************************************************/

void GPIO_Init()
{
     d48:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
     d4c:	e28db000 	add	fp, sp, #0
	//Setting GPIO Port 0.19 function: Sets P0.19 with value 00 for Bits 7 and 6 (PINSEL1)
	//P0.19      EXT1-20		EXT1 8
	//PINSEL1 &= ~((1<<6)|(1<<7));
	//IODIR0 |= (1<<19);	//Setting P0.19 as output

	PINSEL0 &= ~((1<<13)|(1<<12)); //Setting GPIO P0.6  Function ->
     d50:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
     d54:	e283390b 	add	r3, r3, #180224	; 0x2c000
     d58:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
     d5c:	e282290b 	add	r2, r2, #180224	; 0x2c000
     d60:	e5922000 	ldr	r2, [r2]
     d64:	e3c22a03 	bic	r2, r2, #12288	; 0x3000
     d68:	e5832000 	str	r2, [r3]
	PINSEL0 &= ~((1<<19)|(1<<18)); //Setting GPIO P0.9  Function -> Input 1B (DOF1)
     d6c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
     d70:	e283390b 	add	r3, r3, #180224	; 0x2c000
     d74:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
     d78:	e282290b 	add	r2, r2, #180224	; 0x2c000
     d7c:	e5922000 	ldr	r2, [r2]
     d80:	e3c22703 	bic	r2, r2, #786432	; 0xc0000
     d84:	e5832000 	str	r2, [r3]
	PINSEL1 &= ~((1<<3) |(1<<2) ); //Setting GPIO P0.17 Function ->
     d88:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
     d8c:	e283390b 	add	r3, r3, #180224	; 0x2c000
     d90:	e3a0224e 	mov	r2, #-536870908	; 0xe0000004
     d94:	e282290b 	add	r2, r2, #180224	; 0x2c000
     d98:	e5922000 	ldr	r2, [r2]
     d9c:	e3c2200c 	bic	r2, r2, #12
     da0:	e5832000 	str	r2, [r3]
	PINSEL1 &= ~((1<<7) |(1<<6) ); //Setting GPIO P0.19 Function ->
     da4:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
     da8:	e283390b 	add	r3, r3, #180224	; 0x2c000
     dac:	e3a0224e 	mov	r2, #-536870908	; 0xe0000004
     db0:	e282290b 	add	r2, r2, #180224	; 0x2c000
     db4:	e5922000 	ldr	r2, [r2]
     db8:	e3c220c0 	bic	r2, r2, #192	; 0xc0
     dbc:	e5832000 	str	r2, [r3]
	PINSEL1 &= ~((1<<13)|(1<<12)); //Setting GPIO P0.22 Function ->
     dc0:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
     dc4:	e283390b 	add	r3, r3, #180224	; 0x2c000
     dc8:	e3a0224e 	mov	r2, #-536870908	; 0xe0000004
     dcc:	e282290b 	add	r2, r2, #180224	; 0x2c000
     dd0:	e5922000 	ldr	r2, [r2]
     dd4:	e3c22a03 	bic	r2, r2, #12288	; 0x3000
     dd8:	e5832000 	str	r2, [r3]
	PINSEL1 &= ~((1<<15)|(1<<14)); //Setting GPIO P0.23 Function ->
     ddc:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
     de0:	e283390b 	add	r3, r3, #180224	; 0x2c000
     de4:	e3a0224e 	mov	r2, #-536870908	; 0xe0000004
     de8:	e282290b 	add	r2, r2, #180224	; 0x2c000
     dec:	e5922000 	ldr	r2, [r2]
     df0:	e3c22903 	bic	r2, r2, #49152	; 0xc000
     df4:	e5832000 	str	r2, [r3]
//	PINSEL2 &= ~(1<<3);// Setting GPIO P1.25-16 Function -> Input 4, 5, 6 (DOF 4, 5, 6)

	IODIR0 |= (1<<6);  //Input 1A (DOF1)
     df8:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
     dfc:	e283390a 	add	r3, r3, #163840	; 0x28000
     e00:	e3a0228e 	mov	r2, #-536870904	; 0xe0000008
     e04:	e282290a 	add	r2, r2, #163840	; 0x28000
     e08:	e5922000 	ldr	r2, [r2]
     e0c:	e3822040 	orr	r2, r2, #64	; 0x40
     e10:	e5832000 	str	r2, [r3]
	IODIR0 |= (1<<9);  //Input 1B (DOF1)
     e14:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
     e18:	e283390a 	add	r3, r3, #163840	; 0x28000
     e1c:	e3a0228e 	mov	r2, #-536870904	; 0xe0000008
     e20:	e282290a 	add	r2, r2, #163840	; 0x28000
     e24:	e5922000 	ldr	r2, [r2]
     e28:	e3822c02 	orr	r2, r2, #512	; 0x200
     e2c:	e5832000 	str	r2, [r3]
	IODIR0 |= (1<<17); //Input 2A (DOF2)
     e30:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
     e34:	e283390a 	add	r3, r3, #163840	; 0x28000
     e38:	e3a0228e 	mov	r2, #-536870904	; 0xe0000008
     e3c:	e282290a 	add	r2, r2, #163840	; 0x28000
     e40:	e5922000 	ldr	r2, [r2]
     e44:	e3822802 	orr	r2, r2, #131072	; 0x20000
     e48:	e5832000 	str	r2, [r3]
	IODIR0 |= (1<<19); //Input 2B (DOF2)
     e4c:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
     e50:	e283390a 	add	r3, r3, #163840	; 0x28000
     e54:	e3a0228e 	mov	r2, #-536870904	; 0xe0000008
     e58:	e282290a 	add	r2, r2, #163840	; 0x28000
     e5c:	e5922000 	ldr	r2, [r2]
     e60:	e3822702 	orr	r2, r2, #524288	; 0x80000
     e64:	e5832000 	str	r2, [r3]
	IODIR0 |= (1<<22); //Input 3A (DOF3)
     e68:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
     e6c:	e283390a 	add	r3, r3, #163840	; 0x28000
     e70:	e3a0228e 	mov	r2, #-536870904	; 0xe0000008
     e74:	e282290a 	add	r2, r2, #163840	; 0x28000
     e78:	e5922000 	ldr	r2, [r2]
     e7c:	e3822501 	orr	r2, r2, #4194304	; 0x400000
     e80:	e5832000 	str	r2, [r3]
	IODIR0 |= (1<<23); //Input 3B (DOF3)
     e84:	e3a0328e 	mov	r3, #-536870904	; 0xe0000008
     e88:	e283390a 	add	r3, r3, #163840	; 0x28000
     e8c:	e3a0228e 	mov	r2, #-536870904	; 0xe0000008
     e90:	e282290a 	add	r2, r2, #163840	; 0x28000
     e94:	e5922000 	ldr	r2, [r2]
     e98:	e3822502 	orr	r2, r2, #8388608	; 0x800000
     e9c:	e5832000 	str	r2, [r3]
//	IODIR1 |= (1<<17); //Input 4 (DOF4)
//	IODIR1 |= (1<<19); //Input 6 (DOF6)
//	IODIR1 |= (1<<21); //Input 5 (DOF5)
}
     ea0:	e28bd000 	add	sp, fp, #0
     ea4:	e8bd0800 	pop	{fp}
     ea8:	e12fff1e 	bx	lr

00000eac <printchar>:

int iprintf(const char *format, ...);
int isprintf(char *out, const char *format, ...);

static void printchar(char **str, int c)
{
     eac:	e92d4800 	push	{fp, lr}
     eb0:	e28db004 	add	fp, sp, #4
     eb4:	e24dd008 	sub	sp, sp, #8
     eb8:	e50b0008 	str	r0, [fp, #-8]
     ebc:	e50b100c 	str	r1, [fp, #-12]
	if (str) {
     ec0:	e51b3008 	ldr	r3, [fp, #-8]
     ec4:	e3530000 	cmp	r3, #0
     ec8:	0a00000a 	beq	ef8 <printchar+0x4c>
		**str = c;
     ecc:	e51b3008 	ldr	r3, [fp, #-8]
     ed0:	e5933000 	ldr	r3, [r3]
     ed4:	e51b200c 	ldr	r2, [fp, #-12]
     ed8:	e20220ff 	and	r2, r2, #255	; 0xff
     edc:	e5c32000 	strb	r2, [r3]
		++(*str);
     ee0:	e51b3008 	ldr	r3, [fp, #-8]
     ee4:	e5933000 	ldr	r3, [r3]
     ee8:	e2832001 	add	r2, r3, #1
     eec:	e51b3008 	ldr	r3, [fp, #-8]
     ef0:	e5832000 	str	r2, [r3]
     ef4:	ea000003 	b	f08 <printchar+0x5c>
	}
	else
	{
		UART_putc(c);
     ef8:	e51b300c 	ldr	r3, [fp, #-12]
     efc:	e20330ff 	and	r3, r3, #255	; 0xff
     f00:	e1a00003 	mov	r0, r3
     f04:	eb00040c 	bl	1f3c <UART_putc>
	}
}
     f08:	e24bd004 	sub	sp, fp, #4
     f0c:	e8bd4800 	pop	{fp, lr}
     f10:	e12fff1e 	bx	lr

00000f14 <prints>:

#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad)
{
     f14:	e92d48f0 	push	{r4, r5, r6, r7, fp, lr}
     f18:	e28db014 	add	fp, sp, #20
     f1c:	e24dd010 	sub	sp, sp, #16
     f20:	e50b0018 	str	r0, [fp, #-24]
     f24:	e50b101c 	str	r1, [fp, #-28]
     f28:	e50b2020 	str	r2, [fp, #-32]
     f2c:	e50b3024 	str	r3, [fp, #-36]	; 0x24
	register int pc = 0, padchar = ' ';
     f30:	e3a04000 	mov	r4, #0
     f34:	e3a06020 	mov	r6, #32

	if (width > 0) {
     f38:	e51b3020 	ldr	r3, [fp, #-32]
     f3c:	e3530000 	cmp	r3, #0
     f40:	da000015 	ble	f9c <prints+0x88>
		register int len = 0;
     f44:	e3a05000 	mov	r5, #0
		register const char *ptr;
		for (ptr = string; *ptr; ++ptr) ++len;
     f48:	e51b701c 	ldr	r7, [fp, #-28]
     f4c:	ea000001 	b	f58 <prints+0x44>
     f50:	e2855001 	add	r5, r5, #1
     f54:	e2877001 	add	r7, r7, #1
     f58:	e5d73000 	ldrb	r3, [r7]
     f5c:	e3530000 	cmp	r3, #0
     f60:	1afffffa 	bne	f50 <prints+0x3c>
		if (len >= width) width = 0;
     f64:	e51b3020 	ldr	r3, [fp, #-32]
     f68:	e1550003 	cmp	r5, r3
     f6c:	ba000002 	blt	f7c <prints+0x68>
     f70:	e3a03000 	mov	r3, #0
     f74:	e50b3020 	str	r3, [fp, #-32]
     f78:	ea000002 	b	f88 <prints+0x74>
		else width -= len;
     f7c:	e51b3020 	ldr	r3, [fp, #-32]
     f80:	e0653003 	rsb	r3, r5, r3
     f84:	e50b3020 	str	r3, [fp, #-32]
		if (pad & PAD_ZERO) padchar = '0';
     f88:	e51b3024 	ldr	r3, [fp, #-36]	; 0x24
     f8c:	e2033002 	and	r3, r3, #2
     f90:	e3530000 	cmp	r3, #0
     f94:	0a000000 	beq	f9c <prints+0x88>
     f98:	e3a06030 	mov	r6, #48	; 0x30
	}
	if (!(pad & PAD_RIGHT)) {
     f9c:	e51b3024 	ldr	r3, [fp, #-36]	; 0x24
     fa0:	e2033001 	and	r3, r3, #1
     fa4:	e3530000 	cmp	r3, #0
     fa8:	1a000015 	bne	1004 <prints+0xf0>
		for ( ; width > 0; --width) {
     fac:	ea000006 	b	fcc <prints+0xb8>
			printchar (out, padchar);
     fb0:	e51b0018 	ldr	r0, [fp, #-24]
     fb4:	e1a01006 	mov	r1, r6
     fb8:	ebffffbb 	bl	eac <printchar>
			++pc;
     fbc:	e2844001 	add	r4, r4, #1
		if (len >= width) width = 0;
		else width -= len;
		if (pad & PAD_ZERO) padchar = '0';
	}
	if (!(pad & PAD_RIGHT)) {
		for ( ; width > 0; --width) {
     fc0:	e51b3020 	ldr	r3, [fp, #-32]
     fc4:	e2433001 	sub	r3, r3, #1
     fc8:	e50b3020 	str	r3, [fp, #-32]
     fcc:	e51b3020 	ldr	r3, [fp, #-32]
     fd0:	e3530000 	cmp	r3, #0
     fd4:	cafffff5 	bgt	fb0 <prints+0x9c>
			printchar (out, padchar);
			++pc;
		}
	}
	for ( ; *string ; ++string) {
     fd8:	ea00000a 	b	1008 <prints+0xf4>
		printchar (out, *string);
     fdc:	e51b301c 	ldr	r3, [fp, #-28]
     fe0:	e5d33000 	ldrb	r3, [r3]
     fe4:	e51b0018 	ldr	r0, [fp, #-24]
     fe8:	e1a01003 	mov	r1, r3
     fec:	ebffffae 	bl	eac <printchar>
		++pc;
     ff0:	e2844001 	add	r4, r4, #1
		for ( ; width > 0; --width) {
			printchar (out, padchar);
			++pc;
		}
	}
	for ( ; *string ; ++string) {
     ff4:	e51b301c 	ldr	r3, [fp, #-28]
     ff8:	e2833001 	add	r3, r3, #1
     ffc:	e50b301c 	str	r3, [fp, #-28]
    1000:	ea000000 	b	1008 <prints+0xf4>
    1004:	e1a00000 	nop			; (mov r0, r0)
    1008:	e51b301c 	ldr	r3, [fp, #-28]
    100c:	e5d33000 	ldrb	r3, [r3]
    1010:	e3530000 	cmp	r3, #0
    1014:	1afffff0 	bne	fdc <prints+0xc8>
		printchar (out, *string);
		++pc;
	}
	for ( ; width > 0; --width) {
    1018:	ea000006 	b	1038 <prints+0x124>
		printchar (out, padchar);
    101c:	e51b0018 	ldr	r0, [fp, #-24]
    1020:	e1a01006 	mov	r1, r6
    1024:	ebffffa0 	bl	eac <printchar>
		++pc;
    1028:	e2844001 	add	r4, r4, #1
	}
	for ( ; *string ; ++string) {
		printchar (out, *string);
		++pc;
	}
	for ( ; width > 0; --width) {
    102c:	e51b3020 	ldr	r3, [fp, #-32]
    1030:	e2433001 	sub	r3, r3, #1
    1034:	e50b3020 	str	r3, [fp, #-32]
    1038:	e51b3020 	ldr	r3, [fp, #-32]
    103c:	e3530000 	cmp	r3, #0
    1040:	cafffff5 	bgt	101c <prints+0x108>
		printchar (out, padchar);
		++pc;
	}

	return pc;
    1044:	e1a03004 	mov	r3, r4
}
    1048:	e1a00003 	mov	r0, r3
    104c:	e24bd014 	sub	sp, fp, #20
    1050:	e8bd48f0 	pop	{r4, r5, r6, r7, fp, lr}
    1054:	e12fff1e 	bx	lr

00001058 <printi>:

/* the following should be enough for 32 bit int */
#define PRINT_BUF_LEN 12

static int printi(char **out, int i, int b, int sg, int width, int pad, int letbase)
{
    1058:	e92d49f0 	push	{r4, r5, r6, r7, r8, fp, lr}
    105c:	e28db018 	add	fp, sp, #24
    1060:	e24dd024 	sub	sp, sp, #36	; 0x24
    1064:	e50b0030 	str	r0, [fp, #-48]	; 0x30
    1068:	e50b1034 	str	r1, [fp, #-52]	; 0x34
    106c:	e50b2038 	str	r2, [fp, #-56]	; 0x38
    1070:	e50b303c 	str	r3, [fp, #-60]	; 0x3c
	char print_buf[PRINT_BUF_LEN];
	register char *s;
	register int t, neg = 0, pc = 0;
    1074:	e3a08000 	mov	r8, #0
    1078:	e3a07000 	mov	r7, #0
	register unsigned int u = i;
    107c:	e51b5034 	ldr	r5, [fp, #-52]	; 0x34

	if (i == 0) {
    1080:	e51b3034 	ldr	r3, [fp, #-52]	; 0x34
    1084:	e3530000 	cmp	r3, #0
    1088:	1a00000b 	bne	10bc <printi+0x64>
		print_buf[0] = '0';
    108c:	e3a03030 	mov	r3, #48	; 0x30
    1090:	e54b3028 	strb	r3, [fp, #-40]	; 0x28
		print_buf[1] = '\0';
    1094:	e3a03000 	mov	r3, #0
    1098:	e54b3027 	strb	r3, [fp, #-39]	; 0x27
		return prints (out, print_buf, width, pad);
    109c:	e24b3028 	sub	r3, fp, #40	; 0x28
    10a0:	e51b0030 	ldr	r0, [fp, #-48]	; 0x30
    10a4:	e1a01003 	mov	r1, r3
    10a8:	e59b2004 	ldr	r2, [fp, #4]
    10ac:	e59b3008 	ldr	r3, [fp, #8]
    10b0:	ebffff97 	bl	f14 <prints>
    10b4:	e1a03000 	mov	r3, r0
    10b8:	ea000044 	b	11d0 <printi+0x178>
	}

	if (sg && b == 10 && i < 0) {
    10bc:	e51b303c 	ldr	r3, [fp, #-60]	; 0x3c
    10c0:	e3530000 	cmp	r3, #0
    10c4:	0a000009 	beq	10f0 <printi+0x98>
    10c8:	e51b3038 	ldr	r3, [fp, #-56]	; 0x38
    10cc:	e353000a 	cmp	r3, #10
    10d0:	1a000006 	bne	10f0 <printi+0x98>
    10d4:	e51b3034 	ldr	r3, [fp, #-52]	; 0x34
    10d8:	e3530000 	cmp	r3, #0
    10dc:	aa000003 	bge	10f0 <printi+0x98>
		neg = 1;
    10e0:	e3a08001 	mov	r8, #1
		u = -i;
    10e4:	e51b3034 	ldr	r3, [fp, #-52]	; 0x34
    10e8:	e2633000 	rsb	r3, r3, #0
    10ec:	e1a05003 	mov	r5, r3
	}

	s = print_buf + PRINT_BUF_LEN-1;
    10f0:	e24b3028 	sub	r3, fp, #40	; 0x28
    10f4:	e283400b 	add	r4, r3, #11
	*s = '\0';
    10f8:	e3a03000 	mov	r3, #0
    10fc:	e5c43000 	strb	r3, [r4]

	while (u) {
    1100:	ea000015 	b	115c <printi+0x104>
		t = u % b;
    1104:	e51b3038 	ldr	r3, [fp, #-56]	; 0x38
    1108:	e1a00005 	mov	r0, r5
    110c:	e1a01003 	mov	r1, r3
    1110:	eb000451 	bl	225c <__aeabi_uidivmod>
    1114:	e1a03001 	mov	r3, r1
    1118:	e1a06003 	mov	r6, r3
		if( t >= 10 )
    111c:	e3560009 	cmp	r6, #9
    1120:	da000002 	ble	1130 <printi+0xd8>
			t += letbase - '0' - 10;
    1124:	e59b300c 	ldr	r3, [fp, #12]
    1128:	e243303a 	sub	r3, r3, #58	; 0x3a
    112c:	e0866003 	add	r6, r6, r3
		*--s = t + '0';
    1130:	e2444001 	sub	r4, r4, #1
    1134:	e20630ff 	and	r3, r6, #255	; 0xff
    1138:	e2833030 	add	r3, r3, #48	; 0x30
    113c:	e20330ff 	and	r3, r3, #255	; 0xff
    1140:	e5c43000 	strb	r3, [r4]
		u /= b;
    1144:	e51b3038 	ldr	r3, [fp, #-56]	; 0x38
    1148:	e1a00005 	mov	r0, r5
    114c:	e1a01003 	mov	r1, r3
    1150:	eb000404 	bl	2168 <__aeabi_uidiv>
    1154:	e1a03000 	mov	r3, r0
    1158:	e1a05003 	mov	r5, r3
	}

	s = print_buf + PRINT_BUF_LEN-1;
	*s = '\0';

	while (u) {
    115c:	e3550000 	cmp	r5, #0
    1160:	1affffe7 	bne	1104 <printi+0xac>
			t += letbase - '0' - 10;
		*--s = t + '0';
		u /= b;
	}

	if (neg) {
    1164:	e3580000 	cmp	r8, #0
    1168:	0a000011 	beq	11b4 <printi+0x15c>
		if( width && (pad & PAD_ZERO) ) {
    116c:	e59b3004 	ldr	r3, [fp, #4]
    1170:	e3530000 	cmp	r3, #0
    1174:	0a00000b 	beq	11a8 <printi+0x150>
    1178:	e59b3008 	ldr	r3, [fp, #8]
    117c:	e2033002 	and	r3, r3, #2
    1180:	e3530000 	cmp	r3, #0
    1184:	0a000007 	beq	11a8 <printi+0x150>
			printchar (out, '-');
    1188:	e51b0030 	ldr	r0, [fp, #-48]	; 0x30
    118c:	e3a0102d 	mov	r1, #45	; 0x2d
    1190:	ebffff45 	bl	eac <printchar>
			++pc;
    1194:	e2877001 	add	r7, r7, #1
			--width;
    1198:	e59b3004 	ldr	r3, [fp, #4]
    119c:	e2433001 	sub	r3, r3, #1
    11a0:	e58b3004 	str	r3, [fp, #4]
    11a4:	ea000002 	b	11b4 <printi+0x15c>
		}
		else {
			*--s = '-';
    11a8:	e2444001 	sub	r4, r4, #1
    11ac:	e3a0302d 	mov	r3, #45	; 0x2d
    11b0:	e5c43000 	strb	r3, [r4]
		}
	}

	return pc + prints (out, s, width, pad);
    11b4:	e51b0030 	ldr	r0, [fp, #-48]	; 0x30
    11b8:	e1a01004 	mov	r1, r4
    11bc:	e59b2004 	ldr	r2, [fp, #4]
    11c0:	e59b3008 	ldr	r3, [fp, #8]
    11c4:	ebffff52 	bl	f14 <prints>
    11c8:	e1a03000 	mov	r3, r0
    11cc:	e0833007 	add	r3, r3, r7
}
    11d0:	e1a00003 	mov	r0, r3
    11d4:	e24bd018 	sub	sp, fp, #24
    11d8:	e8bd49f0 	pop	{r4, r5, r6, r7, r8, fp, lr}
    11dc:	e12fff1e 	bx	lr

000011e0 <print>:

static int print(char **out, const char *format, va_list args )
{
    11e0:	e92d48f0 	push	{r4, r5, r6, r7, fp, lr}
    11e4:	e28db014 	add	fp, sp, #20
    11e8:	e24dd028 	sub	sp, sp, #40	; 0x28
    11ec:	e50b0020 	str	r0, [fp, #-32]
    11f0:	e50b1024 	str	r1, [fp, #-36]	; 0x24
    11f4:	e50b2028 	str	r2, [fp, #-40]	; 0x28
	register int width, pad;
	register int pc = 0;
    11f8:	e3a04000 	mov	r4, #0
	char scr[2];

	for (; *format != 0; ++format) {
    11fc:	ea0000bd 	b	14f8 <print+0x318>
		if (*format == '%') {
    1200:	e51b3024 	ldr	r3, [fp, #-36]	; 0x24
    1204:	e5d33000 	ldrb	r3, [r3]
    1208:	e3530025 	cmp	r3, #37	; 0x25
    120c:	1a0000b0 	bne	14d4 <print+0x2f4>
			++format;
    1210:	e51b3024 	ldr	r3, [fp, #-36]	; 0x24
    1214:	e2833001 	add	r3, r3, #1
    1218:	e50b3024 	str	r3, [fp, #-36]	; 0x24
			width = pad = 0;
    121c:	e3a06000 	mov	r6, #0
    1220:	e1a05006 	mov	r5, r6
			if (*format == '\0') break;
    1224:	e51b3024 	ldr	r3, [fp, #-36]	; 0x24
    1228:	e5d33000 	ldrb	r3, [r3]
    122c:	e3530000 	cmp	r3, #0
    1230:	0a0000b5 	beq	150c <print+0x32c>
			if (*format == '%') goto out;
    1234:	e51b3024 	ldr	r3, [fp, #-36]	; 0x24
    1238:	e5d33000 	ldrb	r3, [r3]
    123c:	e3530025 	cmp	r3, #37	; 0x25
    1240:	0a0000a2 	beq	14d0 <print+0x2f0>
			if (*format == '-') {
    1244:	e51b3024 	ldr	r3, [fp, #-36]	; 0x24
    1248:	e5d33000 	ldrb	r3, [r3]
    124c:	e353002d 	cmp	r3, #45	; 0x2d
    1250:	1a000009 	bne	127c <print+0x9c>
				++format;
    1254:	e51b3024 	ldr	r3, [fp, #-36]	; 0x24
    1258:	e2833001 	add	r3, r3, #1
    125c:	e50b3024 	str	r3, [fp, #-36]	; 0x24
				pad = PAD_RIGHT;
    1260:	e3a06001 	mov	r6, #1
			}
			while (*format == '0') {
    1264:	ea000005 	b	1280 <print+0xa0>
				++format;
    1268:	e51b3024 	ldr	r3, [fp, #-36]	; 0x24
    126c:	e2833001 	add	r3, r3, #1
    1270:	e50b3024 	str	r3, [fp, #-36]	; 0x24
				pad |= PAD_ZERO;
    1274:	e3866002 	orr	r6, r6, #2
    1278:	ea000000 	b	1280 <print+0xa0>
			if (*format == '%') goto out;
			if (*format == '-') {
				++format;
				pad = PAD_RIGHT;
			}
			while (*format == '0') {
    127c:	e1a00000 	nop			; (mov r0, r0)
    1280:	e51b3024 	ldr	r3, [fp, #-36]	; 0x24
    1284:	e5d33000 	ldrb	r3, [r3]
    1288:	e3530030 	cmp	r3, #48	; 0x30
    128c:	0afffff5 	beq	1268 <print+0x88>
				++format;
				pad |= PAD_ZERO;
			}
			for ( ; *format >= '0' && *format <= '9'; ++format) {
    1290:	ea00000b 	b	12c4 <print+0xe4>
				width *= 10;
    1294:	e1a03005 	mov	r3, r5
    1298:	e1a03103 	lsl	r3, r3, #2
    129c:	e0833005 	add	r3, r3, r5
    12a0:	e1a03083 	lsl	r3, r3, #1
    12a4:	e1a05003 	mov	r5, r3
				width += *format - '0';
    12a8:	e51b3024 	ldr	r3, [fp, #-36]	; 0x24
    12ac:	e5d33000 	ldrb	r3, [r3]
    12b0:	e2433030 	sub	r3, r3, #48	; 0x30
    12b4:	e0855003 	add	r5, r5, r3
			}
			while (*format == '0') {
				++format;
				pad |= PAD_ZERO;
			}
			for ( ; *format >= '0' && *format <= '9'; ++format) {
    12b8:	e51b3024 	ldr	r3, [fp, #-36]	; 0x24
    12bc:	e2833001 	add	r3, r3, #1
    12c0:	e50b3024 	str	r3, [fp, #-36]	; 0x24
    12c4:	e51b3024 	ldr	r3, [fp, #-36]	; 0x24
    12c8:	e5d33000 	ldrb	r3, [r3]
    12cc:	e353002f 	cmp	r3, #47	; 0x2f
    12d0:	9a000003 	bls	12e4 <print+0x104>
    12d4:	e51b3024 	ldr	r3, [fp, #-36]	; 0x24
    12d8:	e5d33000 	ldrb	r3, [r3]
    12dc:	e3530039 	cmp	r3, #57	; 0x39
    12e0:	9affffeb 	bls	1294 <print+0xb4>
				width *= 10;
				width += *format - '0';
			}
			if( *format == 's' ) {
    12e4:	e51b3024 	ldr	r3, [fp, #-36]	; 0x24
    12e8:	e5d33000 	ldrb	r3, [r3]
    12ec:	e3530073 	cmp	r3, #115	; 0x73
    12f0:	1a000011 	bne	133c <print+0x15c>
				register char *s = (char *)va_arg( args, int );
    12f4:	e51b3028 	ldr	r3, [fp, #-40]	; 0x28
    12f8:	e2832004 	add	r2, r3, #4
    12fc:	e50b2028 	str	r2, [fp, #-40]	; 0x28
    1300:	e5933000 	ldr	r3, [r3]
    1304:	e1a07003 	mov	r7, r3
				pc += prints (out, s?s:"(null)", width, pad);
    1308:	e3570000 	cmp	r7, #0
    130c:	0a000001 	beq	1318 <print+0x138>
    1310:	e1a03007 	mov	r3, r7
    1314:	ea000000 	b	131c <print+0x13c>
    1318:	e59f3220 	ldr	r3, [pc, #544]	; 1540 <print+0x360>
    131c:	e51b0020 	ldr	r0, [fp, #-32]
    1320:	e1a01003 	mov	r1, r3
    1324:	e1a02005 	mov	r2, r5
    1328:	e1a03006 	mov	r3, r6
    132c:	ebfffef8 	bl	f14 <prints>
    1330:	e1a03000 	mov	r3, r0
    1334:	e0844003 	add	r4, r4, r3
				continue;
    1338:	ea00006b 	b	14ec <print+0x30c>
			}
			if( *format == 'd' ) {
    133c:	e51b3024 	ldr	r3, [fp, #-36]	; 0x24
    1340:	e5d33000 	ldrb	r3, [r3]
    1344:	e3530064 	cmp	r3, #100	; 0x64
    1348:	1a00000f 	bne	138c <print+0x1ac>
				pc += printi (out, va_arg( args, int ), 10, 1, width, pad, 'a');
    134c:	e51b3028 	ldr	r3, [fp, #-40]	; 0x28
    1350:	e2832004 	add	r2, r3, #4
    1354:	e50b2028 	str	r2, [fp, #-40]	; 0x28
    1358:	e5933000 	ldr	r3, [r3]
    135c:	e58d5000 	str	r5, [sp]
    1360:	e58d6004 	str	r6, [sp, #4]
    1364:	e3a02061 	mov	r2, #97	; 0x61
    1368:	e58d2008 	str	r2, [sp, #8]
    136c:	e51b0020 	ldr	r0, [fp, #-32]
    1370:	e1a01003 	mov	r1, r3
    1374:	e3a0200a 	mov	r2, #10
    1378:	e3a03001 	mov	r3, #1
    137c:	ebffff35 	bl	1058 <printi>
    1380:	e1a03000 	mov	r3, r0
    1384:	e0844003 	add	r4, r4, r3
				continue;
    1388:	ea000057 	b	14ec <print+0x30c>
			}
			if( *format == 'x' ) {
    138c:	e51b3024 	ldr	r3, [fp, #-36]	; 0x24
    1390:	e5d33000 	ldrb	r3, [r3]
    1394:	e3530078 	cmp	r3, #120	; 0x78
    1398:	1a00000f 	bne	13dc <print+0x1fc>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'a');
    139c:	e51b3028 	ldr	r3, [fp, #-40]	; 0x28
    13a0:	e2832004 	add	r2, r3, #4
    13a4:	e50b2028 	str	r2, [fp, #-40]	; 0x28
    13a8:	e5933000 	ldr	r3, [r3]
    13ac:	e58d5000 	str	r5, [sp]
    13b0:	e58d6004 	str	r6, [sp, #4]
    13b4:	e3a02061 	mov	r2, #97	; 0x61
    13b8:	e58d2008 	str	r2, [sp, #8]
    13bc:	e51b0020 	ldr	r0, [fp, #-32]
    13c0:	e1a01003 	mov	r1, r3
    13c4:	e3a02010 	mov	r2, #16
    13c8:	e3a03000 	mov	r3, #0
    13cc:	ebffff21 	bl	1058 <printi>
    13d0:	e1a03000 	mov	r3, r0
    13d4:	e0844003 	add	r4, r4, r3
				continue;
    13d8:	ea000043 	b	14ec <print+0x30c>
			}
			if( *format == 'X' ) {
    13dc:	e51b3024 	ldr	r3, [fp, #-36]	; 0x24
    13e0:	e5d33000 	ldrb	r3, [r3]
    13e4:	e3530058 	cmp	r3, #88	; 0x58
    13e8:	1a00000f 	bne	142c <print+0x24c>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'A');
    13ec:	e51b3028 	ldr	r3, [fp, #-40]	; 0x28
    13f0:	e2832004 	add	r2, r3, #4
    13f4:	e50b2028 	str	r2, [fp, #-40]	; 0x28
    13f8:	e5933000 	ldr	r3, [r3]
    13fc:	e58d5000 	str	r5, [sp]
    1400:	e58d6004 	str	r6, [sp, #4]
    1404:	e3a02041 	mov	r2, #65	; 0x41
    1408:	e58d2008 	str	r2, [sp, #8]
    140c:	e51b0020 	ldr	r0, [fp, #-32]
    1410:	e1a01003 	mov	r1, r3
    1414:	e3a02010 	mov	r2, #16
    1418:	e3a03000 	mov	r3, #0
    141c:	ebffff0d 	bl	1058 <printi>
    1420:	e1a03000 	mov	r3, r0
    1424:	e0844003 	add	r4, r4, r3
				continue;
    1428:	ea00002f 	b	14ec <print+0x30c>
			}
			if( *format == 'u' ) {
    142c:	e51b3024 	ldr	r3, [fp, #-36]	; 0x24
    1430:	e5d33000 	ldrb	r3, [r3]
    1434:	e3530075 	cmp	r3, #117	; 0x75
    1438:	1a00000f 	bne	147c <print+0x29c>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
    143c:	e51b3028 	ldr	r3, [fp, #-40]	; 0x28
    1440:	e2832004 	add	r2, r3, #4
    1444:	e50b2028 	str	r2, [fp, #-40]	; 0x28
    1448:	e5933000 	ldr	r3, [r3]
    144c:	e58d5000 	str	r5, [sp]
    1450:	e58d6004 	str	r6, [sp, #4]
    1454:	e3a02061 	mov	r2, #97	; 0x61
    1458:	e58d2008 	str	r2, [sp, #8]
    145c:	e51b0020 	ldr	r0, [fp, #-32]
    1460:	e1a01003 	mov	r1, r3
    1464:	e3a0200a 	mov	r2, #10
    1468:	e3a03000 	mov	r3, #0
    146c:	ebfffef9 	bl	1058 <printi>
    1470:	e1a03000 	mov	r3, r0
    1474:	e0844003 	add	r4, r4, r3
				continue;
    1478:	ea00001b 	b	14ec <print+0x30c>
			}
			if( *format == 'c' ) {
    147c:	e51b3024 	ldr	r3, [fp, #-36]	; 0x24
    1480:	e5d33000 	ldrb	r3, [r3]
    1484:	e3530063 	cmp	r3, #99	; 0x63
    1488:	1a000017 	bne	14ec <print+0x30c>
				/* char are converted to int then pushed on the stack */
				scr[0] = (char)va_arg( args, int );
    148c:	e51b3028 	ldr	r3, [fp, #-40]	; 0x28
    1490:	e2832004 	add	r2, r3, #4
    1494:	e50b2028 	str	r2, [fp, #-40]	; 0x28
    1498:	e5933000 	ldr	r3, [r3]
    149c:	e20330ff 	and	r3, r3, #255	; 0xff
    14a0:	e54b3018 	strb	r3, [fp, #-24]
				scr[1] = '\0';
    14a4:	e3a03000 	mov	r3, #0
    14a8:	e54b3017 	strb	r3, [fp, #-23]
				pc += prints (out, scr, width, pad);
    14ac:	e24b3018 	sub	r3, fp, #24
    14b0:	e51b0020 	ldr	r0, [fp, #-32]
    14b4:	e1a01003 	mov	r1, r3
    14b8:	e1a02005 	mov	r2, r5
    14bc:	e1a03006 	mov	r3, r6
    14c0:	ebfffe93 	bl	f14 <prints>
    14c4:	e1a03000 	mov	r3, r0
    14c8:	e0844003 	add	r4, r4, r3
				continue;
    14cc:	ea000006 	b	14ec <print+0x30c>
	for (; *format != 0; ++format) {
		if (*format == '%') {
			++format;
			width = pad = 0;
			if (*format == '\0') break;
			if (*format == '%') goto out;
    14d0:	e1a00000 	nop			; (mov r0, r0)
				continue;
			}
		}
		else {
		out:
			printchar (out, *format);
    14d4:	e51b3024 	ldr	r3, [fp, #-36]	; 0x24
    14d8:	e5d33000 	ldrb	r3, [r3]
    14dc:	e51b0020 	ldr	r0, [fp, #-32]
    14e0:	e1a01003 	mov	r1, r3
    14e4:	ebfffe70 	bl	eac <printchar>
			++pc;
    14e8:	e2844001 	add	r4, r4, #1
{
	register int width, pad;
	register int pc = 0;
	char scr[2];

	for (; *format != 0; ++format) {
    14ec:	e51b3024 	ldr	r3, [fp, #-36]	; 0x24
    14f0:	e2833001 	add	r3, r3, #1
    14f4:	e50b3024 	str	r3, [fp, #-36]	; 0x24
    14f8:	e51b3024 	ldr	r3, [fp, #-36]	; 0x24
    14fc:	e5d33000 	ldrb	r3, [r3]
    1500:	e3530000 	cmp	r3, #0
    1504:	1affff3d 	bne	1200 <print+0x20>
    1508:	ea000000 	b	1510 <print+0x330>
		if (*format == '%') {
			++format;
			width = pad = 0;
			if (*format == '\0') break;
    150c:	e1a00000 	nop			; (mov r0, r0)
		out:
			printchar (out, *format);
			++pc;
		}
	}
	if (out) **out = '\0';
    1510:	e51b3020 	ldr	r3, [fp, #-32]
    1514:	e3530000 	cmp	r3, #0
    1518:	0a000003 	beq	152c <print+0x34c>
    151c:	e51b3020 	ldr	r3, [fp, #-32]
    1520:	e5933000 	ldr	r3, [r3]
    1524:	e3a02000 	mov	r2, #0
    1528:	e5c32000 	strb	r2, [r3]
	va_end( args );
	return pc;
    152c:	e1a03004 	mov	r3, r4
}
    1530:	e1a00003 	mov	r0, r3
    1534:	e24bd014 	sub	sp, fp, #20
    1538:	e8bd48f0 	pop	{r4, r5, r6, r7, fp, lr}
    153c:	e12fff1e 	bx	lr
    1540:	000024c0 	.word	0x000024c0

00001544 <iprintf>:

int iprintf(const char *format, ...)
{
    1544:	e92d000f 	push	{r0, r1, r2, r3}
    1548:	e92d4800 	push	{fp, lr}
    154c:	e28db004 	add	fp, sp, #4
    1550:	e24dd008 	sub	sp, sp, #8
        va_list args;

        va_start( args, format );
    1554:	e28b3008 	add	r3, fp, #8
    1558:	e50b3008 	str	r3, [fp, #-8]
        return print( 0, format, args );
    155c:	e3a00000 	mov	r0, #0
    1560:	e59b1004 	ldr	r1, [fp, #4]
    1564:	e51b2008 	ldr	r2, [fp, #-8]
    1568:	ebffff1c 	bl	11e0 <print>
    156c:	e1a03000 	mov	r3, r0
}
    1570:	e1a00003 	mov	r0, r3
    1574:	e24bd004 	sub	sp, fp, #4
    1578:	e8bd4800 	pop	{fp, lr}
    157c:	e28dd010 	add	sp, sp, #16
    1580:	e12fff1e 	bx	lr

00001584 <isprintf>:

int isprintf(char *out, const char *format, ...)
{
    1584:	e92d000e 	push	{r1, r2, r3}
    1588:	e92d4800 	push	{fp, lr}
    158c:	e28db004 	add	fp, sp, #4
    1590:	e24dd014 	sub	sp, sp, #20
    1594:	e50b0014 	str	r0, [fp, #-20]
        va_list args;

        va_start( args, format );
    1598:	e28b3008 	add	r3, fp, #8
    159c:	e50b300c 	str	r3, [fp, #-12]
        return print( &out, format, args );
    15a0:	e24b3014 	sub	r3, fp, #20
    15a4:	e1a00003 	mov	r0, r3
    15a8:	e59b1004 	ldr	r1, [fp, #4]
    15ac:	e51b200c 	ldr	r2, [fp, #-12]
    15b0:	ebffff0a 	bl	11e0 <print>
    15b4:	e1a03000 	mov	r3, r0
}
    15b8:	e1a00003 	mov	r0, r3
    15bc:	e24bd004 	sub	sp, fp, #4
    15c0:	e8bd4800 	pop	{fp, lr}
    15c4:	e28dd00c 	add	sp, sp, #12
    15c8:	e12fff1e 	bx	lr

000015cc <PWM_Init>:

#define PWMFREQUENCY 25000
#define CALCPWM (60000000/PWMFREQUENCY)

void PWM_Init()
{
    15cc:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
    15d0:	e28db000 	add	fp, sp, #0
	//Setting PWM2 function: Sets P0.7 with value 10 for Bits 15 and 14 (PINSEL0)
	//P0.7 -> EXT1-8 -> Pin 20
	PINSEL0 &= ~(3 << 14);
    15d4:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    15d8:	e283390b 	add	r3, r3, #180224	; 0x2c000
    15dc:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    15e0:	e282290b 	add	r2, r2, #180224	; 0x2c000
    15e4:	e5922000 	ldr	r2, [r2]
    15e8:	e3c22903 	bic	r2, r2, #49152	; 0xc000
    15ec:	e5832000 	str	r2, [r3]
	PINSEL0 |= (1 << 15);
    15f0:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    15f4:	e283390b 	add	r3, r3, #180224	; 0x2c000
    15f8:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    15fc:	e282290b 	add	r2, r2, #180224	; 0x2c000
    1600:	e5922000 	ldr	r2, [r2]
    1604:	e3822902 	orr	r2, r2, #32768	; 0x8000
    1608:	e5832000 	str	r2, [r3]

	//Setting PWM4 function: Sets P0.8 with value 10 for Bits 17 and 16 (PINSEL0)
	//P0.8 -> EXT1-9 -> Pin 17
	PINSEL0 &= ~(3 << 16);
    160c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    1610:	e283390b 	add	r3, r3, #180224	; 0x2c000
    1614:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    1618:	e282290b 	add	r2, r2, #180224	; 0x2c000
    161c:	e5922000 	ldr	r2, [r2]
    1620:	e3c22803 	bic	r2, r2, #196608	; 0x30000
    1624:	e5832000 	str	r2, [r3]
	PINSEL0 |= (1 << 17);
    1628:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    162c:	e283390b 	add	r3, r3, #180224	; 0x2c000
    1630:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    1634:	e282290b 	add	r2, r2, #180224	; 0x2c000
    1638:	e5922000 	ldr	r2, [r2]
    163c:	e3822802 	orr	r2, r2, #131072	; 0x20000
    1640:	e5832000 	str	r2, [r3]

	//Setting PWM5 function: Sets P0.21 with value 01 for Bits 11 and 10 (PINSEL1)
	//P0.21 -> EXT1-22 -> Pin 6
	PINSEL1 &= ~(3 << 11);
    1644:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    1648:	e283390b 	add	r3, r3, #180224	; 0x2c000
    164c:	e3a0224e 	mov	r2, #-536870908	; 0xe0000004
    1650:	e282290b 	add	r2, r2, #180224	; 0x2c000
    1654:	e5922000 	ldr	r2, [r2]
    1658:	e3c22b06 	bic	r2, r2, #6144	; 0x1800
    165c:	e5832000 	str	r2, [r3]
	PINSEL1 |= (1 << 10);
    1660:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    1664:	e283390b 	add	r3, r3, #180224	; 0x2c000
    1668:	e3a0224e 	mov	r2, #-536870908	; 0xe0000004
    166c:	e282290b 	add	r2, r2, #180224	; 0x2c000
    1670:	e5922000 	ldr	r2, [r2]
    1674:	e3822b01 	orr	r2, r2, #1024	; 0x400
    1678:	e5832000 	str	r2, [r3]

	//PWM Timer Control Register. The PWMTCR is used to control the Timer
	//Counter functions. The Timer Counter can be disabled or reset through
	//the PWMTCR.
	PWMTCR = 0x02; // reset PWM
    167c:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    1680:	e2833905 	add	r3, r3, #81920	; 0x14000
    1684:	e3a02002 	mov	r2, #2
    1688:	e5832000 	str	r2, [r3]

	//PWMMR0 = 60000000/PWMFREQUENCY;
	PWMMR0 = CALCPWM;
    168c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    1690:	e2833905 	add	r3, r3, #81920	; 0x14000
    1694:	e2833018 	add	r3, r3, #24
    1698:	e3a02e96 	mov	r2, #2400	; 0x960
    169c:	e5832000 	str	r2, [r3]

	//PWM Prescale Register. The PWMTC is incremented every PWMPR+1
	//cycles of PCLK.
	PWMPR = 0; // Prescale unable
    16a0:	e3a032ce 	mov	r3, #-536870900	; 0xe000000c
    16a4:	e2833905 	add	r3, r3, #81920	; 0x14000
    16a8:	e3a02000 	mov	r2, #0
    16ac:	e5832000 	str	r2, [r3]

	//PWM Control Register. Enables PWM outputs and selects PWM channel
	//types as either single edge or double edge controlled.
	PWMPCR &= ~((1 << 2) | (1 << 4) | (1 << 5));
    16b0:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    16b4:	e2833905 	add	r3, r3, #81920	; 0x14000
    16b8:	e283304c 	add	r3, r3, #76	; 0x4c
    16bc:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    16c0:	e2822905 	add	r2, r2, #81920	; 0x14000
    16c4:	e282204c 	add	r2, r2, #76	; 0x4c
    16c8:	e5922000 	ldr	r2, [r2]
    16cc:	e3c22034 	bic	r2, r2, #52	; 0x34
    16d0:	e5832000 	str	r2, [r3]
	PWMPCR |= ((1 << 13) | (1 << 12) | (1 << 10)); // Sets PWM 2,4,5 as single edge output
    16d4:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    16d8:	e2833905 	add	r3, r3, #81920	; 0x14000
    16dc:	e283304c 	add	r3, r3, #76	; 0x4c
    16e0:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    16e4:	e2822905 	add	r2, r2, #81920	; 0x14000
    16e8:	e282204c 	add	r2, r2, #76	; 0x4c
    16ec:	e5922000 	ldr	r2, [r2]
    16f0:	e3822b0d 	orr	r2, r2, #13312	; 0x3400
    16f4:	e5832000 	str	r2, [r3]
	//PWMPCR = 0x0000200; 	// ativa PWM1 como saída para PWM de borda simples

	//PWM Timer Control Register. The PWMTCR is used to control the Timer
	//Counter functions. The Timer Counter can be disabled or reset through
	//the PWMTCR.
	PWMTCR = 00001001; // Counter and PWM enabled
    16f8:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    16fc:	e2833905 	add	r3, r3, #81920	; 0x14000
    1700:	e3a02c02 	mov	r2, #512	; 0x200
    1704:	e2822001 	add	r2, r2, #1
    1708:	e5832000 	str	r2, [r3]

	//The PWM Match Control Register is used to control what operations are performed when
	//one of the PWM Match Registers matches the PWM Timer Counter.
	PWMMCR = 0x0000003;
    170c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    1710:	e2833905 	add	r3, r3, #81920	; 0x14000
    1714:	e2833014 	add	r3, r3, #20
    1718:	e3a02003 	mov	r2, #3
    171c:	e5832000 	str	r2, [r3]

//	setDutyCycle(2, 100);
//	setDutyCycle(4, 300);
//	setDutyCycle(5, 700);

	PWMMCR = 0x0000003;  // reset on Match 0
    1720:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    1724:	e2833905 	add	r3, r3, #81920	; 0x14000
    1728:	e2833014 	add	r3, r3, #20
    172c:	e3a02003 	mov	r2, #3
    1730:	e5832000 	str	r2, [r3]
}
    1734:	e28bd000 	add	sp, fp, #0
    1738:	e8bd0800 	pop	{fp}
    173c:	e12fff1e 	bx	lr

00001740 <setDutyCycle>:

void setDutyCycle(unsigned int pwmchannel, unsigned int dutyccycle)
{
    1740:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
    1744:	e28db000 	add	fp, sp, #0
    1748:	e24dd00c 	sub	sp, sp, #12
    174c:	e50b0008 	str	r0, [fp, #-8]
    1750:	e50b100c 	str	r1, [fp, #-12]
	     if(pwmchannel == 1){PWMMR1 = (dutyccycle  * CALCPWM)/1023;}
    1754:	e51b3008 	ldr	r3, [fp, #-8]
    1758:	e3530001 	cmp	r3, #1
    175c:	1a000014 	bne	17b4 <setDutyCycle+0x74>
    1760:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    1764:	e2822905 	add	r2, r2, #81920	; 0x14000
    1768:	e282201c 	add	r2, r2, #28
    176c:	e51b100c 	ldr	r1, [fp, #-12]
    1770:	e1a03001 	mov	r3, r1
    1774:	e1a03103 	lsl	r3, r3, #2
    1778:	e0833001 	add	r3, r3, r1
    177c:	e1a01203 	lsl	r1, r3, #4
    1780:	e0631001 	rsb	r1, r3, r1
    1784:	e1a03281 	lsl	r3, r1, #5
    1788:	e1a01003 	mov	r1, r3
    178c:	e3a03501 	mov	r3, #4194304	; 0x400000
    1790:	e2833a01 	add	r3, r3, #4096	; 0x1000
    1794:	e2833005 	add	r3, r3, #5
    1798:	e0830391 	umull	r0, r3, r1, r3
    179c:	e0631001 	rsb	r1, r3, r1
    17a0:	e1a010a1 	lsr	r1, r1, #1
    17a4:	e0833001 	add	r3, r3, r1
    17a8:	e1a034a3 	lsr	r3, r3, #9
    17ac:	e5823000 	str	r3, [r2]
    17b0:	ea000076 	b	1990 <setDutyCycle+0x250>
	else if(pwmchannel == 2){PWMMR2 = (dutyccycle * CALCPWM)/1023;}
    17b4:	e51b3008 	ldr	r3, [fp, #-8]
    17b8:	e3530002 	cmp	r3, #2
    17bc:	1a000014 	bne	1814 <setDutyCycle+0xd4>
    17c0:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    17c4:	e2822905 	add	r2, r2, #81920	; 0x14000
    17c8:	e2822020 	add	r2, r2, #32
    17cc:	e51b100c 	ldr	r1, [fp, #-12]
    17d0:	e1a03001 	mov	r3, r1
    17d4:	e1a03103 	lsl	r3, r3, #2
    17d8:	e0833001 	add	r3, r3, r1
    17dc:	e1a01203 	lsl	r1, r3, #4
    17e0:	e0631001 	rsb	r1, r3, r1
    17e4:	e1a03281 	lsl	r3, r1, #5
    17e8:	e1a01003 	mov	r1, r3
    17ec:	e3a03501 	mov	r3, #4194304	; 0x400000
    17f0:	e2833a01 	add	r3, r3, #4096	; 0x1000
    17f4:	e2833005 	add	r3, r3, #5
    17f8:	e0830391 	umull	r0, r3, r1, r3
    17fc:	e0631001 	rsb	r1, r3, r1
    1800:	e1a010a1 	lsr	r1, r1, #1
    1804:	e0833001 	add	r3, r3, r1
    1808:	e1a034a3 	lsr	r3, r3, #9
    180c:	e5823000 	str	r3, [r2]
    1810:	ea00005e 	b	1990 <setDutyCycle+0x250>
	else if(pwmchannel == 3){PWMMR3 = (dutyccycle  * CALCPWM)/1023;}
    1814:	e51b3008 	ldr	r3, [fp, #-8]
    1818:	e3530003 	cmp	r3, #3
    181c:	1a000014 	bne	1874 <setDutyCycle+0x134>
    1820:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    1824:	e2822905 	add	r2, r2, #81920	; 0x14000
    1828:	e2822024 	add	r2, r2, #36	; 0x24
    182c:	e51b100c 	ldr	r1, [fp, #-12]
    1830:	e1a03001 	mov	r3, r1
    1834:	e1a03103 	lsl	r3, r3, #2
    1838:	e0833001 	add	r3, r3, r1
    183c:	e1a01203 	lsl	r1, r3, #4
    1840:	e0631001 	rsb	r1, r3, r1
    1844:	e1a03281 	lsl	r3, r1, #5
    1848:	e1a01003 	mov	r1, r3
    184c:	e3a03501 	mov	r3, #4194304	; 0x400000
    1850:	e2833a01 	add	r3, r3, #4096	; 0x1000
    1854:	e2833005 	add	r3, r3, #5
    1858:	e0830391 	umull	r0, r3, r1, r3
    185c:	e0631001 	rsb	r1, r3, r1
    1860:	e1a010a1 	lsr	r1, r1, #1
    1864:	e0833001 	add	r3, r3, r1
    1868:	e1a034a3 	lsr	r3, r3, #9
    186c:	e5823000 	str	r3, [r2]
    1870:	ea000046 	b	1990 <setDutyCycle+0x250>
	else if(pwmchannel == 4){PWMMR4 = (dutyccycle  * CALCPWM)/1023;}
    1874:	e51b3008 	ldr	r3, [fp, #-8]
    1878:	e3530004 	cmp	r3, #4
    187c:	1a000014 	bne	18d4 <setDutyCycle+0x194>
    1880:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    1884:	e2822905 	add	r2, r2, #81920	; 0x14000
    1888:	e2822040 	add	r2, r2, #64	; 0x40
    188c:	e51b100c 	ldr	r1, [fp, #-12]
    1890:	e1a03001 	mov	r3, r1
    1894:	e1a03103 	lsl	r3, r3, #2
    1898:	e0833001 	add	r3, r3, r1
    189c:	e1a01203 	lsl	r1, r3, #4
    18a0:	e0631001 	rsb	r1, r3, r1
    18a4:	e1a03281 	lsl	r3, r1, #5
    18a8:	e1a01003 	mov	r1, r3
    18ac:	e3a03501 	mov	r3, #4194304	; 0x400000
    18b0:	e2833a01 	add	r3, r3, #4096	; 0x1000
    18b4:	e2833005 	add	r3, r3, #5
    18b8:	e0830391 	umull	r0, r3, r1, r3
    18bc:	e0631001 	rsb	r1, r3, r1
    18c0:	e1a010a1 	lsr	r1, r1, #1
    18c4:	e0833001 	add	r3, r3, r1
    18c8:	e1a034a3 	lsr	r3, r3, #9
    18cc:	e5823000 	str	r3, [r2]
    18d0:	ea00002e 	b	1990 <setDutyCycle+0x250>
	else if(pwmchannel == 5){PWMMR5 = (dutyccycle  * CALCPWM)/1023;}
    18d4:	e51b3008 	ldr	r3, [fp, #-8]
    18d8:	e3530005 	cmp	r3, #5
    18dc:	1a000014 	bne	1934 <setDutyCycle+0x1f4>
    18e0:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    18e4:	e2822905 	add	r2, r2, #81920	; 0x14000
    18e8:	e2822044 	add	r2, r2, #68	; 0x44
    18ec:	e51b100c 	ldr	r1, [fp, #-12]
    18f0:	e1a03001 	mov	r3, r1
    18f4:	e1a03103 	lsl	r3, r3, #2
    18f8:	e0833001 	add	r3, r3, r1
    18fc:	e1a01203 	lsl	r1, r3, #4
    1900:	e0631001 	rsb	r1, r3, r1
    1904:	e1a03281 	lsl	r3, r1, #5
    1908:	e1a01003 	mov	r1, r3
    190c:	e3a03501 	mov	r3, #4194304	; 0x400000
    1910:	e2833a01 	add	r3, r3, #4096	; 0x1000
    1914:	e2833005 	add	r3, r3, #5
    1918:	e0830391 	umull	r0, r3, r1, r3
    191c:	e0631001 	rsb	r1, r3, r1
    1920:	e1a010a1 	lsr	r1, r1, #1
    1924:	e0833001 	add	r3, r3, r1
    1928:	e1a034a3 	lsr	r3, r3, #9
    192c:	e5823000 	str	r3, [r2]
    1930:	ea000016 	b	1990 <setDutyCycle+0x250>
	else if(pwmchannel == 6){PWMMR6 = (dutyccycle  * CALCPWM)/1023;}
    1934:	e51b3008 	ldr	r3, [fp, #-8]
    1938:	e3530006 	cmp	r3, #6
    193c:	1a000013 	bne	1990 <setDutyCycle+0x250>
    1940:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    1944:	e2822905 	add	r2, r2, #81920	; 0x14000
    1948:	e2822048 	add	r2, r2, #72	; 0x48
    194c:	e51b100c 	ldr	r1, [fp, #-12]
    1950:	e1a03001 	mov	r3, r1
    1954:	e1a03103 	lsl	r3, r3, #2
    1958:	e0833001 	add	r3, r3, r1
    195c:	e1a01203 	lsl	r1, r3, #4
    1960:	e0631001 	rsb	r1, r3, r1
    1964:	e1a03281 	lsl	r3, r1, #5
    1968:	e1a01003 	mov	r1, r3
    196c:	e3a03501 	mov	r3, #4194304	; 0x400000
    1970:	e2833a01 	add	r3, r3, #4096	; 0x1000
    1974:	e2833005 	add	r3, r3, #5
    1978:	e0830391 	umull	r0, r3, r1, r3
    197c:	e0631001 	rsb	r1, r3, r1
    1980:	e1a010a1 	lsr	r1, r1, #1
    1984:	e0833001 	add	r3, r3, r1
    1988:	e1a034a3 	lsr	r3, r3, #9
    198c:	e5823000 	str	r3, [r2]
}
    1990:	e28bd000 	add	sp, fp, #0
    1994:	e8bd0800 	pop	{fp}
    1998:	e12fff1e 	bx	lr

0000199c <setDOF1_PWM>:
	else if(pwmchannel == 5){PWMMR5 = (600000/PWMFREQUENCY) * dutyccycle;}
	else if(pwmchannel == 6){PWMMR6 = (600000/PWMFREQUENCY) * dutyccycle;}
}*/

void setDOF1_PWM(unsigned int frequency)
{
    199c:	e92d4810 	push	{r4, fp, lr}
    19a0:	e28db008 	add	fp, sp, #8
    19a4:	e24dd00c 	sub	sp, sp, #12
    19a8:	e50b0010 	str	r0, [fp, #-16]
	//Configuration for PWM 2 operation
	PINSEL0 &= ~(3 << 14);
    19ac:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    19b0:	e283390b 	add	r3, r3, #180224	; 0x2c000
    19b4:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    19b8:	e282290b 	add	r2, r2, #180224	; 0x2c000
    19bc:	e5922000 	ldr	r2, [r2]
    19c0:	e3c22903 	bic	r2, r2, #49152	; 0xc000
    19c4:	e5832000 	str	r2, [r3]
	PINSEL0 |= (1 << 15);;
    19c8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    19cc:	e283390b 	add	r3, r3, #180224	; 0x2c000
    19d0:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    19d4:	e282290b 	add	r2, r2, #180224	; 0x2c000
    19d8:	e5922000 	ldr	r2, [r2]
    19dc:	e3822902 	orr	r2, r2, #32768	; 0x8000
    19e0:	e5832000 	str	r2, [r3]
	PWMTCR = 0x02;
    19e4:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    19e8:	e2833905 	add	r3, r3, #81920	; 0x14000
    19ec:	e3a02002 	mov	r2, #2
    19f0:	e5832000 	str	r2, [r3]
	PWMMR0 = 60000000/frequency;
    19f4:	e3a0420e 	mov	r4, #-536870912	; 0xe0000000
    19f8:	e2844905 	add	r4, r4, #81920	; 0x14000
    19fc:	e2844018 	add	r4, r4, #24
    1a00:	e3a007e5 	mov	r0, #60030976	; 0x3940000
    1a04:	e2400c79 	sub	r0, r0, #30976	; 0x7900
    1a08:	e51b1010 	ldr	r1, [fp, #-16]
    1a0c:	eb0001d5 	bl	2168 <__aeabi_uidiv>
    1a10:	e1a03000 	mov	r3, r0
    1a14:	e5843000 	str	r3, [r4]
	PWMPR = 0;
    1a18:	e3a032ce 	mov	r3, #-536870900	; 0xe000000c
    1a1c:	e2833905 	add	r3, r3, #81920	; 0x14000
    1a20:	e3a02000 	mov	r2, #0
    1a24:	e5832000 	str	r2, [r3]
	PWMPCR &= ~((1 << 2) | (1 << 4) | (1 << 5));
    1a28:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    1a2c:	e2833905 	add	r3, r3, #81920	; 0x14000
    1a30:	e283304c 	add	r3, r3, #76	; 0x4c
    1a34:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    1a38:	e2822905 	add	r2, r2, #81920	; 0x14000
    1a3c:	e282204c 	add	r2, r2, #76	; 0x4c
    1a40:	e5922000 	ldr	r2, [r2]
    1a44:	e3c22034 	bic	r2, r2, #52	; 0x34
    1a48:	e5832000 	str	r2, [r3]
	PWMPCR |= ((1 << 13) | (1 << 12) | (1 << 10)); // Sets PWM 2,4,5 as single edge output
    1a4c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    1a50:	e2833905 	add	r3, r3, #81920	; 0x14000
    1a54:	e283304c 	add	r3, r3, #76	; 0x4c
    1a58:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    1a5c:	e2822905 	add	r2, r2, #81920	; 0x14000
    1a60:	e282204c 	add	r2, r2, #76	; 0x4c
    1a64:	e5922000 	ldr	r2, [r2]
    1a68:	e3822b0d 	orr	r2, r2, #13312	; 0x3400
    1a6c:	e5832000 	str	r2, [r3]
	PWMTCR = 00001001;
    1a70:	e3a0324e 	mov	r3, #-536870908	; 0xe0000004
    1a74:	e2833905 	add	r3, r3, #81920	; 0x14000
    1a78:	e3a02c02 	mov	r2, #512	; 0x200
    1a7c:	e2822001 	add	r2, r2, #1
    1a80:	e5832000 	str	r2, [r3]
	PWMMCR = 0x0000003;
    1a84:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    1a88:	e2833905 	add	r3, r3, #81920	; 0x14000
    1a8c:	e2833014 	add	r3, r3, #20
    1a90:	e3a02003 	mov	r2, #3
    1a94:	e5832000 	str	r2, [r3]
}
    1a98:	e24bd008 	sub	sp, fp, #8
    1a9c:	e8bd4810 	pop	{r4, fp, lr}
    1aa0:	e12fff1e 	bx	lr

00001aa4 <setDOF1_DutyCycle>:

void setDOF1_DutyCycle(unsigned int dutycycle){
    1aa4:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
    1aa8:	e28db000 	add	fp, sp, #0
    1aac:	e24dd00c 	sub	sp, sp, #12
    1ab0:	e50b0008 	str	r0, [fp, #-8]
	//Set PWM Duty Cycle for PWM 2
	PWMMR2 = 600 * dutycycle;
    1ab4:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    1ab8:	e2822905 	add	r2, r2, #81920	; 0x14000
    1abc:	e2822020 	add	r2, r2, #32
    1ac0:	e51b1008 	ldr	r1, [fp, #-8]
    1ac4:	e1a03001 	mov	r3, r1
    1ac8:	e1a03103 	lsl	r3, r3, #2
    1acc:	e0833001 	add	r3, r3, r1
    1ad0:	e1a01203 	lsl	r1, r3, #4
    1ad4:	e0631001 	rsb	r1, r3, r1
    1ad8:	e1a03181 	lsl	r3, r1, #3
    1adc:	e5823000 	str	r3, [r2]
}
    1ae0:	e28bd000 	add	sp, fp, #0
    1ae4:	e8bd0800 	pop	{fp}
    1ae8:	e12fff1e 	bx	lr

00001aec <T0isr>:
 *	  Parameters: None
 * 		 Returns: None
 * 	 Description:
***************************************************************************************/
void T0isr(void)
{
    1aec:	e24ee004 	sub	lr, lr, #4
    1af0:	e92d581f 	push	{r0, r1, r2, r3, r4, fp, ip, lr}
    1af4:	e28db01c 	add	fp, sp, #28
	if(mptrfunc != NULL)
    1af8:	e59f304c 	ldr	r3, [pc, #76]	; 1b4c <T0isr+0x60>
    1afc:	e5933000 	ldr	r3, [r3]
    1b00:	e3530000 	cmp	r3, #0
    1b04:	0a000003 	beq	1b18 <T0isr+0x2c>
	{
		mptrfunc();
    1b08:	e59f303c 	ldr	r3, [pc, #60]	; 1b4c <T0isr+0x60>
    1b0c:	e5933000 	ldr	r3, [r3]
    1b10:	e1a0e00f 	mov	lr, pc
    1b14:	e12fff13 	bx	r3
	}

	T0IR 		|= 0x00000001;			//Clear match 0 interrupt
    1b18:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    1b1c:	e2833901 	add	r3, r3, #16384	; 0x4000
    1b20:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    1b24:	e2822901 	add	r2, r2, #16384	; 0x4000
    1b28:	e5922000 	ldr	r2, [r2]
    1b2c:	e3822001 	orr	r2, r2, #1
    1b30:	e5832000 	str	r2, [r3]
	VICVectAddr  = 0x00000000;			//Dummy write to signal end of interrupt
    1b34:	e3a03000 	mov	r3, #0
    1b38:	e2433efd 	sub	r3, r3, #4048	; 0xfd0
    1b3c:	e3a02000 	mov	r2, #0
    1b40:	e5832000 	str	r2, [r3]
}
    1b44:	e24bd01c 	sub	sp, fp, #28
    1b48:	e8fd981f 	ldm	sp!, {r0, r1, r2, r3, r4, fp, ip, pc}^
    1b4c:	4000112c 	.word	0x4000112c

00001b50 <Timer_Init>:
 *	  Parameters: None
 * 		 Returns: None
 * 	 Description: Initiate Timer Module
***************************************************************************************/
void Timer_Init(void)
{
    1b50:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
    1b54:	e28db000 	add	fp, sp, #0
	T0PR = PRESCALEREGISTER; //incrementa o contador, quando o contador prescale atinge o valor de PR.
    1b58:	e3a03901 	mov	r3, #16384	; 0x4000
    1b5c:	e28332ce 	add	r3, r3, #-536870900	; 0xe000000c
    1b60:	e3a0201e 	mov	r2, #30
    1b64:	e5832000 	str	r2, [r3]

	T0TCR = 0x00000002;	    //desabilita o contador e reseta o
    1b68:	e3a03901 	mov	r3, #16384	; 0x4000
    1b6c:	e283324e 	add	r3, r3, #-536870908	; 0xe0000004
    1b70:	e3a02002 	mov	r2, #2
    1b74:	e5832000 	str	r2, [r3]
	T0MCR = 0x00000003;	    //On match reset the counter and generate an interrupt
    1b78:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    1b7c:	e2833901 	add	r3, r3, #16384	; 0x4000
    1b80:	e2833014 	add	r3, r3, #20
    1b84:	e3a02003 	mov	r2, #3
    1b88:	e5832000 	str	r2, [r3]
	T0MR0 = MATCHREGISTER0;  // T0MR0 = Match Register 0,
    1b8c:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    1b90:	e2833901 	add	r3, r3, #16384	; 0x4000
    1b94:	e2833018 	add	r3, r3, #24
    1b98:	e3a02008 	mov	r2, #8
    1b9c:	e5832000 	str	r2, [r3]
						    // Tempo = (CLOCK dos periféricos (PCLK) / Prescaler (T0PR)) *  Match Register (T0MR0)

	//T0MR1 = 0x00000000;		// Set duty cycle to zero
	T0MR1 = MATCHREGISTER1;
    1ba0:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    1ba4:	e2833901 	add	r3, r3, #16384	; 0x4000
    1ba8:	e283301c 	add	r3, r3, #28
    1bac:	e3a02004 	mov	r2, #4
    1bb0:	e5832000 	str	r2, [r3]
//	T0TCR = 0x00000001;		//enable timer

	VICVectAddr4 = (unsigned)T0isr;		//Set the timer ISR vector address
    1bb4:	e3a03000 	mov	r3, #0
    1bb8:	e2433eef 	sub	r3, r3, #3824	; 0xef0
    1bbc:	e59f2038 	ldr	r2, [pc, #56]	; 1bfc <Timer_Init+0xac>
    1bc0:	e5832000 	str	r2, [r3]
	VICVectCntl4 = 0x00000024;			//Set channel
    1bc4:	e3a03000 	mov	r3, #0
    1bc8:	e2433edf 	sub	r3, r3, #3568	; 0xdf0
    1bcc:	e3a02024 	mov	r2, #36	; 0x24
    1bd0:	e5832000 	str	r2, [r3]
	VICIntSelect &= ~(1<<4);			//seleciona a se a interrupção sera FIQ ou IRQ para o timmer0
    1bd4:	e3e03eff 	mvn	r3, #4080	; 0xff0
    1bd8:	e2433003 	sub	r3, r3, #3
    1bdc:	e3e02eff 	mvn	r2, #4080	; 0xff0
    1be0:	e2422003 	sub	r2, r2, #3
    1be4:	e5922000 	ldr	r2, [r2]
    1be8:	e3c22010 	bic	r2, r2, #16
    1bec:	e5832000 	str	r2, [r3]
	//VICIntEnable |= 0x00000010;			//habilita a interrupção de timer 0
}
    1bf0:	e28bd000 	add	sp, fp, #0
    1bf4:	e8bd0800 	pop	{fp}
    1bf8:	e12fff1e 	bx	lr
    1bfc:	00001aec 	.word	0x00001aec

00001c00 <Timer_RegisterCallback>:
 *	  Parameters: A pointer of a function
 * 		 Returns: Void
 * 	 Description: Initiate Timer Module
***************************************************************************************/
void Timer_RegisterCallback(void (*ptrfunc)(void))
{
    1c00:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
    1c04:	e28db000 	add	fp, sp, #0
    1c08:	e24dd00c 	sub	sp, sp, #12
    1c0c:	e50b0008 	str	r0, [fp, #-8]
	//VICVectaddr4 = ptrfunc;
	mptrfunc = ptrfunc;
    1c10:	e59f3010 	ldr	r3, [pc, #16]	; 1c28 <Timer_RegisterCallback+0x28>
    1c14:	e51b2008 	ldr	r2, [fp, #-8]
    1c18:	e5832000 	str	r2, [r3]
}
    1c1c:	e28bd000 	add	sp, fp, #0
    1c20:	e8bd0800 	pop	{fp}
    1c24:	e12fff1e 	bx	lr
    1c28:	4000112c 	.word	0x4000112c

00001c2c <Timer_Enable>:
 *	  Parameters: None
 * 		 Returns: None
 * 	 Description: Initiate Timer Module
***************************************************************************************/
void Timer_Enable()
{
    1c2c:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
    1c30:	e28db000 	add	fp, sp, #0
	VICIntEnable |= 0x00000010;
    1c34:	e3a03000 	mov	r3, #0
    1c38:	e2433eff 	sub	r3, r3, #4080	; 0xff0
    1c3c:	e3a02000 	mov	r2, #0
    1c40:	e2422eff 	sub	r2, r2, #4080	; 0xff0
    1c44:	e5922000 	ldr	r2, [r2]
    1c48:	e3822010 	orr	r2, r2, #16
    1c4c:	e5832000 	str	r2, [r3]
	T0TCR = 0x00000001;
    1c50:	e3a03901 	mov	r3, #16384	; 0x4000
    1c54:	e283324e 	add	r3, r3, #-536870908	; 0xe0000004
    1c58:	e3a02001 	mov	r2, #1
    1c5c:	e5832000 	str	r2, [r3]
}
    1c60:	e28bd000 	add	sp, fp, #0
    1c64:	e8bd0800 	pop	{fp}
    1c68:	e12fff1e 	bx	lr

00001c6c <UART_Init>:
static volatile uint32_t numElementos = 0;

static void UARTIsr(void) __attribute__((interrupt("IRQ")));

void UART_Init(uint8_t channel, uint16_t baudrate)
{
    1c6c:	e92d4800 	push	{fp, lr}
    1c70:	e28db004 	add	fp, sp, #4
    1c74:	e24dd010 	sub	sp, sp, #16
    1c78:	e1a02000 	mov	r2, r0
    1c7c:	e1a03001 	mov	r3, r1
    1c80:	e54b200d 	strb	r2, [fp, #-13]
    1c84:	e14b31b0 	strh	r3, [fp, #-16]
	uint16_t Fdiv;

	//Setting TXD(UART0) function: Sets P0.0 with value 01 for Bits 1 and 0 (PINSEL0)
	PINSEL0 &= ~(1<<1);
    1c88:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    1c8c:	e283390b 	add	r3, r3, #180224	; 0x2c000
    1c90:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    1c94:	e282290b 	add	r2, r2, #180224	; 0x2c000
    1c98:	e5922000 	ldr	r2, [r2]
    1c9c:	e3c22002 	bic	r2, r2, #2
    1ca0:	e5832000 	str	r2, [r3]
	PINSEL0 |=  (1<<0);
    1ca4:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    1ca8:	e283390b 	add	r3, r3, #180224	; 0x2c000
    1cac:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    1cb0:	e282290b 	add	r2, r2, #180224	; 0x2c000
    1cb4:	e5922000 	ldr	r2, [r2]
    1cb8:	e3822001 	orr	r2, r2, #1
    1cbc:	e5832000 	str	r2, [r3]

	//Setting RxD(UART0) function: Sets P0.1 with value 01 for Bits 3 and 2 (PINSEL0)
	PINSEL0 &= ~(1<<3);
    1cc0:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    1cc4:	e283390b 	add	r3, r3, #180224	; 0x2c000
    1cc8:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    1ccc:	e282290b 	add	r2, r2, #180224	; 0x2c000
    1cd0:	e5922000 	ldr	r2, [r2]
    1cd4:	e3c22008 	bic	r2, r2, #8
    1cd8:	e5832000 	str	r2, [r3]
	PINSEL0 |=  (1<<2);
    1cdc:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    1ce0:	e283390b 	add	r3, r3, #180224	; 0x2c000
    1ce4:	e3a0220e 	mov	r2, #-536870912	; 0xe0000000
    1ce8:	e282290b 	add	r2, r2, #180224	; 0x2c000
    1cec:	e5922000 	ldr	r2, [r2]
    1cf0:	e3822004 	orr	r2, r2, #4
    1cf4:	e5832000 	str	r2, [r3]

	U0LCR = 0x83; /* 8 bits, sem paridade, 1 Stop bit e o bit 7 é setado para configurar o divisor */
    1cf8:	e3a03903 	mov	r3, #49152	; 0xc000
    1cfc:	e28332ce 	add	r3, r3, #-536870900	; 0xe000000c
    1d00:	e3a02083 	mov	r2, #131	; 0x83
    1d04:	e5832000 	str	r2, [r3]
	Fdiv = (60000000 / 16) / baudrate;
    1d08:	e15b31b0 	ldrh	r3, [fp, #-16]
    1d0c:	e3a009e5 	mov	r0, #3751936	; 0x394000
    1d10:	e2400e79 	sub	r0, r0, #1936	; 0x790
    1d14:	e1a01003 	mov	r1, r3
    1d18:	eb000157 	bl	227c <__aeabi_idiv>
    1d1c:	e1a03000 	mov	r3, r0
    1d20:	e14b30b6 	strh	r3, [fp, #-6]
	U0DLM = Fdiv / 256;  /* MSByte  */
    1d24:	e3a03903 	mov	r3, #49152	; 0xc000
    1d28:	e283324e 	add	r3, r3, #-536870908	; 0xe0000004
    1d2c:	e15b20b6 	ldrh	r2, [fp, #-6]
    1d30:	e1a02422 	lsr	r2, r2, #8
    1d34:	e1a02802 	lsl	r2, r2, #16
    1d38:	e1a02822 	lsr	r2, r2, #16
    1d3c:	e5832000 	str	r2, [r3]
	U0DLL = Fdiv % 256;  /* LSByte */
    1d40:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    1d44:	e2833903 	add	r3, r3, #49152	; 0xc000
    1d48:	e15b20b6 	ldrh	r2, [fp, #-6]
    1d4c:	e20220ff 	and	r2, r2, #255	; 0xff
    1d50:	e5832000 	str	r2, [r3]
	U0LCR = 0x03; /* DLAB = 0 */
    1d54:	e3a03903 	mov	r3, #49152	; 0xc000
    1d58:	e28332ce 	add	r3, r3, #-536870900	; 0xe000000c
    1d5c:	e3a02003 	mov	r2, #3
    1d60:	e5832000 	str	r2, [r3]
	U0FCR = 0x07; /* Habilita e reseta TX e RX FIFO. */
    1d64:	e3a03903 	mov	r3, #49152	; 0xc000
    1d68:	e283328e 	add	r3, r3, #-536870904	; 0xe0000008
    1d6c:	e3a02007 	mov	r2, #7
    1d70:	e5832000 	str	r2, [r3]
	U0TER = 0x80; /* Habilita Transmissão */
    1d74:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    1d78:	e2833903 	add	r3, r3, #49152	; 0xc000
    1d7c:	e2833030 	add	r3, r3, #48	; 0x30
    1d80:	e3a02080 	mov	r2, #128	; 0x80
    1d84:	e5832000 	str	r2, [r3]

	numElementos = 0;
    1d88:	e59f3078 	ldr	r3, [pc, #120]	; 1e08 <UART_Init+0x19c>
    1d8c:	e3a02000 	mov	r2, #0
    1d90:	e5832000 	str	r2, [r3]

	VICVectAddr1 = (unsigned) UARTIsr;   //Set the timer ISR vector address
    1d94:	e3e03eef 	mvn	r3, #3824	; 0xef0
    1d98:	e243300b 	sub	r3, r3, #11
    1d9c:	e59f2068 	ldr	r2, [pc, #104]	; 1e0c <UART_Init+0x1a0>
    1da0:	e5832000 	str	r2, [r3]
	VICVectCntl1 = (1 << 5)|0x06;
    1da4:	e3e03edf 	mvn	r3, #3568	; 0xdf0
    1da8:	e243300b 	sub	r3, r3, #11
    1dac:	e3a02026 	mov	r2, #38	; 0x26
    1db0:	e5832000 	str	r2, [r3]
	VICIntSelect &= ~(1<<6);      //seleciona a se a interrupção sera FIQ ou IRQ
    1db4:	e3e03eff 	mvn	r3, #4080	; 0xff0
    1db8:	e2433003 	sub	r3, r3, #3
    1dbc:	e3e02eff 	mvn	r2, #4080	; 0xff0
    1dc0:	e2422003 	sub	r2, r2, #3
    1dc4:	e5922000 	ldr	r2, [r2]
    1dc8:	e3c22040 	bic	r2, r2, #64	; 0x40
    1dcc:	e5832000 	str	r2, [r3]
	VICIntEnable |= (1 << 6);    //habilita a interrupção da UART
    1dd0:	e3a03000 	mov	r3, #0
    1dd4:	e2433eff 	sub	r3, r3, #4080	; 0xff0
    1dd8:	e3a02000 	mov	r2, #0
    1ddc:	e2422eff 	sub	r2, r2, #4080	; 0xff0
    1de0:	e5922000 	ldr	r2, [r2]
    1de4:	e3822040 	orr	r2, r2, #64	; 0x40
    1de8:	e5832000 	str	r2, [r3]

	U0IER = 0x01|0x04;
    1dec:	e3a03903 	mov	r3, #49152	; 0xc000
    1df0:	e283324e 	add	r3, r3, #-536870908	; 0xe0000004
    1df4:	e3a02005 	mov	r2, #5
    1df8:	e5832000 	str	r2, [r3]
}
    1dfc:	e24bd004 	sub	sp, fp, #4
    1e00:	e8bd4800 	pop	{fp, lr}
    1e04:	e12fff1e 	bx	lr
    1e08:	400010dc 	.word	0x400010dc
    1e0c:	0000203c 	.word	0x0000203c

00001e10 <ReadChar_USART0_NonStop>:


int ReadChar_USART0_NonStop(void)
{
    1e10:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
    1e14:	e28db000 	add	fp, sp, #0
    1e18:	e24dd00c 	sub	sp, sp, #12
  int c = -1;
    1e1c:	e3e03000 	mvn	r3, #0
    1e20:	e50b3008 	str	r3, [fp, #-8]
  if (prox != cons)
    1e24:	e59f306c 	ldr	r3, [pc, #108]	; 1e98 <ReadChar_USART0_NonStop+0x88>
    1e28:	e5932000 	ldr	r2, [r3]
    1e2c:	e59f3068 	ldr	r3, [pc, #104]	; 1e9c <ReadChar_USART0_NonStop+0x8c>
    1e30:	e5933000 	ldr	r3, [r3]
    1e34:	e1520003 	cmp	r2, r3
    1e38:	0a000011 	beq	1e84 <ReadChar_USART0_NonStop+0x74>
  {
    c = usart_rxbuf[cons++];
    1e3c:	e59f3058 	ldr	r3, [pc, #88]	; 1e9c <ReadChar_USART0_NonStop+0x8c>
    1e40:	e5933000 	ldr	r3, [r3]
    1e44:	e59f2054 	ldr	r2, [pc, #84]	; 1ea0 <ReadChar_USART0_NonStop+0x90>
    1e48:	e7d22003 	ldrb	r2, [r2, r3]
    1e4c:	e20220ff 	and	r2, r2, #255	; 0xff
    1e50:	e50b2008 	str	r2, [fp, #-8]
    1e54:	e2832001 	add	r2, r3, #1
    1e58:	e59f303c 	ldr	r3, [pc, #60]	; 1e9c <ReadChar_USART0_NonStop+0x8c>
    1e5c:	e5832000 	str	r2, [r3]
    if (cons >= USART_RX_SIZE)
    1e60:	e59f3034 	ldr	r3, [pc, #52]	; 1e9c <ReadChar_USART0_NonStop+0x8c>
    1e64:	e5932000 	ldr	r2, [r3]
    1e68:	e3a03ef9 	mov	r3, #3984	; 0xf90
    1e6c:	e283300f 	add	r3, r3, #15
    1e70:	e1520003 	cmp	r2, r3
    1e74:	9a000002 	bls	1e84 <ReadChar_USART0_NonStop+0x74>
    {
      cons = 0;
    1e78:	e59f301c 	ldr	r3, [pc, #28]	; 1e9c <ReadChar_USART0_NonStop+0x8c>
    1e7c:	e3a02000 	mov	r2, #0
    1e80:	e5832000 	str	r2, [r3]
    }
  }
  return c;
    1e84:	e51b3008 	ldr	r3, [fp, #-8]
}
    1e88:	e1a00003 	mov	r0, r3
    1e8c:	e28bd000 	add	sp, fp, #0
    1e90:	e8bd0800 	pop	{fp}
    1e94:	e12fff1e 	bx	lr
    1e98:	400010d4 	.word	0x400010d4
    1e9c:	400010d8 	.word	0x400010d8
    1ea0:	40000134 	.word	0x40000134

00001ea4 <UART_SendBuffer>:

void UART_SendBuffer(uint8_t channel,const uint8_t *Buffer, uint16_t size)
{
    1ea4:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
    1ea8:	e28db000 	add	fp, sp, #0
    1eac:	e24dd014 	sub	sp, sp, #20
    1eb0:	e50b100c 	str	r1, [fp, #-12]
    1eb4:	e1a03002 	mov	r3, r2
    1eb8:	e1a02000 	mov	r2, r0
    1ebc:	e54b2005 	strb	r2, [fp, #-5]
    1ec0:	e14b30be 	strh	r3, [fp, #-14]
  if(size > 0)
    1ec4:	e15b30be 	ldrh	r3, [fp, #-14]
    1ec8:	e3530000 	cmp	r3, #0
    1ecc:	0a000017 	beq	1f30 <UART_SendBuffer+0x8c>
  {
    do
    {
      while(!(U0LSR & LSR_TEMT)){} // Aguarda o registro ficar disponível
    1ed0:	e1a00000 	nop			; (mov r0, r0)
    1ed4:	ea000000 	b	1edc <UART_SendBuffer+0x38>
    1ed8:	e1a00000 	nop			; (mov r0, r0)
    1edc:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    1ee0:	e2833903 	add	r3, r3, #49152	; 0xc000
    1ee4:	e2833014 	add	r3, r3, #20
    1ee8:	e5933000 	ldr	r3, [r3]
    1eec:	e2033040 	and	r3, r3, #64	; 0x40
    1ef0:	e3530000 	cmp	r3, #0
    1ef4:	0afffff8 	beq	1edc <UART_SendBuffer+0x38>
      U0THR = *Buffer;
    1ef8:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    1efc:	e2833903 	add	r3, r3, #49152	; 0xc000
    1f00:	e51b200c 	ldr	r2, [fp, #-12]
    1f04:	e5d22000 	ldrb	r2, [r2]
    1f08:	e5832000 	str	r2, [r3]
      Buffer++;
    1f0c:	e51b300c 	ldr	r3, [fp, #-12]
    1f10:	e2833001 	add	r3, r3, #1
    1f14:	e50b300c 	str	r3, [fp, #-12]
      size--;
    1f18:	e15b30be 	ldrh	r3, [fp, #-14]
    1f1c:	e2433001 	sub	r3, r3, #1
    1f20:	e14b30be 	strh	r3, [fp, #-14]
    }while(size > 0);
    1f24:	e15b30be 	ldrh	r3, [fp, #-14]
    1f28:	e3530000 	cmp	r3, #0
    1f2c:	1affffe9 	bne	1ed8 <UART_SendBuffer+0x34>
  }
}
    1f30:	e28bd000 	add	sp, fp, #0
    1f34:	e8bd0800 	pop	{fp}
    1f38:	e12fff1e 	bx	lr

00001f3c <UART_putc>:

void UART_putc(char c)
{
    1f3c:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
    1f40:	e28db000 	add	fp, sp, #0
    1f44:	e24dd00c 	sub	sp, sp, #12
    1f48:	e1a03000 	mov	r3, r0
    1f4c:	e54b3005 	strb	r3, [fp, #-5]
  while(!(U0LSR & LSR_TEMT)){} // Aguarda o registro ficar disponível
    1f50:	e1a00000 	nop			; (mov r0, r0)
    1f54:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    1f58:	e2833903 	add	r3, r3, #49152	; 0xc000
    1f5c:	e2833014 	add	r3, r3, #20
    1f60:	e5933000 	ldr	r3, [r3]
    1f64:	e2033040 	and	r3, r3, #64	; 0x40
    1f68:	e3530000 	cmp	r3, #0
    1f6c:	0afffff8 	beq	1f54 <UART_putc+0x18>
  U0THR = c;
    1f70:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    1f74:	e2833903 	add	r3, r3, #49152	; 0xc000
    1f78:	e55b2005 	ldrb	r2, [fp, #-5]
    1f7c:	e5832000 	str	r2, [r3]
}
    1f80:	e28bd000 	add	sp, fp, #0
    1f84:	e8bd0800 	pop	{fp}
    1f88:	e12fff1e 	bx	lr

00001f8c <UART_ReceiveBuffer>:


uint16_t UART_ReceiveBuffer(uint8_t channel, uint8_t *Buffer, uint16_t size)
{
    1f8c:	e92d4800 	push	{fp, lr}
    1f90:	e28db004 	add	fp, sp, #4
    1f94:	e24dd018 	sub	sp, sp, #24
    1f98:	e50b1014 	str	r1, [fp, #-20]
    1f9c:	e1a03002 	mov	r3, r2
    1fa0:	e1a02000 	mov	r2, r0
    1fa4:	e54b200d 	strb	r2, [fp, #-13]
    1fa8:	e14b31b6 	strh	r3, [fp, #-22]	; 0xffffffea
  uint16_t available = 0;
    1fac:	e3a03000 	mov	r3, #0
    1fb0:	e14b30b6 	strh	r3, [fp, #-6]
  int c;

  while ((size > 0) && ((c=ReadChar_USART0_NonStop())!=-1))
    1fb4:	ea00000c 	b	1fec <UART_ReceiveBuffer+0x60>
  {
    *Buffer++ = c;
    1fb8:	e51b300c 	ldr	r3, [fp, #-12]
    1fbc:	e20320ff 	and	r2, r3, #255	; 0xff
    1fc0:	e51b3014 	ldr	r3, [fp, #-20]
    1fc4:	e5c32000 	strb	r2, [r3]
    1fc8:	e51b3014 	ldr	r3, [fp, #-20]
    1fcc:	e2833001 	add	r3, r3, #1
    1fd0:	e50b3014 	str	r3, [fp, #-20]
    size--;
    1fd4:	e15b31b6 	ldrh	r3, [fp, #-22]	; 0xffffffea
    1fd8:	e2433001 	sub	r3, r3, #1
    1fdc:	e14b31b6 	strh	r3, [fp, #-22]	; 0xffffffea
    available++;
    1fe0:	e15b30b6 	ldrh	r3, [fp, #-6]
    1fe4:	e2833001 	add	r3, r3, #1
    1fe8:	e14b30b6 	strh	r3, [fp, #-6]
uint16_t UART_ReceiveBuffer(uint8_t channel, uint8_t *Buffer, uint16_t size)
{
  uint16_t available = 0;
  int c;

  while ((size > 0) && ((c=ReadChar_USART0_NonStop())!=-1))
    1fec:	e15b31b6 	ldrh	r3, [fp, #-22]	; 0xffffffea
    1ff0:	e3530000 	cmp	r3, #0
    1ff4:	0a000004 	beq	200c <UART_ReceiveBuffer+0x80>
    1ff8:	ebffff84 	bl	1e10 <ReadChar_USART0_NonStop>
    1ffc:	e50b000c 	str	r0, [fp, #-12]
    2000:	e51b300c 	ldr	r3, [fp, #-12]
    2004:	e3730001 	cmn	r3, #1
    2008:	1affffea 	bne	1fb8 <UART_ReceiveBuffer+0x2c>
    *Buffer++ = c;
    size--;
    available++;
  }

  numElementos -= available;
    200c:	e59f3024 	ldr	r3, [pc, #36]	; 2038 <UART_ReceiveBuffer+0xac>
    2010:	e5932000 	ldr	r2, [r3]
    2014:	e15b30b6 	ldrh	r3, [fp, #-6]
    2018:	e0632002 	rsb	r2, r3, r2
    201c:	e59f3014 	ldr	r3, [pc, #20]	; 2038 <UART_ReceiveBuffer+0xac>
    2020:	e5832000 	str	r2, [r3]

  return available;
    2024:	e15b30b6 	ldrh	r3, [fp, #-6]
}
    2028:	e1a00003 	mov	r0, r3
    202c:	e24bd004 	sub	sp, fp, #4
    2030:	e8bd4800 	pop	{fp, lr}
    2034:	e12fff1e 	bx	lr
    2038:	400010dc 	.word	0x400010dc

0000203c <UARTIsr>:


static void UARTIsr(void)
{
    203c:	e92d080e 	push	{r1, r2, r3, fp}
    2040:	e28db00c 	add	fp, sp, #12
  if (U0LSR & LSR_RDR) //Verifica a existência de um dado valido
    2044:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    2048:	e2833903 	add	r3, r3, #49152	; 0xc000
    204c:	e2833014 	add	r3, r3, #20
    2050:	e5933000 	ldr	r3, [r3]
    2054:	e2033001 	and	r3, r3, #1
    2058:	e20330ff 	and	r3, r3, #255	; 0xff
    205c:	e3530000 	cmp	r3, #0
    2060:	0a00002c 	beq	2118 <UARTIsr+0xdc>
  {
	numElementos++;
    2064:	e59f30c8 	ldr	r3, [pc, #200]	; 2134 <UARTIsr+0xf8>
    2068:	e5933000 	ldr	r3, [r3]
    206c:	e2832001 	add	r2, r3, #1
    2070:	e59f30bc 	ldr	r3, [pc, #188]	; 2134 <UARTIsr+0xf8>
    2074:	e5832000 	str	r2, [r3]
    usart_rxbuf[prox++] = U0RBR; //Incrementa o índice do buffer circular e armazeda o dado que está presente no buffer da serial
    2078:	e59f30b8 	ldr	r3, [pc, #184]	; 2138 <UARTIsr+0xfc>
    207c:	e5932000 	ldr	r2, [r3]
    2080:	e3a0320e 	mov	r3, #-536870912	; 0xe0000000
    2084:	e2833903 	add	r3, r3, #49152	; 0xc000
    2088:	e5933000 	ldr	r3, [r3]
    208c:	e20310ff 	and	r1, r3, #255	; 0xff
    2090:	e59f30a4 	ldr	r3, [pc, #164]	; 213c <UARTIsr+0x100>
    2094:	e7c31002 	strb	r1, [r3, r2]
    2098:	e2822001 	add	r2, r2, #1
    209c:	e59f3094 	ldr	r3, [pc, #148]	; 2138 <UARTIsr+0xfc>
    20a0:	e5832000 	str	r2, [r3]
    if (prox >= USART_RX_SIZE)  //Verifica se o índice do produtor chegou no final do buffer
    20a4:	e59f308c 	ldr	r3, [pc, #140]	; 2138 <UARTIsr+0xfc>
    20a8:	e5932000 	ldr	r2, [r3]
    20ac:	e3a03ef9 	mov	r3, #3984	; 0xf90
    20b0:	e283300f 	add	r3, r3, #15
    20b4:	e1520003 	cmp	r2, r3
    20b8:	9a000002 	bls	20c8 <UARTIsr+0x8c>
    {
      prox = 0;
    20bc:	e59f3074 	ldr	r3, [pc, #116]	; 2138 <UARTIsr+0xfc>
    20c0:	e3a02000 	mov	r2, #0
    20c4:	e5832000 	str	r2, [r3]
    }
    if (prox == cons)  //verifica se o buffer está cheio pois o buffer está mais que o consumo
    20c8:	e59f3068 	ldr	r3, [pc, #104]	; 2138 <UARTIsr+0xfc>
    20cc:	e5932000 	ldr	r2, [r3]
    20d0:	e59f3068 	ldr	r3, [pc, #104]	; 2140 <UARTIsr+0x104>
    20d4:	e5933000 	ldr	r3, [r3]
    20d8:	e1520003 	cmp	r2, r3
    20dc:	1a00000d 	bne	2118 <UARTIsr+0xdc>
    {
      cons++;                   //Incrementa o consumidor pois na proxima interrupção caso o buffer continue cheio o dado mais antigo será perdido e novamente prod == consum
    20e0:	e59f3058 	ldr	r3, [pc, #88]	; 2140 <UARTIsr+0x104>
    20e4:	e5933000 	ldr	r3, [r3]
    20e8:	e2832001 	add	r2, r3, #1
    20ec:	e59f304c 	ldr	r3, [pc, #76]	; 2140 <UARTIsr+0x104>
    20f0:	e5832000 	str	r2, [r3]
      if (cons >= USART_RX_SIZE) //Verifica necessidade de rotacinar o índice o consumidor
    20f4:	e59f3044 	ldr	r3, [pc, #68]	; 2140 <UARTIsr+0x104>
    20f8:	e5932000 	ldr	r2, [r3]
    20fc:	e3a03ef9 	mov	r3, #3984	; 0xf90
    2100:	e283300f 	add	r3, r3, #15
    2104:	e1520003 	cmp	r2, r3
    2108:	9a000002 	bls	2118 <UARTIsr+0xdc>
      {
         cons = 0;
    210c:	e59f302c 	ldr	r3, [pc, #44]	; 2140 <UARTIsr+0x104>
    2110:	e3a02000 	mov	r2, #0
    2114:	e5832000 	str	r2, [r3]
      }
    }
  }

  VICVectAddr = 0;
    2118:	e3a03000 	mov	r3, #0
    211c:	e2433efd 	sub	r3, r3, #4048	; 0xfd0
    2120:	e3a02000 	mov	r2, #0
    2124:	e5832000 	str	r2, [r3]

}
    2128:	e24bd00c 	sub	sp, fp, #12
    212c:	e8bd080e 	pop	{r1, r2, r3, fp}
    2130:	e25ef004 	subs	pc, lr, #4
    2134:	400010dc 	.word	0x400010dc
    2138:	400010d4 	.word	0x400010d4
    213c:	40000134 	.word	0x40000134
    2140:	400010d8 	.word	0x400010d8

00002144 <UART_GetNumberAvailableElements>:

int UART_GetNumberAvailableElements(void)
{
    2144:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
    2148:	e28db000 	add	fp, sp, #0
	return numElementos;
    214c:	e59f3010 	ldr	r3, [pc, #16]	; 2164 <UART_GetNumberAvailableElements+0x20>
    2150:	e5933000 	ldr	r3, [r3]
}
    2154:	e1a00003 	mov	r0, r3
    2158:	e28bd000 	add	sp, fp, #0
    215c:	e8bd0800 	pop	{fp}
    2160:	e12fff1e 	bx	lr
    2164:	400010dc 	.word	0x400010dc

00002168 <__aeabi_uidiv>:
    2168:	e2512001 	subs	r2, r1, #1
    216c:	012fff1e 	bxeq	lr
    2170:	3a000036 	bcc	2250 <__aeabi_uidiv+0xe8>
    2174:	e1500001 	cmp	r0, r1
    2178:	9a000022 	bls	2208 <__aeabi_uidiv+0xa0>
    217c:	e1110002 	tst	r1, r2
    2180:	0a000023 	beq	2214 <__aeabi_uidiv+0xac>
    2184:	e311020e 	tst	r1, #-536870912	; 0xe0000000
    2188:	01a01181 	lsleq	r1, r1, #3
    218c:	03a03008 	moveq	r3, #8
    2190:	13a03001 	movne	r3, #1
    2194:	e3510201 	cmp	r1, #268435456	; 0x10000000
    2198:	31510000 	cmpcc	r1, r0
    219c:	31a01201 	lslcc	r1, r1, #4
    21a0:	31a03203 	lslcc	r3, r3, #4
    21a4:	3afffffa 	bcc	2194 <__aeabi_uidiv+0x2c>
    21a8:	e3510102 	cmp	r1, #-2147483648	; 0x80000000
    21ac:	31510000 	cmpcc	r1, r0
    21b0:	31a01081 	lslcc	r1, r1, #1
    21b4:	31a03083 	lslcc	r3, r3, #1
    21b8:	3afffffa 	bcc	21a8 <__aeabi_uidiv+0x40>
    21bc:	e3a02000 	mov	r2, #0
    21c0:	e1500001 	cmp	r0, r1
    21c4:	20400001 	subcs	r0, r0, r1
    21c8:	21822003 	orrcs	r2, r2, r3
    21cc:	e15000a1 	cmp	r0, r1, lsr #1
    21d0:	204000a1 	subcs	r0, r0, r1, lsr #1
    21d4:	218220a3 	orrcs	r2, r2, r3, lsr #1
    21d8:	e1500121 	cmp	r0, r1, lsr #2
    21dc:	20400121 	subcs	r0, r0, r1, lsr #2
    21e0:	21822123 	orrcs	r2, r2, r3, lsr #2
    21e4:	e15001a1 	cmp	r0, r1, lsr #3
    21e8:	204001a1 	subcs	r0, r0, r1, lsr #3
    21ec:	218221a3 	orrcs	r2, r2, r3, lsr #3
    21f0:	e3500000 	cmp	r0, #0
    21f4:	11b03223 	lsrsne	r3, r3, #4
    21f8:	11a01221 	lsrne	r1, r1, #4
    21fc:	1affffef 	bne	21c0 <__aeabi_uidiv+0x58>
    2200:	e1a00002 	mov	r0, r2
    2204:	e12fff1e 	bx	lr
    2208:	03a00001 	moveq	r0, #1
    220c:	13a00000 	movne	r0, #0
    2210:	e12fff1e 	bx	lr
    2214:	e3510801 	cmp	r1, #65536	; 0x10000
    2218:	21a01821 	lsrcs	r1, r1, #16
    221c:	23a02010 	movcs	r2, #16
    2220:	33a02000 	movcc	r2, #0
    2224:	e3510c01 	cmp	r1, #256	; 0x100
    2228:	21a01421 	lsrcs	r1, r1, #8
    222c:	22822008 	addcs	r2, r2, #8
    2230:	e3510010 	cmp	r1, #16
    2234:	21a01221 	lsrcs	r1, r1, #4
    2238:	22822004 	addcs	r2, r2, #4
    223c:	e3510004 	cmp	r1, #4
    2240:	82822003 	addhi	r2, r2, #3
    2244:	908220a1 	addls	r2, r2, r1, lsr #1
    2248:	e1a00230 	lsr	r0, r0, r2
    224c:	e12fff1e 	bx	lr
    2250:	e3500000 	cmp	r0, #0
    2254:	13e00000 	mvnne	r0, #0
    2258:	ea000059 	b	23c4 <__aeabi_idiv0>

0000225c <__aeabi_uidivmod>:
    225c:	e3510000 	cmp	r1, #0
    2260:	0afffffa 	beq	2250 <__aeabi_uidiv+0xe8>
    2264:	e92d4003 	push	{r0, r1, lr}
    2268:	ebffffbe 	bl	2168 <__aeabi_uidiv>
    226c:	e8bd4006 	pop	{r1, r2, lr}
    2270:	e0030092 	mul	r3, r2, r0
    2274:	e0411003 	sub	r1, r1, r3
    2278:	e12fff1e 	bx	lr

0000227c <__aeabi_idiv>:
    227c:	e3510000 	cmp	r1, #0
    2280:	0a000043 	beq	2394 <.divsi3_skip_div0_test+0x110>

00002284 <.divsi3_skip_div0_test>:
    2284:	e020c001 	eor	ip, r0, r1
    2288:	42611000 	rsbmi	r1, r1, #0
    228c:	e2512001 	subs	r2, r1, #1
    2290:	0a000027 	beq	2334 <.divsi3_skip_div0_test+0xb0>
    2294:	e1b03000 	movs	r3, r0
    2298:	42603000 	rsbmi	r3, r0, #0
    229c:	e1530001 	cmp	r3, r1
    22a0:	9a000026 	bls	2340 <.divsi3_skip_div0_test+0xbc>
    22a4:	e1110002 	tst	r1, r2
    22a8:	0a000028 	beq	2350 <.divsi3_skip_div0_test+0xcc>
    22ac:	e311020e 	tst	r1, #-536870912	; 0xe0000000
    22b0:	01a01181 	lsleq	r1, r1, #3
    22b4:	03a02008 	moveq	r2, #8
    22b8:	13a02001 	movne	r2, #1
    22bc:	e3510201 	cmp	r1, #268435456	; 0x10000000
    22c0:	31510003 	cmpcc	r1, r3
    22c4:	31a01201 	lslcc	r1, r1, #4
    22c8:	31a02202 	lslcc	r2, r2, #4
    22cc:	3afffffa 	bcc	22bc <.divsi3_skip_div0_test+0x38>
    22d0:	e3510102 	cmp	r1, #-2147483648	; 0x80000000
    22d4:	31510003 	cmpcc	r1, r3
    22d8:	31a01081 	lslcc	r1, r1, #1
    22dc:	31a02082 	lslcc	r2, r2, #1
    22e0:	3afffffa 	bcc	22d0 <.divsi3_skip_div0_test+0x4c>
    22e4:	e3a00000 	mov	r0, #0
    22e8:	e1530001 	cmp	r3, r1
    22ec:	20433001 	subcs	r3, r3, r1
    22f0:	21800002 	orrcs	r0, r0, r2
    22f4:	e15300a1 	cmp	r3, r1, lsr #1
    22f8:	204330a1 	subcs	r3, r3, r1, lsr #1
    22fc:	218000a2 	orrcs	r0, r0, r2, lsr #1
    2300:	e1530121 	cmp	r3, r1, lsr #2
    2304:	20433121 	subcs	r3, r3, r1, lsr #2
    2308:	21800122 	orrcs	r0, r0, r2, lsr #2
    230c:	e15301a1 	cmp	r3, r1, lsr #3
    2310:	204331a1 	subcs	r3, r3, r1, lsr #3
    2314:	218001a2 	orrcs	r0, r0, r2, lsr #3
    2318:	e3530000 	cmp	r3, #0
    231c:	11b02222 	lsrsne	r2, r2, #4
    2320:	11a01221 	lsrne	r1, r1, #4
    2324:	1affffef 	bne	22e8 <.divsi3_skip_div0_test+0x64>
    2328:	e35c0000 	cmp	ip, #0
    232c:	42600000 	rsbmi	r0, r0, #0
    2330:	e12fff1e 	bx	lr
    2334:	e13c0000 	teq	ip, r0
    2338:	42600000 	rsbmi	r0, r0, #0
    233c:	e12fff1e 	bx	lr
    2340:	33a00000 	movcc	r0, #0
    2344:	01a00fcc 	asreq	r0, ip, #31
    2348:	03800001 	orreq	r0, r0, #1
    234c:	e12fff1e 	bx	lr
    2350:	e3510801 	cmp	r1, #65536	; 0x10000
    2354:	21a01821 	lsrcs	r1, r1, #16
    2358:	23a02010 	movcs	r2, #16
    235c:	33a02000 	movcc	r2, #0
    2360:	e3510c01 	cmp	r1, #256	; 0x100
    2364:	21a01421 	lsrcs	r1, r1, #8
    2368:	22822008 	addcs	r2, r2, #8
    236c:	e3510010 	cmp	r1, #16
    2370:	21a01221 	lsrcs	r1, r1, #4
    2374:	22822004 	addcs	r2, r2, #4
    2378:	e3510004 	cmp	r1, #4
    237c:	82822003 	addhi	r2, r2, #3
    2380:	908220a1 	addls	r2, r2, r1, lsr #1
    2384:	e35c0000 	cmp	ip, #0
    2388:	e1a00233 	lsr	r0, r3, r2
    238c:	42600000 	rsbmi	r0, r0, #0
    2390:	e12fff1e 	bx	lr
    2394:	e3500000 	cmp	r0, #0
    2398:	c3e00102 	mvngt	r0, #-2147483648	; 0x80000000
    239c:	b3a00102 	movlt	r0, #-2147483648	; 0x80000000
    23a0:	ea000007 	b	23c4 <__aeabi_idiv0>

000023a4 <__aeabi_idivmod>:
    23a4:	e3510000 	cmp	r1, #0
    23a8:	0afffff9 	beq	2394 <.divsi3_skip_div0_test+0x110>
    23ac:	e92d4003 	push	{r0, r1, lr}
    23b0:	ebffffb3 	bl	2284 <.divsi3_skip_div0_test>
    23b4:	e8bd4006 	pop	{r1, r2, lr}
    23b8:	e0030092 	mul	r3, r2, r0
    23bc:	e0411003 	sub	r1, r1, r3
    23c0:	e12fff1e 	bx	lr

000023c4 <__aeabi_idiv0>:
    23c4:	e12fff1e 	bx	lr

000023c8 <memcpy>:
    23c8:	e352000f 	cmp	r2, #15
    23cc:	e92d0030 	push	{r4, r5}
    23d0:	e1a0c002 	mov	ip, r2
    23d4:	e1a04000 	mov	r4, r0
    23d8:	e1a05001 	mov	r5, r1
    23dc:	9a000002 	bls	23ec <memcpy+0x24>
    23e0:	e1813000 	orr	r3, r1, r0
    23e4:	e3130003 	tst	r3, #3
    23e8:	0a000009 	beq	2414 <memcpy+0x4c>
    23ec:	e35c0000 	cmp	ip, #0
    23f0:	0a000005 	beq	240c <memcpy+0x44>
    23f4:	e3a03000 	mov	r3, #0
    23f8:	e7d52003 	ldrb	r2, [r5, r3]
    23fc:	e7c42003 	strb	r2, [r4, r3]
    2400:	e2833001 	add	r3, r3, #1
    2404:	e153000c 	cmp	r3, ip
    2408:	1afffffa 	bne	23f8 <memcpy+0x30>
    240c:	e8bd0030 	pop	{r4, r5}
    2410:	e12fff1e 	bx	lr
    2414:	e1a04002 	mov	r4, r2
    2418:	e1a0c001 	mov	ip, r1
    241c:	e1a03000 	mov	r3, r0
    2420:	e59c5000 	ldr	r5, [ip]
    2424:	e5835000 	str	r5, [r3]
    2428:	e59c5004 	ldr	r5, [ip, #4]
    242c:	e5835004 	str	r5, [r3, #4]
    2430:	e59c5008 	ldr	r5, [ip, #8]
    2434:	e5835008 	str	r5, [r3, #8]
    2438:	e2444010 	sub	r4, r4, #16
    243c:	e59c500c 	ldr	r5, [ip, #12]
    2440:	e354000f 	cmp	r4, #15
    2444:	e583500c 	str	r5, [r3, #12]
    2448:	e28cc010 	add	ip, ip, #16
    244c:	e2833010 	add	r3, r3, #16
    2450:	8afffff2 	bhi	2420 <memcpy+0x58>
    2454:	e2422010 	sub	r2, r2, #16
    2458:	e1a03222 	lsr	r3, r2, #4
    245c:	e063ce03 	rsb	ip, r3, r3, lsl #28
    2460:	e082220c 	add	r2, r2, ip, lsl #4
    2464:	e2835001 	add	r5, r3, #1
    2468:	e1a05205 	lsl	r5, r5, #4
    246c:	e3520003 	cmp	r2, #3
    2470:	e0804005 	add	r4, r0, r5
    2474:	e1a0c002 	mov	ip, r2
    2478:	e0815005 	add	r5, r1, r5
    247c:	9affffda 	bls	23ec <memcpy+0x24>
    2480:	e3a03000 	mov	r3, #0
    2484:	e7951003 	ldr	r1, [r5, r3]
    2488:	e7841003 	str	r1, [r4, r3]
    248c:	e2833004 	add	r3, r3, #4
    2490:	e0631002 	rsb	r1, r3, r2
    2494:	e3510003 	cmp	r1, #3
    2498:	8afffff9 	bhi	2484 <memcpy+0xbc>
    249c:	e2422004 	sub	r2, r2, #4
    24a0:	e1a03122 	lsr	r3, r2, #2
    24a4:	e2831001 	add	r1, r3, #1
    24a8:	e1a01101 	lsl	r1, r1, #2
    24ac:	e0633f03 	rsb	r3, r3, r3, lsl #30
    24b0:	e0844001 	add	r4, r4, r1
    24b4:	e0855001 	add	r5, r5, r1
    24b8:	e082c103 	add	ip, r2, r3, lsl #2
    24bc:	eaffffca 	b	23ec <memcpy+0x24>
    24c0:	6c756e28 	.word	0x6c756e28
    24c4:	0000296c 	.word	0x0000296c
