{
  "module_name": "cs42l52.h",
  "hash_id": "94cbfd593f20478f633cf5e940509ea92d2c50341be2c91f6e89fbb37ee62186",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/cs42l52.h",
  "human_readable_source": " \n \n\n#ifndef __CS42L52_H__\n#define __CS42L52_H__\n\n#define CS42L52_NAME\t\t\t\t\"CS42L52\"\n#define CS42L52_DEFAULT_CLK\t\t\t12000000\n#define CS42L52_MIN_CLK\t\t\t\t11000000\n#define CS42L52_MAX_CLK\t\t\t\t27000000\n#define CS42L52_DEFAULT_FORMAT\t\t\tSNDRV_PCM_FMTBIT_S16_LE\n#define CS42L52_DEFAULT_MAX_CHANS\t\t2\n#define CS42L52_SYSCLK\t\t\t\t1\n\n#define CS42L52_CHIP_SWICTH\t\t\t(1 << 17)\n#define CS42L52_ALL_IN_ONE\t\t\t(1 << 16)\n#define CS42L52_CHIP_ONE\t\t\t0x00\n#define CS42L52_CHIP_TWO\t\t\t0x01\n#define CS42L52_CHIP_THR\t\t\t0x02\n#define CS42L52_CHIP_MASK\t\t\t0x0f\n\n#define CS42L52_FIX_BITS_CTL\t\t\t0x00\n#define CS42L52_CHIP\t\t\t\t0x01\n#define CS42L52_CHIP_ID\t\t\t\t0xE0\n#define CS42L52_CHIP_ID_MASK\t\t\t0xF8\n#define CS42L52_CHIP_REV_A0\t\t\t0x00\n#define CS42L52_CHIP_REV_A1\t\t\t0x01\n#define CS42L52_CHIP_REV_B0\t\t\t0x02\n#define CS42L52_CHIP_REV_MASK\t\t\t0x07\n\n#define CS42L52_PWRCTL1\t\t\t\t0x02\n#define CS42L52_PWRCTL1_PDN_ALL\t\t\t0x9F\n#define CS42L52_PWRCTL1_PDN_CHRG\t\t0x80\n#define CS42L52_PWRCTL1_PDN_PGAB\t\t0x10\n#define CS42L52_PWRCTL1_PDN_PGAA\t\t0x08\n#define CS42L52_PWRCTL1_PDN_ADCB\t\t0x04\n#define CS42L52_PWRCTL1_PDN_ADCA\t\t0x02\n#define CS42L52_PWRCTL1_PDN_CODEC\t\t0x01\n\n#define CS42L52_PWRCTL2\t\t\t\t0x03\n#define CS42L52_PWRCTL2_OVRDB\t\t\t(1 << 4)\n#define CS42L52_PWRCTL2_OVRDA\t\t\t(1 << 3)\n#define\tCS42L52_PWRCTL2_PDN_MICB\t\t(1 << 2)\n#define CS42L52_PWRCTL2_PDN_MICB_SHIFT\t\t2\n#define CS42L52_PWRCTL2_PDN_MICA\t\t(1 << 1)\n#define CS42L52_PWRCTL2_PDN_MICA_SHIFT\t\t1\n#define CS42L52_PWRCTL2_PDN_MICBIAS\t\t(1 << 0)\n#define CS42L52_PWRCTL2_PDN_MICBIAS_SHIFT\t0\n\n#define CS42L52_PWRCTL3\t\t\t\t0x04\n#define CS42L52_PWRCTL3_HPB_PDN_SHIFT\t\t6\n#define CS42L52_PWRCTL3_HPB_ON_LOW\t\t0x00\n#define CS42L52_PWRCTL3_HPB_ON_HIGH\t\t0x01\n#define CS42L52_PWRCTL3_HPB_ALWAYS_ON\t\t0x02\n#define CS42L52_PWRCTL3_HPB_ALWAYS_OFF\t\t0x03\n#define CS42L52_PWRCTL3_HPA_PDN_SHIFT\t\t4\n#define CS42L52_PWRCTL3_HPA_ON_LOW\t\t0x00\n#define CS42L52_PWRCTL3_HPA_ON_HIGH\t\t0x01\n#define CS42L52_PWRCTL3_HPA_ALWAYS_ON\t\t0x02\n#define CS42L52_PWRCTL3_HPA_ALWAYS_OFF\t\t0x03\n#define CS42L52_PWRCTL3_SPKB_PDN_SHIFT\t\t2\n#define CS42L52_PWRCTL3_SPKB_ON_LOW\t\t0x00\n#define CS42L52_PWRCTL3_SPKB_ON_HIGH\t\t0x01\n#define CS42L52_PWRCTL3_SPKB_ALWAYS_ON\t\t0x02\n#define CS42L52_PWRCTL3_PDN_SPKB\t\t(1 << 2)\n#define CS42L52_PWRCTL3_PDN_SPKA\t\t(1 << 0)\n#define CS42L52_PWRCTL3_SPKA_PDN_SHIFT\t\t0\n#define CS42L52_PWRCTL3_SPKA_ON_LOW\t\t0x00\n#define CS42L52_PWRCTL3_SPKA_ON_HIGH\t\t0x01\n#define CS42L52_PWRCTL3_SPKA_ALWAYS_ON\t\t0x02\n\n#define CS42L52_DEFAULT_OUTPUT_STATE\t\t0x05\n#define CS42L52_PWRCTL3_CONF_MASK\t\t0x03\n\n#define CS42L52_CLK_CTL\t\t\t\t0x05\n#define CLK_AUTODECT_ENABLE\t\t\t(1 << 7)\n#define CLK_SPEED_SHIFT\t\t\t\t5\n#define CLK_DS_MODE\t\t\t\t0x00\n#define CLK_SS_MODE\t\t\t\t0x01\n#define CLK_HS_MODE\t\t\t\t0x02\n#define CLK_QS_MODE\t\t\t\t0x03\n#define CLK_32K_SR_SHIFT\t\t\t4\n#define CLK_32K\t\t\t\t\t0x01\n#define CLK_NO_32K\t\t\t\t0x00\n#define CLK_27M_MCLK_SHIFT\t\t\t3\n#define CLK_27M_MCLK\t\t\t\t0x01\n#define CLK_NO_27M\t\t\t\t0x00\n#define CLK_RATIO_SHIFT\t\t\t\t1\n#define CLK_R_128\t\t\t\t0x00\n#define CLK_R_125\t\t\t\t0x01\n#define CLK_R_132\t\t\t\t0x02\n#define CLK_R_136\t\t\t\t0x03\n\n#define CS42L52_IFACE_CTL1\t\t\t0x06\n#define CS42L52_IFACE_CTL1_MASTER\t\t(1 << 7)\n#define CS42L52_IFACE_CTL1_SLAVE\t\t(0 << 7)\n#define CS42L52_IFACE_CTL1_INV_SCLK\t\t(1 << 6)\n#define CS42L52_IFACE_CTL1_ADC_FMT_I2S\t\t(1 << 5)\n#define CS42L52_IFACE_CTL1_ADC_FMT_LEFT_J\t(0 << 5)\n#define CS42L52_IFACE_CTL1_DSP_MODE_EN\t\t(1 << 4)\n#define CS42L52_IFACE_CTL1_DAC_FMT_LEFT_J\t(0 << 2)\n#define CS42L52_IFACE_CTL1_DAC_FMT_I2S\t\t(1 << 2)\n#define CS42L52_IFACE_CTL1_DAC_FMT_RIGHT_J\t(2 << 2)\n#define CS42L52_IFACE_CTL1_WL_32BIT\t\t(0x00)\n#define CS42L52_IFACE_CTL1_WL_24BIT\t\t(0x01)\n#define CS42L52_IFACE_CTL1_WL_20BIT\t\t(0x02)\n#define CS42L52_IFACE_CTL1_WL_16BIT\t\t(0x03)\n#define CS42L52_IFACE_CTL1_WL_MASK\t\t0xFFFF\n\n#define CS42L52_IFACE_CTL2\t\t\t0x07\n#define CS42L52_IFACE_CTL2_SC_MC_EQ\t\t(1 << 6)\n#define CS42L52_IFACE_CTL2_LOOPBACK\t\t(1 << 5)\n#define CS42L52_IFACE_CTL2_S_MODE_OUTPUT_EN\t(0 << 4)\n#define CS42L52_IFACE_CTL2_S_MODE_OUTPUT_HIZ\t(1 << 4)\n#define CS42L52_IFACE_CTL2_HP_SW_INV\t\t(1 << 3)\n#define CS42L52_IFACE_CTL2_BIAS_LVL\t\t0x07\n\n#define CS42L52_ADC_PGA_A\t\t\t0x08\n#define CS42L52_ADC_PGA_B\t\t\t0x09\n#define CS42L52_ADC_SEL_SHIFT\t\t\t5\n#define CS42L52_ADC_SEL_AIN1\t\t\t0x00\n#define CS42L52_ADC_SEL_AIN2\t\t\t0x01\n#define CS42L52_ADC_SEL_AIN3\t\t\t0x02\n#define CS42L52_ADC_SEL_AIN4\t\t\t0x03\n#define CS42L52_ADC_SEL_PGA\t\t\t0x04\n\n#define CS42L52_ANALOG_HPF_CTL\t\t\t0x0A\n#define CS42L52_HPF_CTL_ANLGSFTB\t\t(1 << 3)\n#define CS42L52_HPF_CTL_ANLGSFTA                (1 << 0)\n\n#define CS42L52_ADC_HPF_FREQ\t\t\t0x0B\n#define CS42L52_ADC_MISC_CTL\t\t\t0x0C\n#define CS42L52_ADC_MISC_CTL_SOURCE_DSP\t\t(1 << 6)\n\n#define CS42L52_PB_CTL1\t\t\t\t0x0D\n#define CS42L52_PB_CTL1_HP_GAIN_SHIFT\t\t5\n#define CS42L52_PB_CTL1_HP_GAIN_03959\t\t0x00\n#define CS42L52_PB_CTL1_HP_GAIN_04571\t\t0x01\n#define CS42L52_PB_CTL1_HP_GAIN_05111\t\t0x02\n#define CS42L52_PB_CTL1_HP_GAIN_06047\t\t0x03\n#define CS42L52_PB_CTL1_HP_GAIN_07099\t\t0x04\n#define CS42L52_PB_CTL1_HP_GAIN_08399\t\t0x05\n#define CS42L52_PB_CTL1_HP_GAIN_10000\t\t0x06\n#define CS42L52_PB_CTL1_HP_GAIN_11430\t\t0x07\n#define CS42L52_PB_CTL1_INV_PCMB\t\t(1 << 3)\n#define CS42L52_PB_CTL1_INV_PCMA\t\t(1 << 2)\n#define CS42L52_PB_CTL1_MSTB_MUTE\t\t(1 << 1)\n#define CS42L52_PB_CTL1_MSTA_MUTE\t\t(1 << 0)\n#define CS42L52_PB_CTL1_MUTE_MASK\t\t0x03\n#define CS42L52_PB_CTL1_MUTE\t\t\t3\n#define CS42L52_PB_CTL1_UNMUTE\t\t\t0\n\n#define CS42L52_MISC_CTL\t\t\t0x0E\n#define CS42L52_MISC_CTL_DEEMPH\t\t\t(1 << 2)\n#define CS42L52_MISC_CTL_DIGSFT\t\t\t(1 << 1)\n#define CS42L52_MISC_CTL_DIGZC\t\t\t(1 << 0)\n\n#define CS42L52_PB_CTL2\t\t\t\t0x0F\n#define CS42L52_PB_CTL2_HPB_MUTE\t\t(1 << 7)\n#define CS42L52_PB_CTL2_HPA_MUTE\t\t(1 << 6)\n#define CS42L52_PB_CTL2_SPKB_MUTE\t\t(1 << 5)\n#define CS42L52_PB_CTL2_SPKA_MUTE\t\t(1 << 4)\n#define CS42L52_PB_CTL2_SPK_SWAP\t\t(1 << 2)\n#define CS42L52_PB_CTL2_SPK_MONO\t\t(1 << 1)\n#define CS42L52_PB_CTL2_SPK_MUTE50\t\t(1 << 0)\n\n#define\tCS42L52_MICA_CTL\t\t\t0x10\n#define CS42L52_MICB_CTL\t\t\t0x11\n#define\tCS42L52_MIC_CTL_MIC_SEL_MASK\t\t0xBF\n#define\tCS42L52_MIC_CTL_MIC_SEL_SHIFT\t\t6\n#define CS42L52_MIC_CTL_TYPE_MASK\t\t0x20\n#define CS42L52_MIC_CTL_TYPE_SHIFT\t\t5\n\n\n#define CS42L52_PGAA_CTL\t\t\t0x12\n#define CS42L52_PGAB_CTL\t\t\t0x13\n#define CS42L52_PGAX_CTL_VOL_12DB\t\t24\n#define CS42L52_PGAX_CTL_VOL_6DB\t\t12  \n\n#define CS42L52_PASSTHRUA_VOL\t\t\t0x14\n#define CS42L52_PASSTHRUB_VOL\t\t\t0x15\n\n#define CS42L52_ADCA_VOL\t\t\t0x16\n#define CS42L52_ADCB_VOL\t\t\t0x17\n#define CS42L52_ADCX_VOL_24DB\t\t\t24  \n#define CS42L52_ADCX_VOL_12DB\t\t\t12\n#define CS42L52_ADCX_VOL_6DB\t\t\t6\n\n#define CS42L52_ADCA_MIXER_VOL\t\t\t0x18\n#define CS42L52_ADCB_MIXER_VOL\t\t\t0x19\n#define CS42L52_ADC_MIXER_VOL_12DB\t\t0x18\n\n#define CS42L52_PCMA_MIXER_VOL\t\t\t0x1A\n#define CS42L52_PCMB_MIXER_VOL\t\t\t0x1B\n\n#define CS42L52_BEEP_FREQ\t\t\t0x1C\n#define CS42L52_BEEP_VOL\t\t\t0x1D\n#define CS42L52_BEEP_TONE_CTL\t\t\t0x1E\n#define CS42L52_BEEP_RATE_SHIFT\t\t\t4\n#define CS42L52_BEEP_RATE_MASK\t\t\t0x0F\n\n#define CS42L52_TONE_CTL\t\t\t0x1F\n#define CS42L52_BEEP_EN_MASK\t\t\t0x3F\n\n#define CS42L52_MASTERA_VOL\t\t\t0x20\n#define CS42L52_MASTERB_VOL\t\t\t0x21\n\n#define CS42L52_HPA_VOL\t\t\t\t0x22\n#define CS42L52_HPB_VOL\t\t\t\t0x23\n#define CS42L52_DEFAULT_HP_VOL\t\t\t0xF0\n\n#define CS42L52_SPKA_VOL\t\t\t0x24\n#define CS42L52_SPKB_VOL\t\t\t0x25\n#define CS42L52_DEFAULT_SPK_VOL\t\t\t0xF0\n\n#define CS42L52_ADC_PCM_MIXER\t\t\t0x26\n\n#define CS42L52_LIMITER_CTL1\t\t\t0x27\n#define CS42L52_LIMITER_CTL2\t\t\t0x28\n#define CS42L52_LIMITER_AT_RATE\t\t\t0x29\n\n#define CS42L52_ALC_CTL\t\t\t\t0x2A\n#define CS42L52_ALC_CTL_ALCB_ENABLE_SHIFT\t7\n#define CS42L52_ALC_CTL_ALCA_ENABLE_SHIFT\t6\n#define CS42L52_ALC_CTL_FASTEST_ATTACK\t\t0\n\n#define CS42L52_ALC_RATE\t\t\t0x2B\n#define CS42L52_ALC_SLOWEST_RELEASE\t\t0x3F\n\n#define CS42L52_ALC_THRESHOLD\t\t\t0x2C\n#define CS42L52_ALC_MAX_RATE_SHIFT\t\t5\n#define CS42L52_ALC_MIN_RATE_SHIFT\t\t2\n#define CS42L52_ALC_RATE_0DB\t\t\t0\n#define CS42L52_ALC_RATE_3DB\t\t\t1\n#define CS42L52_ALC_RATE_6DB\t\t\t2\n\n#define CS42L52_NOISE_GATE_CTL\t\t\t0x2D\n#define CS42L52_NG_ENABLE_SHIFT\t\t\t6\n#define CS42L52_NG_THRESHOLD_SHIFT\t\t2\n#define CS42L52_NG_MIN_70DB\t\t\t2\n#define CS42L52_NG_DELAY_SHIFT\t\t\t0\n#define CS42L52_NG_DELAY_100MS\t\t\t1\n\n#define CS42L52_CLK_STATUS\t\t\t0x2E\n#define CS42L52_BATT_COMPEN\t\t\t0x2F\n\n#define CS42L52_BATT_LEVEL\t\t\t0x30\n#define CS42L52_SPK_STATUS\t\t\t0x31\n#define CS42L52_SPK_STATUS_PIN_SHIFT\t\t3\n#define CS42L52_SPK_STATUS_PIN_HIGH\t\t1\n\n#define CS42L52_TEM_CTL\t\t\t\t0x32\n#define CS42L52_TEM_CTL_SET\t\t\t0x80\n#define CS42L52_THE_FOLDBACK\t\t\t0x33\n#define CS42L52_CHARGE_PUMP\t\t\t0x34\n#define CS42L52_CHARGE_PUMP_MASK\t\t0xF0\n#define CS42L52_CHARGE_PUMP_SHIFT\t\t4\n#define CS42L52_FIX_BITS1\t\t\t0x3E\n#define CS42L52_FIX_BITS2\t\t\t0x47\n\n#define CS42L52_MAX_REGISTER\t\t\t0x47\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}