// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module FreeList_3(
  input         clock,
  input         reset,
  output [6:0]  io_allocateSlot_0,
  output [6:0]  io_allocateSlot_1,
  output [6:0]  io_allocateSlot_2,
  output        io_canAllocate_0,
  output        io_canAllocate_1,
  output        io_canAllocate_2,
  input         io_doAllocate_0,
  input         io_doAllocate_1,
  input         io_doAllocate_2,
  input  [71:0] io_free,
  output        io_empty
);

  reg  [6:0]        freeList_0;
  reg  [6:0]        freeList_1;
  reg  [6:0]        freeList_2;
  reg  [6:0]        freeList_3;
  reg  [6:0]        freeList_4;
  reg  [6:0]        freeList_5;
  reg  [6:0]        freeList_6;
  reg  [6:0]        freeList_7;
  reg  [6:0]        freeList_8;
  reg  [6:0]        freeList_9;
  reg  [6:0]        freeList_10;
  reg  [6:0]        freeList_11;
  reg  [6:0]        freeList_12;
  reg  [6:0]        freeList_13;
  reg  [6:0]        freeList_14;
  reg  [6:0]        freeList_15;
  reg  [6:0]        freeList_16;
  reg  [6:0]        freeList_17;
  reg  [6:0]        freeList_18;
  reg  [6:0]        freeList_19;
  reg  [6:0]        freeList_20;
  reg  [6:0]        freeList_21;
  reg  [6:0]        freeList_22;
  reg  [6:0]        freeList_23;
  reg  [6:0]        freeList_24;
  reg  [6:0]        freeList_25;
  reg  [6:0]        freeList_26;
  reg  [6:0]        freeList_27;
  reg  [6:0]        freeList_28;
  reg  [6:0]        freeList_29;
  reg  [6:0]        freeList_30;
  reg  [6:0]        freeList_31;
  reg  [6:0]        freeList_32;
  reg  [6:0]        freeList_33;
  reg  [6:0]        freeList_34;
  reg  [6:0]        freeList_35;
  reg  [6:0]        freeList_36;
  reg  [6:0]        freeList_37;
  reg  [6:0]        freeList_38;
  reg  [6:0]        freeList_39;
  reg  [6:0]        freeList_40;
  reg  [6:0]        freeList_41;
  reg  [6:0]        freeList_42;
  reg  [6:0]        freeList_43;
  reg  [6:0]        freeList_44;
  reg  [6:0]        freeList_45;
  reg  [6:0]        freeList_46;
  reg  [6:0]        freeList_47;
  reg  [6:0]        freeList_48;
  reg  [6:0]        freeList_49;
  reg  [6:0]        freeList_50;
  reg  [6:0]        freeList_51;
  reg  [6:0]        freeList_52;
  reg  [6:0]        freeList_53;
  reg  [6:0]        freeList_54;
  reg  [6:0]        freeList_55;
  reg  [6:0]        freeList_56;
  reg  [6:0]        freeList_57;
  reg  [6:0]        freeList_58;
  reg  [6:0]        freeList_59;
  reg  [6:0]        freeList_60;
  reg  [6:0]        freeList_61;
  reg  [6:0]        freeList_62;
  reg  [6:0]        freeList_63;
  reg  [6:0]        freeList_64;
  reg  [6:0]        freeList_65;
  reg  [6:0]        freeList_66;
  reg  [6:0]        freeList_67;
  reg  [6:0]        freeList_68;
  reg  [6:0]        freeList_69;
  reg  [6:0]        freeList_70;
  reg  [6:0]        freeList_71;
  reg               headPtr_flag;
  reg  [6:0]        headPtr_value;
  reg               tailPtr_flag;
  reg  [6:0]        tailPtr_value;
  reg  [71:0]       freeMask;
  reg               freeReq_next_nextVec_0_r;
  reg               freeReq_next_nextVec_1_r;
  reg               freeReq_next_nextVec_2_r;
  reg               freeReq_next_nextVec_3_r;
  reg  [71:0]       freeSlotOH_next_nextVec_0_r;
  reg  [71:0]       freeSlotOH_next_nextVec_1_r;
  reg  [71:0]       freeSlotOH_next_nextVec_2_r;
  reg  [71:0]       freeSlotOH_next_nextVec_3_r;
  reg  [6:0]        freeSlotCnt;
  wire [7:0]        deqPtr_new_value =
    8'({1'h0, headPtr_value}
       + {6'h0,
          2'({1'h0, io_doAllocate_0}
             + 2'({1'h0, io_doAllocate_1} + {1'h0, io_doAllocate_2}))});
  wire [8:0]        _GEN = {1'h0, deqPtr_new_value};
  reg               io_canAllocate_0_r;
  reg  [6:0]        io_allocateSlot_0_r;
  reg               io_canAllocate_1_r;
  reg  [6:0]        io_allocateSlot_1_r;
  reg               io_canAllocate_2_r;
  reg  [6:0]        io_allocateSlot_2_r;
  wire [71:0]       _remFreeSelMaskVec_T_63 =
    ~((freeReq_next_nextVec_0_r ? freeSlotOH_next_nextVec_0_r : 72'h0)
      | (freeReq_next_nextVec_1_r ? freeSlotOH_next_nextVec_1_r : 72'h0)
      | (freeReq_next_nextVec_2_r ? freeSlotOH_next_nextVec_2_r : 72'h0)
      | (freeReq_next_nextVec_3_r ? freeSlotOH_next_nextVec_3_r : 72'h0));
  wire              _remFreeSelMaskVec_T_2 = freeMask[0] & _remFreeSelMaskVec_T_63[0];
  wire              _remFreeSelMaskVec_T_3 = freeMask[4] & _remFreeSelMaskVec_T_63[4];
  wire              _remFreeSelMaskVec_T_4 = freeMask[8] & _remFreeSelMaskVec_T_63[8];
  wire              _remFreeSelMaskVec_T_5 = freeMask[12] & _remFreeSelMaskVec_T_63[12];
  wire              _remFreeSelMaskVec_T_6 = freeMask[16] & _remFreeSelMaskVec_T_63[16];
  wire              _remFreeSelMaskVec_T_7 = freeMask[20] & _remFreeSelMaskVec_T_63[20];
  wire              _remFreeSelMaskVec_T_8 = freeMask[24] & _remFreeSelMaskVec_T_63[24];
  wire              _remFreeSelMaskVec_T_9 = freeMask[28] & _remFreeSelMaskVec_T_63[28];
  wire              _remFreeSelMaskVec_T_10 = freeMask[32] & _remFreeSelMaskVec_T_63[32];
  wire              _remFreeSelMaskVec_T_11 = freeMask[36] & _remFreeSelMaskVec_T_63[36];
  wire              _remFreeSelMaskVec_T_12 = freeMask[40] & _remFreeSelMaskVec_T_63[40];
  wire              _remFreeSelMaskVec_T_13 = freeMask[44] & _remFreeSelMaskVec_T_63[44];
  wire              _remFreeSelMaskVec_T_14 = freeMask[48] & _remFreeSelMaskVec_T_63[48];
  wire              _remFreeSelMaskVec_T_15 = freeMask[52] & _remFreeSelMaskVec_T_63[52];
  wire              _remFreeSelMaskVec_T_16 = freeMask[56] & _remFreeSelMaskVec_T_63[56];
  wire              _remFreeSelMaskVec_T_17 = freeMask[60] & _remFreeSelMaskVec_T_63[60];
  wire              _remFreeSelMaskVec_T_18 = freeMask[64] & _remFreeSelMaskVec_T_63[64];
  wire              _remFreeSelMaskVec_T_19 = freeMask[68] & _remFreeSelMaskVec_T_63[68];
  wire [17:0]       remFreeSelMaskVec_0 =
    {_remFreeSelMaskVec_T_19,
     _remFreeSelMaskVec_T_18,
     _remFreeSelMaskVec_T_17,
     _remFreeSelMaskVec_T_16,
     _remFreeSelMaskVec_T_15,
     _remFreeSelMaskVec_T_14,
     _remFreeSelMaskVec_T_13,
     _remFreeSelMaskVec_T_12,
     _remFreeSelMaskVec_T_11,
     _remFreeSelMaskVec_T_10,
     _remFreeSelMaskVec_T_9,
     _remFreeSelMaskVec_T_8,
     _remFreeSelMaskVec_T_7,
     _remFreeSelMaskVec_T_6,
     _remFreeSelMaskVec_T_5,
     _remFreeSelMaskVec_T_4,
     _remFreeSelMaskVec_T_3,
     _remFreeSelMaskVec_T_2};
  wire              _remFreeSelMaskVec_T_23 = freeMask[1] & _remFreeSelMaskVec_T_63[1];
  wire              _remFreeSelMaskVec_T_24 = freeMask[5] & _remFreeSelMaskVec_T_63[5];
  wire              _remFreeSelMaskVec_T_25 = freeMask[9] & _remFreeSelMaskVec_T_63[9];
  wire              _remFreeSelMaskVec_T_26 = freeMask[13] & _remFreeSelMaskVec_T_63[13];
  wire              _remFreeSelMaskVec_T_27 = freeMask[17] & _remFreeSelMaskVec_T_63[17];
  wire              _remFreeSelMaskVec_T_28 = freeMask[21] & _remFreeSelMaskVec_T_63[21];
  wire              _remFreeSelMaskVec_T_29 = freeMask[25] & _remFreeSelMaskVec_T_63[25];
  wire              _remFreeSelMaskVec_T_30 = freeMask[29] & _remFreeSelMaskVec_T_63[29];
  wire              _remFreeSelMaskVec_T_31 = freeMask[33] & _remFreeSelMaskVec_T_63[33];
  wire              _remFreeSelMaskVec_T_32 = freeMask[37] & _remFreeSelMaskVec_T_63[37];
  wire              _remFreeSelMaskVec_T_33 = freeMask[41] & _remFreeSelMaskVec_T_63[41];
  wire              _remFreeSelMaskVec_T_34 = freeMask[45] & _remFreeSelMaskVec_T_63[45];
  wire              _remFreeSelMaskVec_T_35 = freeMask[49] & _remFreeSelMaskVec_T_63[49];
  wire              _remFreeSelMaskVec_T_36 = freeMask[53] & _remFreeSelMaskVec_T_63[53];
  wire              _remFreeSelMaskVec_T_37 = freeMask[57] & _remFreeSelMaskVec_T_63[57];
  wire              _remFreeSelMaskVec_T_38 = freeMask[61] & _remFreeSelMaskVec_T_63[61];
  wire              _remFreeSelMaskVec_T_39 = freeMask[65] & _remFreeSelMaskVec_T_63[65];
  wire              _remFreeSelMaskVec_T_40 = freeMask[69] & _remFreeSelMaskVec_T_63[69];
  wire [17:0]       remFreeSelMaskVec_1 =
    {_remFreeSelMaskVec_T_40,
     _remFreeSelMaskVec_T_39,
     _remFreeSelMaskVec_T_38,
     _remFreeSelMaskVec_T_37,
     _remFreeSelMaskVec_T_36,
     _remFreeSelMaskVec_T_35,
     _remFreeSelMaskVec_T_34,
     _remFreeSelMaskVec_T_33,
     _remFreeSelMaskVec_T_32,
     _remFreeSelMaskVec_T_31,
     _remFreeSelMaskVec_T_30,
     _remFreeSelMaskVec_T_29,
     _remFreeSelMaskVec_T_28,
     _remFreeSelMaskVec_T_27,
     _remFreeSelMaskVec_T_26,
     _remFreeSelMaskVec_T_25,
     _remFreeSelMaskVec_T_24,
     _remFreeSelMaskVec_T_23};
  wire              _remFreeSelMaskVec_T_44 = freeMask[2] & _remFreeSelMaskVec_T_63[2];
  wire              _remFreeSelMaskVec_T_45 = freeMask[6] & _remFreeSelMaskVec_T_63[6];
  wire              _remFreeSelMaskVec_T_46 = freeMask[10] & _remFreeSelMaskVec_T_63[10];
  wire              _remFreeSelMaskVec_T_47 = freeMask[14] & _remFreeSelMaskVec_T_63[14];
  wire              _remFreeSelMaskVec_T_48 = freeMask[18] & _remFreeSelMaskVec_T_63[18];
  wire              _remFreeSelMaskVec_T_49 = freeMask[22] & _remFreeSelMaskVec_T_63[22];
  wire              _remFreeSelMaskVec_T_50 = freeMask[26] & _remFreeSelMaskVec_T_63[26];
  wire              _remFreeSelMaskVec_T_51 = freeMask[30] & _remFreeSelMaskVec_T_63[30];
  wire              _remFreeSelMaskVec_T_52 = freeMask[34] & _remFreeSelMaskVec_T_63[34];
  wire              _remFreeSelMaskVec_T_53 = freeMask[38] & _remFreeSelMaskVec_T_63[38];
  wire              _remFreeSelMaskVec_T_54 = freeMask[42] & _remFreeSelMaskVec_T_63[42];
  wire              _remFreeSelMaskVec_T_55 = freeMask[46] & _remFreeSelMaskVec_T_63[46];
  wire              _remFreeSelMaskVec_T_56 = freeMask[50] & _remFreeSelMaskVec_T_63[50];
  wire              _remFreeSelMaskVec_T_57 = freeMask[54] & _remFreeSelMaskVec_T_63[54];
  wire              _remFreeSelMaskVec_T_58 = freeMask[58] & _remFreeSelMaskVec_T_63[58];
  wire              _remFreeSelMaskVec_T_59 = freeMask[62] & _remFreeSelMaskVec_T_63[62];
  wire              _remFreeSelMaskVec_T_60 = freeMask[66] & _remFreeSelMaskVec_T_63[66];
  wire              _remFreeSelMaskVec_T_61 = freeMask[70] & _remFreeSelMaskVec_T_63[70];
  wire [17:0]       remFreeSelMaskVec_2 =
    {_remFreeSelMaskVec_T_61,
     _remFreeSelMaskVec_T_60,
     _remFreeSelMaskVec_T_59,
     _remFreeSelMaskVec_T_58,
     _remFreeSelMaskVec_T_57,
     _remFreeSelMaskVec_T_56,
     _remFreeSelMaskVec_T_55,
     _remFreeSelMaskVec_T_54,
     _remFreeSelMaskVec_T_53,
     _remFreeSelMaskVec_T_52,
     _remFreeSelMaskVec_T_51,
     _remFreeSelMaskVec_T_50,
     _remFreeSelMaskVec_T_49,
     _remFreeSelMaskVec_T_48,
     _remFreeSelMaskVec_T_47,
     _remFreeSelMaskVec_T_46,
     _remFreeSelMaskVec_T_45,
     _remFreeSelMaskVec_T_44};
  wire              _remFreeSelMaskVec_T_65 = freeMask[3] & _remFreeSelMaskVec_T_63[3];
  wire              _remFreeSelMaskVec_T_66 = freeMask[7] & _remFreeSelMaskVec_T_63[7];
  wire              _remFreeSelMaskVec_T_67 = freeMask[11] & _remFreeSelMaskVec_T_63[11];
  wire              _remFreeSelMaskVec_T_68 = freeMask[15] & _remFreeSelMaskVec_T_63[15];
  wire              _remFreeSelMaskVec_T_69 = freeMask[19] & _remFreeSelMaskVec_T_63[19];
  wire              _remFreeSelMaskVec_T_70 = freeMask[23] & _remFreeSelMaskVec_T_63[23];
  wire              _remFreeSelMaskVec_T_71 = freeMask[27] & _remFreeSelMaskVec_T_63[27];
  wire              _remFreeSelMaskVec_T_72 = freeMask[31] & _remFreeSelMaskVec_T_63[31];
  wire              _remFreeSelMaskVec_T_73 = freeMask[35] & _remFreeSelMaskVec_T_63[35];
  wire              _remFreeSelMaskVec_T_74 = freeMask[39] & _remFreeSelMaskVec_T_63[39];
  wire              _remFreeSelMaskVec_T_75 = freeMask[43] & _remFreeSelMaskVec_T_63[43];
  wire              _remFreeSelMaskVec_T_76 = freeMask[47] & _remFreeSelMaskVec_T_63[47];
  wire              _remFreeSelMaskVec_T_77 = freeMask[51] & _remFreeSelMaskVec_T_63[51];
  wire              _remFreeSelMaskVec_T_78 = freeMask[55] & _remFreeSelMaskVec_T_63[55];
  wire              _remFreeSelMaskVec_T_79 = freeMask[59] & _remFreeSelMaskVec_T_63[59];
  wire              _remFreeSelMaskVec_T_80 = freeMask[63] & _remFreeSelMaskVec_T_63[63];
  wire              _remFreeSelMaskVec_T_81 = freeMask[67] & _remFreeSelMaskVec_T_63[67];
  wire              _remFreeSelMaskVec_T_82 = freeMask[71] & _remFreeSelMaskVec_T_63[71];
  wire [17:0]       remFreeSelMaskVec_3 =
    {_remFreeSelMaskVec_T_82,
     _remFreeSelMaskVec_T_81,
     _remFreeSelMaskVec_T_80,
     _remFreeSelMaskVec_T_79,
     _remFreeSelMaskVec_T_78,
     _remFreeSelMaskVec_T_77,
     _remFreeSelMaskVec_T_76,
     _remFreeSelMaskVec_T_75,
     _remFreeSelMaskVec_T_74,
     _remFreeSelMaskVec_T_73,
     _remFreeSelMaskVec_T_72,
     _remFreeSelMaskVec_T_71,
     _remFreeSelMaskVec_T_70,
     _remFreeSelMaskVec_T_69,
     _remFreeSelMaskVec_T_68,
     _remFreeSelMaskVec_T_67,
     _remFreeSelMaskVec_T_66,
     _remFreeSelMaskVec_T_65};
  wire [17:0]       remFreeSelIndexOHVec_highIndexOH =
    _remFreeSelMaskVec_T_2
      ? 18'h1
      : _remFreeSelMaskVec_T_3
          ? 18'h2
          : _remFreeSelMaskVec_T_4
              ? 18'h4
              : _remFreeSelMaskVec_T_5
                  ? 18'h8
                  : _remFreeSelMaskVec_T_6
                      ? 18'h10
                      : _remFreeSelMaskVec_T_7
                          ? 18'h20
                          : _remFreeSelMaskVec_T_8
                              ? 18'h40
                              : _remFreeSelMaskVec_T_9
                                  ? 18'h80
                                  : _remFreeSelMaskVec_T_10
                                      ? 18'h100
                                      : _remFreeSelMaskVec_T_11
                                          ? 18'h200
                                          : _remFreeSelMaskVec_T_12
                                              ? 18'h400
                                              : _remFreeSelMaskVec_T_13
                                                  ? 18'h800
                                                  : _remFreeSelMaskVec_T_14
                                                      ? 18'h1000
                                                      : _remFreeSelMaskVec_T_15
                                                          ? 18'h2000
                                                          : _remFreeSelMaskVec_T_16
                                                              ? 18'h4000
                                                              : _remFreeSelMaskVec_T_17
                                                                  ? 18'h8000
                                                                  : _remFreeSelMaskVec_T_18
                                                                      ? 18'h10000
                                                                      : {_remFreeSelMaskVec_T_19,
                                                                         17'h0};
  wire [71:0]       remFreeSelIndexOHVec_0 =
    {3'h0,
     remFreeSelIndexOHVec_highIndexOH[17],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH[16],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH[15],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH[14],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH[13],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH[12],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH[11],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH[10],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH[9],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH[8],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH[7],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH[6],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH[5],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH[4],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH[3],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH[2],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH[1],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH[0]};
  wire [17:0]       remFreeSelIndexOHVec_highIndexOH_1 =
    _remFreeSelMaskVec_T_23
      ? 18'h1
      : _remFreeSelMaskVec_T_24
          ? 18'h2
          : _remFreeSelMaskVec_T_25
              ? 18'h4
              : _remFreeSelMaskVec_T_26
                  ? 18'h8
                  : _remFreeSelMaskVec_T_27
                      ? 18'h10
                      : _remFreeSelMaskVec_T_28
                          ? 18'h20
                          : _remFreeSelMaskVec_T_29
                              ? 18'h40
                              : _remFreeSelMaskVec_T_30
                                  ? 18'h80
                                  : _remFreeSelMaskVec_T_31
                                      ? 18'h100
                                      : _remFreeSelMaskVec_T_32
                                          ? 18'h200
                                          : _remFreeSelMaskVec_T_33
                                              ? 18'h400
                                              : _remFreeSelMaskVec_T_34
                                                  ? 18'h800
                                                  : _remFreeSelMaskVec_T_35
                                                      ? 18'h1000
                                                      : _remFreeSelMaskVec_T_36
                                                          ? 18'h2000
                                                          : _remFreeSelMaskVec_T_37
                                                              ? 18'h4000
                                                              : _remFreeSelMaskVec_T_38
                                                                  ? 18'h8000
                                                                  : _remFreeSelMaskVec_T_39
                                                                      ? 18'h10000
                                                                      : {_remFreeSelMaskVec_T_40,
                                                                         17'h0};
  wire [71:0]       remFreeSelIndexOHVec_1 =
    {2'h0,
     remFreeSelIndexOHVec_highIndexOH_1[17],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_1[16],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_1[15],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_1[14],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_1[13],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_1[12],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_1[11],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_1[10],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_1[9],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_1[8],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_1[7],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_1[6],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_1[5],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_1[4],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_1[3],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_1[2],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_1[1],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_1[0],
     1'h0};
  wire [17:0]       remFreeSelIndexOHVec_highIndexOH_2 =
    _remFreeSelMaskVec_T_44
      ? 18'h1
      : _remFreeSelMaskVec_T_45
          ? 18'h2
          : _remFreeSelMaskVec_T_46
              ? 18'h4
              : _remFreeSelMaskVec_T_47
                  ? 18'h8
                  : _remFreeSelMaskVec_T_48
                      ? 18'h10
                      : _remFreeSelMaskVec_T_49
                          ? 18'h20
                          : _remFreeSelMaskVec_T_50
                              ? 18'h40
                              : _remFreeSelMaskVec_T_51
                                  ? 18'h80
                                  : _remFreeSelMaskVec_T_52
                                      ? 18'h100
                                      : _remFreeSelMaskVec_T_53
                                          ? 18'h200
                                          : _remFreeSelMaskVec_T_54
                                              ? 18'h400
                                              : _remFreeSelMaskVec_T_55
                                                  ? 18'h800
                                                  : _remFreeSelMaskVec_T_56
                                                      ? 18'h1000
                                                      : _remFreeSelMaskVec_T_57
                                                          ? 18'h2000
                                                          : _remFreeSelMaskVec_T_58
                                                              ? 18'h4000
                                                              : _remFreeSelMaskVec_T_59
                                                                  ? 18'h8000
                                                                  : _remFreeSelMaskVec_T_60
                                                                      ? 18'h10000
                                                                      : {_remFreeSelMaskVec_T_61,
                                                                         17'h0};
  wire [71:0]       remFreeSelIndexOHVec_2 =
    {1'h0,
     remFreeSelIndexOHVec_highIndexOH_2[17],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_2[16],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_2[15],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_2[14],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_2[13],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_2[12],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_2[11],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_2[10],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_2[9],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_2[8],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_2[7],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_2[6],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_2[5],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_2[4],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_2[3],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_2[2],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_2[1],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_2[0],
     2'h0};
  wire [17:0]       remFreeSelIndexOHVec_highIndexOH_3 =
    _remFreeSelMaskVec_T_65
      ? 18'h1
      : _remFreeSelMaskVec_T_66
          ? 18'h2
          : _remFreeSelMaskVec_T_67
              ? 18'h4
              : _remFreeSelMaskVec_T_68
                  ? 18'h8
                  : _remFreeSelMaskVec_T_69
                      ? 18'h10
                      : _remFreeSelMaskVec_T_70
                          ? 18'h20
                          : _remFreeSelMaskVec_T_71
                              ? 18'h40
                              : _remFreeSelMaskVec_T_72
                                  ? 18'h80
                                  : _remFreeSelMaskVec_T_73
                                      ? 18'h100
                                      : _remFreeSelMaskVec_T_74
                                          ? 18'h200
                                          : _remFreeSelMaskVec_T_75
                                              ? 18'h400
                                              : _remFreeSelMaskVec_T_76
                                                  ? 18'h800
                                                  : _remFreeSelMaskVec_T_77
                                                      ? 18'h1000
                                                      : _remFreeSelMaskVec_T_78
                                                          ? 18'h2000
                                                          : _remFreeSelMaskVec_T_79
                                                              ? 18'h4000
                                                              : _remFreeSelMaskVec_T_80
                                                                  ? 18'h8000
                                                                  : _remFreeSelMaskVec_T_81
                                                                      ? 18'h10000
                                                                      : {_remFreeSelMaskVec_T_82,
                                                                         17'h0};
  wire [71:0]       remFreeSelIndexOHVec_3 =
    {remFreeSelIndexOHVec_highIndexOH_3[17],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_3[16],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_3[15],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_3[14],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_3[13],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_3[12],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_3[11],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_3[10],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_3[9],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_3[8],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_3[7],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_3[6],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_3[5],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_3[4],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_3[3],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_3[2],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_3[1],
     3'h0,
     remFreeSelIndexOHVec_highIndexOH_3[0],
     3'h0};
  wire [3:0]        _doFree_T =
    {freeReq_next_nextVec_3_r,
     freeReq_next_nextVec_2_r,
     freeReq_next_nextVec_1_r,
     freeReq_next_nextVec_0_r};
  wire [7:0]        _GEN_0 = {1'h0, tailPtr_value};
  wire [8:0]        _enqPtr_diff_T_4 = 9'({2'h0, tailPtr_value} - 9'h48);
  wire [6:0]        _enqPtr_new_ptr_value_T_1 =
    $signed(_enqPtr_diff_T_4) > -9'sh1 ? _enqPtr_diff_T_4[6:0] : tailPtr_value;
  wire [62:0]       _freeList_T_1 =
    {56'h0, freeSlotOH_next_nextVec_0_r[71:65]} | freeSlotOH_next_nextVec_0_r[63:1];
  wire [30:0]       _freeList_T_3 = _freeList_T_1[62:32] | _freeList_T_1[30:0];
  wire [14:0]       _freeList_T_5 = _freeList_T_3[30:16] | _freeList_T_3[14:0];
  wire [6:0]        _freeList_T_7 = _freeList_T_5[14:8] | _freeList_T_5[6:0];
  wire [2:0]        _freeList_T_9 = _freeList_T_7[6:4] | _freeList_T_7[2:0];
  wire [6:0]        _freeList_T_18 =
    {|(freeSlotOH_next_nextVec_0_r[71:64]),
     |(_freeList_T_1[62:31]),
     |(_freeList_T_3[30:15]),
     |(_freeList_T_5[14:7]),
     |(_freeList_T_7[6:3]),
     |(_freeList_T_9[2:1]),
     _freeList_T_9[2] | _freeList_T_9[0]};
  wire [7:0]        enqPtr_new_value_1 = 8'(_GEN_0 + {7'h0, freeReq_next_nextVec_0_r});
  wire [8:0]        _enqPtr_diff_T_10 = 9'({1'h0, enqPtr_new_value_1} - 9'h48);
  wire [6:0]        _enqPtr_new_ptr_value_T_3 =
    $signed(_enqPtr_diff_T_10) > -9'sh1
      ? _enqPtr_diff_T_10[6:0]
      : enqPtr_new_value_1[6:0];
  wire [62:0]       _freeList_T_20 =
    {56'h0, freeSlotOH_next_nextVec_1_r[71:65]} | freeSlotOH_next_nextVec_1_r[63:1];
  wire [30:0]       _freeList_T_22 = _freeList_T_20[62:32] | _freeList_T_20[30:0];
  wire [14:0]       _freeList_T_24 = _freeList_T_22[30:16] | _freeList_T_22[14:0];
  wire [6:0]        _freeList_T_26 = _freeList_T_24[14:8] | _freeList_T_24[6:0];
  wire [2:0]        _freeList_T_28 = _freeList_T_26[6:4] | _freeList_T_26[2:0];
  wire [6:0]        _freeList_T_37 =
    {|(freeSlotOH_next_nextVec_1_r[71:64]),
     |(_freeList_T_20[62:31]),
     |(_freeList_T_22[30:15]),
     |(_freeList_T_24[14:7]),
     |(_freeList_T_26[6:3]),
     |(_freeList_T_28[2:1]),
     _freeList_T_28[2] | _freeList_T_28[0]};
  wire [1:0]        _GEN_1 = {1'h0, freeReq_next_nextVec_0_r};
  wire [1:0]        _GEN_2 = {1'h0, freeReq_next_nextVec_1_r};
  wire [1:0]        offset = 2'(_GEN_1 + _GEN_2);
  wire [7:0]        enqPtr_new_value_2 = 8'(_GEN_0 + {6'h0, offset});
  wire [8:0]        _enqPtr_diff_T_16 = 9'({1'h0, enqPtr_new_value_2} - 9'h48);
  wire [6:0]        _enqPtr_new_ptr_value_T_5 =
    $signed(_enqPtr_diff_T_16) > -9'sh1
      ? _enqPtr_diff_T_16[6:0]
      : enqPtr_new_value_2[6:0];
  wire [62:0]       _freeList_T_39 =
    {56'h0, freeSlotOH_next_nextVec_2_r[71:65]} | freeSlotOH_next_nextVec_2_r[63:1];
  wire [30:0]       _freeList_T_41 = _freeList_T_39[62:32] | _freeList_T_39[30:0];
  wire [14:0]       _freeList_T_43 = _freeList_T_41[30:16] | _freeList_T_41[14:0];
  wire [6:0]        _freeList_T_45 = _freeList_T_43[14:8] | _freeList_T_43[6:0];
  wire [2:0]        _freeList_T_47 = _freeList_T_45[6:4] | _freeList_T_45[2:0];
  wire [6:0]        _freeList_T_56 =
    {|(freeSlotOH_next_nextVec_2_r[71:64]),
     |(_freeList_T_39[62:31]),
     |(_freeList_T_41[30:15]),
     |(_freeList_T_43[14:7]),
     |(_freeList_T_45[6:3]),
     |(_freeList_T_47[2:1]),
     _freeList_T_47[2] | _freeList_T_47[0]};
  wire [1:0]        _GEN_3 = {1'h0, freeReq_next_nextVec_2_r};
  wire [7:0]        enqPtr_new_value_3 =
    8'(_GEN_0 + {6'h0, 2'(_GEN_1 + 2'(_GEN_2 + _GEN_3))});
  wire [8:0]        _enqPtr_diff_T_22 = 9'({1'h0, enqPtr_new_value_3} - 9'h48);
  wire [6:0]        _enqPtr_new_ptr_value_T_7 =
    $signed(_enqPtr_diff_T_22) > -9'sh1
      ? _enqPtr_diff_T_22[6:0]
      : enqPtr_new_value_3[6:0];
  wire [62:0]       _freeList_T_58 =
    {56'h0, freeSlotOH_next_nextVec_3_r[71:65]} | freeSlotOH_next_nextVec_3_r[63:1];
  wire [30:0]       _freeList_T_60 = _freeList_T_58[62:32] | _freeList_T_58[30:0];
  wire [14:0]       _freeList_T_62 = _freeList_T_60[30:16] | _freeList_T_60[14:0];
  wire [6:0]        _freeList_T_64 = _freeList_T_62[14:8] | _freeList_T_62[6:0];
  wire [2:0]        _freeList_T_66 = _freeList_T_64[6:4] | _freeList_T_64[2:0];
  wire [6:0]        _freeList_T_75 =
    {|(freeSlotOH_next_nextVec_3_r[71:64]),
     |(_freeList_T_58[62:31]),
     |(_freeList_T_60[30:15]),
     |(_freeList_T_62[14:7]),
     |(_freeList_T_64[6:3]),
     |(_freeList_T_66[2:1]),
     _freeList_T_66[2] | _freeList_T_66[0]};
  wire [7:0]        tailPtrNext_new_value =
    8'(_GEN_0
       + {5'h0,
          3'({1'h0, offset} + {1'h0, 2'(_GEN_3 + {1'h0, freeReq_next_nextVec_3_r})})});
  wire [8:0]        _tailPtrNext_diff_T_4 = 9'({1'h0, tailPtrNext_new_value} - 9'h48);
  wire              tailPtrNext_reverse_flag = $signed(_tailPtrNext_diff_T_4) > -9'sh1;
  wire [6:0]        _tailPtrNext_new_ptr_value_T_1 =
    tailPtrNext_reverse_flag ? _tailPtrNext_diff_T_4[6:0] : tailPtrNext_new_value[6:0];
  wire [2:0]        _doAllocate_T = {io_doAllocate_2, io_doAllocate_1, io_doAllocate_0};
  wire [8:0]        _headPtrNext_diff_T_4 = 9'(_GEN - 9'h48);
  wire              headPtrNext_reverse_flag = $signed(_headPtrNext_diff_T_4) > -9'sh1;
  wire [6:0]        _headPtrNext_new_ptr_value_T_1 =
    headPtrNext_reverse_flag ? _headPtrNext_diff_T_4[6:0] : deqPtr_new_value[6:0];
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      freeList_0 <= 7'h0;
      freeList_1 <= 7'h1;
      freeList_2 <= 7'h2;
      freeList_3 <= 7'h3;
      freeList_4 <= 7'h4;
      freeList_5 <= 7'h5;
      freeList_6 <= 7'h6;
      freeList_7 <= 7'h7;
      freeList_8 <= 7'h8;
      freeList_9 <= 7'h9;
      freeList_10 <= 7'hA;
      freeList_11 <= 7'hB;
      freeList_12 <= 7'hC;
      freeList_13 <= 7'hD;
      freeList_14 <= 7'hE;
      freeList_15 <= 7'hF;
      freeList_16 <= 7'h10;
      freeList_17 <= 7'h11;
      freeList_18 <= 7'h12;
      freeList_19 <= 7'h13;
      freeList_20 <= 7'h14;
      freeList_21 <= 7'h15;
      freeList_22 <= 7'h16;
      freeList_23 <= 7'h17;
      freeList_24 <= 7'h18;
      freeList_25 <= 7'h19;
      freeList_26 <= 7'h1A;
      freeList_27 <= 7'h1B;
      freeList_28 <= 7'h1C;
      freeList_29 <= 7'h1D;
      freeList_30 <= 7'h1E;
      freeList_31 <= 7'h1F;
      freeList_32 <= 7'h20;
      freeList_33 <= 7'h21;
      freeList_34 <= 7'h22;
      freeList_35 <= 7'h23;
      freeList_36 <= 7'h24;
      freeList_37 <= 7'h25;
      freeList_38 <= 7'h26;
      freeList_39 <= 7'h27;
      freeList_40 <= 7'h28;
      freeList_41 <= 7'h29;
      freeList_42 <= 7'h2A;
      freeList_43 <= 7'h2B;
      freeList_44 <= 7'h2C;
      freeList_45 <= 7'h2D;
      freeList_46 <= 7'h2E;
      freeList_47 <= 7'h2F;
      freeList_48 <= 7'h30;
      freeList_49 <= 7'h31;
      freeList_50 <= 7'h32;
      freeList_51 <= 7'h33;
      freeList_52 <= 7'h34;
      freeList_53 <= 7'h35;
      freeList_54 <= 7'h36;
      freeList_55 <= 7'h37;
      freeList_56 <= 7'h38;
      freeList_57 <= 7'h39;
      freeList_58 <= 7'h3A;
      freeList_59 <= 7'h3B;
      freeList_60 <= 7'h3C;
      freeList_61 <= 7'h3D;
      freeList_62 <= 7'h3E;
      freeList_63 <= 7'h3F;
      freeList_64 <= 7'h40;
      freeList_65 <= 7'h41;
      freeList_66 <= 7'h42;
      freeList_67 <= 7'h43;
      freeList_68 <= 7'h44;
      freeList_69 <= 7'h45;
      freeList_70 <= 7'h46;
      freeList_71 <= 7'h47;
      headPtr_flag <= 1'h0;
      headPtr_value <= 7'h0;
      tailPtr_flag <= 1'h1;
      tailPtr_value <= 7'h0;
      freeMask <= 72'h0;
      freeReq_next_nextVec_0_r <= 1'h0;
      freeReq_next_nextVec_1_r <= 1'h0;
      freeReq_next_nextVec_2_r <= 1'h0;
      freeReq_next_nextVec_3_r <= 1'h0;
      freeSlotOH_next_nextVec_0_r <= 72'h0;
      freeSlotOH_next_nextVec_1_r <= 72'h0;
      freeSlotOH_next_nextVec_2_r <= 72'h0;
      freeSlotOH_next_nextVec_3_r <= 72'h0;
      freeSlotCnt <= 7'h48;
    end
    else begin
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h0)
        freeList_0 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h0)
        freeList_0 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h0)
        freeList_0 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h0)
        freeList_0 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h1)
        freeList_1 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h1)
        freeList_1 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h1)
        freeList_1 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h1)
        freeList_1 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h2)
        freeList_2 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h2)
        freeList_2 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h2)
        freeList_2 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h2)
        freeList_2 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h3)
        freeList_3 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h3)
        freeList_3 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h3)
        freeList_3 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h3)
        freeList_3 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h4)
        freeList_4 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h4)
        freeList_4 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h4)
        freeList_4 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h4)
        freeList_4 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h5)
        freeList_5 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h5)
        freeList_5 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h5)
        freeList_5 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h5)
        freeList_5 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h6)
        freeList_6 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h6)
        freeList_6 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h6)
        freeList_6 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h6)
        freeList_6 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h7)
        freeList_7 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h7)
        freeList_7 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h7)
        freeList_7 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h7)
        freeList_7 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h8)
        freeList_8 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h8)
        freeList_8 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h8)
        freeList_8 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h8)
        freeList_8 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h9)
        freeList_9 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h9)
        freeList_9 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h9)
        freeList_9 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h9)
        freeList_9 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'hA)
        freeList_10 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'hA)
        freeList_10 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'hA)
        freeList_10 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'hA)
        freeList_10 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'hB)
        freeList_11 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'hB)
        freeList_11 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'hB)
        freeList_11 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'hB)
        freeList_11 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'hC)
        freeList_12 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'hC)
        freeList_12 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'hC)
        freeList_12 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'hC)
        freeList_12 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'hD)
        freeList_13 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'hD)
        freeList_13 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'hD)
        freeList_13 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'hD)
        freeList_13 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'hE)
        freeList_14 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'hE)
        freeList_14 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'hE)
        freeList_14 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'hE)
        freeList_14 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'hF)
        freeList_15 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'hF)
        freeList_15 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'hF)
        freeList_15 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'hF)
        freeList_15 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h10)
        freeList_16 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h10)
        freeList_16 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h10)
        freeList_16 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h10)
        freeList_16 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h11)
        freeList_17 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h11)
        freeList_17 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h11)
        freeList_17 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h11)
        freeList_17 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h12)
        freeList_18 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h12)
        freeList_18 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h12)
        freeList_18 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h12)
        freeList_18 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h13)
        freeList_19 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h13)
        freeList_19 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h13)
        freeList_19 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h13)
        freeList_19 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h14)
        freeList_20 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h14)
        freeList_20 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h14)
        freeList_20 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h14)
        freeList_20 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h15)
        freeList_21 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h15)
        freeList_21 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h15)
        freeList_21 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h15)
        freeList_21 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h16)
        freeList_22 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h16)
        freeList_22 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h16)
        freeList_22 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h16)
        freeList_22 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h17)
        freeList_23 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h17)
        freeList_23 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h17)
        freeList_23 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h17)
        freeList_23 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h18)
        freeList_24 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h18)
        freeList_24 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h18)
        freeList_24 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h18)
        freeList_24 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h19)
        freeList_25 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h19)
        freeList_25 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h19)
        freeList_25 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h19)
        freeList_25 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h1A)
        freeList_26 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h1A)
        freeList_26 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h1A)
        freeList_26 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h1A)
        freeList_26 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h1B)
        freeList_27 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h1B)
        freeList_27 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h1B)
        freeList_27 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h1B)
        freeList_27 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h1C)
        freeList_28 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h1C)
        freeList_28 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h1C)
        freeList_28 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h1C)
        freeList_28 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h1D)
        freeList_29 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h1D)
        freeList_29 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h1D)
        freeList_29 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h1D)
        freeList_29 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h1E)
        freeList_30 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h1E)
        freeList_30 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h1E)
        freeList_30 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h1E)
        freeList_30 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h1F)
        freeList_31 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h1F)
        freeList_31 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h1F)
        freeList_31 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h1F)
        freeList_31 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h20)
        freeList_32 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h20)
        freeList_32 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h20)
        freeList_32 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h20)
        freeList_32 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h21)
        freeList_33 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h21)
        freeList_33 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h21)
        freeList_33 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h21)
        freeList_33 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h22)
        freeList_34 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h22)
        freeList_34 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h22)
        freeList_34 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h22)
        freeList_34 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h23)
        freeList_35 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h23)
        freeList_35 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h23)
        freeList_35 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h23)
        freeList_35 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h24)
        freeList_36 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h24)
        freeList_36 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h24)
        freeList_36 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h24)
        freeList_36 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h25)
        freeList_37 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h25)
        freeList_37 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h25)
        freeList_37 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h25)
        freeList_37 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h26)
        freeList_38 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h26)
        freeList_38 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h26)
        freeList_38 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h26)
        freeList_38 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h27)
        freeList_39 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h27)
        freeList_39 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h27)
        freeList_39 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h27)
        freeList_39 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h28)
        freeList_40 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h28)
        freeList_40 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h28)
        freeList_40 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h28)
        freeList_40 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h29)
        freeList_41 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h29)
        freeList_41 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h29)
        freeList_41 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h29)
        freeList_41 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h2A)
        freeList_42 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h2A)
        freeList_42 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h2A)
        freeList_42 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h2A)
        freeList_42 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h2B)
        freeList_43 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h2B)
        freeList_43 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h2B)
        freeList_43 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h2B)
        freeList_43 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h2C)
        freeList_44 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h2C)
        freeList_44 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h2C)
        freeList_44 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h2C)
        freeList_44 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h2D)
        freeList_45 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h2D)
        freeList_45 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h2D)
        freeList_45 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h2D)
        freeList_45 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h2E)
        freeList_46 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h2E)
        freeList_46 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h2E)
        freeList_46 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h2E)
        freeList_46 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h2F)
        freeList_47 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h2F)
        freeList_47 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h2F)
        freeList_47 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h2F)
        freeList_47 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h30)
        freeList_48 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h30)
        freeList_48 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h30)
        freeList_48 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h30)
        freeList_48 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h31)
        freeList_49 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h31)
        freeList_49 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h31)
        freeList_49 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h31)
        freeList_49 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h32)
        freeList_50 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h32)
        freeList_50 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h32)
        freeList_50 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h32)
        freeList_50 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h33)
        freeList_51 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h33)
        freeList_51 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h33)
        freeList_51 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h33)
        freeList_51 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h34)
        freeList_52 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h34)
        freeList_52 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h34)
        freeList_52 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h34)
        freeList_52 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h35)
        freeList_53 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h35)
        freeList_53 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h35)
        freeList_53 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h35)
        freeList_53 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h36)
        freeList_54 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h36)
        freeList_54 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h36)
        freeList_54 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h36)
        freeList_54 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h37)
        freeList_55 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h37)
        freeList_55 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h37)
        freeList_55 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h37)
        freeList_55 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h38)
        freeList_56 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h38)
        freeList_56 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h38)
        freeList_56 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h38)
        freeList_56 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h39)
        freeList_57 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h39)
        freeList_57 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h39)
        freeList_57 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h39)
        freeList_57 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h3A)
        freeList_58 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h3A)
        freeList_58 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h3A)
        freeList_58 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h3A)
        freeList_58 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h3B)
        freeList_59 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h3B)
        freeList_59 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h3B)
        freeList_59 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h3B)
        freeList_59 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h3C)
        freeList_60 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h3C)
        freeList_60 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h3C)
        freeList_60 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h3C)
        freeList_60 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h3D)
        freeList_61 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h3D)
        freeList_61 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h3D)
        freeList_61 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h3D)
        freeList_61 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h3E)
        freeList_62 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h3E)
        freeList_62 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h3E)
        freeList_62 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h3E)
        freeList_62 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h3F)
        freeList_63 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h3F)
        freeList_63 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h3F)
        freeList_63 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h3F)
        freeList_63 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h40)
        freeList_64 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h40)
        freeList_64 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h40)
        freeList_64 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h40)
        freeList_64 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h41)
        freeList_65 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h41)
        freeList_65 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h41)
        freeList_65 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h41)
        freeList_65 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h42)
        freeList_66 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h42)
        freeList_66 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h42)
        freeList_66 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h42)
        freeList_66 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h43)
        freeList_67 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h43)
        freeList_67 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h43)
        freeList_67 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h43)
        freeList_67 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h44)
        freeList_68 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h44)
        freeList_68 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h44)
        freeList_68 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h44)
        freeList_68 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h45)
        freeList_69 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h45)
        freeList_69 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h45)
        freeList_69 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h45)
        freeList_69 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h46)
        freeList_70 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h46)
        freeList_70 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h46)
        freeList_70 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h46)
        freeList_70 <= _freeList_T_18;
      if (freeReq_next_nextVec_3_r & _enqPtr_new_ptr_value_T_7 == 7'h47)
        freeList_71 <= _freeList_T_75;
      else if (freeReq_next_nextVec_2_r & _enqPtr_new_ptr_value_T_5 == 7'h47)
        freeList_71 <= _freeList_T_56;
      else if (freeReq_next_nextVec_1_r & _enqPtr_new_ptr_value_T_3 == 7'h47)
        freeList_71 <= _freeList_T_37;
      else if (freeReq_next_nextVec_0_r & _enqPtr_new_ptr_value_T_1 == 7'h47)
        freeList_71 <= _freeList_T_18;
      headPtr_flag <= (|_doAllocate_T) & headPtrNext_reverse_flag ^ headPtr_flag;
      if (|_doAllocate_T)
        headPtr_value <= _headPtrNext_new_ptr_value_T_1;
      tailPtr_flag <= (|_doFree_T) & tailPtrNext_reverse_flag ^ tailPtr_flag;
      if (|_doFree_T)
        tailPtr_value <= _tailPtrNext_new_ptr_value_T_1;
      freeMask <= (io_free | freeMask) & _remFreeSelMaskVec_T_63;
      if (~((|remFreeSelMaskVec_0) == freeReq_next_nextVec_0_r))
        freeReq_next_nextVec_0_r <= |remFreeSelMaskVec_0;
      if (~((|remFreeSelMaskVec_1) == freeReq_next_nextVec_1_r))
        freeReq_next_nextVec_1_r <= |remFreeSelMaskVec_1;
      if (~((|remFreeSelMaskVec_2) == freeReq_next_nextVec_2_r))
        freeReq_next_nextVec_2_r <= |remFreeSelMaskVec_2;
      if (~((|remFreeSelMaskVec_3) == freeReq_next_nextVec_3_r))
        freeReq_next_nextVec_3_r <= |remFreeSelMaskVec_3;
      if (~(remFreeSelIndexOHVec_0 == freeSlotOH_next_nextVec_0_r))
        freeSlotOH_next_nextVec_0_r <= remFreeSelIndexOHVec_0;
      if (~(remFreeSelIndexOHVec_1 == freeSlotOH_next_nextVec_1_r))
        freeSlotOH_next_nextVec_1_r <= remFreeSelIndexOHVec_1;
      if (~(remFreeSelIndexOHVec_2 == freeSlotOH_next_nextVec_2_r))
        freeSlotOH_next_nextVec_2_r <= remFreeSelIndexOHVec_2;
      if (~(remFreeSelIndexOHVec_3 == freeSlotOH_next_nextVec_3_r))
        freeSlotOH_next_nextVec_3_r <= remFreeSelIndexOHVec_3;
      freeSlotCnt <=
        (tailPtrNext_reverse_flag
         ^ tailPtr_flag) == (headPtrNext_reverse_flag ^ headPtr_flag)
          ? 7'(_tailPtrNext_new_ptr_value_T_1 - _headPtrNext_new_ptr_value_T_1)
          : 7'(7'(_tailPtrNext_new_ptr_value_T_1 - 7'h38)
               - _headPtrNext_new_ptr_value_T_1);
    end
  end // always @(posedge, posedge)
  wire [8:0]        _deqPtr_diff_T_4 = 9'(_GEN - 9'h48);
  wire              deqPtr_reverse_flag = $signed(_deqPtr_diff_T_4) > -9'sh1;
  wire [6:0]        _deqPtr_new_ptr_value_T_1 =
    deqPtr_reverse_flag ? _deqPtr_diff_T_4[6:0] : deqPtr_new_value[6:0];
  wire [8:0]        _deqPtr_diff_T_10 = 9'({2'h0, _deqPtr_new_ptr_value_T_1} - 9'h48);
  wire              deqPtr_reverse_flag_1 = $signed(_deqPtr_diff_T_10) > -9'sh1;
  wire [6:0]        _deqPtr_new_ptr_value_T_3 =
    deqPtr_reverse_flag_1 ? _deqPtr_diff_T_10[6:0] : _deqPtr_new_ptr_value_T_1;
  wire [127:0][6:0] _GEN_4 =
    {{freeList_0},
     {freeList_0},
     {freeList_0},
     {freeList_0},
     {freeList_0},
     {freeList_0},
     {freeList_0},
     {freeList_0},
     {freeList_0},
     {freeList_0},
     {freeList_0},
     {freeList_0},
     {freeList_0},
     {freeList_0},
     {freeList_0},
     {freeList_0},
     {freeList_0},
     {freeList_0},
     {freeList_0},
     {freeList_0},
     {freeList_0},
     {freeList_0},
     {freeList_0},
     {freeList_0},
     {freeList_0},
     {freeList_0},
     {freeList_0},
     {freeList_0},
     {freeList_0},
     {freeList_0},
     {freeList_0},
     {freeList_0},
     {freeList_0},
     {freeList_0},
     {freeList_0},
     {freeList_0},
     {freeList_0},
     {freeList_0},
     {freeList_0},
     {freeList_0},
     {freeList_0},
     {freeList_0},
     {freeList_0},
     {freeList_0},
     {freeList_0},
     {freeList_0},
     {freeList_0},
     {freeList_0},
     {freeList_0},
     {freeList_0},
     {freeList_0},
     {freeList_0},
     {freeList_0},
     {freeList_0},
     {freeList_0},
     {freeList_0},
     {freeList_71},
     {freeList_70},
     {freeList_69},
     {freeList_68},
     {freeList_67},
     {freeList_66},
     {freeList_65},
     {freeList_64},
     {freeList_63},
     {freeList_62},
     {freeList_61},
     {freeList_60},
     {freeList_59},
     {freeList_58},
     {freeList_57},
     {freeList_56},
     {freeList_55},
     {freeList_54},
     {freeList_53},
     {freeList_52},
     {freeList_51},
     {freeList_50},
     {freeList_49},
     {freeList_48},
     {freeList_47},
     {freeList_46},
     {freeList_45},
     {freeList_44},
     {freeList_43},
     {freeList_42},
     {freeList_41},
     {freeList_40},
     {freeList_39},
     {freeList_38},
     {freeList_37},
     {freeList_36},
     {freeList_35},
     {freeList_34},
     {freeList_33},
     {freeList_32},
     {freeList_31},
     {freeList_30},
     {freeList_29},
     {freeList_28},
     {freeList_27},
     {freeList_26},
     {freeList_25},
     {freeList_24},
     {freeList_23},
     {freeList_22},
     {freeList_21},
     {freeList_20},
     {freeList_19},
     {freeList_18},
     {freeList_17},
     {freeList_16},
     {freeList_15},
     {freeList_14},
     {freeList_13},
     {freeList_12},
     {freeList_11},
     {freeList_10},
     {freeList_9},
     {freeList_8},
     {freeList_7},
     {freeList_6},
     {freeList_5},
     {freeList_4},
     {freeList_3},
     {freeList_2},
     {freeList_1},
     {freeList_0}};
  wire [8:0]        _deqPtr_diff_T_16 = 9'(_GEN - 9'h48);
  wire              deqPtr_reverse_flag_2 = $signed(_deqPtr_diff_T_16) > -9'sh1;
  wire [7:0]        deqPtr_new_value_3 =
    8'({1'h0, deqPtr_reverse_flag_2 ? _deqPtr_diff_T_16[6:0] : deqPtr_new_value[6:0]}
       + 8'h1);
  wire [8:0]        _deqPtr_diff_T_22 = 9'({1'h0, deqPtr_new_value_3} - 9'h48);
  wire              deqPtr_reverse_flag_3 = $signed(_deqPtr_diff_T_22) > -9'sh1;
  wire [6:0]        _deqPtr_new_ptr_value_T_7 =
    deqPtr_reverse_flag_3 ? _deqPtr_diff_T_22[6:0] : deqPtr_new_value_3[6:0];
  wire [8:0]        _deqPtr_diff_T_28 = 9'(_GEN - 9'h48);
  wire              deqPtr_reverse_flag_4 = $signed(_deqPtr_diff_T_28) > -9'sh1;
  wire [7:0]        deqPtr_new_value_5 =
    8'({1'h0, deqPtr_reverse_flag_4 ? _deqPtr_diff_T_28[6:0] : deqPtr_new_value[6:0]}
       + 8'h2);
  wire [8:0]        _deqPtr_diff_T_34 = 9'({1'h0, deqPtr_new_value_5} - 9'h48);
  wire              deqPtr_reverse_flag_5 = $signed(_deqPtr_diff_T_34) > -9'sh1;
  wire [6:0]        _deqPtr_new_ptr_value_T_11 =
    deqPtr_reverse_flag_5 ? _deqPtr_diff_T_34[6:0] : deqPtr_new_value_5[6:0];
  always @(posedge clock) begin
    io_canAllocate_0_r <=
      deqPtr_reverse_flag_1 ^ deqPtr_reverse_flag ^ headPtr_flag ^ tailPtr_flag
      ^ _deqPtr_new_ptr_value_T_3 < tailPtr_value;
    io_allocateSlot_0_r <= _GEN_4[_deqPtr_new_ptr_value_T_3];
    io_canAllocate_1_r <=
      deqPtr_reverse_flag_3 ^ deqPtr_reverse_flag_2 ^ headPtr_flag ^ tailPtr_flag
      ^ _deqPtr_new_ptr_value_T_7 < tailPtr_value;
    io_allocateSlot_1_r <= _GEN_4[_deqPtr_new_ptr_value_T_7];
    io_canAllocate_2_r <=
      deqPtr_reverse_flag_5 ^ deqPtr_reverse_flag_4 ^ headPtr_flag ^ tailPtr_flag
      ^ _deqPtr_new_ptr_value_T_11 < tailPtr_value;
    io_allocateSlot_2_r <= _GEN_4[_deqPtr_new_ptr_value_T_11];
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:28];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [4:0] i = 5'h0; i < 5'h1D; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        freeList_0 = _RANDOM[5'h0][6:0];
        freeList_1 = _RANDOM[5'h0][13:7];
        freeList_2 = _RANDOM[5'h0][20:14];
        freeList_3 = _RANDOM[5'h0][27:21];
        freeList_4 = {_RANDOM[5'h0][31:28], _RANDOM[5'h1][2:0]};
        freeList_5 = _RANDOM[5'h1][9:3];
        freeList_6 = _RANDOM[5'h1][16:10];
        freeList_7 = _RANDOM[5'h1][23:17];
        freeList_8 = _RANDOM[5'h1][30:24];
        freeList_9 = {_RANDOM[5'h1][31], _RANDOM[5'h2][5:0]};
        freeList_10 = _RANDOM[5'h2][12:6];
        freeList_11 = _RANDOM[5'h2][19:13];
        freeList_12 = _RANDOM[5'h2][26:20];
        freeList_13 = {_RANDOM[5'h2][31:27], _RANDOM[5'h3][1:0]};
        freeList_14 = _RANDOM[5'h3][8:2];
        freeList_15 = _RANDOM[5'h3][15:9];
        freeList_16 = _RANDOM[5'h3][22:16];
        freeList_17 = _RANDOM[5'h3][29:23];
        freeList_18 = {_RANDOM[5'h3][31:30], _RANDOM[5'h4][4:0]};
        freeList_19 = _RANDOM[5'h4][11:5];
        freeList_20 = _RANDOM[5'h4][18:12];
        freeList_21 = _RANDOM[5'h4][25:19];
        freeList_22 = {_RANDOM[5'h4][31:26], _RANDOM[5'h5][0]};
        freeList_23 = _RANDOM[5'h5][7:1];
        freeList_24 = _RANDOM[5'h5][14:8];
        freeList_25 = _RANDOM[5'h5][21:15];
        freeList_26 = _RANDOM[5'h5][28:22];
        freeList_27 = {_RANDOM[5'h5][31:29], _RANDOM[5'h6][3:0]};
        freeList_28 = _RANDOM[5'h6][10:4];
        freeList_29 = _RANDOM[5'h6][17:11];
        freeList_30 = _RANDOM[5'h6][24:18];
        freeList_31 = _RANDOM[5'h6][31:25];
        freeList_32 = _RANDOM[5'h7][6:0];
        freeList_33 = _RANDOM[5'h7][13:7];
        freeList_34 = _RANDOM[5'h7][20:14];
        freeList_35 = _RANDOM[5'h7][27:21];
        freeList_36 = {_RANDOM[5'h7][31:28], _RANDOM[5'h8][2:0]};
        freeList_37 = _RANDOM[5'h8][9:3];
        freeList_38 = _RANDOM[5'h8][16:10];
        freeList_39 = _RANDOM[5'h8][23:17];
        freeList_40 = _RANDOM[5'h8][30:24];
        freeList_41 = {_RANDOM[5'h8][31], _RANDOM[5'h9][5:0]};
        freeList_42 = _RANDOM[5'h9][12:6];
        freeList_43 = _RANDOM[5'h9][19:13];
        freeList_44 = _RANDOM[5'h9][26:20];
        freeList_45 = {_RANDOM[5'h9][31:27], _RANDOM[5'hA][1:0]};
        freeList_46 = _RANDOM[5'hA][8:2];
        freeList_47 = _RANDOM[5'hA][15:9];
        freeList_48 = _RANDOM[5'hA][22:16];
        freeList_49 = _RANDOM[5'hA][29:23];
        freeList_50 = {_RANDOM[5'hA][31:30], _RANDOM[5'hB][4:0]};
        freeList_51 = _RANDOM[5'hB][11:5];
        freeList_52 = _RANDOM[5'hB][18:12];
        freeList_53 = _RANDOM[5'hB][25:19];
        freeList_54 = {_RANDOM[5'hB][31:26], _RANDOM[5'hC][0]};
        freeList_55 = _RANDOM[5'hC][7:1];
        freeList_56 = _RANDOM[5'hC][14:8];
        freeList_57 = _RANDOM[5'hC][21:15];
        freeList_58 = _RANDOM[5'hC][28:22];
        freeList_59 = {_RANDOM[5'hC][31:29], _RANDOM[5'hD][3:0]};
        freeList_60 = _RANDOM[5'hD][10:4];
        freeList_61 = _RANDOM[5'hD][17:11];
        freeList_62 = _RANDOM[5'hD][24:18];
        freeList_63 = _RANDOM[5'hD][31:25];
        freeList_64 = _RANDOM[5'hE][6:0];
        freeList_65 = _RANDOM[5'hE][13:7];
        freeList_66 = _RANDOM[5'hE][20:14];
        freeList_67 = _RANDOM[5'hE][27:21];
        freeList_68 = {_RANDOM[5'hE][31:28], _RANDOM[5'hF][2:0]};
        freeList_69 = _RANDOM[5'hF][9:3];
        freeList_70 = _RANDOM[5'hF][16:10];
        freeList_71 = _RANDOM[5'hF][23:17];
        headPtr_flag = _RANDOM[5'hF][24];
        headPtr_value = _RANDOM[5'hF][31:25];
        tailPtr_flag = _RANDOM[5'h10][0];
        tailPtr_value = _RANDOM[5'h10][7:1];
        freeMask = {_RANDOM[5'h10][31:8], _RANDOM[5'h11], _RANDOM[5'h12][15:0]};
        freeReq_next_nextVec_0_r = _RANDOM[5'h12][16];
        freeReq_next_nextVec_1_r = _RANDOM[5'h12][17];
        freeReq_next_nextVec_2_r = _RANDOM[5'h12][18];
        freeReq_next_nextVec_3_r = _RANDOM[5'h12][19];
        freeSlotOH_next_nextVec_0_r =
          {_RANDOM[5'h12][31:20], _RANDOM[5'h13], _RANDOM[5'h14][27:0]};
        freeSlotOH_next_nextVec_1_r =
          {_RANDOM[5'h14][31:28], _RANDOM[5'h15], _RANDOM[5'h16], _RANDOM[5'h17][3:0]};
        freeSlotOH_next_nextVec_2_r =
          {_RANDOM[5'h17][31:4], _RANDOM[5'h18], _RANDOM[5'h19][11:0]};
        freeSlotOH_next_nextVec_3_r =
          {_RANDOM[5'h19][31:12], _RANDOM[5'h1A], _RANDOM[5'h1B][19:0]};
        freeSlotCnt = _RANDOM[5'h1B][26:20];
        io_canAllocate_0_r = _RANDOM[5'h1B][27];
        io_allocateSlot_0_r = {_RANDOM[5'h1B][31:28], _RANDOM[5'h1C][2:0]};
        io_canAllocate_1_r = _RANDOM[5'h1C][3];
        io_allocateSlot_1_r = _RANDOM[5'h1C][10:4];
        io_canAllocate_2_r = _RANDOM[5'h1C][11];
        io_allocateSlot_2_r = _RANDOM[5'h1C][18:12];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        freeList_0 = 7'h0;
        freeList_1 = 7'h1;
        freeList_2 = 7'h2;
        freeList_3 = 7'h3;
        freeList_4 = 7'h4;
        freeList_5 = 7'h5;
        freeList_6 = 7'h6;
        freeList_7 = 7'h7;
        freeList_8 = 7'h8;
        freeList_9 = 7'h9;
        freeList_10 = 7'hA;
        freeList_11 = 7'hB;
        freeList_12 = 7'hC;
        freeList_13 = 7'hD;
        freeList_14 = 7'hE;
        freeList_15 = 7'hF;
        freeList_16 = 7'h10;
        freeList_17 = 7'h11;
        freeList_18 = 7'h12;
        freeList_19 = 7'h13;
        freeList_20 = 7'h14;
        freeList_21 = 7'h15;
        freeList_22 = 7'h16;
        freeList_23 = 7'h17;
        freeList_24 = 7'h18;
        freeList_25 = 7'h19;
        freeList_26 = 7'h1A;
        freeList_27 = 7'h1B;
        freeList_28 = 7'h1C;
        freeList_29 = 7'h1D;
        freeList_30 = 7'h1E;
        freeList_31 = 7'h1F;
        freeList_32 = 7'h20;
        freeList_33 = 7'h21;
        freeList_34 = 7'h22;
        freeList_35 = 7'h23;
        freeList_36 = 7'h24;
        freeList_37 = 7'h25;
        freeList_38 = 7'h26;
        freeList_39 = 7'h27;
        freeList_40 = 7'h28;
        freeList_41 = 7'h29;
        freeList_42 = 7'h2A;
        freeList_43 = 7'h2B;
        freeList_44 = 7'h2C;
        freeList_45 = 7'h2D;
        freeList_46 = 7'h2E;
        freeList_47 = 7'h2F;
        freeList_48 = 7'h30;
        freeList_49 = 7'h31;
        freeList_50 = 7'h32;
        freeList_51 = 7'h33;
        freeList_52 = 7'h34;
        freeList_53 = 7'h35;
        freeList_54 = 7'h36;
        freeList_55 = 7'h37;
        freeList_56 = 7'h38;
        freeList_57 = 7'h39;
        freeList_58 = 7'h3A;
        freeList_59 = 7'h3B;
        freeList_60 = 7'h3C;
        freeList_61 = 7'h3D;
        freeList_62 = 7'h3E;
        freeList_63 = 7'h3F;
        freeList_64 = 7'h40;
        freeList_65 = 7'h41;
        freeList_66 = 7'h42;
        freeList_67 = 7'h43;
        freeList_68 = 7'h44;
        freeList_69 = 7'h45;
        freeList_70 = 7'h46;
        freeList_71 = 7'h47;
        headPtr_flag = 1'h0;
        headPtr_value = 7'h0;
        tailPtr_flag = 1'h1;
        tailPtr_value = 7'h0;
        freeMask = 72'h0;
        freeReq_next_nextVec_0_r = 1'h0;
        freeReq_next_nextVec_1_r = 1'h0;
        freeReq_next_nextVec_2_r = 1'h0;
        freeReq_next_nextVec_3_r = 1'h0;
        freeSlotOH_next_nextVec_0_r = 72'h0;
        freeSlotOH_next_nextVec_1_r = 72'h0;
        freeSlotOH_next_nextVec_2_r = 72'h0;
        freeSlotOH_next_nextVec_3_r = 72'h0;
        freeSlotCnt = 7'h48;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_allocateSlot_0 = io_allocateSlot_0_r;
  assign io_allocateSlot_1 = io_allocateSlot_1_r;
  assign io_allocateSlot_2 = io_allocateSlot_2_r;
  assign io_canAllocate_0 = io_canAllocate_0_r;
  assign io_canAllocate_1 = io_canAllocate_1_r;
  assign io_canAllocate_2 = io_canAllocate_2_r;
  assign io_empty = freeSlotCnt == 7'h0;
endmodule

