Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
X-Original-To: lists+amd-gfx@lfdr.de
Delivered-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177])
	by mail.lfdr.de (Postfix) with ESMTPS id 49303A86F82
	for <lists+amd-gfx@lfdr.de>; Sat, 12 Apr 2025 22:30:11 +0200 (CEST)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id CF88010E3EA;
	Sat, 12 Apr 2025 20:29:59 +0000 (UTC)
Authentication-Results: gabe.freedesktop.org;
	dkim=fail reason="signature verification failed" (2048-bit key; unprotected) header.d=igalia.com header.i=@igalia.com header.b="EfIuDzRX";
	dkim-atps=neutral
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from fanzine2.igalia.com (fanzine.igalia.com [178.60.130.6])
 by gabe.freedesktop.org (Postfix) with ESMTPS id 4960B10E3EA
 for <amd-gfx@lists.freedesktop.org>; Sat, 12 Apr 2025 20:29:59 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=igalia.com; 
 s=20170329;
 h=In-Reply-To:Content-Transfer-Encoding:Content-Type:MIME-Version
 :References:Message-ID:Subject:Cc:To:From:Date:Sender:Reply-To:Content-ID:
 Content-Description:Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc
 :Resent-Message-ID:List-Id:List-Help:List-Unsubscribe:List-Subscribe:
 List-Post:List-Owner:List-Archive;
 bh=irCG32USW3EVtrCqdhKhim/DD85BLCwauIKmmSCGSls=; b=EfIuDzRXakx/xKcrZ2ezd2gj17
 kDXvURvwawLbaVVPwA/mxX+l8Htv6JGtieL9/JHPrafAdkbDF+1Ni4cKr679JoTzbG1WjvyhIL7LG
 5QnBhVoZ+rckAXAYPNrfMb7LdQ9M7F3X5y1vt+KPjwo241pf9FAEAlXSwn504jnKuDh41C2KbIEbl
 f8Al9aoZ2gE1wLqt7QN5KzmirwwyK2Rz04yiUxLTg5KiGclnigN8YNEPLLA9vilBB/mmSHkwcNmCK
 1N8aqQV4mfO14xlFl0yEsymptm/VWu8p/kTet/xkf3opEl7v7MifdsQKF9//Z7ERMlwia5hc4Zm0s
 1pzp4RPA==;
Received: from d162-157-58-14.abhsia.telus.net ([162.157.58.14]
 helo=maloca.localdomain) by fanzine2.igalia.com with esmtpsa 
 (Cipher TLS1.3:ECDHE_SECP256R1__RSA_PSS_RSAE_SHA256__AES_256_GCM:256) (Exim)
 id 1u3hUB-00Fexa-Py; Sat, 12 Apr 2025 22:29:56 +0200
Date: Sat, 12 Apr 2025 14:29:52 -0600
From: Rodrigo Siqueira <siqueira@igalia.com>
To: Alex Deucher <alexdeucher@gmail.com>
Cc: Alex Deucher <alexander.deucher@amd.com>, 
 Christian =?utf-8?B?S8O2bmln?= <christian.koenig@amd.com>,
 Mario Limonciello <mario.limonciello@amd.com>, 
 amd-gfx@lists.freedesktop.org, kernel-dev@igalia.com
Subject: Re: [PATCH 0/6] Introduce a generic function to get the CSB buffer
Message-ID: <fq2r7oij76iwepoggzvldubmseprrfkbwkfgrhy3i5chmvrate@ytw3ijcf2znl>
References: <20250406230703.2128148-1-siqueira@igalia.com>
 <CADnq5_PXoWLMdG4a+pHkPn2PipgoNvb92-o8MVqEYxr+PVznKQ@mail.gmail.com>
 <ly3qevhqrqpnze5ffr5pwcybxsvy2u5oh743pdom4cl2fzndq5@mp42hlwy7hat>
 <CADnq5_NnXesMiqGf6P=YB8etqcsa1x7M=KtDH_XfR1dmVqiHZQ@mail.gmail.com>
 <k7ukvkqvpodu4pdxth6wlupdkvuxvwkogwh2del7ufsyuivvhu@khxucl2prbgp>
MIME-Version: 1.0
Content-Type: text/plain; charset=utf-8
Content-Disposition: inline
Content-Transfer-Encoding: quoted-printable
In-Reply-To: <k7ukvkqvpodu4pdxth6wlupdkvuxvwkogwh2del7ufsyuivvhu@khxucl2prbgp>
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>

On 04/08, Rodrigo Siqueira wrote:
> On 04/07, Alex Deucher wrote:
> > On Mon, Apr 7, 2025 at 4:15=E2=80=AFPM Rodrigo Siqueira <siqueira@igali=
a.com> wrote:
> > >
> > > On 04/07, Alex Deucher wrote:
> > > > On Sun, Apr 6, 2025 at 7:07=E2=80=AFPM Rodrigo Siqueira <siqueira@i=
galia.com> wrote:
> > > > >
> > > > > This patchset was inspired and made on top of the below series:
> > > > >
> > > > > https://lore.kernel.org/amd-gfx/20250319162225.3775315-1-alexande=
r.deucher@amd.com/
> > > > >
> > > > > In the above series, there is a bug fix in many functions named
> > > > > gfx_vX_0_get_csb_buffer (where X ranges from 6 to 11). After clos=
ely
> > > > > looking at those functions, it became clear that most of the code=
 could
> > > > > be shared from gfx6 to gfx11. Aside from the code duplication rem=
oval,
> > > > > this also improves maintainability since a bug fix in a shared fu=
nction
> > > > > can be propagated to all ASICs.
> > > > >
> > > > > The first patch of this series created one dedicated file for
> > > > > encapsulating common GC registers (gc_common_offset.h); this seri=
es only
> > > > > adds registers associated with the CSB. In the future, this file =
can
> > > > > keep growing as we identify common registers to be shared in the
> > > > > gc_common_offset.h.
> > > > >
> > > > > The second patch introduces the generic gfx_get_csb_buffer functi=
on,
> > > > > which has the same implementation found in gfx_v10_0_get_csb_buff=
er and
> > > > > gfx_v11_0_get_csb_buffer (these two functions have the same code)=
=2E After
> > > > > that, every patch is dedicated to absorbing one of the csb_buffer
> > > > > functions from gfx from 9 to 6; notice that some adaptations were
> > > > > required.
> > > >
> > > > I don't really like the register header changes and moving all of t=
he
> > > > IP version specific logic into the common code.  These register
> > > > headers are used in other places as well and moving some registers
> > > > into a common header can get confusing and may lead to bugs later if
> > > > other chips change the offset of these registers.
> > >
> > > In that case, what do you think if I just abstract the first part of =
the
> > > function for a V2? The first part is the same for all gfx from 6 to 1=
1.
> > > Something like this:
> > >
> > > int gfx_get_pre_setup_csb_buffer(struct amdgpu_device *adev, volatile=
 u32 *buffer)
> > > {
> > >        u32 count =3D 0, i;
> > >        const struct cs_section_def *sect =3D NULL;
> > >        const struct cs_extent_def *ext =3D NULL;
> > >        int ctx_reg_offset;
> > >
> > >        if (adev->gfx.rlc.cs_data =3D=3D NULL)
> > >                return 1;
> > >        if (buffer =3D=3D NULL)
> > >                return 1;
> > >
> > >        buffer[count++] =3D cpu_to_le32(PACKET3(PACKET3_PREAMBLE_CNTL,=
 0));
> > >        buffer[count++] =3D cpu_to_le32(PACKET3_PREAMBLE_BEGIN_CLEAR_S=
TATE);
> > >
> > >        buffer[count++] =3D cpu_to_le32(PACKET3(PACKET3_CONTEXT_CONTRO=
L, 1));
> > >        buffer[count++] =3D cpu_to_le32(0x80000000);
> > >        buffer[count++] =3D cpu_to_le32(0x80000000);
> > >
> > >        for (sect =3D adev->gfx.rlc.cs_data; sect->section !=3D NULL; =
++sect) {
> > >                for (ext =3D sect->section; ext->extent !=3D NULL; ++e=
xt) {
> > >                        if (sect->id =3D=3D SECT_CONTEXT) {
> > >                                buffer[count++] =3D
> > >                                        cpu_to_le32(PACKET3(PACKET3_SE=
T_CONTEXT_REG, ext->reg_count));
> > >                                buffer[count++] =3D cpu_to_le32(ext->r=
eg_index -
> > >                                                PACKET3_SET_CONTEXT_RE=
G_START);
> > >                                for (i =3D 0; i < ext->reg_count; i++)
> > >                                        buffer[count++] =3D cpu_to_le3=
2(ext->extent[i]);
> > >                        }
> > >                }
> > >        }
> > >
> > >        return 0;
> > > }
> >=20
> > Sure helpers are fine.  maybe a preamble_start helper
> >         buffer[count++] =3D cpu_to_le32(PACKET3(PACKET3_PREAMBLE_CNTL, =
0));
> >         buffer[count++] =3D cpu_to_le32(PACKET3_PREAMBLE_BEGIN_CLEAR_ST=
ATE);
> >=20
> >         buffer[count++] =3D cpu_to_le32(PACKET3(PACKET3_CONTEXT_CONTROL=
, 1));
> >         buffer[count++] =3D cpu_to_le32(0x80000000);
> >         buffer[count++] =3D cpu_to_le32(0x80000000);
> > and a preamble_end helper:
> >         buffer[count++] =3D cpu_to_le32(PACKET3(PACKET3_PREAMBLE_CNTL, =
0));
> >         buffer[count++] =3D cpu_to_le32(PACKET3_PREAMBLE_END_CLEAR_STAT=
E);
> >=20
> >         buffer[count++] =3D cpu_to_le32(PACKET3(PACKET3_CLEAR_STATE, 0)=
);
> >         buffer[count++] =3D cpu_to_le32(0);
> > and a cs_data parser helper:
> >         for (sect =3D adev->gfx.rlc.cs_data; sect->section !=3D NULL; +=
+sect) {
> >             for (ext =3D sect->section; ext->extent !=3D NULL; ++ext) {
> >                         if (sect->id =3D=3D SECT_CONTEXT) {
> >                 buffer[count++] =3D
> >=20
> > cpu_to_le32(PACKET3(PACKET3_SET_CONTEXT_REG, ext->reg_count));
> >                                 buffer[count++] =3D cpu_to_le32(ext->re=
g_index -
> >                                                 PACKET3_SET_CONTEXT_REG=
_START);
> >                                 for (i =3D 0; i < ext->reg_count; i++)
> >                                         buffer[count++] =3D
> > cpu_to_le32(ext->extent[i]);
> >                         }
> >                 }
> >     }
>=20
> Nice. I'll prepare a V2.
>=20
> >=20
> > Also, while you are at it, you could clean up gfx_v9_0_cp_gfx_start(),
> > etc. to use the cs buffer and cs size directly rather than re-parsing
> > everything again.

I was looking into the gfx_vX_0_cp_gfx_start() functions, but I was
slightly confused about how to approach this part. I can see from
gfx_vX_0_cp_gfx_start() that a preamble start, parser, and preamble end
are common parts, but I felt I could not re-use some of the helpers
created in the V2 of this series because gfx_vX_0_cp_gfx_start() writes
directly in the ring buffer and it has some special checks. Should I
create a dedicated helper for those parts? =C2=A0Or did I misunderstand what
you suggested?

>=20
> Sure, I'll make it as a separate patchset.
>=20
> Thanks
>=20
> >=20
> > Alex
> >=20
> > >
> > > Thanks
> > >
> > > >
> > > > Alex
> > > >
> > > > >
> > > > > Thanks
> > > > >
> > > > > Rodrigo Siqueira (6):
> > > > >   drm/amd/amdgpu: Create a headears to keep some common GC regist=
ers
> > > > >   drm/amdgpu/gfx: Introduce generic gfx_get_csb_buffer
> > > > >   drm/amdgpu/gfx: Integrate gfx_v9_0_get_csb_buffer into
> > > > >     gfx_get_csb_buffer
> > > > >   drm/amdgpu/gfx: Absorb gfx_v8_0_get_csb_buffer into gfx_get_csb=
_buffer
> > > > >   drm/amdgpu/gfx: Assimilate gfx_v7_0_get_csb_buffer into
> > > > >     gfx_get_csb_buffer
> > > > >   drm/amdgpu/gfx: Merge gfx_v6_0_get_csb_buffer into gfx_get_csb_=
buffer
> > > > >
> > > > >  Documentation/gpu/amdgpu/amdgpu-glossary.rst  |   3 +
> > > > >  drivers/gpu/drm/amd/amdgpu/amdgpu_gfx.c       | 101 ++++++++++++=
++++++
> > > > >  drivers/gpu/drm/amd/amdgpu/amdgpu_gfx.h       |   1 +
> > > > >  drivers/gpu/drm/amd/amdgpu/cik.c              |   2 +
> > > > >  drivers/gpu/drm/amd/amdgpu/gfx_v10_0.c        |  51 +--------
> > > > >  drivers/gpu/drm/amd/amdgpu/gfx_v11_0.c        |  53 +--------
> > > > >  drivers/gpu/drm/amd/amdgpu/gfx_v6_0.c         |  46 +-------
> > > > >  drivers/gpu/drm/amd/amdgpu/gfx_v7_0.c         |  70 +-----------
> > > > >  drivers/gpu/drm/amd/amdgpu/gfx_v8_0.c         |  51 +--------
> > > > >  drivers/gpu/drm/amd/amdgpu/gfx_v9_0.c         |  43 +-------
> > > > >  drivers/gpu/drm/amd/amdgpu/mxgpu_vi.c         |   1 +
> > > > >  drivers/gpu/drm/amd/amdgpu/si.c               |   2 +
> > > > >  drivers/gpu/drm/amd/amdgpu/vi.c               |   2 +
> > > > >  .../include/asic_reg/gc/gc_10_1_0_offset.h    |   3 -
> > > > >  .../include/asic_reg/gc/gc_10_3_0_offset.h    |   3 -
> > > > >  .../include/asic_reg/gc/gc_11_0_0_offset.h    |   2 -
> > > > >  .../include/asic_reg/gc/gc_11_0_3_offset.h    |   2 -
> > > > >  .../include/asic_reg/gc/gc_11_5_0_offset.h    |   2 -
> > > > >  .../include/asic_reg/gc/gc_12_0_0_offset.h    |   2 -
> > > > >  .../amd/include/asic_reg/gc/gc_9_0_offset.h   |   3 -
> > > > >  .../amd/include/asic_reg/gc/gc_9_1_offset.h   |   3 -
> > > > >  .../amd/include/asic_reg/gc/gc_9_2_1_offset.h |   3 -
> > > > >  .../amd/include/asic_reg/gc/gc_9_4_2_offset.h |   2 -
> > > > >  .../amd/include/asic_reg/gc/gc_9_4_3_offset.h |   2 -
> > > > >  .../include/asic_reg/gc/gc_common_offset.h    |  11 ++
> > > > >  .../drm/amd/include/asic_reg/gca/gfx_6_0_d.h  |   1 -
> > > > >  .../drm/amd/include/asic_reg/gca/gfx_7_0_d.h  |   1 -
> > > > >  .../drm/amd/include/asic_reg/gca/gfx_7_2_d.h  |   1 -
> > > > >  .../drm/amd/include/asic_reg/gca/gfx_8_0_d.h  |   1 -
> > > > >  .../drm/amd/include/asic_reg/gca/gfx_8_1_d.h  |   1 -
> > > > >  30 files changed, 141 insertions(+), 328 deletions(-)
> > > > >  create mode 100644 drivers/gpu/drm/amd/include/asic_reg/gc/gc_co=
mmon_offset.h
> > > > >
> > > > > --
> > > > > 2.49.0
> > > > >
> > >
> > > --
> > > Rodrigo Siqueira
>=20
> --=20
> Rodrigo Siqueira

--=20
Rodrigo Siqueira
