JDF B
// Created by Version 2.0 
PROJECT bb_lcd
DESIGN bb_lcd Normal
DEVKIT LC4256ZE-5TN144C
ENTRY Pure Verilog HDL
MODULE bb_lcd.v
MODSTYLE BB_DEC_CNT Normal
MODSTYLE bb_lcd Normal
MODSTYLE BB_BCD_TO_SEG7 Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE bb_lcd
