[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of APM32F072CBU6 production of GEEHY from the text: \n \n  \n \nAPM32F072x8 xB \nArm® Cortex®-M0+ based 32 -bit MCU  \n \nVersion: V1.6   \nDatasheet  \n \n \nwww.geehy.com                                                                                     Page 1 1 Product Characteristic s \n\uf06e Core  \n– 32-bit Arm® Cortex®-M0+Core  \n– Up to 48MHz working  frequency  \n\uf06e On-Chip Memor y \n– Flash：64~128 KB \n– SRAM：16KB \n\uf06e Clock  \n– 4~32MHz  Crystal oscillator  \n– 32KHz RTC oscillator with calibration  \n– Internal 8MHz RC oscillator  \n– Internal 48MHz self -correcting RC \noscillator  \n– Internal 40KHz RC oscillator  \n– PLL supports 2~16 frequency doubling  \n\uf06e Reset, Power Management  \n– Power -on/ Power -down reset \n(POR/PDR)  \n– Programmable voltage regulator  \n– Digital supply voltage: VDD=2.0~3.6V  \n– Analog supply voltage : VDDA=VDD~3.6V \n– Partial I/O supply voltage: \nVDDIO2=1.65~3.6V  \n– Support external battery V BAT to supply \npower to RTC and backup register: \nVBAT=1.65~ 3.6V \n\uf06e Low Power Consumption Mode  \n– Sleep, halt and standby  mode  \n\uf06e Serial Wire Debugging (SWD)  \n\uf06e I/O \n– Up to 87 I/O  \n– All I/Os are mappable  to external \ninterrupt vectors  \n– Up to 68 I/Os with 5V input tolerance ，\n19 I/Os are powered by VD DIO2 \n\uf06e Communication Interface  \n– Two I2C interfaces (1Mbit/s), all of \nwhich support SMBus/PMBus and \nwake -up \n– Four USART interfaces, all of which \nsupport master synchronou s SPI and \nmodem control, and two of them \nsupport ISO7816, LIN and IrDA \ninterfaces, automatic baud rate \ndetection and wake -up \n– Two SPI interfaces (18Mbit/s), all \nsupporting I2S interface multiplexing  \n– One CAN interface  – One full-speed USB2.0 interface, \nwithout  external crystal oscillator, \nsupporting BCD and LP M \n– HDMI  CEC  \n\uf06e Analog Peripherals  \n– One 12-bit ADC, supporting up to 16 \nexternal channels, with conversion \nrange of 0~3.6V, independent analog \npower supply: VDDA=2.4~3.6V \n– One dual, 12 -bit DAC  \n– Two programmable an alog \ncomparators  \n– Up to 24 capacitive sensing channels, \nwhich can be used for proximity, touch \nkey, linear or rotary sensors  \n\uf06e Timer  \n– 1 16-bit advanced control timer which \ncan provide up to 7 channels of PWM \noutput, and supports dead zone \ngeneration and brake input functions  \n– One 32 -bit and five 16 -bit general \ntimers, each timer has up to four \nindependent channels for input \ncapture/output comparison, PWM \ncomplementary, infrared control \ndecoding or DAC control  \n– Two 16 -bit basic timers  \n– One independent watchdog and  one \nsystem window watchdog timer  \n– System tick timer  \n\uf06e RTC \n– Support calendar function  \n– Alarm and regular wake -up from \nhalt/standby mode  \n\uf06e 7-Channel DMA Cont Reel er \n\uf06e CRC  Calculation Unit  \n\uf06e 96-Bit UID \n \nwww.geehy.com                                                                                     Page 2 Contents  \n1 Product Characteristics  ................................ ................................ ................................ ................  1 \n2 Product Information  ................................ ................................ ................................ ......................  5 \n3 Pin Information  ................................ ................................ ................................ ..............................  6 \n3.1 Pin Distribution  ................................ ................................ ................................ ................................ . 6 \n3.2 Pin Function Description  ................................ ................................ ................................ ..................  8 \n3.3 GPIO Multiplexing Function Configuration  ................................ ................................ ....................  25 \n4 Function Description  ................................ ................................ ................................ ...................  29 \n4.1 System Architecture  ................................ ................................ ................................ .......................  29 \n4.1.1  System Block Diagram  ................................ ................................ ................................ ..................  29 \n4.1.2  Storage Mapping  ................................ ................................ ................................ ...........................  30 \n4.1.3  Startup Mode  ................................ ................................ ................................ ................................ . 32 \n4.2 Core  ................................ ................................ ................................ ................................ ...............  32 \n4.3 Interrupt ContReeler  ................................ ................................ ................................ ......................  32 \n4.3.1  Nested Vector Interrupt ContReeler (NVIC)  ................................ ................................ ..................  32 \n4.3.2 External Interrupt/ Event ContReeler (EINT)  ................................ ................................ .................  32 \n4.4 On-Chip Memory  ................................ ................................ ................................ ...........................  32 \n4.5 Clock  ................................ ................................ ................................ ................................ ..............  33 \n4.5.1  Clock Source  ................................ ................................ ................................ ................................ . 33 \n4.5.2  System Clock  ................................ ................................ ................................ ................................ . 34 \n4.5.3  Bus Clock  ................................ ................................ ................................ ................................ ....... 34 \n4.6 Power Management ................................ ................................ ................................ .......................  34 \n4.6.1  Power Supply Scheme  ................................ ................................ ................................ ..................  34 \n4.6.2  Voltage Regulator  ................................ ................................ ................................ ..........................  34 \n4.6.3  Power Supply Monitor  ................................ ................................ ................................ ...................  34 \n4.7 Low Power Consumption Mode  ................................ ................................ ................................ .... 35 \n4.8 GPIO  ................................ ................................ ................................ ................................ ..............  35 \n4.9 Communication Interface  ................................ ................................ ................................ ...............  35 \n4.9.1  USART  ................................ ................................ ................................ ................................ ...........  35 \n4.9.2  I2C ................................ ................................ ................................ ................................ .................  36 \n4.9.3  SPI/I2S  ................................ ................................ ................................ ................................ ...........  36 \n4.9.4  HDMI -CEC  ................................ ................................ ................................ ................................ ..... 36 \n4.9.5  CAN  ................................ ................................ ................................ ................................ ...............  37 \n4.9.6  USBD  ................................ ................................ ................................ ................................ .............  37 \n \nwww.geehy.com                                                                                     Page 3 4.10 Analog Peripherals  ................................ ................................ ................................ ........................  37 \n4.10.1  ADC  ................................ ................................ ................................ ................................ ...............  37 \n4.10.2 Calibration of Internal Reference voltage (V REFINT ) ................................ ................................ ....... 37 \n4.10.3  VBAT Monitor  ................................ ................................ ................................ ................................ ... 37 \n4.10.4  DAC  ................................ ................................ ................................ ................................ ...............  37 \n4.10.5  Comparator  ................................ ................................ ................................ ................................ .... 38 \n4.10.6  Touch sensing contReeler  ................................ ................................ ................................ .............  38 \n4.11 Timer  ................................ ................................ ................................ ................................ ..............  39 \n4.12 Real-Time Clock （RTC） ................................ ................................ ................................ ..............  42 \n4.13 CRC calculation unit  ................................ ................................ ................................ ......................  42 \n4.14 DMA  ................................ ................................ ................................ ................................ ...............  42 \n5 Electrical Characteristics  ................................ ................................ ................................ ............  43 \n5.1 Test Conditions of Electrical Characteristics  ................................ ................................ .................  43 \n5.1.1  Maximum and Minimum Values  ................................ ................................ ................................ ..... 43 \n5.1.2  Typical values  ................................ ................................ ................................ ................................  43 \n5.1.3  Typical curve  ................................ ................................ ................................ ................................ .. 43 \n5.1.4  Power Supply Scheme  ................................ ................................ ................................ ..................  44 \n5.1.5  Load Capacitance  ................................ ................................ ................................ ..........................  44 \n5.2 Testing under General Working Conditions  ................................ ................................ ...................  45 \n5.3 Absolute Maximum Rating  ................................ ................................ ................................ .............  46 \n5.3.1  Maximum Temperature Characteristics  ................................ ................................ .........................  46 \n5.3.2  Maximum Rated Voltage Characteristics  ................................ ................................ ......................  46 \n5.3.3  Maximum Rated Current  Characteristics  ................................ ................................ ......................  46 \n5.3.4  ESD Characteristics ................................ ................................ ................................ .......................  47 \n5.3.5  Static Locking  ................................ ................................ ................................ ................................  47 \n5.4 On-Chip Memory  ................................ ................................ ................................ ...........................  48 \n5.4.1  Flash Characteristics  ................................ ................................ ................................ .....................  48 \n5.5 Clock System  ................................ ................................ ................................ ................................ . 48 \n5.5.1  Characteristics of External Clock Source  ................................ ................................ ......................  48 \n5.5.2  Characteristics of Internal Clock Sou rce ................................ ................................ .......................  49 \n5.5.3  PLL Characteristics  ................................ ................................ ................................ ........................  50 \n5.6 Power Management ................................ ................................ ................................ .......................  50 \n5.6.1  Characteristic test of embedded reset and power control module  ................................ ................  50 \n5.7 Power Consumption  ................................ ................................ ................................ ......................  51 \n \nwww.geehy.com                                                                                     Page 4 5.7.1  Power consumption test environment  ................................ ................................ ...........................  51 \n5.7.2  Running mode  ................................ ................................ ................................ ...............................  51 \n5.7.3  Peripheral power consumption  ................................ ................................ ................................ ...... 57 \n5.8 Wake -up Time in Low Power Mode  ................................ ................................ ...............................  58 \n5.9 I/O Port Characteristics  ................................ ................................ ................................ .................  59 \n5.10 NRST pin characteristics  ................................ ................................ ................................ ...............  60 \n5.11 Communication Interface  ................................ ................................ ................................ ...............  61 \n5.11.1  I2C Interface Characteristics  ................................ ................................ ................................ .........  61 \n5.11.2  SPI Interface Char acteristics  ................................ ................................ ................................ .........  62 \n5.12 ADC  ................................ ................................ ................................ ................................ ...............  64 \n5.12.1  Built-in Reference Voltage Characteristics  ................................ ................................ ....................  64 \n5.12.2  12-bit ADC Characteristics  ................................ ................................ ................................ ............  64 \n5.13 DAC  ................................ ................................ ................................ ................................ ...............  65 \n5.14 Comparator  ................................ ................................ ................................ ................................ .... 66 \n6 Package Information  ................................ ................................ ................................ ...................  67 \n6.1 LQFP100 package information  ................................ ................................ ................................ ...... 67 \n6.2 LQFP64 Package Information  ................................ ................................ ................................ ....... 70 \n6.3 LQFP48 Package Information  ................................ ................................ ................................ ....... 73 \n6.4 QFN48 Package Information  ................................ ................................ ................................ .........  75 \n7 Packaging Informatio n ................................ ................................ ................................ ................  78 \n7.1 Reel Packaging  ................................ ................................ ................................ ..............................  78 \n7.2 Tray Packaging  ................................ ................................ ................................ ..............................  80 \n8 Ordering Informa tion ................................ ................................ ................................ ...................  82 \n9 Naming of Common Functional Modules  ................................ ................................ .................  84 \n10 Version history  ................................ ................................ ................................ .............................  85 \n \n  \n \nwww.geehy.com                                                                                     Page 5 2 Product Information  \nSee the following table for APM32F072x8 xB product functions and peripheral configuration.  \nTable 1APM32F072x8 xB Series Chip Functions and Peripherals  \nProduct  APM32F072  \nType  C8Ux(1) C8Tx  R8Tx  V8Tx  CBUx  CBT6  RBT6 VBTx  \nPackage  QFN48  LQFP 48 LQFP64  LQFP100  QFN48  LQFP48  LQFP64  LQFP100  \nCore and m aximum working \nfrequency  Arm® 32-bit Cortex®-M0+@48MHz  \nWorking voltage  2.0~3.6V  \nFlash( KB) 64 128 \nSRAM( KB) 16 \nGPIOs  37 51 87 37 51 87 \nCommunication \ninterface  USART  4 \nSPI/I2S  2/2 \nI2C 2 \nUSBD  1 \nCAN  1 \nCEC  1 \nTimer  16-bit advanced  1 \n32-bit general  1 \n16-bit general  5 \n16-bit basic 2 \nSystem tick timer 1 \nWatchdog  2 \nReal-time clock 1 \n12-bit ADC  Unit 1 \nExternal channel  10 16 10 16 \nInternal channel  3 \n12-bit DAC  Unit 1 \nChannel  2 \nAnalog comparator  2 \nCapacitance sensor channel  17 18 24 17 18 24 \nWorking temperature  Ambient temperature: -40°C  to 85°C/ -40°C  to 105°C  \nJunction temperature: -40°C  to 105°C/ -40°C  to 125°C  \nNotes： \n（1）When x is 6, the ambient temperature is -40℃ to 85℃, and the junction temperature is -40℃ to 105℃. \nWhen x is 7, the ambient temperature is -40℃ to 105℃, and the junction temperature is -40℃ to 125℃.  \n  \n \nwww.geehy.com                                                                                     Page 6 3 Pin Information  \n3.1 Pin Distribution  \nFigure. 1 Pin Di stribution Diagram of APM32F 072x8xB  Series LQFP100  \nPE21\nPE32\nPE43\nPE54\nPE65\nVBAT6\nPC137\nPC14-OSC32_IN8\nPC15-OSC32_OUT9\nPF910\nPF1011\nPF0-OSC_IN12\nPF1-OSC_OUT13\nNRST14\nPC015\nPC116\nPC217\nPC318\nPF219\nVSSA20\nVDDA21\nPF322\nPA023\nPA124\nPA225LQFP100PA326\nVSS27\nVDD28\nPA429\nPA530\nPA631\nPA732\nPC433\nPC534\nPB035\nPB136\nPB237\nPE738\nPE839\nPE940\nPE1041\nPE1142\nPE1243\nPE1344\nPE1445\nPE1546\nPB1047\nPB1148\nVSS49\nVDD5075VDDIO2\n74VSS\n73PF6\n72PA13\n71PA12\n70PA11\n69PA10\n68PA9\n67PA8\n66PC9\n65PC8\n64PC7\n63PC6\n62PD15\n61PD14\n60PD13\n59PD12\n58PD11\n57PD10\n56PD9\n55PD8\n54PB15\n53PB14\n52PB13\n51PB12VDD\nVSS\nPE1\nPE0\nPB9\nPB8\nBOOT0\nPB7\nPB6\nPB5\nPB4\nPB3\nPD7\nPD6\nPD5\nPD4\nPD3\nPD2\nPD1\nPD0\nPC12\nPC11\nPC10\nPA15\nPA14\nI/O is powered by VDDIO 2\n \n \nwww.geehy.com                                                                                     Page 7 Figure. 2 Pin Distribution Diagram of APM32F 072x8xB  Series LQFP64  \nLQFP641VBAT\n2PC13\n3 PC14-OSC32_IN\n4 PC15-OSC32_OUT\n5 PF0-OSC_IN\n6 PF1-OSC_OUT\n7NRST\n8PC0\n9PC1\n10PC2\n11PC3\n12VSSA\n13VDDA\n14PA0\n15PA1\n16PA2\n64VDD\n63VSS\n62PB9\n61PB8\n60BOOT0\n59PB7\n58PB6\n57PB5\n55PB3\n54PD2\n53PC12\n52PC11\n51PC10\n50PA15\n49PA14\n48VDDIO2\n47VSS\n46PA13\n45PA12\n44PA11\n43PA10\n42PA9\n41PA8\n40PC9\n39PC8\n38PC7\n37PC6\n36PB15\n35PB14\n34PB13\n33PB1217PA3\n18VSS\n19VDD\n20PA4\n21PA5\n22PA6\n23PA7\n24PC4\n25PC5\n26PB0\n27PB1\n28PB2\n29PB10\n31VSS30PB11\n32VDD56PB4\nI/O is powered by VDDIO 2\n \nFigure. 3 Pin Distribution Diagram of APM32F 072x8xB  Series LQFP48  \nLQFP481VBAT\n2PC13\n3 PC14-OSC32_IN\n4 PC15-OSC32_OUT\n5 PF0-OSC_IN\n6 PF1-OSC_OUT\n7NRST\n8\n9\n10\n11\n12VSSA\nVDDA\nPA0\nPA1\nPA2\nVDD\nVSS\nPB9\nPB8\nBOOT0\nPB7\nPB6\nPB5\nPB3\nPA15\nPA1448\nVDDIO247\nVSS46\nPA1345\nPA1244\nPA1143\nPA1042\nPA941\nPA840\n39\n38\n37\n36\nPB1535\nPB1434\nPB1333\nPB1217PA3\n18\nVSS19\nVDD20PA4\n21PA5\n22PA6\n23PA7\n2413\n14\nPB015\nPB116\nPB2\nPB10\nPB11PB4\n32\n31\n30\n29\n28\n27\n26\n25\nI/O is powered by VDDIO 2\n \n \n \nwww.geehy.com                                                                                     Page 8 Figure. 4 Pin Distribution Diagram of APM32F 072x8xB  Series QFN48  \n1 VBAT\n2 PC13\n3 PC14-OSC32_IN\n4 PC15-OSC32_OUT\n5 PF0-OSC_IN\n6 PF1-OSC_OUT\n7 NRST\n8\n9\n10\n11\n12VSSA\nVDDA\nPA0\nPA1\nPA2\nVDD\nVSS\nPB9\nPB8\nBOOT0\nPB7\nPB6\nPB5\nPB3\nPA15\nPA1448\nVDDIO247\nVSS46\nPA1345\nPA1244\nPA1143\nPA1042\nPA941\nPA840\n39\n38\n37\n36\nPB1535\nPB1434\nPB1333\nPB1217PA3\n18\nVSS19\nVDD20PA4\n21PA5\n22PA6\n23PA7\n2413\n14\nPB015\nPB116\nPB2\nPB10\nPB11PB4\n32\n31\n30\n29\n28\n27\n26\n25Exposed padQFN48\nI/O is powered by VDDIO 2\n \n3.2 Pin Function Description  \nTable 2Legends/Abbreviations Used in Output Pin Table  \nName  Abbreviation  Definition  \nPin name Unless otherwise specified in parentheses below the pin name, the pin functions during and \nafter reset are the same as the actual pin name  \nPin type P Power supply pin  \nI Input pins only  \nI/O I/O pins  \nI/O structure  5T I/O with 5V tolerance  \n5Tf I/O, FM+ fu nction with 5 V tolerance  \nSTDA I/O with 3.3 V tolerance is directly connected to ADC  \nSTD Standard 3.3VI/O  \nB Dedicated BOOT0 pin  \nRST Bidirectional reset pin with built -in weak pull -up resistor  \nNote  Unless otherwise specified in the notes, all I/O i s set as floating input during and after reset  \nPin \nfunction  Multiplexing \nfunction  The function selected by GPIOx_AFR register  \nAdditional \nfunction  Functions directly selected/enabled through peripheral registers  \n \n  \n \nwww.geehy.com                                                                                     Page 9 Table 3APM32F 072x8xB  Sort Description by Pin Name  \nPin name  \n(Function after reset)  Multiplexing function  Additional Function  Type  Structure  LQFP100  LQFP64  LQFP4 8/ \nQFN48  \nPA0 USART2_CTS,  \nTMR2_CH1_ETR,  \nCOMP1_OUT,  \nTSC_G1_IO1,  \nUSART4_TX  RTC_TAMP2,  \nWKUP1,  \nADC_IN0,  \nCOMP1_INM6  I/O STDA 23 14 10 \nPA1 USART2_RTS,  \nTMR2_CH2,  \nTMR15_CH1N,  \nTSC_G1_IO2,  \nUSART4_RX,  \nEVENTOUT  ADC_IN1,  \nCOMP1_INP  I/O STDA 24 15 11 \nPA2 USART2_TX,  \nCOMP2_OUT,  \nTMR2_CH3,  \nTMR15_CH1,  \nTSC_G1_IO3  ADC_IN2,  \nCOMP2_INM6,  \nWKUP4  I/O STDA 25 16 12 \nPA3 USART2_RX,  \nTMR2_CH4,  \nTMR15_CH2,  \nTSC_G1_IO4  ADC_IN3,  \nCOMP2_INP  I/O STDA 26 17 13 \nPA4 SPI1_NSS,  \n I2S1_WS,  \nTMR14_CH1,  \nTSC_G2_IO1,  \nUSART2_CK  COMP1_INM4,  \nCOMP2_INM4,  \nADC_IN4,  \nDAC_OUT1  I/O STDA 29 20 14 \nPA5 SPI1_SCK,  \nI2S1_CK,  \nCEC,  \nTMR2_CH1_ETR,  \nTSC_G2_IO2  COMP1_INM5,  \nCOMP2_INM5,  \nADC_IN5,  \nDAC_OUT2  I/O STDA 30 21 15 \nPA6 SPI1_MISO,  \nI2S1_MCK,  \nTMR3_CH1,  \n TMR1_BKIN,  \nTMR16_CH1,  \nCOMP1_OUT,  \nTSC_G2_IO3,  \nEVENTOUT,  \nUSART3_CTS  ADC_IN6  I/O STDA 31 22 16 \n \nwww.geehy.com                                                                                     Page 10 Pin name  \n(Function after reset)  Multiplexing function  Additional Function  Type  Structure  LQFP100  LQFP64  LQFP4 8/ \nQFN48  \nPA7 SPI1_MOSI,  \nI2S1_SD,  \nTMR3_CH2,  \nTMR14_CH1,  \nTMR1_CH1N,  \nTMR17_CH1,  \nCOMP2_OUT,  \nTSC_G2_IO4,  \nEVENTOUT  ADC_IN7  I/O STDA 32 23 17 \nPA8 USART1_CK,  \nTMR1_CH1,  \nEVENTOUT,  \nMCO,  \nCRS_SYNC  — I/O 5T 67 41 29 \nPA9 USART1_TX,  \nTMR1_CH2,  \nTMR15_BKIN,  \nTSC_G4_IO1  — I/O 5T 68 42 30 \nPA10  USART1_RX,  \nTMR1_CH3,  \nTMR17_BKIN,  \nTSC_G4_IO2  — I/O 5T 69 43 31 \nPA11  CAN_RX,  \nUSAR T1_CTS,  \nTMR1_CH4,  \nCOMP1_OUT,  \nTSC_G4_IO3,  \nEVENTOUT  USBD _DM  I/O 5T 70 44 32 \nPA12  CAN_TX,  \nUSART1_RTS,  \nTMR1_ETR,  \nCOMP2_OUT,  \nTSC_G4_IO4,  \nEVENTOUT  USBD _DP I/O 5T 71 45 33 \nPA13  IR_OUT,  \nSWDIO,  \nUSBD _NOE  — I/O 5T 72 46 34 \nPA14  USART2_TX,  \nSWCLK  — I/O 5T 76 49 37 \n \nwww.geehy.com                                                                                     Page 11 Pin name  \n(Function after reset)  Multiplexing function  Additional Function  Type  Structure  LQFP100  LQFP64  LQFP4 8/ \nQFN48  \nPA15  SPI1_NSS,  \nI2S1_WS,  \nUSART2_RX,  \nUSART4_RTS,  \nTMR2_CH1_ETR,  \nEVENTOUT  — I/O 5T 77 50 38 \nPB0 TMR3_CH3,  \nTMR1_CH2N,  \nTSC_G3_IO2,  \nEVENTOUT,  \nUSART3_CK  ADC_IN8  I/O STDA 35 26 18 \nPB1 TMR3_CH4,  \nUSART3_RTS,  \nTMR14_CH1,  \nTMR1_CH3N,  \nTSC_G3_IO3  ADC_IN9  I/O STDA 36 27 19 \nPB2 TSC_G3_IO4  — I/O 5T 37 28 20 \nPB3 SPI1_SCK,  \nI2S1_CK,  \nTMR2_CH2,  \nTSC_G5_IO1,  \nEVENTOUT  — I/O 5T 89 55 39 \nPB4 SPI1_MISO,  \nI2S1_MCK,  \nTMR17_BKIN,  \nTMR3_CH1,  \nTSC_G5_IO2,  \nEVENTOUT  — I/O 5T 90 56 40 \nPB5 SPI1_MOSI,  \nI2S1_SD,  \nI2C1_SMBA,  \nTMR16_BKIN,  \nTMR3_CH2  WKU P6 I/O 5T 91 57 41 \nPB6 I2C1_SCL,  \nUSART1_TX,  \nTMR16_CH1N,  \nTSC_G5_I O3 — I/O 5Tf 92 58 42 \nPB7 I2C1_SDA,  \nUSART1_RX,  \nUSART4_CTS,  \nTMR17_CH1N,  \nTSC_G5_IO4  — I/O 5Tf 93 59 43 \n \nwww.geehy.com                                                                                     Page 12 Pin name  \n(Function after reset)  Multiplexing function  Additional Function  Type  Structure  LQFP100  LQFP64  LQFP4 8/ \nQFN48  \nPB8 I2C1_SCL,  \nCEC,  \nTMR16_CH1,  \nTSC_SYNC,  \nCAN_RX  — I/O 5Tf 95 61 45 \nPB9 SPI2_NSS,  \nI2S2_WS , \nI2C1_SDA,  \nIR_OUT,  \nTMR17_CH1,  \nEVENTOUT,  \nCAN_TX  — I/O 5Tf 96 62 46 \nPB10  SPI2_SCK,  \nI2C2_SCL,  \nUSART3_TX,  \nCEC,  \nTSC_SYNC,  \nTMR2_CH3  — I/O 5T 47 29 21 \nPB11  USART3_RX,  \nTMR2_CH4,  \nEVENTOUT,  \nTSC_G6_IO1,  \nI2C2_SDA  — I/O 5T 48 30 22 \nPB12  TMR1_BKIN,  \nTMR15_BKIN,  \nSPI2_ NSS,  \nI2S2_WS,  \nUSART3_CK,  \nTSC_G6_IO2,  \nEVENTOUT  — I/O 5T 51 33 25 \nPB13  SPI2_SCK,  \nI2S2_CK,  \nI2C2_SCL,  \nUSART3_CTS,  \nTMR1_CH1N,  \nTSC_G6_IO3  — I/O 5Tf 52 34 26 \nPB14  SPI2_MISO,  \nI2S2_MCK,  \nI2C2_SDA,  \nUSART3_RTS,  \nTMR1_CH2N,  \nTMR15_CH1,  \nTSC_G6_IO4  — I/O 5Tf 53 35 27 \n \nwww.geehy.com                                                                                     Page 13 Pin name  \n(Function after reset)  Multiplexing function  Additional Function  Type  Structure  LQFP100  LQFP64  LQFP4 8/ \nQFN48  \nPB15 SPI2_MOSI,  \nI2S2_SD,  \nTMR1_CH3N,  \nTMR15_CH1N,  \nTMR15_CH2  WKUP7,  \nRTC_REFIN  I/O 5T 54 36 28 \nPC0 EVENTOUT  ADC_IN10  I/O STDA 15 8 — \nPC1 EVENTOUT  ADC_IN11  I/O STDA 16 9 — \nPC2 SPI2_MISO,  \nI2S2_MCK,  \nEVENTOUT  ADC_IN12  I/O STDA 17 10 — \nPC3 SPI2_MOSI,  \nI2S2_SD,  \nEVENTOUT  ADC_IN13  I/O STDA 18 11 — \nPC4 EVENTOUT,  \nUSART3_TX  ADC_IN14  I/O STDA 33 24 — \nPC5 TSC_G3_IO1,  \nUSART3_RX  ADC_IN15,  \nWKUP5  I/O STDA 34 25 — \nPC6 TMR3_CH1  — I/O 5T 63 37 — \nPC7 TMR3_CH2  — I/O 5T 64 38 — \nPC8 TMR3_CH3  — I/O 5T 65 39 — \nPC9 TMR3_CH4  — I/O 5T 66 40 — \nPC10  USART3_TX,  \nUSART4_TX  — I/O 5T 78 51 — \nPC11  USART3_RX,  \nUSART4_RX  — I/O 5T 79 52 — \nPC12  USART3_CK,  \nUSART4_CK  — I/O 5T 80 53 — \nPC13  — WKUP2,  \nRTC_TAMP1,  \nRTC_TS,  \nRTC_OUT  I/O STD 7 2 2 \nPC14 -OSC32_IN  \n(PC14)  — OSC32_IN  I/O STD 8 3 3 \nPC15 -OSC3 2_OUT  \n(PC15)  — OSC32_OUT  I/O STD 9 4 4 \nPD0 SPI2_NSS,  \nI2S2_WS,  \nCAN_RX  — I/O 5T 81 — — \n \nwww.geehy.com                                                                                     Page 14 Pin name  \n(Function after reset)  Multiplexing function  Additional Function  Type  Structure  LQFP100  LQFP64  LQFP4 8/ \nQFN48  \nPD1 SPI2_SCK,  \nI2S2_CK,  \nCAN_TX  — I/O 5T 82 — — \nPD2 USART3_RTS,  \nTMR3_ETR  — I/O 5T 83 54 — \nPD3 SPI2_MISO,  \nI2S2_MCK,  \nUSART2_CTS  — I/O 5T 84 — — \nPD4 SPI2_MOSI,  \nI2S2_SD,  \nUSART2_RTS  — I/O 5T 85 — — \nPD5 USART2_TX  — I/O 5T 86 — — \nPD6 USART2_RX  — I/O 5T 87 — — \nPD7 USART2_CK  — I/O 5T 88 — — \nPD8 USART3_TX  — I/O 5T 55 — — \nPD9 USART3_RX  — I/O 5T 56 — — \nPD10  USART3_CK  — I/O 5T 57 — — \nPD11  USART3_CTS  — I/O 5T 58 — — \nPD12  USART 3_RTS,  \nTSC_G8_IO1  — I/O 5T 59 — — \nPD13  TSC_G8_IO2  — I/O 5T 60 — — \nPD14  TSC_G8_IO3  — I/O 5T 61 — — \nPD15  TSC_G8_IO4,  \nCRS_SYNC  — I/O 5T 62 — — \nPE0 EVENTOUT,  \nTMR16_CH1  — I/O 5T 97 — — \nPE1 EVENTOUT,  \nTMR17_CH1  — I/O 5T 98 — — \nPE2 TSC_G7_IO1,  \nTMR3_ETR  — I/O 5T 1 — — \nPE3 TSC_G7_IO2,  \nTMR3_CH1  — I/O 5T 2 — — \nPE4 TSC_G7_IO3,  \nTMR3_CH2  — I/O 5T 3 — — \n \nwww.geehy.com                                                                                     Page 15 Pin name  \n(Function after reset)  Multiplexing function  Additional Function  Type  Structure  LQFP100  LQFP64  LQFP4 8/ \nQFN48  \nPE5 TSC_G7_IO4,  \nTMR3_CH3  — I/O 5T 4 — — \nPE6 TMR3_CH4  WKUP3,  \nRTC_TAMP3  I/O 5T 5 — — \nPE7 TMR1_ETR  — I/O 5T 38 — — \nPE8 TMR1_CH1N  — I/O 5T 39 — — \nPE9 TMR1_CH1  — I/O 5T 40 — — \nPE10  TMR1_CH2N  — I/O 5T 41 — — \nPE11  TMR1_CH2  — I/O 5T 42 — — \nPE12  SPI1_NSS,  \nI2S1_WS,  \nTMR1_CH3N  — I/O 5T 43 — — \nPE13  SPI1_SCK,  \nI2S1_CK,  \nTMR1_CH3  — I/O 5T 44 — — \nPE14  SPI1_MISO,  \nI2S1_MCK,  \nTMR1_CH4  — I/O 5T 45 — — \nPE15  SPI1_MOSI,  \nI2S1_SD,  \nTMR1_BKIN  — I/O 5T 46 — — \nPF0-OSC_IN  \n(PF0)  CRS_SYNC  OSC_IN  I/O 5T 12 5 5 \nPF1-OSC_OUT  \n(PF1)  — OSC_OUT  I/O 5T 13 6 6 \nPF2 EVENTOUT  WKUP8  I/O 5T 19 — — \nPF3 EVENTOUT  — I/O 5T 22 — — \nPF6 — — I/O 5T 73 — — \nPF9 TMR15_CH1  — I/O 5T 10 — — \nPF10  TMR15_CH2  — I/O 5T 11 — — \nVBAT  — — P — 6 1 1 \nVSSA  — — P — 20 12 8 \n \nwww.geehy.com                                                                                     Page 16 Pin name  \n(Function after reset)  Multiplexing function  Additional Function  Type  Structure  LQFP100  LQFP64  LQFP4 8/ \nQFN48  \nVDDA  — — P — 21 13 9 \nVSS — — P — 27 18 — \nVDD  — — P — 28 19 — \nVSS — — P — 49 31 23 \nVDD  — — P — 50 32 24 \nVSS — — P — 74 47 35 \nVDDIO2  — — P — 75 48 36 \nVSS — — P — 99 63 47 \nVDD  — — P — 100 64 48 \nNRST  — — I/O RST 14 7 7 \nBOOT0  — — I B 94 60 44 \n  \n \nwww.geehy.com                                                                                     Page 17 Table 4APM32F 072x8xB  Sort Description by Pin Serial Number  \nName  \n(Function after reset)  Multiplexing function  Additional function  Type  Structure  LQFP100  LQFP64  LQFP4 8/ \nQFN4 8 \nPE2 TSC_G7_ IO1, \nTMR3_ETR  — I/O 5T 1 — — \nPE3 TSC_G7_IO2,  \nTMR3_CH1  — I/O 5T 2 — — \nPE4 TSC_G7_IO3,  \nTMR3_CH2  — I/O 5T 3 — — \nPE5 TSC_G7_IO4,  \nTMR3_CH3  — I/O 5T 4 — — \nPE6 TMR3_CH4  WKUP3,  \nRTC_TAMP3  I/O 5T 5 — — \nVBAT  — — P — 6 1 1 \nPC13  — WKUP2,  \nRTC_TAMP1,  \nRTC_TS,  \nRTC_OU T I/O STD 7 2 2 \nPC14 -OSC32_IN  \n(PC14)  — OSC32_IN  I/O STD 8 3 3 \nPC15 -OSC32_OUT  \n(PC15)  — OSC32_OUT  I/O STD 9 4 4 \nPF9 TMR15_CH1  — I/O 5T 10 — — \nPF10  TMR15_CH2  — I/O 5T 11 — — \nPF0-OSC_IN  \n(PF0)  CRS_SYNC  OSC_IN  I/O 5T 12 5 5 \nPF1-OSC_OUT  \n(PF1)  — OSC_OUT  I/O 5T 13 6 6 \nNRST  — — I/O RST 14 7 7 \nPC0 EVENTOUT  ADC_IN10  I/O STDA 15 8 — \nPC1 EVENTOUT  ADC_IN11  I/O STDA 16 9 — \nPC2 SPI2_MISO,  \nI2S2_MCK,  \nEVENTOUT  ADC_IN12  I/O STDA 17 10 — \nPC3 SPI2_MOSI,  \nI2S2_SD,  \nEVENTOUT  ADC_IN13  I/O STDA 18 11 — \nPF2 EVENTOUT  WKUP8  I/O 5T 19 — — \nVSSA  — — P — 20 12 8 \nVDDA  — — P — 21 13 9 \nPF3 EVENTOUT  — I/O 5T 22 — — \n \nwww.geehy.com                                                                                     Page 18 Name  \n(Function after reset)  Multiplexing function  Additional function  Type  Structure  LQFP100  LQFP64  LQFP4 8/ \nQFN4 8 \nPA0 USART2_CTS,  \nTMR2_CH1_ETR,  \nCOMP1_OUT,  \nTSC_G1_IO1,  \nUSART4_TX  RTC_ TAMP2,  \nWKUP1,  \nADC_IN0,  \nCOMP1_INM6  I/O STDA 23 14 10 \nPA1 USART2_RTS,  \nTMR2_CH2,  \nTMR15_CH1N,  \nTSC_G1_IO2 , \nUSART4_RX,  \nEVENTOUT  ADC_IN1,  \nCOMP1_INP  I/O STDA 24 15 11 \nPA2 USART2_TX,  \nCOMP2_OUT,  \nTMR2_CH3,  \nTMR15_CH1,  \nTSC_G1_IO3  ADC_IN2,  \nCOMP2_INM6,  \nWKUP4  I/O STDA 25 16 12 \nPA3 USART2_RX,  \nTMR2_CH4,  \nTMR15_CH2,  \nTSC_G1_IO4  ADC_IN3,  \nCOMP2_INP  I/O STDA 26 17 13 \nVSS — — P — 27 18 — \nVDD  — — P — 28 19 — \nPA4 SPI1_NSS,  \nI2S1_WS,  \nTMR14_CH1,  \nTSC_G2_IO1,  \nUSART2_CK  COMP1_INM4,  \nCOMP2_INM4,  \nADC_IN4,  \nDAC_OUT1  I/O STDA 29 20 14 \nPA5 SPI1_SCK,  \nI2S1_CK,  \nCEC,  \nTMR2_CH1_ETR,  \nTSC_G2_IO2  COMP1_INM5,  \nCOMP2_INM5,  \nADC_IN5,  \nDAC_OUT2  I/O STDA 30 21 15 \nPA6 SPI1_MISO,  \nI2S1_MCK,  \nTMR3_CH1,  \nTMR1_BKIN,  \nTMR16_CH1,  \nCOMP1_OUT,  \nTSC_G2_IO3,  \nEVENTOUT,  \nUSART3_CTS  ADC_IN6  I/O STDA 31 22 16 \n \nwww.geehy.com                                                                                     Page 19 Name  \n(Function after reset)  Multiplexing function  Additional function  Type  Structure  LQFP100  LQFP64  LQFP4 8/ \nQFN4 8 \nPA7 SPI1_MOSI,  \nI2S1_SD,  \nTMR3_CH2,  \nTMR14_CH1,  \nTMR1_CH1N,  \nTMR17_CH1,  \nCOMP2_OUT,  \nTSC_G2_IO4,  \nEVENTOUT  ADC_IN7  I/O STDA 32 23 17 \nPC4 EVENTOUT,  \nUSART3_TX  ADC_IN14  I/O STDA 33 24 — \nPC5 TSC_G3_IO1,  \nUSART3_RX  ADC_IN15,  \nWKUP5  I/O STDA 34 25 — \nPB0 TMR3_CH3,  \nTMR1_CH2N,  \nTSC_G3_IO2,  \nEVENTOUT,  \nUSART3_CK  ADC_IN8  I/O STDA 35 26 18 \nPB1 TMR3_CH4,  \nUSART3_RTS,  \nTMR14_CH1,  \nTMR1_CH3N,  \nTSC_ G3_IO3  ADC_IN9  I/O STDA 36 27 19 \nPB2 TSC_G3_IO4  — I/O 5T 37 28 20 \nPE7 TMR1_ETR  — I/O 5T 38 — — \nPE8 TMR1_CH1N  — I/O 5T 39 — — \nPE9 TMR1_CH1  — I/O 5T 40 — — \nPE10  TMR1_CH2N  — I/O 5T 41 — — \nPE11  TMR1_CH2  — I/O 5T 42 — — \nPE12  SPI1_NSS,  \nI2S1_WS,  \nTMR1_CH3N  — I/O 5T 43 — — \nPE13  SPI1_SCK,  \nI2S1_CK,  \nTMR1_CH3  — I/O 5T 44 — — \nPE14  SPI1_MISO,  \nI2S1_MCK,  \nTMR1_CH4  — I/O 5T 45 — — \nPE15  SPI1_MOSI,  \nI2S1_SD,  \nTMR1_BKIN  — I/O 5T 46 — — \n \nwww.geehy.com                                                                                     Page 20 Name  \n(Function after reset)  Multiplexing function  Additional function  Type  Structure  LQFP100  LQFP64  LQFP4 8/ \nQFN4 8 \nPB10  SPI2_SCK,  \nI2C2_SCL,  \nUSART3_TX,  \nCEC,  \nTSC_SYNC,  \nTMR2_CH3  — I/O 5T 47 29 21 \nPB11  USART3_RX,  \nTMR2_CH4,  \nEVENTOUT,  \nTSC_G6_IO1,  \nI2C2_SDA  — I/O 5T 48 30 22 \nVSS — — P — 49 31 23 \nVDD  — — P — 50 32 24 \nPB12  TMR1_BKIN,  \nTMR15_BKIN,  \nSPI2_NSS,  \nI2S2_WS,  \nUSART3_CK,  \nTSC_G6_IO2,  \nEVENTOUT  — I/O 5T 51 33 25 \nPB13  SPI2_SCK,  \nI2S2_CK,  \nI2C2_SCL,  \nUSART3_CTS , \nTMR1_CH1N,  \nTSC_G6_IO3  — I/O 5Tf 52 34 26 \nPB14  SPI2_MISO,  \nI2S2_MCK,  \nI2C2_SDA,  \nUSART3_RTS,  \nTMR1_CH2N,  \nTMR15_CH1,  \nTSC_G6_IO4  — I/O 5Tf 53 35 27 \nPB15  SPI2_MOSI,  \nI2S2_SD,  \nTMR1_CH3N,  \nTMR15_CH1N,  \nTMR15_CH2  WKUP7,  \nRTC_REFIN  I/O 5T 54 36 28 \nPD8 USART3_TX  — I/O 5T 55 — — \nPD9 USART3_RX  — I/O 5T 56 — — \nPD10  USART3_CK  — I/O 5T 57 — — \n \nwww.geehy.com                                                                                     Page 21 Name  \n(Function after reset)  Multiplexing function  Additional function  Type  Structure  LQFP100  LQFP64  LQFP4 8/ \nQFN4 8 \nPD11  USART3_CTS  — I/O 5T 58 — — \nPD12  USART3_RTS,  \nTSC_G8_IO1  — I/O 5T 59 — — \nPD13  TSC_G8_IO2  — I/O 5T 60 — — \nPD14  TSC_G8_IO3  — I/O 5T 61 — — \nPD15  TSC_G8_IO4,  \nCRS_SYNC  — I/O 5T 62 — — \nPC6 TMR3_CH1  — I/O 5T 63 37 — \nPC7 TMR3_CH2  — I/O 5T 64 38 — \nPC8 TMR3_CH3  — I/O 5T 65 39 — \nPC9 TMR3_CH4  — I/O 5T 66 40 — \nPA8 USART1_CK,  \nTMR1_CH1,  \nEVENTOUT,  \nMCO,  \nCRS_SYNC  — I/O 5T 67 41 29 \nPA9 USART1_TX,  \nTMR1_CH2,  \nTMR15_BKIN,  \nTSC_G4_IO1  — I/O 5T 68 42 30 \nPA10  USART1_RX,  \nTMR1_CH3,  \nTMR17_BKIN,  \nTSC_G4_IO2  — I/O 5T 69 43 31 \nPA11  CAN_RX,  \nUSART1_CTS,  \nTMR1_CH4,  \nCOMP1_OUT,  \nTSC_G4_IO3,  \nEVENTOUT  USBD _DM  I/O 5T 70 44 32 \nPA12  CAN_TX,  \nUSART1_RTS,  \nTMR1_ETR,  \nCOMP2_OUT,  \nTSC_G4_IO4,  \nEVENTOUT  USBD _DP I/O 5T 71 45 33 \nPA13  IR_OUT,  \nSWDIO,  \nUSBD _NOE  — I/O 5T 72 46 34 \nPF6 — — I/O 5T 73 — — \n \nwww.geehy.com                                                                                     Page 22 Name  \n(Function after reset)  Multiplexing function  Additional function  Type  Structure  LQFP100  LQFP64  LQFP4 8/ \nQFN4 8 \nVSS — — P — 74 47 35 \nVDDIO2  — — P — 75 48 36 \nPA14  USART2_TX,  \nSWCLK  — I/O 5T 76 49 37 \nPA15  SPI1_NSS,  \nI2S1_WS,  \nUSART2_RX,  \nUSART4_RTS,  \nTMR2_CH1_ETR,  \nEVENTOUT  — I/O 5T 77 50 38 \nPC10 USART3_TX,  \nUSART4_TX  — I/O 5T 78 51 — \nPC11  USART3_RX,  \nUSART4_RX  — I/O 5T 79 52 — \nPC12  USART3_CK,  \nUSART4_CK  — I/O 5T 80 53 — \nPD0 SPI2_NSS,  \nI2S2_WS,  \nCAN_RX  — I/O 5T 81 — — \nPD1 SPI2_SCK,  \nI2S2_CK,  \nCAN_TX  — I/O 5T 82 — — \nPD2 USART3_RTS,  \nTMR3_ETR  — I/O 5T 83 54 — \nPD3 SPI2_MISO,  \nI2S2_MCK,  \nUSART2_CTS  — I/O 5T 84 — — \nPD4 SPI2_MOSI,  \nI2S2_SD,  \nUSART2_RTS  — I/O 5T 85 — — \nPD5 USART2_TX  — I/O 5T 86 — — \nPD6 USART2_RX  — I/O 5T 87 — — \nPD7 USART2_CK  — I/O 5T 88 — — \nPB3 SPI1_SCK,  \nI2S1_CK,  \nTMR2_CH2,  \nTSC_G5_IO1,  \nEVENTOUT  — I/O 5T 89 55 39 \n \nwww.geehy.com                                                                                     Page 23 Name  \n(Function after reset)  Multiplexing function  Additional function  Type  Structure  LQFP100  LQFP64  LQFP4 8/ \nQFN4 8 \nPB4 SPI1_MISO,  \nI2S1_MCK,  \nTMR17_BKIN,  \nTMR3_CH1,  \nTSC_G5_IO2,  \nEVENTOUT  — I/O 5T 90 56 40 \nPB5 SPI1_MOSI,  \nI2S1_SD,  \nI2C1_SMBA,  \nTMR16_BKIN,  \nTMR3_CH2  WKUP6  I/O 5T 91 57 41 \nPB6 I2C1_SCL,  \nUSART1_TX,  \nTMR16_CH1N,  \nTSC_G5_I03  — I/O 5Tf 92 58 42 \nPB7 I2C1_SDA,  \nUSART1_RX,  \nUSART4_CTS,  \nTMR17_CH1N,  \nTSC_G5_IO4  — I/O 5Tf 93 59 43 \nBOOT0  — — I B 94 60 44 \nPB8 I2C1_SCL,  \nCEC,  \nTMR16_CH1,  \nTSC_SYNC,  \nCAN_RX  — I/O 5Tf 95 61 45 \nPB9 SPI2_NSS,  \nI2S2_WS,  \nI2C1_SDA,  \nIR_OUT,  \nTMR17_CH1,  \nEVENTOUT,  \nCAN_TX  — I/O 5Tf 96 62 46 \nPE0 EVENTOUT,  \nTMR16_CH1  — I/O 5T 97 — — \nPE1 EVENTOUT,  \nTMR17_CH1  — I/O 5T 98 — — \nVSS — — P — 99 63 47 \nVDD  — — P — 100 64 48 \nNotes： \n（1） PC13, PC14 and PC15 are powered by the power switch.  The use of PC13 to PC15 of GPIO is limited in output \nmode  since the switch only absorbs a limited current (3 mA) : \n①  When the heavy load is 30pF, the speed should not exceed 2MHz.  \n \nwww.geehy.com                                                                                     Page 24 ②  It is not used as a cu rrent source (for example, driving light emitting diodes).  \n（2） After reset, these pins are configured as SWDIO and SWCLK multiplexing functions, and the internal pull -up of \nSWDIO pin and the internal pull -down of SWCLK pin are activated.  \n（3） The gray part is power ed by VDDIO2 . \n \n \nwww.geehy.com                                                                                                                                     Page 25 \n 3.3 GPIO Multiplexing Function Configuration  \nTable 5GPIOA Multiplexing Function Configuration  \nName  AF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 \nPA0 — USART2_CTS  TMR2_CH1_ETR  TSC_G1_IO1  USART4_TX  — — COMP1_OUT  \nPA1 EVENTOUT  USART2_RT S TMR2_CH2  TSC_G1_IO2  USART4_RX  TMR15_CH1N  — — \nPA2 TMR15_CH1  USART2_TX  TMR2_CH3  TSC_G1_IO3  — — — COMP2_OUT  \nPA3 TMR15_CH2  USART2_RX  TMR2_CH4  TSC_G1_IO4  — — — — \nPA4 SPI1_NSS,I2S1_WS  USART2_CK  — TSC_G2_IO1  TMR14_CH1  — — — \nPA5 SPI1_SCK,I2S1_CK  CEC  TMR2_CH1 _ETR  TSC_G2_IO2  — — — — \nPA6 SPI1_MISO,I2S1_MCK  TMR3_CH1  TMR1_BKIN  TSC_G2_IO3  USART3_CTS  TMR16_CH1  EVENTOUT  COMP1_OUT  \nPA7 SPI1_MOSI,I2S1_SD  TMR3_CH2  TMR1_CH1N  TSC_G2_IO4  TMR14_CH1  TMR17_CH1  EVENTOUT  COMP2_OUT  \nPA8 MCO  USART1_CK  TMR1_CH1  EVENTOUT  CRS_SYNC  — — — \nPA9 TMR15_BKIN  USART1_TX  TMR1_CH2  TSC_G4_IO1  — — — — \nPA10  TMR17_BKIN  USART1_RX  TMR1_CH3  TSC_G4_IO2  — — — — \nPA11  EVENTOUT  USART1_CTS  TMR1_CH4  TSC_G4_IO3  CAN_RX  — — COMP1_OUT  \nPA12  EVENTOUT  USART1_RTS  TMR1_ETR  TSC_G4_IO4  CAN_TX  — — COMP2_OUT  \nPA13  SWDIO  IR_OUT  USBD _NOE  — — — — — \nPA14  SWCLK  USART2_TX  — — — — — — \nPA15  SPI1_NSS,I2S1_WS  USART2_RX  TMR2_CH1_ETR  EVENTOUT  USART4_RTS  — — — \n  \n \nwww.geehy.com                                                                                                                                     Page 26 \n Table 6GPIOB Multiplexing Function Configuration  \nName  AF0 AF1 AF2 AF3 AF4 AF5 \nPB0 EVENTOUT  TMR3_CH3  TMR1_CH2N  TSC_G3_IO2  USART3_CK  — \nPB1 TMR14_CH1  TMR3_CH4  TMR1_CH3N  TSC_G3_IO3  USART3_RTS  — \nPB2 — — — TSC_G3_IO4  — — \nPB3 SPI1_SCK,I2S1_CK  EVENTOUT  TMR2_CH2  TSC_G5_IO1  — — \nPB4 SPI1_MISO,I2S1_MCK  TMR3_CH1  EVENTOUT  TSC_G5_IO2  — TMR17_BKIN  \nPB5 SPI1 _MOSI,I2S1_SD  TMR3_CH2  TMR16_BKIN  I2C1_SMBA  — — \nPB6 USART1_TX  I2C1_SCL  TMR16_CH1N  TSC_G5_IO3  — — \nPB7 USART1_RX  I2C1_SDA  TMR17_CH1N  TSC_G5_IO4  USART4_CTS  — \nPB8 CEC  I2C1_SCL  TMR16_CH1  TSC_SYNC  CAN_RX  — \nPB9 IR_OUT  I2C1_SDA  TMR17_CH1  EVENTOUT  CAN_TX  SPI2_N SS,I2S2_WS  \nPB10  CEC  I2C2_SCL  TMR2_CH3  TSC_SYNC  USART3_TX  SPI2_SCK,I2S2_CK  \nPB11  EVENTOUT  I2C2_SDA  TMR2_CH4  TSC_G6_IO1  USART3_RX  — \nPB12  SPI2_NSS,I2S2_WS  EVENTOUT  TMR1_BKIN  TSC_G6_IO2  USART3_CK  TMR15_BKIN  \nPB13  SPI2_SCK,I2S2_CK  — TMR1_CH1N  TSC_G6_IO3  USART 3_CTS  I2C2_SCL  \nPB14  SPI2_MISO,2S2_MCK  TMR15_CH1  TMR1_CH2N  TSC_G6_IO4  USART3_RTS  I2C2_SDA  \nPB15  SPI2_MOSI,I2S2_SD  TMR15_CH2  TMR1_CH3N  TMR15_CH1N  — — \n  \n \nwww.geehy.com                                                                                                                                     Page 27 \n Table 7GPIOC Multiplexing Function Configuration  \nName  AF0 AF1 \nPC0 EVENTOUT  — \nPC1 EVENTOUT  — \nPC2 EVENTOUT  SPI2_MISO,I2S2_MCK  \nPC3 EVENTOUT  SPI2_MOSI,I2S2_SD  \nPC4 EVENTOUT  USART3_TX  \nPC5 TSC_G3_IO1  USART3_RX  \nPC6 TMR 3_CH1  — \nPC7 TMR 3_CH2  — \nPC8 TMR 3_CH3  — \nPC9 TMR 3_CH4  — \nPC10  USART4_TX  USART3_TX  \nPC11  USART4_RX  USART3_RX  \nPC12  USAR T4_CK  USART3_CK  \nPC13  — — \nPC14  — — \nPC15  — — \n \n \n \n \n Table 8GPIOD Multiplexing Function Configuration  \nName  AF0 AF1 \nPD0 CAN_RX  SPI2_NSS,I2S2_WS  \nPD1 CAN_TX  SPI2_SCK,I2S2_CK  \nPD2 TMR 3_ETR  USART3_RTS  \nPD3 USART2_CTS  SPI2_MISO,I2S2_MCK  \nPD4 USART2_RTS  SPI2_MOSI,I2S2_SD  \nPD5 USART2_TX  - \nPD6 USART2_RX  - \nPD7 USART2_CK  - \nPD8 USART3_TX  - \nPD9 USART3_RX  - \nPD10  USART3_CK  - \nPD11  USART3_CTS  - \nPD12  USART3_RTS  TSC_G8_IO1  \nPD13  - TSC_G8_IO2  \nPD14  - TSC_G8_IO3  \nPD15  CRS_SYNC  TSC_G8_IO4  \n  \n \nwww.geehy.com                                                                                                                                     Page 28 \n Table  9GPIOE Multiplexing Function Configuration  \nName  AF0 AF1 \nPE0 TMR 16_CH1  EVENTOUT  \nPE1 TMR 17_CH1  EVENTOUT  \nPE2 TMR 3_ETR  TSC_G7_IO1  \nPE3 TMR 3_CH1  TSC_G7_IO2  \nPE4 TMR 3_CH2  TSC_G7_IO3  \nPE5 TMR 3_CH3  TSC_G7_IO4  \nPE6 TMR 3_CH4  - \nPE7 TMR 1_ETR - \nPE8 TMR 1_CH1N  - \nPE9 TMR 1_CH1  - \nPE10  TMR 1_CH2N  - \nPE11  TMR 1_CH2  - \nPE12  TMR 1_CH3N  SPI1_NSS,I2S1_WS  \nPE13  TMR 1_CH3  SPI1_SCK,I2S1_CK  \nPE14  TMR 1_CH4  SPI1_MISO,I2S1_MCK  \nPE15  TMR 1_BKIN  SPI1_MOSI,I2S1_SD  \n \n \n Table 10GPIOF Multiple xing Function Configuration  \nName  AF \nPF0 CRS_SYNC  \nPF1 - \nPF2 EVENTOUT  \nPF3 EVENTOUT  \nPF6 - \nPF9 TMR 15_CH1  \nPF10  TMR 15_CH2  \n \n \nwww.geehy.com                                                                      Page 29 \n  4 Function Description  \nThis chapter mainly introduces the system architecture, interrupt, on -chip memory, clock, power \nsupply and pe ripheral characteristics  of APM32F 072x8xB  series products. For information about \nArm® Cortex®-M0+core, please refer to the Arm® Cortex®-M0+technical reference sheet, which \ncan be downloaded from Arm\'s website.  \n4.1 System Architecture  \n4.1.1  System Block Diagram  \nFigur e. 5 System Block Diagram  \nBUS MATRIXFlash\nSRAM(16KB)\nDMA\nAHB2 BusAHB1 Bus\nDMA Bus\nSysten Bus\nAHB1 to APB \nbridgeGPIOs\n(A-F)Flash \ninterf\nace\nAPB BusTMR1/2/3/6/7\n/14/15/16/17\nRTC\nWWDT\nIWDT\nSPI2/I2S2\nUSART1/2/3/4\nI2C1/2\nUSBD\nUSBD/CAN \nSRAMCAN\nCRS\nPMU\nDAC\nCEC\nSYSCFG+COMP\nEINT\nADC\nSPI1/I2S1\nDBGMCUCortex-MO+\n(Fmax:48MHz)\nSWD\nCRCRCMNVIC SCB STK\nTSC\n \n \nwww.geehy.com                                                                      Page 30 \n  4.1.2   Storage Mapping  \nTable 11APM32F 072x8xB  Storage Mapping Table  \nRegion  Start Address  Peripheral Name  \nCode  0x0000 0000  Code mapping area  \nCode  0x0002 0000  Reserve  \nCode  0x0800 0000  Main storage area  \nCode  0x0802 0000  Reserve  \nCode  0x1FFF C800  BootLoader  \nCode  0x1FFF F800  Option byte  \nCode  0x1FFF FC00  Reserve  \nSRAM  0x2000  0000  SRAM  \n— 0x2000  4000  Reserve  \nAPB bus  0x4000 0000  TMR2  \nAPB bus  0x4000 0400  TMR3  \nAPB bus  0x4000 0800  Reserve  \nAPB bus  0x4000 1000  TMR6  \nAPB bus  0x4000 1400  TMR7  \nAPB bus  0x4000 1800  Reserve  \nAPB bus  0x4000 2000  TMR14  \nAPB bus  0x4000 2400  Reserve  \nAPB bus  0x4000 2800  RTC \nAPB bus  0x4000 2C00  WWDT  \nAPB bus  0x4000 3000  IWDT  \nAPB bus  0x4000 3400  Reserve  \nAPB bus  0x4000 3800  SPI2/I2S2  \nAPB bus  0x4000 3C00  Reserve  \nAPB bus  0x4000 4400  USART2  \nAPB bus  0x4000 4800  USART3  \nAPB bus  0x4000 4C00  USART4  \nAPB bus  0x4000 5000  Reserve  \nAPB bus  0x4000 5400  I2C1  \nAPB bus  0x4000 5800  I2C2  \nAPB bus  0x4000 5C00  USBD  \nAPB bus  0x4000 6 000 USBD /CANSRAM  \nAPB bus  0x4000 6400  CAN  \nAPB bus  0x4000 6800  Reserve  \nAPB bus  0x4000 6C00  CRS  \nAPB bus  0x4000 7000  PMU  \nAPB bus  0x4000 7400  DAC  \nAPB bus  0x4000 7800  CEC  \n \nwww.geehy.com                                                                      Page 31 \n  Region  Start Address  Peripheral Name  \nAPB bus  0x4000 7C00  Reserve  \nAPB bus  0x4000 8000  Reserve  \nAPB bus  0x4001 0000  SYSCFG +COMP  \nAPB bus  0x4001 0400  EINT  \nAPB bus  0x4001 0800  Reserve  \nAPB bus  0x4001 2400  ADC  \nAPB bus  0x4001 2800  Reserve  \nAPB bus  0x4001 2C00  TMR1  \nAPB bus  0x4001 3000  SPI1/I2S1  \nAPB bus  0x4001 3400  Reserve  \nAPB bus  0x4001 3800  USART1  \nAPB bus  0x4001 3C00  Reserv e \nAPB bus  0x4001 4000  TMR15  \nAPB bus  0x4001 4400  TMR16  \nAPB bus  0x4001 4800  TMR17  \nAPB bus  0x4001 4C00  Reserve  \nAPB bus  0x4001 5800  DBGMCU  \nAPB bus  0x4001 5C00  Reserve  \n— 0x4001  8000  Reserve  \nAHB1 bus  0x4002 0000  DMA  \nAHB1 bus  0x4002 0400  Reserve  \nAHB1 bu s 0x4002 1000  RCM  \nAHB1 bus  0x4002 1400  Reserve  \nAHB1 bus  0x4002 2000  Flash Interface  \nAHB1 bus  0x4002 2400  Reserve  \nAHB1 bus  0x4002 3000  CRC  \nAHB1 bus  0x4002 3400  Reserve  \nAHB1 bus  0x4002 4000  TSC \n— 0x4002  4400  Reserve  \nAHB2 bus  0x4800 0000  GPIOA  \nAHB2 b us 0x4800 0400  GPIOB  \nAHB2 bus  0x4800 0800  GPIOC  \nAHB2 bus  0x4800 0C00  GPIOD  \nAHB2 bus  0x4800 1000  GPIOE  \nAHB2 bus  0x4800 1400  GPIOF  \n— 0x4800  1800  Reserve  \nCore  0xE000  E010  STK \nCore  0xE000  E100  NVIC  \nCore  0xE000  ED00  SCB \n— 0xE010  0000  Reserve  \n \nwww.geehy.com                                                                      Page 32 \n  4.1.3  Startup M ode \nAt startup, the user can select one of the following three startup modes by setting the high and \nlow levels of the Boot pin:  \n\uf06c Boot from main memory  \n\uf06c Boot from BootLoader  \n\uf06c Boot from built-in SRAM  \nThe user can use USART (PA14/PA15 or PA9/PA10), I2C(PB6/PB7)  and USBD DFU interface \nto reprogram the user Flash if boot from BootLoader . \n4.2 Core  \nThe core of APM32F 072x8xB  is Arm® Cortex®-M0+, which is the latest generation of embedded \nArm core. Based on  low development cost and power consumption  characteristics of this \nplatform, it can provide excellent calculation  performance and advanced system interrupt \nresponse, and is compatible with all Arm tools and software.  \n4.3 Interrupt Cont Reel er \n4.3.1  Nested Vector Interrupt Cont Reel er (NVIC)  \nThe APM32F 072x8xB  product has a nested vec tor interrupt cont Reeler, and NVIC can handle \nup to 32 maskable interrupt channels (excluding 16 interrupt lines of Cortex® -M0+) and 4 \npriorities. The interrupt vector entry address can be directly transmitted to the core, so that the \ninterrupt response pr ocessing with low delay can give priority to the late higher priority interrupt.  \n4.3.2  External Interrupt/ Event Cont Reel er (EINT)  \nThe external interrupt/event cont Reeler has 32 edge detectors, each of which includes an edge \ndetection circuit and an interrupt/ev ent request generation circuit. Each detector can be \nconfigured as rising edge trigger, falling edge trigger and double edge trigger, and can also be \nshielded separately. Up to 87 GPIO can be connected to 16 external interrupt lines.  \n4.4 On-Chip Memory  \nUser -modifiable memory includes main memory, SRAM, option byte and BootLoader. The \nBootLoader has been written at ex -works and cannot be modified.  \nTable 12Memory Description  \nMemory  Max bytes  Description  \nmain memory  128KB  Store user ’s code  and constant data  \nSRAM  16KB — \nOption byte  16Bytes  Three levels can be configured to protect part of the main \nmemory or the whole main memory  \nBootLoader  12KB — \n \nwww.geehy.com                                                                      Page 33 \n  4.5 Clock  \nSee the following figure for clock tree of APM32F 072x8xB : \nFigure. 6 APM32F 072x8xB  Clock Tree  \nCLK_outputPLLCLK\nHSICLK\nHSICLK14HSECLKSYSCLK\nLSICLK\nLSECLK/1,/2HSICLK\n8MHz\nHSECLK \nOSC\n4-32MHz\nHSICLK14 \nRC\n14MHz\nLSECLK \nOSC\n32.768kHz\nLSICLK \n40kHzHSICLK48 \nRC\n48MHz\nPLLDIV\n/1,2 1\n6PLLMUL\n×2,×3\n ×16/1,2 \n/512/8\n/1,/2,\n/4,/8,\n/16APB \nperipherals\nTMR1/2/3/\n6/7/14/15\n/16/17\nADC asynchronous \nsignal inputSystem TimerAHB/core/mem\nory/DMASPI1/I2S1\nSPI2/I2S2I2C1\nFlash Programming \ninterfaceSYSCLK HCLK\nPCLK\n×1,×2HSICLK\nUSBD_SOFLSECLK\nRTC/32HSICLK48\nHSECLK\nLSECLK\nLSICLK\nIWDTLSECLK\nLSICLK\nLSICLKHSICLK14\nCECHSICLK\nHSICLK48MCOHSICLK  \n   \n/1,/2\n /128\nTMR14OSC_OUT\nOSC_IN\nOSC32_OUT\nOSC32_INSYN\nHSICLK48\nHSICLK\nPLLCLK\nHSECLK\nLSECLK\n/244 HSICLKUSBDHSICLK48\nPLLCLKUSART1\n/USART2SYSCLK\nHSICLK\nLSECLK\n \n4.5.1  Clock Source  \nClock sources of APM32F 072x8xB  can be divided into high -speed clock and low -speed clock \naccording to speed, with high -speed clocks including HSICLK 48_CLK, HSICLK 14_CLK, \nHSICLK _CLK and HSECLK , and low -speed c locks including LSECLK  and LSICLK . On-chip/off -\nchip is divided into internal clock and external clock. The internal clocks are HSICLK 48_CLK, \nHSICLK 14_CLK, HSICLK _CLK and LSICLK , and the external clocks are HSECLK  and LSECLK , \namong which HSICLK 48_CLK, HSICL K14_CLK and HSICLK _CLK are calibrated at  ex-works .  \n  \n \nwww.geehy.com                                                                      Page 34 \n  4.5.2  System Clock  \nThe APM32F 072x8xB  can select HSICLK 48_CLK, HSICLK _CLK, PLL_CLK and HSECLK _CLK \nas system clocks. In which the clock source of HSICLK 48_CLK is HSICLK 48 and the clock \nsource of HSICLK _CLK is HSICLK . One of HSICLK 48_CLK, HSICLK  and HSECLK  can be \nselected as the clock source of PLL_CLK, and the required system clock can be obtained by \nconfiguring the frequency doubling coefficient and frequency division coefficient of PLL. Clock \nsource of HSECLK _CLK is HSECLK . When the product is reset and started, HSICLK _CLK is \nselected as the system clock by default, and then the user can choose one of the above four \nclock sources as the system clock by himself.  \n4.5.3  Bus Clock  \nClock source of AHB is SYC_CLK, clock so urce of APB is ABH_CLK, the required clock can \nbe obtained by configuring frequency division coefficient, and the maximum value of AHB_CLK \nand APB_CLK is 48MHz.  \n4.6 Power Management  \n4.6.1  Power Supply Scheme  \nTable 13Power Supply Scheme  \nName  Voltage \nRange  Desc ription  \nVDD/VDDIO1  2.0~3.6V  I/O (see pin distribution diagram for specific IO) and internal voltage regulator are \npowered through V DD pin. \nVDDIO2  1.65-3.6V I/O is powered through V DDIO2  pin (see pin distribution diagram for specific IO).  \nVDDA VDD~3.6V  The V DDA supplies power to the ADC, reset module, RC oscillator and PLL, and the \nvoltage level of V DDA must always be greater than or equal to the voltage level of V DD, \nwhich should be given priority.  \nVBAT 1.65-3.6V When V DD is powered off , power can be supplied to RTC, external 32kHz oscillator and \nbackup register through V BAT pin. \nNote: For more details on how to connect the power supply pins, see Figure 7 Power Supply Scheme  \n4.6.2  Voltage Regulator  \nTable 14Working  Mode  of Regulator  \nName  Description  \nMaster mode (MR)  Used in running mode  \nLow power mode (LPR)  Used in halt mode  \nPower -down mode  Used in standby mode, when the voltage regulator has high impedance output, the \ncore circuit is powered down, the power consumpti on of the voltage regulator is zero, \nand all data of registers and SRAM will be lost.  \nNote: The voltage regulator is always in working state after reset, and outputs with high impedance in power -down \nmode.  \n4.6.3  Power Supply Monitor  \nPower -on reset (POR) and pow er-down reset (PDR) circuits are integrated inside the product. \nThese two circuits are always in working condition. When the power -down reset circuit monitors \nthat the power supply voltage is lower than the specified threshold value (V POR/PDR ), even if the  \nexternal reset circuit is used, the system will remain reset.  \n \nwww.geehy.com                                                                      Page 35 \n  The product has a built -in programmable voltage regulator (PVD) that can monitor V DD and \ncompare it with V PVD threshold. When V DD is outside the V PVD threshold range and the interrupt \nis enable d, the MCU can be set to a safe state through the interrupt service program.  \n4.7 Low Power Consumption Mode  \nAPM32F 072x8xB  supports three low power consumption modes: sleep mode, halt mode and \nstandby mode. These three modes are different in power consumption, wake -up time and wake -\nup mode, so the low power consumption mode can be selected according to actual application \nrequirements.  \nTable 15Low Power Consumption Mode  \nMode type  Description  \nSleep mode  The CPU stops working, all periphera ls are working, and interrupts/events can wake up the \nCPU.  \nhalt mode  Under the condition that SRAM and register data are not lost, the halt mode can achieve the \nlowest power consumption;  \nThe clock of the internal 1.5V power supply module will stop, HSECLK  crystal resonator, \nHSICLK  and PLL will be prohibited, and the voltage regulator can be configured in normal \nmode or low power consumption mode;  \nAny external interrupt line can wake up MCU, including one of 16 external interrupt lines, \nPVD output, RTC, I2C 1, USART1, USART2, analog comparator, USBD  and CEC.  \nStandby mode  The mode power consumption is the lowest.  \nInternal voltage regulator is turned off, all 1.5V power supply modules are powered off, \nHSECLK  crystal resonator, HSICLK  and PLL clocks are turned off, SRAM and register data \ndisappear, RTC area and backup register contents remain, and standby circuit still works;  \nThe external reset signal on NRST, IWDT reset, rising edge on WKUP pin or RTC event will \nwake MCU out of standby mode.  \nNote: RTC, IWDT an d corresponding clocks still work normally in halt or standby mode.  \n4.8 GPIO  \nThe working modes of GPIO can be configured as gengeral input, general output, multiplexing \nfunction and analog input/output. General input can be configured as floating input, pull -up input \nand pull -down input, while general output can be configured as push -pull output and open -drain \noutput. Multiplexing function can be used for digital peripherals, while analog input/output can \nbe used for analog peripherals and low power consumption  mode. It can be configured with \nresistors that prohibit pull -up/pull -down. The speeds of 2MHz, 10MHz and 50MHz can be \nconfigured. The higher the speed, the greater the power consumption and noise.  \n4.9 Communication Interface  \n4.9.1  USART  \nUp to four universal synchro nous/asynchronous transceivers are embedded in  the chip, and \nthe communication rate can support 6Mbit/s at most. All USART can be configured with baud \nrate, parity bit, stop bit and data bit length, and DMA cont Reeler can be used to support single -\nline hal f-duplex mode. The functional differences of 4 USART are shown in the following table . \n \nwww.geehy.com                                                                      Page 36 \n  Table 16APM32F 072x8xB  USART Functional Differences  \nUSART Mode/Function  USART1/2  USART3/4  \nHardware flow control of modem  √ √ \nSynchronization mode  √ √ \nSmart card mode  √ — \nIrDASIR codec module  √ — \nLIN mode  √ — \nDual clock domain and wake -up from halt mode  √ — \nReceiver timeout interrupt  √ — \nMODBUS communication  √ — \nAutomatic baud rate detection  √ — \nNote: √ = support.  \n4.9.2  I2C \nBuilt-in I2C1/2 can work in multi -master mode and slave mode. It supports 7 -bit and 10 -bit \naddressing modes, standard mode (up to 100kbit/s), fast mode (up to 400kbit/s) and ultra -fast \nmode (1Mbit/s). The DMA cont Reeler can be used.  \nIn addition, I2C1 als o provides hardware support for SMBUS2.0 and PMBUS1.1 : ARP function, \nhost notification protocol, hardware CRC(PEC) generation/verification, timeout verification and \nalarm protocol management.  \nSee the following table for the differences between I2C1 and I2C 2: \nTable 17 APM32 F072x8xB I2C 1/2 Functional Differences  \nI2C function  I2C1  I2C2  \nIndependent clock  √ — \nSM bus  √ — \nWake up from STOP  √ — \nNote: √=Support  \n4.9.3  SPI/I2S \nTwo b uilt-in SPI support full -duplex and half -duplex communication in master mode and slave \nmode. The DMA cont Reeler can be used, which can be configured with 4~16 bits per frame and \nthe highest communication rate is 18 mbit/s.  \nTwo b uilt-in I2S (multiplexed with SPI1 and SPI2, respectively) support half -duplex \ncommunication in master mode and slave mode, and suppor t synchronous transmission, which \ncan be configured with 16 -bit, 24 -bit and 32 -bit data transmission of 16 -bit or 32 -bit resolution, \nand can be configured with audio sampling rate ranging from 8 kHz to 192 kHz.  \n4.9.4  HDMI -CEC  \nThere is a built -in HDMI -CEC, the hardware supports consumer electronic control protocol, and \nthere are two clock sources, HSICLK /255 and LSECLK . when LSECLK  is selected as the clock \nsource, HDMI_CEC is supported to wake up MCU in stop low power consu mption mode.  \n \nwww.geehy.com                                                                      Page 37 \n  4.9.5  CAN  \nA built-in CAN, conforming to CAN2.0A and CAN2.0B(active) specifications, the highest bit rate \nsupporting 1Mbit/s, sending and receiving frame format supporting standard frame grid with 11 -\nbit identifier and extended frame with 29 -bit iden tifier, and allocating 256Bytes dedicated SRAM \nfor sending and receiving data.  \n4.9.6  USBD  \nA built-in USBD , in line with full -speed USBD  device 2.0 standard (12Mbit/s), supporting battery \ncharging specification version 1.2, built -in USBD _PHY, configurable USBD _DP pull-up, \neliminating external pull -up resistance . A dedicated SRAM data buffer of 1024Bytes is allocated \n(the last 256Bytes are shared with CAN), and HSICLK 48_CLK and PLL_CLK can be selected \nas clock sources to generate 48MHz clock.  \n4.10 Analog Peripherals  \n4.10.1  ADC  \nTwo b uilt-in 12 -bit ADCs, up to 16 external channels and 3 internal channels, which measure \nreference voltage and V BAT voltage respectively . It can be c onfigur ed with the  resolution, the \nsampling time  is programmable , and it support self -calibration . The startup mode supports \nsoftware trigger and hardware trigger. The conversion mode supports single conversion, \ncontinuous conversion and intermittent conversion, and the conversion channel selection \nsupports single channel conversion and scanning conversion of a certain sequence of channels. \nIt supports analog watchdog and DMA.  \n4.10.2  Calibration of Internal Reference voltage (VREFINT )  \nBuilt-in reference voltage V REFINT , internally connected to ADC_IN17 channel, which can be \nobtained through ADC; VREFINT  provides s table (band gap) voltage output for ADC and \ncomparator . Calibrate at the ex-works  and store the calibration value in the read -only area of \nthe memory to improve the accuracy of the reference voltage.  \nTable 18Calibration Value of Int ernal Reference Voltage  \nCalibration Value Name  Description  Memory Address  \nVREFINT _CAL Original data collected at V DDA=3.3V(±10mV) \nunder 25 ℃ (±5℃) 0x1FFF  F7BA  - 0x1FFF  F7BB  \n4.10.3  VBAT Monitor  \nThe built -in V BAT monitor is internally connected to a 2 -divider brid ge, and V BAT/2 is connected \nto ADC_IN18 channel, which can be obtained through ADC.  \n4.10.4  DAC  \nA built-in 12 -bit DACs, it is 2 channel s for output , which can be configured in 8 -bit and 12 -bit \nmodes, and  the DMA function  is supported . The waveform generation suppo rts noise wave and \ntriangle wave. The conversion mode supports independent or simultaneous conversion and the \ntrigger mode supports external signal trigger and internal timer update trigger.  \n \nwww.geehy.com                                                                      Page 38 \n  4.10.5  Comparator  \nTwo b uilt-in fast rail -to-rail comparators, the intern al/external reference voltage, hysteresis, \nspeed and support are programmable, and the output polarity support is configurable. The \nreference voltage can be selected from external I/O, DAC output pin, internal reference voltage \n(VREFINT), and 1/4 or 1/2 or  3/4 of the internal reference voltage, which can generate interrupts, \nand support MCU entering sleep and stop modes by external interrupts.  \n4.10.6  Touch sensing cont Reel er \nBuilt-in touch sensing cont Reeler can detect the change of capacitance, which can be appli ed \nto touch keys. When a finger touches a key, capacitance will be introduced, which will cause the \ncapacitance change, so as to judge whether there is an eye -catching key. The t ouch sensing is \ncompatible with  slider, touch key, linear  and rotary.  \nUp to 32  GPIOs support capacitance sensor function, which are divided into 8 groups. In \npractical application, each sampling capacitor occupies one GPIO port, so up to 24 capacitance \nsensor channels are supported. See the table below for specific pin distribution.  \nTable 19Applicable Pin Distribution of Touch Sensors  \nGroup Number  Capacitance Sensor Signal Name  Pin Name  \nG1 TSC_G1_IO1  PA0 \nG1 TSC_G1_IO2  PA1 \nG1 TSC_G1_IO3  PA2 \nG1 TSC_G1_IO4  PA3 \n— \nG2 TSC_G2_IO1  PA4 \nG2 TSC_G2_IO2  PA5 \nG2 TSC_ G2_IO3  PA6 \nG2 TSC_G2_IO4  PA7 \n— \nG3 TSC_G3_IO1  PC5 \nG3 TSC_G3_IO2  PB0 \nG3 TSC_G3_IO3  PB1 \nG3 TSC_G3_IO4  PB2 \n— \nG4 TSC_G4_IO1  PA9 \nG4 TSC_G4_IO2  PA10  \nG4 TSC_G4_IO3  PA11  \nG4 TSC_G4_IO4  PA12  \n— \nG5 TSC_G5_IO1  PB3 \nG5 TSC_G5_IO2  PB4 \nG5 TSC_G4_IO3  PB6 \nG5 TSC_G4_IO4  PB7 \n— \nG6 TSC_G6_IO1  PB11  \n \nwww.geehy.com                                                                      Page 39 \n  Group Number  Capacitance Sensor Signal Name  Pin Name  \nG6 TSC_G6_IO2  PB12  \nG6 TSC_G6_IO3  PB13  \nG6 TSC_G6_IO4  PB14  \n— \nG7 TSC_G7_IO1  PE2 \nG7 TSC_G7_IO2  PE3 \nG7 TSC_G7_IO3  PE4 \nG7 TSC_G7_IO4  PE5 \n— \nG8 TSC_G8_IO1  PD12  \nG8 TSC_G8_IO2  PD13  \nG8 TSC_G8_IO3  PD14  \nG8 TSC_G8_IO4  PD15 \nTable 20Number of Touch Sensor Channels Supported by Each Model in Practical Application  \nGroup Number  Number of Channels for Each Group of Capacitance Sensors  \nAPM32F072Vx  APM32F072Rx  APM32F072Cx  \nG1 3 3 3 \nG2 3 3 3 \nG3 3 3 2 \nG4 3 3 3 \nG5 3 3 3 \nG6 3 3 3 \nG7 3 0 0 \nG8 3 0 0 \nTotal Number of Capacitance Sensor Channels  24 18 17 \n4.11 Timer  \nA built-in 16 -bit advanced timer TMR1, a 32 -bit general timer TMR2, five 16 -bit general timers \nTMR3/14/15/16/17, two basic timers TMR6/7, an indep endent watchdog timer, a window \nwatchdog timer and a system tick timer.  \nWatchdog timer can be used to detect whether the program is running normally.  \nThe system tick timer is a peripheral of the core, which has the function of automatic reloading. \nWhen the  counter is 0, it can generate a masked system interrupt, which can be used for real -\ntime operating system and general delay.  \nThe characteristics are compared as follows:  \n \n \nww w . g e e h y . c o m                                                                       P a g e 40 \n  Table 21 Function Comparison between Advanced/General -purpose/Basic and System Tick Timers  \nTimer type  System tick timer  Basic timer  General -purpose timer  Advanced timer  \nTimer name  Sys Tick Timer  TMR6  TMR7  TMR2  TMR3  TMR14  TMR15  TMR16 /17 TMR1  \nCounter \nresolution  24 bits  16 bits  32 bits  16 bits  16 bits  \nCounter typ e Down  Up Up, down, up/down  Up, down, up/down  \nPrescaler factor  - Any integer \nbetween 1 and \n65536  Any integer between 1 and 65536  Any integer between 1 and 65536  \nGeneral DMA \nrequest  - OK OK Not OK  OK OK \nCapture/Compa\nrison channel  - - 4 1 2 1 4 \nComplemen tary \noutputs  - No No Yes Yes \nPin \ncharacteristics  - - 1 external \ntrigger signal \ninput pin,  \n4 channels (non -\ncomplementary \nchannels) pins  1 channel \npin 1 brake input \nsignal pin,  \n1 pair of \ncomplementar\ny channel pins,  \n1 channel \n(non-\ncomplementar\ny channel) pin  1 brake input \nsignal pin,  \n1 pair of \ncomplementar\ny channel pins  1 external trigger signal input pin,  \n1 brake input signal pin,  \n3 pairs of complementary channel pins,  \n1 channel (non -complementary channel) \npin \n \nww w . g e e h y . c o m                                                                       P a g e 41 \n  Timer type  System tick timer  Basic timer  General -purpose timer  Advanced timer  \nFunction  \nInstruction  Special for real -time \nopera ting system  \nAutomatic reloading \nfunction supported  \nWhen the counter is 0, it \ncan generate a maskable \nsystem interrupt  \nCan program the clock \nsource  Used to generate \nDAC trigger signals.  \nCan be used as a \n16-bit general -\npurpose timebase \ncounter.  Synchronizati on or event chaining function provided  \nTimers in debug mode can be frozen.  \nCan be used to generate PWM output  \nExcept TMR14, each timer has independent DMA request \nmechanism.  \nIt can handle incremental encoder signals  It has complementary PWM output with \ndead band insertion  \nWhen configured as a 16 -bit standard \ntimer, it has the same function as the \nTMRx timer.  \nWhen configured as a 16 -bit PWM \ngenerator, it has full modulation capability \n(0~100%).  \nIn debug mode, the timer can be frozen, \nand PWM output is disab led. \nSynchronization or event chaining \nfunction provided.  \nTable 22 Independent Watchdog and Window Watchdog Timers  \nName  Counter \nresolution  Counter \ntype Prescaler \nfactor  Functional Description  \nIndependent \nwatchdog  12-bit Down  Any i nteger \nbetween 1 \nand 256  The clock is provided by an internally independent RC oscillator of 40KHz, which is independent of the master clock, \nso it can run in stop and standby modes.  \nThe whole system can be reset in case of problems.  \nIt can provide timeout  management for applications as a free -running timer.  \nIt can be configured as a software or hardware startup watchdog through option bytes.  \nTimers in debug mode can be frozen.  \nWindow \nwatchdog  7-bit Down  - Can be set for free running.  \nThe whole system can be reset in case of problems.  \nDriven by the master clock, it has early interrupt warning function;  \nTimers in debug mode can be frozen.  \n \n \nwww.geehy.com                                                                      Page 42 \n  4.12 Real -Time Clock （RTC） \nA built -in RTC with LSECLK  signal input pins (OS C32_IN, OS C32_OUT), three TAMP input \nsignal detection pins (RTC_TAMP1/2/3), one reference clock input signal (RTC_REFIN), one \noutput timestamp event output pin (RTC_TS), and one signal output pin RTC_OU T (It can be \nconfigured as calibration signal output or alarm clock signal output).  \nThe external crystal oscillator, resonator or oscillator, LSICLK  and HSECLK /32 with external \nfrequency of 32.768kHz can be selected as the clock source.  \nWith calendar funct ion, it can display sub -seconds, seconds, minutes, hours (12  or 24 hours \nformat), weeks, dates, months and years. It supports alarm clock function, output alarm clock \nsignal for external use, and wake up from low power consumption mode. It can receive sign als \nto wake up from low power consumption mode. In terms of accuracy, it supports daylight saving \ntime compensation, month angel compensation and leap year days compensation. In terms of \naccuracy, the error caused by crystal oscillator can be repaired by R TC digital calibration \nfunction, and the accuracy of calendar can be improved by using a more accurate second source \nclock (50 or 60Hz).  \n4.13 CRC  calculation unit \nA CRC (cyclic redundancy check) calculation unit is built in, which can generate CRC codes and \noperate 8 -bit, 16 -bit and 32 -bit data.  \n4.14 DMA  \nA built -in DMA supports seven DMA channels, each channel supports multiple DMA requests, \nbut only one DMA request is allowed to enter the DMA channel at the same time. The peripherals \nsupporting DMA requests are ADC,  SPI1/2, USART1/2/3/4, I2C1/2, TMR1 , TMR2, TMR3, TMR6, \nTMR7, TMR15, TMR16 and TMR 1 7. Four levels of DMA channel priority can be configured, \nand data transmission of "Memory → Memory, Memory → Peripheral, Peripheral → Memory" \ncan be supported ( memory includes Flash and SRAM).  \n  \n \nwww.geehy.com                                                                      Page 43 \n  5 Electrical Characteristics  \n5.1 Test Conditions of Electrical Char acteristics  \nAll voltage parameters (unless otherwise specified) refer to V SS. \n5.1.1  Maximum and Minimum Values  \nUnless otherwise specified, all products are tested on the production line at T A=25℃. Its \nmaximum and minimum values can support the worst environmenta l temperature, power supply \nvoltage and clock frequency.  \nIn the notes at the bottom of each table, it is stated that the data obtained through \ncomprehensive evaluation, design simulation or process characteristics are not tested on the \nproduction line . On the basis of comprehensive evaluation, take the average value and add and \nsubtract three times the standard deviation (average  ±3∑) to get the maximum and minimum \nvalues  after passing the sample test . \n5.1.2  Typical values  \nUnless otherwise specified, typical data are measured based on T A=25℃, \nVDD=VDDIO2=VDDA=3.3V. these data are only used for design guidance.  \n5.1.3  Typical curve  \nUnless otherw ise specified, typical curves will not be tested on the production line, and will only \nbe used for design guidance.  \n \nwww.geehy.com                                                                      Page 44 \n  5.1.4  Power Supply Scheme  \nFigure 7 Power Supply Scheme  \nMCU\n 3×VDD\nVDDIO2VBAT\nVSS\nVSSACore、\nFlash、\nSRAM、\nI/O Logic、 \ndigital \nperipherals\nRC oscillator , \nanalog \nperipheralsLSECLK、\nRTC、\nbackup \nregister\nInput \nSchmitt \ntrigger、 \noutput \nbuffer\nADC、DACInput \nSchmitt \ntrigger、\noutput \nbufferVoltage \nregulatorPower \nswitch\nVREF+VBAT\nVDDIO1\nVDDIO24.7μF\n100nF 100nF 100nFVDD\n4.7μF 100nF\nVDDA\n4.7μF 100nFVDDA\nVREF-\n \n5.1.5  Load Capacitance  \nFigure 8 Load Conditions when Measuring Pin P arameters  \nMCU PIN\nc=50p\n \n \nwww.geehy.com                                                                      Page 45 \n  Figure 9 Pin Input Voltage Measurement Scheme  \nMCU PIN\nVIN\n \nFigure 10 Power Consumption Measurement Scheme  \nA\nAIDDAIDD\nAIDD_VBATMCU\nVDDAVDD\nVDDA3×VDD\nVDDIO2\nVBATVSS\nVSSA\n \n5.2 Testing under General Working Conditions  \nTable 23General Working Conditions  \nSymbol  Parameter  Condition  Minimum \nvalue  Maximum \nvalue  Unit \nfHCLK Internal AHB clock frequency  - - 48 \nMHz \nfPCLK Internal APB clock frequency  - - 48 \nVDD Standard operating voltage  - 2 3.6 V \nVDDIO2  IO supply voltage  Only VDD exists to \nsupply power  1.65 3.6 V \nVDDA Analog operating voltage  \n(when neither ADC nor DAC is \nused)  VDDA must not be less \nthan V DD VDD 3.6 \nV \nAnalog operating voltage  \n(when ADC and DAC is used)  2.4 3.6 \nVBAT Backup area working voltage  - 1.65 3.6 V \nVIN I/O input voltage  STD and RST I/O -0.3 VDDIOX+0.3 \nV STDA I/O -0.3 VDDA+0.3 \n5T and 5Tf I/O -0.3 5.5 \n \nwww.geehy.com                                                                      Page 46 \n  Symbol  Parameter  Condition  Minimum \nvalue  Maximum \nvalue  Unit \nBoot0 0 5.5 \n5.3 Absolute Maximum Rating  \nIf the load on the device exceeds the absolute maximum rating, it may cause permanent damage \nto the d evice. Here, only the maximum load that can be borne is given, and there is no guarantee \nthat the device functions normally under this condition.  \n5.3.1  Maximum Temperature Characteristics  \nTable 24Temperature Characteristics  \nSymbol  Descrip tion Numerical value  Unit \nTSTG Storage temperature range  –65~+150  ℃ \nTJ Maximum junction temperature  150 ℃ \n5.3.2  Maximum Rated Voltage Characteristics  \nAll power supply (V DD, VDDA) and ground (V SS, VSSA) pins must always be connected to the \npower supply within the external limited range.  \nTable 25Maximum Rated Voltage Characteristics  \nSymbol  Description  Minimum \nvalue  Maximum \nvalue  Unit \nVDD-VSS External main supply voltage (VDD) -0.3 4.0 \nV VDDA-VSSA External analog supply voltage （VDDA） -0.3 4.0 \nVDDIO2 -VSS External I/O supply voltage  -0.3 4.0 \nVBAT-VSS External backup power supply voltage  -0.3 4.0 \nVDD-VDDA Allowable voltage difference of VDD>VDDA - 0.4 \nVIN Input voltage on 5T and 5Tf pins  VSS-0.3 VDDIOX +4.0 \nInput voltage on STDA pi n VSS-0.3 4.0 \nBoot0  0 VDD+4.0 \nInput voltage on any other pin  VSS-0.3 4.0 \n|ΔVDDx| Voltage difference between different power supply pins  - 50 \nmV \n|VSSx-VSS| Voltage difference between different grounding pins  - 50 \n5.3.3  Maximum Rated Current  Characteristics  \nTable 26Maximum Rated Current Characteristics  \nSymbol  Description  Maximum \nvalue  Unit \nΣIVDD Total current into sum of all V DD power lines (source)(1) 120 \nmA \nΣIVSS Total current out of sum of all V SS ground lines (sink)(1) -120 \n \nwww.geehy.com                                                                      Page 47 \n  Symbol  Description  Maximum \nvalue  Unit \nIDD（PIN） Maximum current into each V DD power pin (source)(1) 100 \nISS（PIN） Maximum current out of each V SS ground pin (sink)(1) -100 \nIIO（PIN） Output current sunk by any I/O and control pin  25 \nOutput current source by any I/O and control pin  -25 \nΣIIO（PIN） Total output current sunk by sum of all I/Os and control pins(2) 80 \nTotal output current sourced by sum of all I/Os and control pins(2) -80 \nTotal output current sourced by sum of all I/Os supplied by V DDIO2 -40 \nIIINJ(PIN) (3) Injected current on B,  5T and 5 Tf pins  -5/+0（4） \nInjected current on STD and RST pin  ±5 \nInjected current on STDA  pins(5) ±5 \nΣIINJ(PIN)  Total injected current (sum of all I/O and control pins)(6) ± 25 \n（1） All main power (V DD, VDDA) and ground (V SS, VSSA) pins must always be connected to the \nexternal power supply, in the permitted range.  \n（2） This cu rrent consumption must be correctly distributed over all I/Os and control pins. The \ntotal output current must not be sunk/sourced between two consecutive power supply pins \nreferring to high pin count LQFP packages.  \n（3） A positive injection is induced by V IN > VDDIOx while a negative injection is induced by V IN < \nVSS. IINJ(PIN) must never be exceeded.  \n（4） Positive injection is not possible on these I/Os and does not occur for input voltages lower \nthan the specified maximum value.  \n（5） On these I/Os, a positive injection  is induced by V IN > V DDA. Negative injection disturbs the \nanalog performance of the device.  \n（6） When several inputs are submitted to a current injection, the maximum ΣIINJ(PIN) is the \nabsolute sum of the positive and negative injected currents (instantaneous values).  \n5.3.4  ESD Characteristics  \nTable 27ESD Characteristics  \nSymbol  Parameter  Condition  Maximum \nvalue  Unit \nVESD(HBM)  Electrostatic discharge voltage (manikin)  TA=+25℃ 2000  \nV \nVESD(CDM)  Electrostatic discharge voltage (charging \nequipmen t model)  TA=+25℃ 750 \nNote: It is tested by a third -party testing organization  instead of  in production.  \n5.3.5  Static Locking  \nTable 28Static Locking  \nSymbol  Parameter  Condition  Type  \nLU Class of static latch  TA=+25℃/105℃ Class II -A \nNote:  It is tested by a third -party testing organization instead of in production.  \n \nwww.geehy.com                                                                      Page 48 \n  5.4 On-Chip Memory  \n5.4.1  Flash  Characteristics  \nTable 29Flash Characteristics  \nSymbol  Parameter  Condition  Minimum \nvalue  Typical \nvalue  Maximum \nvalue  Unit \ntprog 16 bit  programming \ntime TA=-40~105℃， \nVDD=2.0~3.6V  - 36 - μs \ntERASE  Page (2KB) erase \ntime TA=-40~105℃， \nVDD=2.0~3.6V  - 3 - ms \ntME Whole erase time  TA=25℃， \nVDD=3.3V  - 6.4 - ms \nVprog Programming voltage  TA=-40~105℃ 2 - 3.6 V \nNRW Erase cycle  TA=25℃ - 10K - cycles  \nNote: It is tested in comp rehensive evaluation instead of in production.  \n5.5 Clock System  \n5.5.1  Characteristics of External Clock Source  \nHigh -speed external clock generated by crystal resonator  \nFor detailed parameters (frequency, package, precision, etc.) of crystal resonator, please \nconsult  the corresponding manufacturer.  \nTable 30Characteristics of HSECLK  4 ~ 32 MHz Oscillator  \nSymbol  Parameter  Condition  Minimum \nvalue  Typical \nvalue  Maximum \nvalue  Unit \nfOSC_IN  Oscillator frequency  - 4 8 32 MHz \nRF Feedback resistance  - - 200 - kΩ \nIDD HSECLK  current \nconsumption  VDD=3.3V,  \nCL=10pF@8MHz  - 0.5 - mA \ntSU(HSECLK ) Startup time  VDD is stable  - 2 - ms \nNote: It is tested in comprehensive evaluation instead of in production.  \nLow-speed external clock generated by crystal resonator  \nFor detailed parameters (frequency, package, precision, etc.) of crystal resonator, please \nconsult the corresponding manufacturer . \nTable 31LSECLK  oscillator characteristics (f LSECLK =32.768KHz)  \nSymbol  Parameter  Condition  Minimum \nvalue Typical \nvalue  Maximum \nvalue  Unit \nIDD LSECLK  current \nconsumption  High driving ability  - - 1.6 μA \ntSU(LSECLK )(1) Startup time  VDDIOx is stable  - 2 - s \nNote: It is tested in comprehensive evaluation instead of in production.  \n \nwww.geehy.com                                                                      Page 49 \n  （1） tSU(LSECLK ) is the starting time, which is measured from the software enabling LSECLK  until the stable oscillation at \n32.768K Hz is obtained. This value is measured using a standard crystal resonator, which may vary from crystal \nmanufacturer to crystal manufacturer.  \n5.5.2  Characteristics of Internal Clock Source  \nHigh speed internal ( HSICLK )RC oscillator  \nTable 32HSICLK  Oscillator Characteristics  \nSymbol  Parameter  Condition  Minimum \nvalue  Typical \nvalue  Maximum \nvalue  Unit \nfHSICLK  Frequency  - - 8 - MHz \nACCHSICLK  Accuracy of HSICLK  \noscillat  Factory \ncalibration  VDD=3.3V，\nTA=25℃(1) -1 - 1 % \nVDD=2-3.6V， \nTA=-40~105℃ -2.8 - 3.8 % \ntSU(HSICLK ) Startup time of \nHSICLK  oscillator  VDD=3.3V  \nTA=-40~105℃ 1 - 2 μs \nIDDA( HSICLK ) Power consumption \nof HSICLK  oscillator  - - 80 100 μA \nNote: Except for (1) calibration in productio n, other data are obtained in comprehensive evaluation instead of in \nproduction.  \nTable 33HSICLK 14 Oscillator Characteristics  \nSymbol  Parameter  Condition  Minimum \nvalue  Typical \nvalue  Maximum \nvalue  Unit \nfHSICLK 14 Frequency  - - 14 - MHz \nACCHSICLK 14 Accuracy of \nHSICLK 14 \noscillator  Factory \ncalibration  VDD=3.3V，\nTA=25℃(1) -1 - 1 % \nVDD=2-3.6V， \nTA=-40~105℃ -4.2 - 5.1 % \ntSU(HSICLK 14) Startup time of \nHSICLK 14 \noscillator  VDD=3.3V  \nTA=-40~105℃ 1 - 2 μs \nIDDA( HSICLK 14) Power \nconsumption of \nHSICLK 14 \noscillator  - - 100 150 μA \nNote: Except for (1) calibration in production, other data are obtained in comprehensive evaluation instead of in \nproduction.  \nTable 34HSICLK 48 Oscillator Characteristics  \nSymbol  Parameter  Condition  Minimum \nvalue  Typical \nvalue  Maximum \nvalue  Unit \nfHSICLK 48 Frequency  - - 48 - MHz \nACCHSICLK 48 Accuracy of \nHSICLK 48 \noscillator  Factory \ncalibration  VDD=3.3V，\nTA=25℃(1) -2 - 2 % \nVDD=2-3.6V， \nTA=-40~105℃ -4.9 - 4.7 % \ntSU(HSICLK 48) Startup time of \nHSICLK 48 \noscillator  VDD=3.3V， \nTA=-40~105℃ - - 6 μs \nIDDA( HSICLK 48) Power consumption \nof HSICLK 48 \noscillator  - - 312 350 μA \n \nwww.geehy.com                                                                      Page 50 \n  Note: Except for (1) calibration in  production, other data are obtained in comprehensive evaluation instead of in \nproduction.  \nLow speed internal ( LSICLK )RC oscillator  \nTable 35LSICLK  Oscillator Characteristics  \nSymbol  Parameter  Condition  Minimum \nvalue  Typical \nvalue  Maximum \nvalue  \nfLSICLK  Frequency （VDD=2-3.6V，TA=-40~105℃） 30 40 50 KHz \ntSU(LSICLK ) Startup time of LSICLK  oscillator （VDD=3.3V，\nTA=-40~105℃） - - 85 μs \nIDD(LSICLK ) Power consumption of LSICLK  oscillator  - 0.75 1.2 μA \nNote: It is tested in comprehensive evaluation instead of in production.  \n5.5.3  PLL Characteristics  \nTable 36PLL Characteristics  \nSymbol  Parameter  Numerical value  \nUnit Minimum \nvalue  Typical \nvalue  Maximum \nvalue  \nfPLL_IN  PLL input clock  1 8.0 24 MHz \nPLL input clock duty cycle  40 - 60 % \nfPLL_OUT  PLL frequenc y doubling output clock \n(VDD=3.3V，TA=-40~105℃） - 48 - MHz \ntLOCK  PLL phase locking time  - - 200 μs \nNote: It is tested in comprehensive evaluation instead of in production.  \n5.6 Power Management  \n5.6.1  Characteristic test of embedded reset and power control module  \nTable 37Embedded Reset and Power Control Module Characteristics  \nSymbol  Parameter  Condition  Minimum \nvalue  Typical \nvalue  Maximum \nvalue  Unit \nVPOR/PDR(1) Power -on/power -down \nreset threshold  Falling edge  1.87 1.90 1.94 V \nRising edge  1.91 1.94 1.97 V \nVPDRhyst  PDR hysteresis  - - 40 - mV \nTRSTTEMPO  Reset duration  - 0.80 1.14 1.89 ms \nNote: It is tested in comprehensive evaluation instead of in production.  \n（1）PDR detector monitors V DD and V DDA (if enabled in option byte), POR detector monitors V DD only. \nTable 38Programmable Voltage Detector Characteristics  \nSymbol  Parameter  Condition  Minimum \nvalue  Typical value  Maximum \nvalue  Unit \nVPVD Level selection of \nprogrammable PLS[2:0]=000 (rising edge)  2.16 2.20 2.24 V \nPLS[2:0]=000 (falling edge)  2.06 2.10 2.14 V \n \nwww.geehy.com                                                                      Page 51 \n  Symbol  Parameter  Condition  Minimum \nvalue  Typical value  Maximum \nvalue  Unit \nvoltage detector  PLS[2:0]=001 (rising edge)  2.25 2.30 2.36 V \nPLS[2:0]=001 (falling edge)  2.14 2.20 2.25 V \nPLS[2:0]=010 (ri sing edge)  2.37 2.40 2.44 V \nPLS[2:0]=010 (falling edge)  2.26 2.30 2.33 V \nPLS[2:0]=011 (rising edge)  2.46 2.50 2.54 V \nPLS[2:0]=011 (falling edge)  2.36 2.40 2.43 V \nPLS[2:0]=100 (rising edge)  2.57 2.60 2.62 V \nPLS[2:0]=100 (falling edge)  2.46 2.50 2.51 V \nPLS[2:0]=101 (rising edge)  2.61 2.70 2.79 V \nPLS[2:0]=101 (falling edge)  2.52 2.60 2.68 V \nPLS[2:0]=110 (rising edge)  2.74 2.80 2.87 V \nPLS[2:0]=110 (falling edge)  2.62 2.70 2.76 V \nPLS[2:0]=111 (rising edge)  2.81 2.90 2.99 V \nPLS[2: 0]=111 (falling edge)  2.71 2.80 2.89 V \nVPVDhyst  PVD hysteresis  - - 100 - mV \nNote: It is tested in comprehensive evaluation instead of in production.  \n5.7 Power Consumption  \n5.7.1  Power consumption test environment  \n（1） Test under the conditions of Coremark, KeilV5 compil ing environment and L3 compiling \noptimization level.  \n（2） All I/O pins are configured as analog inputs, which are connected to V DD or V SS (non-load) at \na static level.  \n（3） Unless otherwise specified, all peripherals are turned off.  \n（4） The relationship between the sett ing of flash waiting period and f HCLK: \n0~24MHz : 0 waiting periods,  \n24~48MHz : 1 waiting periods.  \n（5） Instruction prefetch function is enabled (Note: this bit must be set before clock setting and \nbus frequency division).  \n（6） When the peripheral is turned on: fPCLK=fHCLK. \n5.7.2  Running mode  \nTable 39The program is executed in Flash, and the power consumption in running mode  \nParameter  Condition  fHCLK  Typical value  (1) Maximum value  (1) \nTA=25℃，VDD=3.3V  TA=105℃，\nVDD=3.6V  \n \nwww.geehy.com                                                                      Page 52 \n  IDDA(μA) IDD(mA） IDDA(μA) IDD(mA)  \nPower \nconsumption in \nrunning mode  HSECLK  bypass(2), enabling all \nperipherals  48MHz  102.28  12.17  118.82  14.11  \n32MHz  71.61  8.32 86.71  8.98 \n24MHz  58.13  6.59 73.20  7.29 \n8MHz  3.48 2.42 13.04  3.00 \n1MHz  3.46 0.60 12.77  0.82 \nHSECLK  bypass(2), turn off all \nperipherals  48MHz  102.27  7.46 118.94  7.91 \n32MHz  71.58  5.10 86.79  5.80 \n24MHz  58.20  4.20 73.02  4.63 \n8MHz  3.48 1.65 12.92  2.10 \n1MHz  3.47 0.51 12.79  0.68 \nHSICLK 48, enabling all peripherals  48MHz  311.25  12.49  329.35  13.28  \nHSICLK 48, turn off all peripherals  48MHz  311.28  7.39 329.52  7.88 \nHSICLK(2), enabling all peripherals  48MHz  162.85  12.17  187.51  14.01  \n32MHz  132.34  8.25 154.99  8.83 \n24MHz  118.92  6.45 141.01  7.14 \n8MHz  64.57  2.39 79.45  2.81 \nHSICLK(2), turn off all periph erals  48MHz  162.84  7.41 187.46  7.85 \n32MHz  132.32  5.12 154.69  5.86 \n24MHz  118.97  4.16 141.07  4.90 \n8MHz  64.57  1.61 79.42  1.92 \nNote: (1) It is tested in comprehensive evaluation instead of in production.  \n(2) The external clock is 8MHz, and when f HCLK>8MHz, turn on PLL, otherwise, turn off PLL.  \nTable 40Program Execution in SRAM, Power Consumption in Running Mode  \nParameter  Condition  fHCLK  Typical value  (1) Maximum value  (1) \nTA=25℃，VDD=3.3V  TA=105℃，\nVDD=3.6V  \nIDDA(μA) IDD(mA） IDDA(μA) IDD(mA)  \nPower \nconsumption in \nrunning mode  HSECLK  bypass(2), enabling all \nperipherals  48MHz  102.37  9.89 119.11  13.45  \n32MHz  71.67  6.77 86.72  7.19 \n24MHz  58.01  5.19 72.69  5.50 \n8MHz  3.48 1.99 12.96  2.28 \n1MHz  3.46 0.55 12.79  0.74 \nHSECLK  bypass(2), turn off all \nperipherals  48MHz  102.34  5.16 119.22  5.48 \n32MHz  71.63  3.61 86.76  3.91 \n24MHz  58.00  2.81 72.74  3.11 \n \nwww.geehy.com                                                                      Page 53 \n  8MHz  3.47 1.19 12.76  1.37 \n1MHz  3.46 0.45 12.82  0.64 \nHSICLK 48, enabling all peripherals  48MHz  311.26  10.16  329.53  10.77  \nHSICLK 48, turn off all peripherals  48MHz  311.29  5.13 329.60  5.53 \nHSICLK(2), enabling all peripherals  48MHz  162.85  9.91 187.39  13.37  \n32MHz  132.34  6.77 154.96  7.20 \n24MHz  118.84  5.20 140.84  5.48 \n8MHz  64.57  2.01 79.41  2.23 \nHSICLK(2), turn off al l peripherals  48MHz  162.83  5.12 187.35  5.49 \n32MHz  132.34  3.58 154.77  3.87 \n24MHz  118.82  2.79 140.67  3.08 \n8MHz  64.57  1.19 79.41  1.38 \nNotes: (1) It is tested in comprehensive evaluation instead of in production.  \n(2) The external clock is 8MHz, and w hen f HCLK>8MHz, turn on PLL, otherwise, turn off PLL.  \n  \n \nwww.geehy.com                                                                      Page 54 \n  Table 41Power Consumption in Sleep mode when the program is executed in SRAM or Flash  \nParameter  Condition  fHCLK  Typical value  (1) Maximum value  (1) \nTA=25℃，VDD=3.3V  TA=105℃，\nVDD=3.6V  \nIDDA(μA) IDD(mA） IDDA(μA) IDD(mA)  \nInput the lowest \nbit HSECLK  bypa ss(2), enabling all \nperipherals  48MHz  102.36  6.91 119.16  7.14 \n32MHz  71.66  4.67 86.79  4.83 \n24MHz  58.04  3.54 72.81  3.71 \n8MHz  3.47 1.21 12.91  1.31 \n1MHz 3.47 0.17 12.84  0.26 \nHSECLK  bypa ss(2), turn off all \nperipherals  48MHz  102.33  1.49 119.11  1.62 \n32MHz  71.64  1.03 86.66  1.15 \n24MHz  58.02  0.81 72.65  0.93 \n8MHz  3.46 0.29 12.81  0.39 \n1MHz  3.46 0.05 12.82  0.16 \nHSICLK 48, enabling all peripherals  48MHz  311.28  7.08 329.43  7.58 \nHSICLK 48, turn off all peripherals  48MHz  311.34  1.42 329.48  1.58 \nHSICLK(2), enabling all peripherals  48MHz  162.83  6.93 187.55  7.09 \n32MHz  132.34  4.68 154.85  4.81 \n24MHz  118.84  3.55 140.72  3.67 \n8MHz  64.56  1.24 79.47  1.34 \nHSICLK(2), turn off all peripherals  48MHz  162.81  1.46 187.36  1.57 \n32MHz  132.32  1.01 154.69  1.12 \n24MHz  118.81  0.78 140.64  0.88 \n8MHz  64.56  0.28 79.39  0.38 \nNotes: (1) It is tested in comprehensive evaluation instead of in production.  \n(2) The  external clock is 8MHz, and when f HCLK>8MHz, turn on PLL, otherwise, turn off PLL.\n \nwww.geehy.co m                                                                                                                                           Page 55 \nTable 42Power Consumption in Halt and Standby Mode  \nParameter  Condition  Typical value(1)，(TA=25℃) Maximum value(1)，(VDD=3.6V)  \nUnit VDD=2.0V  VDD=3.3V  VDD=3.6V  TA=85℃ TA=105℃ \nIDDA  IDD IDDA  IDD IDDA  IDD IDDA IDD IDDA  IDD \nPower \nconsumption \nin halt mode  \nVDDA  \nmonitoringON  The voltage regulator is in running \nmode and all oscillators are off  2.51 20.58  3.70 22.29  4.17 22.98  10.3 62.81  12.09  109.05  \nμA The voltage regulator is in low \npower mode, and all oscillators are \noff 2.50 6.57 3.70 8.25 4.16 8.93 10.2 44.14  12.06  88.89  \nPower \nconsumption \nin standby \nmode  The LSICLK  and I WDT  are on  2.66 1.86 3.95 3.81 4.42 4.54 10.1 17.81  12.63  30.32  \nThe LSICLK  and I WDT  are off  2.36 1.60 3.45 3.40 3.86 4.09 9.5 17.33  12.09  29.79  \nPower \nconsumption \nin halt mode  \nVDDA  \nmonitoringOFF  The voltage regulator is in running \nmode and all oscillators are off  1.49 20.55  2.22 22.31  2.56 23.00  8.9 61.25  10.89  109.89  \nThe voltage regulator is in low \npower mode, and all oscillators are \noff 1.49 6.55 2.21 8.26 2.55 8.93 8.8 42.96  10.79  89.21  \nPower \nconsumption \nin standby \nmode  The LSICLK  and I WDT  are on  1.64 1.85 2.46 3.81 2.82 4.54 8.4 17.77  10.99  30.21  \nThe LSICLK  and I WDT  are off  1.34 1.60 1.97 3.40 2.25 4.10 7.8 17.31  10.39  29.75  \nNote: It is tested in comprehensive evaluation instead of in production.  \n  \n \nwww.geehy.co m                                                                                                                                           Page 56 \nTable 43VBAT Power Consumpti on \nParameter  Condition  Typical value (1)，TA=25℃ Maximum value (1)，VBAT=3.6V  \nUnit \nVBAT=1.65V  VBAT=1.8V  VBAT=2.4V  VBAT=3.3V  TA=25℃ TA=65℃ TA=85℃ TA=105℃ \nIDD_VBAT  LSECLK  and RTC are on,  \nLSECLK  oscillator drive \ncapability configuration \nLSECLK DRV [1:0] =00  0.75 0.80 1.11 1.86 3.35 6.07 9.00 12.18 \nμA \nLSECLK  and RTC are on,  \nLSECLK  oscillator drive \ncapability configuration \nLSECLK DRV [1:0] =11  1.12 1.21 1.61 2.39 4.03 6.72 9.60 12.87  \nNote: It is tested in comprehensive evaluation instead of in production.\n \nwww.geehy.com   Page 57 \n5.7.3  Peripheral power consumption  \nThe HSECLK  Bypass 1M is adopted as clock source, f PCLK=fHCLK=1M.  \nPeripheral power consumption = current that enables the peripheral clock -current that disables \nthe peripheral clock.  \nTable 44Peripheral Power Consumption  \nParameter  Peripheral  Typical value  (1) TA=25℃，\nVDD=3.3V  Unit \nPeripheral power \nconsumption  BusMatrix  3.47 \nμA CRC  0.86 \nDMA  4.74 \nFLASH  8.94 \nGPIOA  4.39 \nGPIOB  4.58 \nGPIOC  1.05 \nGPIOD  1.05 \nGPIOE  1.08 \nGPIOF  0.75 \nSRAM  0.47 \nTSC 2.11 \nALL_AHB  28.95  \nAPB_Bridge  1.34 \nADC  2.66 \nCAN  5.75 \nCEC  0.83 \nCRS  0.66 \nDAC  2.30 \nDBGMCU  0.30 \nI2C1  1.99 \nI2C2  2.22 \nPMU  0.68 \nSPI1  4.27 \nSPI2  4.14 \nSYSCFG  0.93 \nTMR 1 7.07 \nTMR 2 7.19 \n \nwww.geehy.com   Page 58 \nParameter  Peripheral  Typical value  (1) TA=25℃，\nVDD=3.3V  Unit \nTMR 3 5.47 \nTMR 6 1.34 \nTMR 7 1.36 \nTMR 14 2.65 \nTMR 15 4.28 \nTMR 16 3.26 \nTMR17 3.43 \nUSART1  9.41 \nUSART2  9.05 \nUSART3  2.77 \nUSART4  2.82 \nUSBD  48.58  \nWWDT  0.82 \nALL_APB  127.91  \n5.8 Wake -up Time in Low Power Mode  \nThe measurement of wake -up time with low power consumption is from the start of wake -up \nevent to the time whe n the user program reads the first instruction, in which  VDD=VDDA. \nTable 45Low Power Wake -up Time  \nSymbol  Parameter  Condition  Typical value  (1)，(TA=25℃) Maximum \nvalue  (1) Unit \n2V 3.3V 3.6V \ntWUSLEEP  Wake up from \nsleep mode  - 4SYSCLK cycles  - \nμs tWUSTOP  Wake up from halt \nmode  The voltage regulator is in \nrunning mode  3.12 2.72 2.65 3.30 \nThe voltage regulator is in \nlow power mode  5.63 4.00 3.82 6.15 \ntWUSTDBY  Wake up from \nstandby mode  - 80.83  38.17  34.74  120.54  \nNote: It is tested in comprehensive evaluation instead of in production.\n \nwww.geehy.com                                                                                     Page 59 5.9 I/O Port Characteristics  \nTable 46DC Characteristics (TA=-40℃-105℃,VDD=2~3.6V)  \nSymbol  Parameter  Condition  Minimum value  Typical value  Maximum value  Unit \nVIL Input low leve l \nvoltage  \n STD and STDA I/O  - - 0.3V DDIOx +0.07  \nV 5T and 5Tf I/O  - - 0.475V DDIOx  -0.2 \nI/O pins except \nBoot0  - - 0.3V DDIOx  \nVIH Input high \nlevel voltage  STD and STDA I/O  0.445V DDIOx +0.398  - - \nV 5T and 5Tf I/O  0.5V DDIOx +0.2 - - \nI/O pins excep t \nBoot0  0.7V DDIOx  - - \nVhys Schmitt trigger \nhysteresis  STD and STDA I/O  - 200 - \nmV \n5T and 5Tf I/O  - 100 - \nIlkg Input leakage \ncurrent  STD, 5T and 5Tf \nI/OTTa in digital \nmode,  \nVSS≤VIN≤VDDIOx  - - +0.1 \nμA STDA in digital \nmode,  \nVDDIOx ≤VIN≤VDDA - - 1 \n5T and 5Tf I/O  \nVDDIOx ≤VIN≤5V - - 10 \nRPU Weak pull -up \nequivalent \nresistance  VIN=VSS 25 40 55 kΩ \nRPD Weak pull -\ndown \nequivalent \nresistance  VIN=VDDIOx  25 40 55 kΩ \nTable 47AC Characteristics (T A =25℃) \nSPEED [1:0]  Symbol  Parameter  Condition  Minimum \nvalue  Maximum \nvalue  Unit \n10(2MHz)  fmax(IO)out  Maximum frequency  \nCL=50pF,  \nVDDIOX =2~3.6V  - 2 MHz \ntf(IO)out  Output  falling time from  high \nto low  level - 120 \nns \ntr(IO)out  Output ris ing time from low to \nhigh level  - 120 \n01(10MHz)  fmax(IO)out  Maximum frequency  \nCL=50pF,  \nVDDIOX =2~3.6V  - 10 MHz \ntf(IO)out  Output falling time from high \nto low level  - 25 \nns \ntr(IO)out  Output rising time from low to \nhigh level  - 25 \n11(50MHz)  fmax(IO)out  Maximum frequency  \nCL=30pF,  \nVDD=2.7~3.6V  - 50 MHz \ntf(IO)out  Output falling time from high \nto low level  - 8 \nns \ntr(IO)out  Output rising time from low to \nhigh level  - 8 \nFM+ \nConfiguration  fmax(IO)out  Maximum frequency  \nCL=50pF， \nVDDIOx ≥2V - 2 MHz \ntf(IO)out  Output falling time  - 11 \nns \ntr(IO)out  Output rising time  - 33 \n \nwww.geehy.com                                                                                     Page 60 SPEED [1:0]  Symbol  Parameter  Condition  Minimum \nvalue  Maximum \nvalue  Unit \nFM+ \nConfiguration  fmax(IO)out  Maximum frequency  \nCL=50pF， \nVDDIOx <2V - 0.5 MHz \ntf(IO)out  Output falling time  - 14 \nns \ntr(IO)out  Output rising time  - 43 \nFigure 11 Definition of Input and Output AC characteristics  \nT10%50%90% 10%\n50%\n90%\ntr(IO)OUT tr(IO)OUTThe external \noutput load \nis 50pF\nIf (tr+tf) is less than or equal to (2/3) T and the \nduty cycle is (45~55%)\nWhen the load is 50pF, it reaches the maximum \nfrequency\nTable 48 Output Drive Current Characteristics (T A =25℃) \nSymbol  Parameter  Condition  Minimum value  Maximum \nvalue  Unit \nVOL I/O pin outputs l ow voltage  |IIO|=8mA,  \nVDDIOx ≥2.7V  - 0.4 \nV VOH I/O pin outputs high voltage  VDDIOx -0.4 - \nVOL I/O pin outputs low voltage  |IIO|=20mA,  \nVDDIOx ≥2.7V  - 1.3 \nVOH I/O pin outputs high voltage  VDDIOx -1.3 - \nNote: It is tested in comprehensive evaluation inst ead of in production.  \n5.10 NRST pin characteristics  \nThe input drive of NRST pin adopts CMOS process, which is connected with a permanent pull -\nup resistor R PU \nTable 49NRST Pin Characteristics (T A=-40~105℃, VDD=2~3.6V)  \nSymbol  Parameter  Condition  Minimum value  Typical \nvalue  Maximum \nvalue  Unit \nVIL(NRST)  NRST input low \nvoltage  - - - 0.3V DD+0.07  \nV \nVIH(NRST)  NRST input high \nvoltage  - 0.445V DD+0.398  - - \nVhys(NRST)  Voltage hysteresis \nof NRST Schmitt \ntrigger  - - 200 - mV \n \nwww.geehy.com                                                                                     Page 61 Symbol  Parameter  Condition  Minimum value  Typical \nvalue  Maximum \nvalue  Unit \nRPU Weak pull -up \nequivalent \nresistance  VIN=VSS 25 40 55 kΩ \n5.11 Communication Interface  \n5.11.1  I2C Interface Characteristics  \n\uf06c Standard mode ( Sm): Up to 100kbit/s  \n\uf06c Fast mode ( Fm): Up to 400kbit/s  \n\uf06c Ultrafast mode ( Fm+): Up to 1Mbit/s  \nTable 50I2C Interface Characteristics (T A=25℃, VDD=3.3V)  \nSymbol  Parame ter Standard I2C Fast I2C Ultrafast I2C  \nUnit Minimum \nvalue  Maximum \nvalue  Minimum \nvalue  Maximum \nvalue  Minimum \nvalue  Maximum \nvalue  \ntw(SCLL)  SCL clock low time  4.84 - 1.21 - 0.52 - \nμs \ntw(SCLH)  SCL clock high time  5.09 - 1.14 - 0.46 - \ntsu(SDA)  SDA setu p time  4400  - 860 - 300 - \nns th(SDA)  SDA data holding \ntime 0 210 0 252 0 145 \ntr(SDA)/  \ntr(SCL)  SDA and SCL rising \ntime - 1000  - 300 - 300 \ntf(SDA )/ \ntf(SCL)  SDA and SCL \nfalling time  - 9.86 - 8.12 - 4 \nth(STA)  Start condition \nholding time  4.96 - 0.68  0.33 - \nμs \ntsu(STA)  Repeated start \ncondition setup time  4.9 - 0.87 - 0.54 - \ntsu(STO)  Setup time of stop \ncondition  4.50 - 1.21 - 0.54 - μs \ntw(STO:STA)  Time from stop \ncondition to start \ncondition (bus idle)  4.67 - 1.37 - 0.77 - μs \nNote: It is tested in comprehe nsive evaluation instead of in production.  \n \nwww.geehy.com                                                                                     Page 62 Figure. 12 Bus AC Waveform and Measurement Circuit  \nI²C BusVDD VDD\n4.7KΩ4.7KΩ\nSCLSDA\nRepeated start condition\nStart conditiontsu(STA)\ntsu(STO)tsu(STO:STA)Stop conditionStart condition\nth(SDA)tf(STA)SDA\ntr(SDA) tsu(SDA)\ntf(SCL)tf(SCL) tw(SCLL)SCLth(STA)tw(SCLH)MCU\n \nNote: the measuring points are set at CMOS levels: 0.3V DD and 0.7V DD. \n \n5.11.2  SPI Interface Characteristics  \nTable 51SPI Characteristics (TA=25℃, VDD=3.3V)  \nSymbol  Parameter  Condition  Minimum \nvalue  Maximum \nvalue  Unit \nfSCK \n1/tc(SCK)  SPI clock frequency  Master mode  - 18 \nMHz \nSlave mode  - 18 \ntr(SCK)  \ntf(SCK)  SPI clock rising and falling \ntime Load capacitance: C=15pF  - 6 ns \ntsu(NSS)  NSS setup tim e Slave mode  4TPCLK - ns \nth(NSS)  NSS hold time  Slave mode  2TPCLK + 10 - ns \ntw(SCKH)  \ntw(SCKL)  SCK high and low time  Master mode, f PCLK=36MHz,  \nPrescaler coefficient =4  54 57 ns \ntsu(MI)  \ntsu(SI) Data input setup time  Master mode  12 - \nns \nSlave mode  20 - \nth(MI) \nth(SI) Data input hold time  Master mode  34 - \nns \nSlave mode  22 - \nta(SO) Data output access time  Slave mode, f PCLK=20MHz  - 17 ns \ntdis(SO)  Data output prohibition time  Slave mode  - 18 ns \ntv(SO) Effective time of data output  Slave mode (after en able \nedge)  - 16 ns \n \nwww.geehy.com                                                                                     Page 63 Symbol  Parameter  Condition  Minimum \nvalue  Maximum \nvalue  Unit \ntv(MO)  Effective time of data output  Master mode (after enable \nedge)  - 6 ns \nth(SO) \nData output holding time  Slave mode (after enable \nedge)  11.5 - \nns \nth(MO)  Master mode (after enable \nedge)  2 - \nNote: It is tested in comprehensive eva luation instead of in production.  \nFigure. 13 SPI Timing Diagram —Slave Mo de and CPHA=0  \nNSS Input\nMOSI  InputMISO  \nOutputCPHA =0\nCPOL =0\nCPHA =0\nCPOL =1\nMSB OUT BIT 6~1 OUT LSB OUT\nLSB IN MSB IN BIT 6~1 INth(NSS) tc(SCK)\ntr(SCK)tf(SCK)tdls(SO) th(SO) tV(SO)ta(SO)\ntSU(SI)tSU(NSS)\nth(SCKH )\ntW(SCKL )\nSCK Input\nFigure. 14 SPI Timing Diagram of figure. 1—slave mode and CPHA=1  \nNSS Input\nMISO \nOutputCPHA=1\nCPOL=0\nCPHA=1\nMSB out BIT 6~1 OUT LSB OUT\nLSB IN Msb in BIT 6~1 INtc(SCK)\nth(SI) tSU(SI)th(NSS)\nMOSI InputCPOL=1\nSCK InputtSU(NSS)\ntW(SCKH)\ntW(SCKL)\nta(SO)tV(SO)th(SO)tf(SCK)tr(SCK)\ntdls(SO)\n \nNote: the measuring points are set at CMOS level s: 0.3V DD and 0.7V DD. \n \nwww.geehy.com                                                                                     Page 64 Figure 15 SPI Timing Diagram —Master mode  \nHigh\nNSS input\nMOSI \noutputMISO input MSB IN\nMSB OUTBIT 6~1 IN LSB IN\nLSB OUT BIT 6~1 OUTCPHA=0CPOL=0\nCPHA=0CPOL=1\nCPHA=1CPOL=0\nCPHA=1CPOL=1tc(SCK)\nth(MI)\ntv(MO)th(MO)SCK input\nSCK input tW(SCKH)\ntW(SCKL)tSU(MI)tr(SCK)\ntf(SCK)\n \nNote: the measuring points are set at CMOS levels: 0.3V DD and 0.7V DD. \n5.12 ADC  \n5.12.1  Built -in Reference Voltage Characteristics  \nTable 52Built-in Refere nce Voltage Characteristics  \nSymbol  Parameter  Condition  Minimum \nvalue  Typical \nvalue  Maximum \nvalue  Unit \nVREFINT  Built-in reference voltage  -40℃<TA<+105℃ 1.19 1.23 1.27 V \ntSTART  ADC_IN17 buffer startup time  - - - 10 μs \nTS_vrefint  Sampling time of ADC when reading \nout internal reference voltage  - 4 - - μs \n∆VREFINT  Built-in reference voltage extends to \ntemperature range  VDDA=3.3V  - - 25 mV \nNote : It is tested in comprehensive evaluation instead of in production.  \n5.12.2  12-bit ADC Characteristics  \nTable 5312-bit ADC Characteristics  \nSymbol  Parameter  Condition  Minimum \nvalue  Typical \nvalue  Maximum \nvalue  Unit \nVDDA service voltage  - 2.4 - 3.6 V \nIDDA ADC power \nconsumption  VDDA=3.3V，fADC=4MHz， \nSampling time =1.5 个fADC - 1 - mA \nfADC ADC frequency  - 0.6 - 14 MHz \nCADC Internal sample and \nhold capacitor  - - 8 - pF \n \nwww.geehy.com                                                                                     Page 65 Symbol  Parameter  Condition  Minimum \nvalue  Typical \nvalue  Maximum \nvalue  Unit \nRADC Sampling resistance  - - - 1000  Ω \ntS Sampling time  fADC=14MHz  0.107  - 17.1 μs \nTCONV  Sampling and \nconversion time  fADC=14MHz,12 -bit \nconversion  1 - 18 μs \nNote: It is tested in comprehensive evaluation instead of in production.  \nTable 54Accuracy of 12 -bit ADC  \nSymbol  Parameter  Condition  Typical \nvalue  Maximum \nvalue  Unit \n|ET| Composite error  \nfPCLK=48M Hz, \nfADC=14MHz, \nVDDA=2.4V -3.6V \nTA=-40℃~105℃ 3.19 4 \nLSB |EO| Offset error  1.98 2.7 \n|EG| Gain error  3 3.2 \n|ED| Differential linear error  0.7 1.4 \n|EL| Integral linearity error  1.4 1.6 \nNote: It is tested in comprehensive evaluation instead of in production.  \n5.13 DAC  \nTest parameter description:  \n\uf06c DNL differential nonlinear error: the deviation between two consecutive codes is ——1 \nLSB \n\uf06c INL integral nonlinear error: the difference between the measured value at code i and \nthe value at code i on the connecti on between code 0 and the last code 4095  \nTable 55DAC Characteristics  \nSymbol  Parameter  Condition  Minimum \nvalue  Typical \nvalue  Maximum \nvalue  Unit \nVDDA Analog supply \nvoltage  - 2.4 - 3.6 V \nRLOAD  Resistive load  Load is connected to V SSA with \nbuffer on  5 - - \nkΩ Load is connected to V DDA with \nbuffer on  - - - \nRO output impedance  The resistive load between \nDAC_OUT and V SS is 1.5MΩ  with \nBuffer off  - - 15 kΩ \nCLOAD  Capacitive load  Maximum capacitive load at \nDAC_OUT pin with buffer on - - 50 pF \nDAC_OUT  The voltage of \nDAC_OUT output  The buffer is on, corresponding to \n12-bit input codes (0x0E0) to \n(0xF1C) when V DDA=3.6V and \n(0x155) and (0xEAB) when \nVDDA=2.4V  0.2 - VDDA -0.2 V \nThe buffer is off, corresponding to \nthe 12 -bit input codes (0x0 E0) to \n(0xF1C) when V DDA=3.6V and \n(0x155) and (0xEAB) when V DDA - 0.5 VDDA -1LSB mV \n \nwww.geehy.com                                                                                     Page 66 Symbol  Parameter  Condition  Minimum \nvalue  Typical \nvalue  Maximum \nvalue  Unit \nIDDA Power consumption \nof DAC in quiescent \nmode  Non-load, the input terminal adopts \nintermediate code (0x800)  - - 295 uA \nNon-load, input terminal adopts \ndifference code (0xF1C)    340  \nDNL Differential \nnonlinear error  Configured with 12 -bit DAC  - - +2 LSB \nINL Integral nonlinear \nerror  Configured with 12 -bit DAC  - - +4 LSB \nOffset  offset error  VDDA=3.6 is configured with12 -bit \nDAC  - - +10 LSB \nGain error  Gain error  Configu red with12 -bit DAC  - - +0.4 % \nNote: It is tested in comprehensive evaluation instead of in production.  \n5.14 Comparator  \nTable 56Comparator Characteristics  \nSymbol  Parameter  Condition  Minimum \nvalue  Typical \nvalue  Maximum \nvalue  Unit \nVDDA Analog supply voltage  - VDD - 3.6 V \nVIN Comparator input voltage \nrange  - 0 - VDDA - \ntD Full range step, overload \npropagation delay of \n100mV  Very low power mode  - 2 7 \nμs Low power consumption \nmode  - 0.7 2.1 \nMedium power mode  - 0.3 1.2 \nFull \nspeed \nmode  VDDA≥2.7V - 90 180 \nns \nVDDA＜2.7V - 110 300 \nVOFFSET  offset error  - - +4 ±10 mv \nNote: It is tested in comprehensive evaluation instead of in production.   \n \nwww.geehy.com                                                                                     Page 67 6 Package Information  \n6.1 LQFP100  package information  \nFiguer. 16 Package Diagram of LQFP100  \n \nNote:  \n（1）The figure is not drawn to scale.  \n（2）The pad inside the back is not connected to V SS or V DD. \n（3）There is a pad on the bottom surface of LQFP package, which should be soldered on PCB . \n（4）All pins should be soldered on PCB.  \n\n \nwww.geehy.com                                                                                     Page 68 Table 57LQFP100 Package Data  \nDIMENSION LIST （FOOTPRINT: 2.00 ） \nS/N SYM  DIMEN SIONS  REMARKS  \n1 A MAX. 1.600  OVERALL HEIGHT  \n2 A2 1.400±0.050  PKG THICKNESS  \n3 D 16.000±0.200  LEAD TIP TO TIP  \n4 D1 14.000±0.100  PKG LENGTH  \n5 E 16.000±0.200  LEAD TIP TO TIP  \n6 E1 14.000 ±0.100  PKG WDTH  \n7 L 0.600±0.150  FOOT LENGTH  \n8 L1 1.000 REF  LEAD LENGTH  \n9 e 0.500 BASE  LEAD PITCH  \n10 H（REF） （12.00） CUM LEAD PITCH  \n11 b 0.22±0.050  LEAD WIDTH  \nNote: Dimensions are marked in millimeters.  \nFigure. 17 LQFP100 -100 Pin, 14 x 14mm Welding Lay out Suggestion  \n \nNote: Dimensions are marked in millimeters.  \n\n \nwww.geehy.com                                                                                     Page 69 Figure 18 LQFP100 -100 Pin, 14 x 14mm Package Identification  \nF072V8T6APM32\nXX\nXXXX\nGeehy logo\nProduct series\nSpecific model\nRevision Code\nDate Code\nArm authorization \nmarkPIN1\n \n \n \nwww.geehy.com                                                                                     Page 70 6.2 LQFP64  Package Information  \nFigure. 19 LQFP64 Package Diagram  \n \nNote: The drawing is not drawn to scale.  \n  \n\n \nwww.geehy.com                                                                                     Page 71 Table 58LQFP64 Package Data  \nS/N SYM  DIMENSIONS  REMARKS  \n1 A MAX.1.600  OVERALLHEIGHT  \n2 A2 1.400±0.050  PKGTHICKNESS  \n3 D 12.000±0.200  LEADTIPTOTIP  \n4 D1 10.000±0.100  PKGLENGTH  \n5 E 12.000±0.200  LEADTIPTOTIP  \n6 E1 10.000±0.100  PKGWID TH \n7 L 0.600±0.150  FOOTLENGTH  \n8 L1 1.000REF.  LEADLENGTH  \n9 e 0.500BASE  LEADPITCH  \n10 H(REF.)  (7.500)  GUM.LEADPITCH  \n11 b 0.220±0.050  LEADWIDTH  \nNote: Dimensions are marked in millimeters.  \nFigure 20 LQFP64 Welding Layout Suggestion  \n16\n1.2\n7.8\n12.711732\n0.30\n0.5\n10.3\n12.7\n644948 33\n10.3\n \nNote: Dimensions are marked in millimeters.  \n \nwww.geehy.com                                                                                     Page 72 Figure 21 LQFP64 Coding Specification  \nF072R8T6APM32\nXX\nXXXX\nGeehy logo\nProduct series\nSpecific model\nRevision Code\nDate Code\nArm authorization \nmarkPIN1\n \n \nwww.geehy.com                                                                                     Page 73 6.3 LQFP48  Package Information  \nFigure. 22  LQFP48  Package Diagram  \n \nNote: The drawing is not drawn to scale.  \n  \n\n \nwww.geehy.com                                                                                     Page 74 Table 59LQFP48 Package Data  \nS/N SYM  DIMENSIONS  REMARKS  \n1 A MAX.1.60  OVERALLHEIGHT  \n2 A2 1.40±0.05  PKGTHICKNESS  \n3 D 9.00±0.20  LEADTIPTOTIP  \n4 D1 7.00±0.10  PKGLENGTH  \n5 E 9.00±0.20  LEADTIPTOTIP  \n6 E1 7.00±0.10  PKGWIDTH  \n7 L 0.60±0.15  FOOTLENGTH  \n8 L1 1.00REF.  LEADL ENGTH  \n9 e 0.50BASE  LEADPITCH  \n10 H(REF.)  （5.50） GUM.LEADPITCH  \n11 b 0.22±0.050  LEADWIDTH  \nNote: Dimensions are marked in millimeters.  \nFigure 23 LQFP48 Welding Layout Suggestion  \n12\n1.20\n5.80\n9.701\n0.20\n1324\n 0.30\n1.20\n0.50\n5.80\n 9.70\n483736 25\n7.30\n7.30\n \nNote: Dimensions are marked in millimeters.  \n \nwww.geehy.com                                                                                     Page 75 Figure 24 LQFP48 Coding Specification  \nF072C8T6APM32\nXX\nXXXX\nGeehy logo\nProduct series\nSpecific model\nRevision Code\nDate Code\nArm authorization \nmarkPIN1\n \n6.4 QFN48  Package Information  \nFigure. 25 QFN48 Package Diagram  \n \nNote: The drawing is not drawn to scale.  \nTable 60QFN48 Package Data  \nSYMBOL  MILLIMETER  \nMIN NOM  MAX  \nA 0.70 0.75 0.80 \nA1 0 0.02 0.05 \nb 0.20 0.25 0.30 \nc 0.203BSC  \nBOTTOM VIEW TOP VIEWPIN 1\n(Laser Mark)\nSIDE VIEW48\n1 148D\nE\nL\nE2\nD2\nebc\nA1\nA\n \nwww.geehy.com                                                                                     Page 76 SYMBOL  MILLIMETER  \nMIN NOM  MAX  \ne 0.50BSC  \nD 6.90 7.00 7.10 \nD2 5.50 5.60 5.70 \nE 6.90 7.00 7.10 \nE2 5.50 5.60 5.70 \nL 0.35 0.40 0.45 \nNote: Dimensions are marked in millimeters.  \nFigure 26 QFN48 Welding Layout Suggestion  \n \nNote: Dimensions are marked in millimeters.  \n\n \nwww.geehy.com                                                                                     Page 77 Figure  27 QFN48 Coding Specification  \nF072C8U6APM32\nXX\nXXXX\nGeehy logo\nProduct series\nSpecific model\nRevision Code\nDate Code\nArm authorization \nmarkPIN1\n \n  \n \nwww.geehy.com                                                                                     Page 78 7 Packaging Information  \n7.1 Reel  Packag ing \nFigure. 28 Reel Packaging Specification  \n \nA0 Dimensiondesignedtoaccommodatethecomponentwidth  \nB0 Dimensiondesignedtoaccommodatethecomponentlength  \nK0 Dimensi ondesignedtoaccommodatethecomponentthickness  \nW Overallwidthofthecarriertape  \nQuadrantAssignmentsforPIN1OrientationinTape  \n \n  \n\n \nwww.geehy.com                                                                                     Page 79 ReelDimensions  \n \nTable 61Reel Packaging Parameter Specification Table  \nDevice  Package  \nType  Pins  SPQ  ReelDia meter  \n(mm)  A0 \n(mm)  B0 \n(mm)  K0 \n(mm)  W \n(mm)  Pin1  \nQuadrant  \nAPM32F072R8T6  LQFP  64 1000  330 12.35  12.35  2.2 24 Q1 \nAPM32F072RBT6  LQFP  64 1000  330 12.35  12.35  2.2 24 Q1 \nAPM32F072C8T6  LQFP  48 2000  330 9.3 9.3 2.2 16 Q1 \nAPM32F072CBT6  LQFP  48 2000  330 9.3 9.3 2.2 16 Q1 \nAPM32F072C8U6  QFN  48 2500 330 7.4 7.4 1.4 16 Q1 \nAPM32F072CBU6  QFN  48 2500  330 7.4 7.4 1.4 16 Q1 \nAPM32F072R8T7  LQFP  64 1000  330 12.35  12.35  2.2 24 Q1 \nAPM32F072C8T7  LQFP  48 2000  330 9.3 9.3 2.2 16 Q1 \nAPM32F072C8U7  QFN  48 2500 330 7.4 7.4 1.4 16 Q1 \nAPM32F072CBU7  QFN  48 2500 330 7.4 7.4 1.4 16 Q1 \n \n\n \nwww.geehy.com                                                                                     Page 80 7.2 Tray Packaging  \nFigure. 29 Tray Packaging Schematic Diagram  \n \nTrayDimensions  \n \n \n  \n\n \nwww.geehy.com                                                                                     Page 81 Table 62Tray Packaging Parameters Specification Table  \nDevice  Package\nType  Pins  SPQ  X-\nDimension  \n(mm)  Y-\nDimens Zion \n(mm)  X-\nPitch  \n(mm)  Y-\nPitch  \n(mm)  Tray \nLengt\nh \n(mm)  Tray \nWidt\nh \n(mm)  \nAPM32F072V8T6  LQFP  100 900 16.6 16.6 20.3 21 322.6  135.9  \nAPM32F072VBT6  LQFP  100 900 16.6 16.6 20.3 21 322.6  135.9  \nAPM32F072R8T6  LQFP  64 1600  12.3 12.3 15.2 15.7 322.6  135.9 \nAPM32F072RBT6  LQFP  64 1600  12.3 12.3 15.2 15.7 322.6  135.9  \nAPM32F072C8T6  LQFP  48 2500  9.7 9.7 12.2 12.6 322.6  135.9  \nAPM32F072CBT6  LQFP  48 2500  9.7 9.7 12.2 12.6 322.6  135.9  \nAPM32F072C8U6  QFN  48 2600  7.25 7.25 11.8 12.8 322.6  135.9  \nAPM32F072CBU6  QFN  48 2600  7.25 7.25 11.8 12.8 322.6  135.9  \nAPM32F072V8T7  LQFP  100 900 16.6 16.6 20.3 21 322.6  135.9  \nAPM32F072VBT7  LQFP  100 900 16.6 16.6 20.3 21 322.6  135.9  \nAPM32F072R8T7  LQFP  64 1600  12.3 12.3 15.2 15.7 322.6  135.9  \nAPM32F072C8T7  LQFP  48 2500  9.7 9.7 12.2 12.6 322.6  135.9  \nAPM32F072C8U7  QFN  48 2600  7.25 7.25 11.8 12.8 322.6  135.9  \nAPM32F072CBU7  QFN  48 2600  7.25 7.25 11.8 12.8 322.6  135.9  \n \n \n  \n \nwww.geehy.com                                                                                     Page 82 8 Ordering Information  \nFigure 30 Naming Rules of Ordering Information  \nAPM32F072VBT6XXX\nProduct series\nAPM32=Arm-based 32-bit MCU\nProduct type \nF=Foundation\nProduct subseries\n072=Entry-level\nNumber of pins\nC = 48 pins\nR = 64 pins\nV = 100 pins\nFlash memory capacity\n8 = 64 Kbytes\nB = 128 Kbytes\nPackage\nT = LQFP\nU = QFN\nTemperature range\n6 = -40 ~85 \n7 = -40 ~105 \nOption \nXXX=Programmed device code\nR=Reel package\nBlank=Tray package\n \n  \n \nwww.geehy.com                                                                                     Page 83 Table 63List of Ordering Information  \nOrder code  FLASH(KB)  SRAM(KB)  SPQ  Package  Packing  Temperature \nrange  \nAPM32F072C8T6  64 16 2500  LQFP48  Tray -40℃ ~ 85℃ \nAPM32F072C8U6  64 16 2600  QFN48  Tray -40℃ ~ 85℃ \nAPM32F072R8T6  64 16 1600  LQFP64  Tray -40℃ ~ 85℃ \nAPM32F072V8T6  64 16 900 LQFP100  Tray -40℃ ~ 85℃ \nAPM32F072CBT6  128 16 2500  LQFP48  Tray -40℃ ~ 85℃ \nAPM32F072CBU6  128 16 2600  QFN48  Tray -40℃ ~ 85℃ \nAPM32F072RBT6  128 16 1600  LQFP64  Tray -40℃ ~ 85℃ \nAPM32F072VBT6  128 16 900 LQFP100  Tray -40℃ ~ 85℃ \nAPM32F072C8T6 -R 64 16 2000  LQFP48  Reel -40℃ ~ 85℃ \nAPM32F072C8U6 -R 64 16 2500  QFN48  Reel -40℃ ~ 85℃ \nAPM32F072R8T6 -R 64 16 1000  LQFP64  Reel -40℃ ~ 85℃ \nAPM32F 072CBT6 -R 128 16 2000  LQFP48  Reel -40℃ ~ 85℃ \nAPM32F072CBU6 -R 128 16 2500 QFN48  Reel -40℃ ~ 85℃ \nAPM32F072RBT6 -R 128 16 1000  LQFP64  Reel -40℃ ~ 85℃ \nAPM32F072C8T7  64 16 2500  LQFP48  Tray -40℃ ~ 105℃ \nAPM32F072C8U7  64 16 2600  QFN48  Tray -40℃ ~ 105℃ \nAPM32F07 2R8T7  64 16 1600  LQFP64  Tray -40℃ ~ 105℃ \nAPM32F072V8T7  64 16 900 LQFP100  Tray -40℃ ~ 105℃ \nAPM32F072CBU7  128 16 2600  QFN48  Tray -40℃ ~ 105℃ \nAPM32F072VBT7  128 16 900 LQFP100  Tray -40℃ ~ 105℃ \nAPM32F072C8T7 -R 64 16 2000  LQFP48  Reel -40℃ ~ 105℃ \nAPM32F072C8 U7-R 64 16 2500 QFN48  Reel -40℃ ~ 105℃ \nAPM32F072R8T7 -R 64 16 1000  LQFP64  Reel -40℃ ~ 105℃ \nAPM32F072CBU7 -R 128 16 2500 QFN48  Reel -40℃ ~ 105℃ \nNote: SPQ= minimum package quantity   \n \nwww.geehy.com                                                                                     Page 84 9 Naming of Common Functional Modules  \nTable 64Naming  of Common Function Modules  \nChinese description  简称 \nReset management unit  RMU  \nClock management unit  CMU  \nReset and clock management unit  RCM  \nExternal interrupt  EINT  \nGeneral IO  GPIO  \nAlternate  function  IO AFIO  \nWake up cont Reeler WUPT  \nBuzzer  BUZZER  \nIndependent watchdog timer  IWDT  \nWindow watchdog timer  WWDT  \nTimer  TMR  \nCRC cont Reeler CRC  \nPower management unit  PMU  \nDmacont Reeler DMA  \nAttack Damage Carry  ADC  \nReal-time clock  RTC \nExternal memory cont Reeler EMMC  \nCont Reeler area network  CAN  \nI2C interface  I2C \nSerial peripheral interface  SPI \nUniversal asynchronous transceiver  UART  \nUniversal asynchronous synchronous transceiver  USART  \nFlash interface control unit  FMC  \n \n \nwww.geehy.com                                                                                     Page 85 10 Version history  \nTable 65 Document Version History  \nDate  Version Change  History  \nSept 15, 2020  1.0 New \nMay 17, 2021  1.1 （1）Modify the header, front and back cover and the logo of the package drawing  \n（2）Modify the output value of f PLL_OUT in the PLL feature  \nJune 30,2021  1.2 Add 5.3.3 Maximum Current Rating Characteris tics \nApril 8, 2022  1.3 （1）Modify the description of NVIC  \n（2）Modify the description of DMA  \n（3）Modify all the captions of the figure  \n（4）Modify Chapter  4.10.5  DAC function description  \n（5）Modify Chapter  5.12.2  ADC Electrical Characteristics Conditions  \n（6）Modi fy the names of clock  \nMay 19, 2022  1.4 （1）Delete the description of APM32F072RBT7.  \n（2）Update the latest definition of the name in “Ordering Information ”. \n（3）Add the statement  \n（4）Correct  the appellation  of Arm \nJune 23 ,2022  1.5 （1）Change  the statement  \n（2）Modify product naming rules figure  \nMarch 2, 2023  1.6 （1）Modify  the CDM  Characteristic  \n（2）Modify  the description  of ADC  \n（3）Modify  the frequency  of HSICLK48  under  normal pressure and temperature  \n（4）Delete  the description of APM32F072 CBT7 \n（5）Modify address map ping and timer format  \n \n  \n \nwww.geehy.com                                                                                     Page 86 Statement  \n \nThis document  is formulated  and published by Geehy  Semiconductor Co., Ltd. (hereinafter referred \nto as “Geehy ”). The contents in this document  are protected by laws and regulations of trademark, \ncopyright and software c opyright. Geehy  reserves the right to make correct ions and modif ications  to this \ndocument at any time. Please read this document carefully before using Geehy products . Once you use \nthe Geehy product, it means that you (hereinafter referred to as the “users”) have know n and accept ed \nall the contents of this document. Users shall use the Geehy product  in accordance with relevant laws \nand regulations and the requirements of this document.  \n1. Ownership  \nThis document can only be used in connection  with the corre sponding chip products or software \nproducts provided by Geehy . Without the prior permission of Geehy , no unit or individual may copy, \ntranscribe, modify, edit or disseminate all or part of the contents of this document for any reason or in any \nform. \nThe “极海” or “Geehy ” words or graphics  with “®” or “TM” in this document a re trademarks of Geehy . \nOther product or service names displayed on Geehy products are the property of their respective owners.  \n2. No Intellectual Property License  \nGeehy owns all rights, o wnership and intellectual property rights involved in this document.  \nGeehy shall not be deemed to grant the license or right of any intellectual property to users explicitly \nor implicitly due to the sale or distribution of Geehy products or this document.  \nIf any third party ’s products, services or intellectual property are involved in this document, it shall \nnot be deemed that Geehy authorizes users to use the aforesaid third party ’s products, services or \nintellectual property, unless otherwise agreed in sa les order or sales contract.  \n3. Version Update  \nUsers can obtain the latest document of the corresponding model s when ordering Geehy products . \nIf the contents in this document are inconsistent with Geehy  products, the agreement in thesales \norder or the sales contract shall prevail.  \n4. Information Reliability  \nThe relevant data in this document are obtained from batch test by Geehy  Laboratory or cooperative \nthird-party testing organization. However , clerical errors in correction or errors caused by differences  in \n \nwww.geehy.com                                                                                     Page 87 testing environment  may occur inevitably . Therefore, users should understand that Geehy does not bear \nany responsibility for such errors that may occur in this document. The relevant data in this document are \nonly used to guide users as performance pa rameter reference and do not constitute Geehy ’s guarantee \nfor any product performance.  \nUsers shall select appropriate Geehy products according to their own needs, and effectively verify \nand test the applicability of Geehy products  to confirm that Geehy pro ducts meet their own needs, \ncorresponding standards, safety or other reliability requirements . If loses are caused to users  due to the \nuser’s failure to fully verify and test Geehy products, Geehy will not bear any responsibility.  \n5. Legality  \n   USERS SHAL L ABIDE BY ALL APPLICABLE LOCAL LAWS AND REGULATIONS WHEN USING \nTHIS DOCUMENT AND THE MATCHING GEEHY PRODUCTS. USERS SHALL UNDERSTAND THAT \nTHE PRODUCTS MAY BE RESTRICTED BY THE EXPORT, RE -EXPORT OR OTHER LAWS OF THE \nCOUNTIRIES OF THE PRODUCTS SUPPLIERS, GE EHY, GEEHY DISTRIBUTORS AND USERS. \nUSERS (ON BEHALF OR ITSELF, SUBSIDIARIES AND AFFILIATED ENTERPRISES) SHALL AGREE \nAND PROMISE TO ABIDE BY ALL APPLICABLE LAWS AND REGULATIONS ON THE EXPORT AND \nRE-EXPORT OF GEEHY PRODUCTS AND/OR TECHNOLOGIES AND DIRECT PRO DUCTS.  \n6. Disclaimer  of Warranty  \nTHIS DOCUMENT  IS PROVIDED BY GEEHY "AS IS" AND THERE IS NO WARRANTY OF ANY \nKIND, EITHER EXPRESSED OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, THE WARRANTIES \nOF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE, TO THE EXT ENT \nPERMITTED BY APPLICABLE LAW.  \nGEEHY WILL BEAR NO RESPONSIBILITY FOR ANY DISPUTES ARISING FROM THE SUBSEQUENT \nDESIGN OR USE BY USERS.  \n7. Limitation of Liability  \nIN NO EVENT UNLESS REQUIRED BY APPLICABLE LAW OR AGREED TO IN WRITING WILL \nGEEHY  OR ANY OTHE R PARTY WHO PROVIDE THE DOCUMENT  "AS IS", BE LIABLE FOR \nDAMAGES, INCLUDING ANY GENERAL, SPECIAL, DIRECT, INCIDENTAL OR CONSEQUENTIAL \nDAMAGES ARISING OUT OF THE USE OR INABILITY TO USE THE DOCUMENT  (INCLUDING BUT \nNOT LIMITED TO LOSS OF DATA OR DATA BEING RE NDERED INACCURATE OR LOSSES \nSUSTAINED BY USERS  OR THIRD PARTIES).  \n \nwww.geehy.com                                                                                     Page 88 \n8. Scope of Application  \nThe information in this document replaces the information provided in all previous versions of the \ndocument.  \n© 2020 -2023 Geehy  Semiconductor Co., Ltd. - All Rights Re served  \n \n'}]
!==============================================================================!
### Component Summary: APM32F072CBU6

#### Key Characteristics and Specifications:
- **Core**: 32-bit Arm® Cortex®-M0+ 
- **Maximum Working Frequency**: Up to 48 MHz
- **On-Chip Memory**:
  - Flash: 128 KB
  - SRAM: 16 KB
- **Voltage Ratings**:
  - Digital Supply Voltage (VDD): 2.0V to 3.6V
  - Analog Supply Voltage (VDDA): VDD to 3.6V
  - Partial I/O Supply Voltage (VDDIO2): 1.65V to 3.6V
  - Backup Battery Voltage (VBAT): 1.65V to 3.6V
- **Current Ratings**: 
  - Maximum current into each VDD power pin: 100 mA
  - Maximum current out of each VSS ground pin: -100 mA
- **Power Consumption**: 
  - Typical running mode consumption at 48 MHz: 102.28 μA
  - Sleep mode consumption: 2.36 μA
- **Operating Temperature Range**: 
  - Ambient: -40°C to 105°C
  - Junction: -40°C to 125°C
- **Package Type**: QFN48
- **Moisture Sensitive Level**: MSL 3 (JEDEC J-STD-020E)
- **Special Features**:
  - Low power consumption modes (Sleep, Halt, Standby)
  - Multiple communication interfaces (USART, I2C, SPI, USB, CAN)
  - Integrated 12-bit ADC and DAC
  - Touch sensing capabilities with up to 24 channels

#### Description:
The APM32F072CBU6 is a 32-bit microcontroller based on the Arm® Cortex®-M0+ architecture. It is designed for low-power applications and features a variety of integrated peripherals, including multiple communication interfaces, analog-to-digital converters (ADC), digital-to-analog converters (DAC), and timers. The microcontroller is suitable for a wide range of applications due to its flexibility and performance.

#### Typical Applications:
- **Embedded Systems**: Ideal for applications requiring efficient processing and low power consumption.
- **Consumer Electronics**: Used in devices such as smart home appliances, wearables, and IoT devices.
- **Industrial Automation**: Suitable for control systems, data acquisition, and sensor interfacing.
- **Automotive**: Can be utilized in automotive control systems and monitoring applications.
- **Medical Devices**: Applicable in portable medical equipment and health monitoring systems.

This microcontroller's combination of performance, low power consumption, and extensive peripheral support makes it a versatile choice for various embedded applications.