{
    "asm_rv32i": [["basic"], ["MARCH=rv32i_zicsr", "USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "asm_rv32i_branches": [["basic"], ["MARCH=rv32i_zicsr", "USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "asm_rv32i_zicsr": [["basic"], ["MARCH=rv32i_zicsr", "USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "asm_rv32i_zihpm": [["basic"], ["MARCH=rv32i_zicsr", "USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "rv32i_zihpm": [["basic"], ["MARCH=rv32i_zicsr", "USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "asm_rv32im": [["basic"], ["MARCH=rv32i_zmmul_zicsr", "USER_DEFINES=-DNO_PROF -DNO_TRAP"]],

    "asm_rv32i_custom-simd-dot": [["basic"], ["LOOPS=1", "MARCH=rv32i_zmmul_zicsr", "USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "asm_rv32i_custom-simd-unpk": [["basic"], ["LOOPS=1", "MARCH=rv32i_zmmul_zicsr", "USER_DEFINES=-DNO_PROF -DNO_TRAP"]],

    "dcache_set_thrashing": [["basic"], ["LOOPS=1", "MARCH=rv32i_zmmul_zicsr", "USER_DEFINES= -DNO_TRAP"]],
    "dcache_peak": [["all"], ["MARCH=rv32i_zmmul_zicsr", "USER_DEFINES= -DNO_TRAP"]],

    "factorial": [["n_20"], ["LOOPS=1", "MARCH=rv32i_zmmul_zicsr", "USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "fibonacci": [["n_18"], ["LOOPS=1", "MARCH=rv32i_zmmul_zicsr", "USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "gcd_lcm": [["n_large"], ["LOOPS=1", "MARCH=rv32i_zmmul_zicsr", "USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "prime_numbers": [["n_3000"], ["LOOPS=1", "MARCH=rv32i_zmmul_zicsr", "USER_DEFINES=-DNO_PROF -DNO_TRAP"]],

    "vector_ew_al_uint8": [["basic"], ["MARCH=rv32i_zmmul_zicsr", "USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "vector_ew_mac_uint8": [["basic"], ["MARCH=rv32i_zmmul_zicsr", "USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "vector_ew_basic": [["all"], ["MATH_LIB_FLAGS=", "MARCH=rv32i_zmmul_zicsr", "USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "matmul": [["all"], ["MARCH=rv32i_zmmul_zicsr", "USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "dot_product": [["all"], ["MATH_LIB_FLAGS=-DCUSTOM_ISA", "MARCH=rv32i_zmmul_zicsr", "USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "dot_product_peak": [["int8"], ["MATH_LIB_FLAGS=-DCUSTOM_ISA", "MARCH=rv32i_zmmul_zicsr", "USER_DEFINES= -DNO_TRAP"]],

    "uart_direct_send": [["hello_world"], ["MARCH=rv32i_zmmul_zicsr"]],
    "uart_printf_mini": [["hello_world"], ["MARCH=rv32i_zmmul_zicsr"]],

    "mlp": [["all"], ["MATH_LIB_FLAGS=-DCUSTOM_ISA -DSTREAMING -DFORCE_INLINE", "MARCH=rv32i_zmmul_zicsr", "USER_DEFINES=-DNO_PROF -DNO_TRAP"]],

    "dhrystone": [["dhrystone"], ["DHRY_ITERS=10", "MARCH=rv32i_zmmul_zicsr", "USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "coremark": [["coremark"], ["ITERATIONS=2", "MARCH=rv32i_zmmul_zicsr", "USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "stream_int": [["stream"], ["NTIMES=2", "MARCH=rv32i_zmmul_zicsr", "USER_DEFINES=-DNO_PROF -DNO_TRAP"]],

    "embench/aha-mont64": [["bench"], ["CPU_MHZ=0.1", "MARCH=rv32i_zmmul_zicsr", "USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "embench/crc32": [["bench"], ["CPU_MHZ=0.1", "MARCH=rv32i_zmmul_zicsr", "USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "embench/cubic": [["bench"], ["CPU_MHZ=0.1", "MARCH=rv32i_zmmul_zicsr", "USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "embench/edn": [["bench"], ["CPU_MHZ=0.1", "MARCH=rv32i_zmmul_zicsr", "USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "embench/huffbench": [["bench"], ["CPU_MHZ=0.1", "MARCH=rv32i_zmmul_zicsr", "USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "embench/matmult-int": [["bench"], ["CPU_MHZ=0.1", "MARCH=rv32i_zmmul_zicsr", "USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "embench/md5sum": [["bench"], ["CPU_MHZ=0.1", "MARCH=rv32i_zmmul_zicsr", "USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "embench/minver": [["bench"], ["CPU_MHZ=0.1", "MARCH=rv32i_zmmul_zicsr", "USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "embench/nbody": [["bench"], ["CPU_MHZ=1", "MARCH=rv32i_zmmul_zicsr", "USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "embench/nettle-aes": [["bench"], ["CPU_MHZ=0.1", "MARCH=rv32i_zmmul_zicsr", "USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "embench/nettle-sha256": [["bench"], ["CPU_MHZ=0.1", "MARCH=rv32i_zmmul_zicsr", "USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "embench/nsichneu": [["bench"], ["CPU_MHZ=0.1", "MARCH=rv32i_zmmul_zicsr", "USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "embench/picojpeg": [["bench"], ["CPU_MHZ=1", "MARCH=rv32i_zmmul_zicsr", "USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "embench/primecount": [["bench"], ["CPU_MHZ=1", "MARCH=rv32i_zmmul_zicsr", "USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "embench/qrduino": [["bench"], ["CPU_MHZ=1", "MARCH=rv32i_zmmul_zicsr", "USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "embench/sglib-combined": [["bench"], ["CPU_MHZ=0.1", "MARCH=rv32i_zmmul_zicsr", "USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "embench/slre": [["bench"], ["CPU_MHZ=0.1", "MARCH=rv32i_zmmul_zicsr", "USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "embench/st": [["bench"], ["CPU_MHZ=0.1", "MARCH=rv32i_zmmul_zicsr", "USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "embench/statemate": [["bench"], ["CPU_MHZ=0.1", "MARCH=rv32i_zmmul_zicsr", "USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "embench/tarfind": [["bench"], ["CPU_MHZ=0.1", "MARCH=rv32i_zmmul_zicsr", "USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "embench/ud": [["bench"], ["CPU_MHZ=0.1", "MARCH=rv32i_zmmul_zicsr", "USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "embench/wikisort": [["bench"], ["CPU_MHZ=1", "MARCH=rv32i_zmmul_zicsr", "USER_DEFINES=-DNO_PROF -DNO_TRAP"]],

    "ustress/branch_direct": [["workload"], ["LOOPS=200", "MARCH=rv32i_zmmul_zicsr", "USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "ustress/branch_indirect": [["workload"], ["LOOPS=20", "MARCH=rv32i_zmmul_zicsr", "USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "ustress/call_return": [["workload"], ["LOOPS=150", "MARCH=rv32i_zmmul_zicsr", "USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "ustress/l1d_cache": [["workload"], ["LOOPS=800", "MARCH=rv32i_zmmul_zicsr", "USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "ustress/l1i_cache": [["workload"], ["LOOPS=1000", "MARCH=rv32i_zmmul_zicsr", "USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "ustress/load_after_store": [["workload"], ["LOOPS=50", "MARCH=rv32i_zmmul_zicsr", "USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "ustress/mac32": [["workload"], ["LOOPS=5000", "MARCH=rv32i_zmmul_zicsr", "USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "ustress/mac64": [["workload"], ["LOOPS=1250", "MARCH=rv32i_zmmul_zicsr", "USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "ustress/memcpy": [["workload"], ["LOOPS=150", "MARCH=rv32i_zmmul_zicsr", "USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "ustress/mul32": [["workload"], ["LOOPS=8000", "MARCH=rv32i_zmmul_zicsr", "USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "ustress/mul64": [["workload"], ["LOOPS=2000", "MARCH=rv32i_zmmul_zicsr", "USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "ustress/store_buffer_full": [["workload"], ["LOOPS=100", "MARCH=rv32i_zmmul_zicsr", "USER_DEFINES=-DNO_PROF -DNO_TRAP"]],

    "aapg/aapg_rv32_all": [["all"], ["USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "aapg/aapg_rv32_all2": [["all"], ["USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "aapg/aapg_rv32_generic": [["all"], ["USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "aapg/aapg_rv32_branches": [["all"], ["USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "aapg/aapg_rv32_branches_short": [["all"], ["USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "aapg/aapg_rv32_mem": [["all"], ["USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "aapg/aapg_rv32_zmmul": [["all"], ["USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "aapg/aapg_rv32_zmmul_mem": [["all"], ["USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "aapg/aapg_rv32_zmmul_mem_ctrl": [["all"], ["USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "aapg/aapg_rv32_zmmul_mem_ctrl2": [["all"], ["USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "aapg/aapg_rv32_zmmul_mem_ctrl_short": [["all"], ["USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "aapg/aapg_rv32_custom-simd-dot": [["all"], ["USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "aapg/aapg_rv32_custom-simd-dot_mem": [["all"], ["USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "aapg/aapg_rv32_custom-simd-dot_mem_zmmul": [["all"], ["USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "aapg/aapg_rv32_custom-simd-dot_mem_zmmul_ctrl": [["all"], ["USER_DEFINES=-DNO_PROF -DNO_TRAP"]],
    "aapg/aapg_rv32_custom-simd-dot_mem_zmmul_ctrl_short": [["all"], ["USER_DEFINES=-DNO_PROF -DNO_TRAP"]],

    "imperas-riscv-tests/ADD": [["test"], ["MARCH=rv32i_zicsr"]],
    "imperas-riscv-tests/ADDI": [["test"], ["MARCH=rv32i_zicsr"]],
    "imperas-riscv-tests/AND": [["test"], ["MARCH=rv32i_zicsr"]],
    "imperas-riscv-tests/ANDI": [["test"], ["MARCH=rv32i_zicsr"]],
    "imperas-riscv-tests/AUIPC": [["test"], ["MARCH=rv32i_zicsr"]],
    "imperas-riscv-tests/BEQ": [["test"], ["MARCH=rv32i_zicsr"]],
    "imperas-riscv-tests/BGE": [["test"], ["MARCH=rv32i_zicsr"]],
    "imperas-riscv-tests/BGEU": [["test"], ["MARCH=rv32i_zicsr"]],
    "imperas-riscv-tests/BLT": [["test"], ["MARCH=rv32i_zicsr"]],
    "imperas-riscv-tests/BLTU": [["test"], ["MARCH=rv32i_zicsr"]],
    "imperas-riscv-tests/BNE": [["test"], ["MARCH=rv32i_zicsr"]],
    "imperas-riscv-tests/I-DELAY_SLOTS": [["test"], ["MARCH=rv32i_zicsr"]],
    "imperas-riscv-tests/I-ENDIANESS": [["test"], ["MARCH=rv32i_zicsr"]],
    "imperas-riscv-tests/I-NOP": [["test"], ["MARCH=rv32i_zicsr"]],
    "imperas-riscv-tests/I-RF_size": [["test"], ["MARCH=rv32i_zicsr"]],
    "imperas-riscv-tests/I-RF_width": [["test"], ["MARCH=rv32i_zicsr"]],
    "imperas-riscv-tests/I-RF_x0": [["test"], ["MARCH=rv32i_zicsr"]],
    "imperas-riscv-tests/JAL": [["test"], ["MARCH=rv32i_zicsr"]],
    "imperas-riscv-tests/JALR": [["test"], ["MARCH=rv32i_zicsr"]],
    "imperas-riscv-tests/LB": [["test"], ["MARCH=rv32i_zicsr"]],
    "imperas-riscv-tests/LBU": [["test"], ["MARCH=rv32i_zicsr"]],
    "imperas-riscv-tests/LH": [["test"], ["MARCH=rv32i_zicsr"]],
    "imperas-riscv-tests/LHU": [["test"], ["MARCH=rv32i_zicsr"]],
    "imperas-riscv-tests/LUI": [["test"], ["MARCH=rv32i_zicsr"]],
    "imperas-riscv-tests/LW": [["test"], ["MARCH=rv32i_zicsr"]],
    "imperas-riscv-tests/OR": [["test"], ["MARCH=rv32i_zicsr"]],
    "imperas-riscv-tests/ORI": [["test"], ["MARCH=rv32i_zicsr"]],
    "imperas-riscv-tests/SB": [["test"], ["MARCH=rv32i_zicsr"]],
    "imperas-riscv-tests/SH": [["test"], ["MARCH=rv32i_zicsr"]],
    "imperas-riscv-tests/SLL": [["test"], ["MARCH=rv32i_zicsr"]],
    "imperas-riscv-tests/SLLI": [["test"], ["MARCH=rv32i_zicsr"]],
    "imperas-riscv-tests/SLT": [["test"], ["MARCH=rv32i_zicsr"]],
    "imperas-riscv-tests/SLTI": [["test"], ["MARCH=rv32i_zicsr"]],
    "imperas-riscv-tests/SLTIU": [["test"], ["MARCH=rv32i_zicsr"]],
    "imperas-riscv-tests/SLTU": [["test"], ["MARCH=rv32i_zicsr"]],
    "imperas-riscv-tests/SRA": [["test"], ["MARCH=rv32i_zicsr"]],
    "imperas-riscv-tests/SRAI": [["test"], ["MARCH=rv32i_zicsr"]],
    "imperas-riscv-tests/SRL": [["test"], ["MARCH=rv32i_zicsr"]],
    "imperas-riscv-tests/SRLI": [["test"], ["MARCH=rv32i_zicsr"]],
    "imperas-riscv-tests/SUB": [["test"], ["MARCH=rv32i_zicsr"]],
    "imperas-riscv-tests/SW": [["test"], ["MARCH=rv32i_zicsr"]],
    "imperas-riscv-tests/XOR": [["test"], ["MARCH=rv32i_zicsr"]],
    "imperas-riscv-tests/XORI": [["test"], ["MARCH=rv32i_zicsr"]]
}
