# //  Questa Altera Starter FPGA Edition-64
# //  Version 2025.2 linux_x86_64 May 31 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading project sdram_fsm
# Compile of mt48lc4m16a2.v was successful.
# Compile of PLL_i12MHz_o160MHz.vhd was successful.
# Compile of sdram_arbiter_rtl.vhd failed with 3 errors.
# Compile of sdram_fsm_rtl.vhd failed with 3 errors.
# Compile of sdram_subsys_package.vhd was successful.
# Compile of sdram_subsys_rtl.vhd was successful.
# Compile of sdram_top.vhd was successful.
# Compile of sdram_top_tb.vhd was successful.
# Compile of sdram_top_tester.vhd was successful.
# 9 compiles, 2 failed with 6 errors.
# Compile of mt48lc4m16a2.v was successful.
# Compile of PLL_i12MHz_o160MHz.vhd was successful.
# Compile of sdram_arbiter_rtl.vhd was successful.
# Compile of sdram_fsm_rtl.vhd was successful.
# Compile of sdram_subsys_package.vhd was successful.
# Compile of sdram_subsys_rtl.vhd was successful.
# Compile of sdram_top.vhd was successful.
# Compile of sdram_top_tb.vhd was successful.
# Compile of sdram_top_tester.vhd was successful.
# 9 compiles, 0 failed with no errors.
vsim work.sdramtoptb
# ** Note: (vsim-220) '/home/drexler/FPGA_projects/sim/sdram_fsm.mpf' is used as the ini file.
# vsim work.sdramtoptb 
# Start time: 08:55:45 on Feb 12,2026
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-220) '/home/drexler/FPGA_projects/sim/sdram_fsm.mpf' is used as the ini file.
# ** Error (suppressible): /home/drexler/FPGA_projects/sdram_fsm/sdram_top.vhd(254): (vopt-1130) Port "response_data_fifo_full" of entity "SdramFsm" is not in the component being instantiated.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 08:55:46 on Feb 12,2026, Elapsed time: 0:00:01
# Errors: 1, Warnings: 14
# Compile of mt48lc4m16a2.v was successful.
# Compile of PLL_i12MHz_o160MHz.vhd was successful.
# Compile of sdram_arbiter_rtl.vhd was successful.
# Compile of sdram_fsm_rtl.vhd failed with 1 errors.
# Compile of sdram_subsys_package.vhd was successful.
# Compile of sdram_subsys_rtl.vhd was successful.
# Compile of sdram_top.vhd was successful.
# Compile of sdram_top_tb.vhd was successful.
# Compile of sdram_top_tester.vhd was successful.
# 9 compiles, 1 failed with 1 error.
# Compile of mt48lc4m16a2.v was successful.
# Compile of PLL_i12MHz_o160MHz.vhd was successful.
# Compile of sdram_arbiter_rtl.vhd was successful.
# Compile of sdram_fsm_rtl.vhd was successful.
# Compile of sdram_subsys_package.vhd was successful.
# Compile of sdram_subsys_rtl.vhd was successful.
# Compile of sdram_top.vhd was successful.
# Compile of sdram_top_tb.vhd was successful.
# Compile of sdram_top_tester.vhd was successful.
# 9 compiles, 0 failed with no errors.
vsim work.sdramtoptb
# ** Note: (vsim-220) '/home/drexler/FPGA_projects/sim/sdram_fsm.mpf' is used as the ini file.
# vsim work.sdramtoptb 
# Start time: 08:57:58 on Feb 12,2026
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-220) '/home/drexler/FPGA_projects/sim/sdram_fsm.mpf' is used as the ini file.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sdram_subsys_package
# Loading work.sdramtoptb(struct)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.math_real(body)
# Loading work.sdramtop(rtl)#1
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.mf_pllpack(body)
# Loading altera_mf.altpll(behavior)#1
# Loading altera_mf.mf_cycloneiii_pll(vital_pll)#1
# ** Warning: (vsim-3479) Time unit 'ps' is less than the simulator resolution (1ns).
#    Time: 0 ns  Iteration: 0  Instance: /sdramtoptb/U_DUT/U_4/altpll_component/CYCLONEIII_ALTPLL/M5
# Loading work.mt48lc4m16a2(fast)
# ** Fatal: (vsim-3693) The minimum time resolution limit (1ps) in the Verilog source is smaller than the one chosen for SystemC or VHDL units in the design. Use the vsim -t option to specify the desired resolution.
# FATAL ERROR while loading design
# Error loading design
# End time: 08:58:00 on Feb 12,2026, Elapsed time: 0:00:02
# Errors: 1, Warnings: 4
# Load canceled
vsim work.sdramtoptb -t ps
# ** Note: (vsim-220) '/home/drexler/FPGA_projects/sim/sdram_fsm.mpf' is used as the ini file.
# vsim work.sdramtoptb -t ps 
# Start time: 09:00:19 on Feb 12,2026
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sdram_subsys_package
# Loading work.sdramtoptb(struct)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.math_real(body)
# Loading work.sdramtop(rtl)#1
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.mf_pllpack(body)
# Loading altera_mf.altpll(behavior)#1
# Loading altera_mf.mf_cycloneiii_pll(vital_pll)#1
# Loading work.mt48lc4m16a2(fast)
add wave -position insertpoint sim:/sdramtoptb/U_DUT/U_FSM/*
add wave -position insertpoint sim:/sdramtoptb/U_DUT/U_0/*
run 250us
# ** Note: Cyclone 10 LP PLL was reset
#    Time: 3125 ps  Iteration: 4  Instance: /sdramtoptb/U_DUT/U_4/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Note: Cyclone 10 LP PLL locked to incoming clock
#    Time: 121875 ps  Iteration: 3  Instance: /sdramtoptb/U_DUT/U_4/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Error: $width( negedge Clk:121875 ps, :122187 ps, 2500 ps );
#    Time: 122187 ps  Iteration: 11  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $width( posedge Clk:122187 ps, :122656 ps, 2500 ps );
#    Time: 122656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:121875 ps, :122656 ps, 7 ns );
#    Time: 122656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:122656 ps, :123125 ps, 2500 ps );
#    Time: 123125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:122187 ps, :123125 ps, 7 ns );
#    Time: 123125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $hold( posedge Clk:123125 ps, We_n:123387 ps, 800 ps );
#    Time: 123387 ps  Iteration: 0  Process: /sdramtoptb/U_SDRAM/#Setuphold# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1065
# ** Error: $hold( posedge Clk:123125 ps, Cas_n:123387 ps, 800 ps );
#    Time: 123387 ps  Iteration: 0  Process: /sdramtoptb/U_SDRAM/#Setuphold# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1063
# ** Error: $hold( posedge Clk:123125 ps, Ras_n:123387 ps, 800 ps );
#    Time: 123387 ps  Iteration: 0  Process: /sdramtoptb/U_SDRAM/#Setuphold# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1064
# ** Error: $hold( posedge Clk:123125 ps, Cs_n:123387 ps, 800 ps );
#    Time: 123387 ps  Iteration: 0  Process: /sdramtoptb/U_SDRAM/#Setuphold# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1062
# ** Error: $hold( posedge Clk:123125 ps, Addr:123387 ps, 800 ps );
#    Time: 123387 ps  Iteration: 0  Process: /sdramtoptb/U_SDRAM/#Setuphold# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1066
# ** Error: $hold( posedge Clk:123125 ps, Dqm:123387 ps, 800 ps );
#    Time: 123387 ps  Iteration: 0  Process: /sdramtoptb/U_SDRAM/#Setuphold# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1068
# ** Error: $hold( posedge Clk:123125 ps, Cke:123387 ps, 800 ps );
#    Time: 123387 ps  Iteration: 0  Process: /sdramtoptb/U_SDRAM/#Setuphold# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1061
# ** Error: $width( posedge Clk:123125 ps, :123593 ps, 2500 ps );
#    Time: 123593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:122656 ps, :123593 ps, 7 ns );
#    Time: 123593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:123593 ps, :124062 ps, 2500 ps );
#    Time: 124062 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:123125 ps, :124062 ps, 7 ns );
#    Time: 124062 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $setup( We_n:123387 ps, posedge Clk:124062 ps, 1500 ps );
#    Time: 124062 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Setuphold# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1065
# ** Error: $setup( Cas_n:123387 ps, posedge Clk:124062 ps, 1500 ps );
#    Time: 124062 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Setuphold# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1063
# ** Error: $setup( Ras_n:123387 ps, posedge Clk:124062 ps, 1500 ps );
#    Time: 124062 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Setuphold# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1064
# ** Error: $setup( Cs_n:123387 ps, posedge Clk:124062 ps, 1500 ps );
#    Time: 124062 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Setuphold# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1062
# ** Error: $setup( Addr:123387 ps, posedge Clk:124062 ps, 1500 ps );
#    Time: 124062 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Setuphold# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1066
# ** Error: $setup( Dqm:123387 ps, posedge Clk:124062 ps, 1500 ps );
#    Time: 124062 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Setuphold# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1068
# ** Error: $setup( Cke:123387 ps, posedge Clk:124062 ps, 1500 ps );
#    Time: 124062 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Setuphold# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1061
# ** Error: $width( posedge Clk:124062 ps, :124531 ps, 2500 ps );
#    Time: 124531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:123593 ps, :124531 ps, 7 ns );
#    Time: 124531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:124531 ps, :125 ns, 2500 ps );
#    Time: 125 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:124062 ps, :125 ns, 7 ns );
#    Time: 125 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:125 ns, :125468 ps, 2500 ps );
#    Time: 125468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:124531 ps, :125468 ps, 7 ns );
#    Time: 125468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:125468 ps, :125937 ps, 2500 ps );
#    Time: 125937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:125 ns, :125937 ps, 7 ns );
#    Time: 125937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:125937 ps, :126406 ps, 2500 ps );
#    Time: 126406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:125468 ps, :126406 ps, 7 ns );
#    Time: 126406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:126406 ps, :126875 ps, 2500 ps );
#    Time: 126875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:125937 ps, :126875 ps, 7 ns );
#    Time: 126875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:126875 ps, :127343 ps, 2500 ps );
#    Time: 127343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:126406 ps, :127343 ps, 7 ns );
#    Time: 127343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:127343 ps, :127812 ps, 2500 ps );
#    Time: 127812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:126875 ps, :127812 ps, 7 ns );
#    Time: 127812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:127812 ps, :128281 ps, 2500 ps );
#    Time: 128281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:127343 ps, :128281 ps, 7 ns );
#    Time: 128281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:128281 ps, :128750 ps, 2500 ps );
#    Time: 128750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:127812 ps, :128750 ps, 7 ns );
#    Time: 128750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:128750 ps, :129218 ps, 2500 ps );
#    Time: 129218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:128281 ps, :129218 ps, 7 ns );
#    Time: 129218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:129218 ps, :129687 ps, 2500 ps );
#    Time: 129687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:128750 ps, :129687 ps, 7 ns );
#    Time: 129687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:129687 ps, :130156 ps, 2500 ps );
#    Time: 130156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:129218 ps, :130156 ps, 7 ns );
#    Time: 130156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:130156 ps, :130625 ps, 2500 ps );
#    Time: 130625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:129687 ps, :130625 ps, 7 ns );
#    Time: 130625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:130625 ps, :131093 ps, 2500 ps );
#    Time: 131093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:130156 ps, :131093 ps, 7 ns );
#    Time: 131093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:131093 ps, :131562 ps, 2500 ps );
#    Time: 131562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:130625 ps, :131562 ps, 7 ns );
#    Time: 131562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:131562 ps, :132031 ps, 2500 ps );
#    Time: 132031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:131093 ps, :132031 ps, 7 ns );
#    Time: 132031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:132031 ps, :132500 ps, 2500 ps );
#    Time: 132500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:131562 ps, :132500 ps, 7 ns );
#    Time: 132500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:132500 ps, :132968 ps, 2500 ps );
#    Time: 132968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:132031 ps, :132968 ps, 7 ns );
#    Time: 132968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:132968 ps, :133437 ps, 2500 ps );
#    Time: 133437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:132500 ps, :133437 ps, 7 ns );
#    Time: 133437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:133437 ps, :133906 ps, 2500 ps );
#    Time: 133906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:132968 ps, :133906 ps, 7 ns );
#    Time: 133906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:133906 ps, :134375 ps, 2500 ps );
#    Time: 134375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:133437 ps, :134375 ps, 7 ns );
#    Time: 134375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:134375 ps, :134843 ps, 2500 ps );
#    Time: 134843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:133906 ps, :134843 ps, 7 ns );
#    Time: 134843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:134843 ps, :135312 ps, 2500 ps );
#    Time: 135312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:134375 ps, :135312 ps, 7 ns );
#    Time: 135312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:135312 ps, :135781 ps, 2500 ps );
#    Time: 135781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:134843 ps, :135781 ps, 7 ns );
#    Time: 135781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:135781 ps, :136250 ps, 2500 ps );
#    Time: 136250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:135312 ps, :136250 ps, 7 ns );
#    Time: 136250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:136250 ps, :136718 ps, 2500 ps );
#    Time: 136718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:135781 ps, :136718 ps, 7 ns );
#    Time: 136718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:136718 ps, :137187 ps, 2500 ps );
#    Time: 137187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:136250 ps, :137187 ps, 7 ns );
#    Time: 137187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:137187 ps, :137656 ps, 2500 ps );
#    Time: 137656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:136718 ps, :137656 ps, 7 ns );
#    Time: 137656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:137656 ps, :138125 ps, 2500 ps );
#    Time: 138125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:137187 ps, :138125 ps, 7 ns );
#    Time: 138125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:138125 ps, :138593 ps, 2500 ps );
#    Time: 138593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:137656 ps, :138593 ps, 7 ns );
#    Time: 138593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:138593 ps, :139062 ps, 2500 ps );
#    Time: 139062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:138125 ps, :139062 ps, 7 ns );
#    Time: 139062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:139062 ps, :139531 ps, 2500 ps );
#    Time: 139531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:138593 ps, :139531 ps, 7 ns );
#    Time: 139531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:139531 ps, :140 ns, 2500 ps );
#    Time: 140 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:139062 ps, :140 ns, 7 ns );
#    Time: 140 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:140 ns, :140468 ps, 2500 ps );
#    Time: 140468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:139531 ps, :140468 ps, 7 ns );
#    Time: 140468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:140468 ps, :140937 ps, 2500 ps );
#    Time: 140937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:140 ns, :140937 ps, 7 ns );
#    Time: 140937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:140937 ps, :141406 ps, 2500 ps );
#    Time: 141406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:140468 ps, :141406 ps, 7 ns );
#    Time: 141406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:141406 ps, :141875 ps, 2500 ps );
#    Time: 141875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:140937 ps, :141875 ps, 7 ns );
#    Time: 141875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:141875 ps, :142343 ps, 2500 ps );
#    Time: 142343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:141406 ps, :142343 ps, 7 ns );
#    Time: 142343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:142343 ps, :142812 ps, 2500 ps );
#    Time: 142812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:141875 ps, :142812 ps, 7 ns );
#    Time: 142812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:142812 ps, :143281 ps, 2500 ps );
#    Time: 143281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:142343 ps, :143281 ps, 7 ns );
#    Time: 143281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:143281 ps, :143750 ps, 2500 ps );
#    Time: 143750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:142812 ps, :143750 ps, 7 ns );
#    Time: 143750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:143750 ps, :144218 ps, 2500 ps );
#    Time: 144218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:143281 ps, :144218 ps, 7 ns );
#    Time: 144218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:144218 ps, :144687 ps, 2500 ps );
#    Time: 144687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:143750 ps, :144687 ps, 7 ns );
#    Time: 144687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:144687 ps, :145156 ps, 2500 ps );
#    Time: 145156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:144218 ps, :145156 ps, 7 ns );
#    Time: 145156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:145156 ps, :145625 ps, 2500 ps );
#    Time: 145625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:144687 ps, :145625 ps, 7 ns );
#    Time: 145625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:145625 ps, :146093 ps, 2500 ps );
#    Time: 146093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:145156 ps, :146093 ps, 7 ns );
#    Time: 146093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:146093 ps, :146562 ps, 2500 ps );
#    Time: 146562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:145625 ps, :146562 ps, 7 ns );
#    Time: 146562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:146562 ps, :147031 ps, 2500 ps );
#    Time: 147031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:146093 ps, :147031 ps, 7 ns );
#    Time: 147031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:147031 ps, :147500 ps, 2500 ps );
#    Time: 147500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:146562 ps, :147500 ps, 7 ns );
#    Time: 147500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:147500 ps, :147968 ps, 2500 ps );
#    Time: 147968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:147031 ps, :147968 ps, 7 ns );
#    Time: 147968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:147968 ps, :148437 ps, 2500 ps );
#    Time: 148437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:147500 ps, :148437 ps, 7 ns );
#    Time: 148437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:148437 ps, :148906 ps, 2500 ps );
#    Time: 148906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:147968 ps, :148906 ps, 7 ns );
#    Time: 148906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:148906 ps, :149375 ps, 2500 ps );
#    Time: 149375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:148437 ps, :149375 ps, 7 ns );
#    Time: 149375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:149375 ps, :149843 ps, 2500 ps );
#    Time: 149843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:148906 ps, :149843 ps, 7 ns );
#    Time: 149843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:149843 ps, :150312 ps, 2500 ps );
#    Time: 150312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:149375 ps, :150312 ps, 7 ns );
#    Time: 150312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:150312 ps, :150781 ps, 2500 ps );
#    Time: 150781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:149843 ps, :150781 ps, 7 ns );
#    Time: 150781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:150781 ps, :151250 ps, 2500 ps );
#    Time: 151250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:150312 ps, :151250 ps, 7 ns );
#    Time: 151250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:151250 ps, :151718 ps, 2500 ps );
#    Time: 151718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:150781 ps, :151718 ps, 7 ns );
#    Time: 151718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:151718 ps, :152187 ps, 2500 ps );
#    Time: 152187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:151250 ps, :152187 ps, 7 ns );
#    Time: 152187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:152187 ps, :152656 ps, 2500 ps );
#    Time: 152656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:151718 ps, :152656 ps, 7 ns );
#    Time: 152656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:152656 ps, :153125 ps, 2500 ps );
#    Time: 153125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:152187 ps, :153125 ps, 7 ns );
#    Time: 153125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:153125 ps, :153593 ps, 2500 ps );
#    Time: 153593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:152656 ps, :153593 ps, 7 ns );
#    Time: 153593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:153593 ps, :154062 ps, 2500 ps );
#    Time: 154062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:153125 ps, :154062 ps, 7 ns );
#    Time: 154062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:154062 ps, :154531 ps, 2500 ps );
#    Time: 154531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:153593 ps, :154531 ps, 7 ns );
#    Time: 154531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:154531 ps, :155 ns, 2500 ps );
#    Time: 155 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:154062 ps, :155 ns, 7 ns );
#    Time: 155 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:155 ns, :155468 ps, 2500 ps );
#    Time: 155468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:154531 ps, :155468 ps, 7 ns );
#    Time: 155468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:155468 ps, :155937 ps, 2500 ps );
#    Time: 155937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:155 ns, :155937 ps, 7 ns );
#    Time: 155937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:155937 ps, :156406 ps, 2500 ps );
#    Time: 156406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:155468 ps, :156406 ps, 7 ns );
#    Time: 156406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:156406 ps, :156875 ps, 2500 ps );
#    Time: 156875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:155937 ps, :156875 ps, 7 ns );
#    Time: 156875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:156875 ps, :157343 ps, 2500 ps );
#    Time: 157343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:156406 ps, :157343 ps, 7 ns );
#    Time: 157343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:157343 ps, :157812 ps, 2500 ps );
#    Time: 157812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:156875 ps, :157812 ps, 7 ns );
#    Time: 157812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:157812 ps, :158281 ps, 2500 ps );
#    Time: 158281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:157343 ps, :158281 ps, 7 ns );
#    Time: 158281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:158281 ps, :158750 ps, 2500 ps );
#    Time: 158750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:157812 ps, :158750 ps, 7 ns );
#    Time: 158750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:158750 ps, :159218 ps, 2500 ps );
#    Time: 159218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:158281 ps, :159218 ps, 7 ns );
#    Time: 159218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:159218 ps, :159687 ps, 2500 ps );
#    Time: 159687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:158750 ps, :159687 ps, 7 ns );
#    Time: 159687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:159687 ps, :160156 ps, 2500 ps );
#    Time: 160156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:159218 ps, :160156 ps, 7 ns );
#    Time: 160156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:160156 ps, :160625 ps, 2500 ps );
#    Time: 160625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:159687 ps, :160625 ps, 7 ns );
#    Time: 160625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:160625 ps, :161093 ps, 2500 ps );
#    Time: 161093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:160156 ps, :161093 ps, 7 ns );
#    Time: 161093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:161093 ps, :161562 ps, 2500 ps );
#    Time: 161562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:160625 ps, :161562 ps, 7 ns );
#    Time: 161562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:161562 ps, :162031 ps, 2500 ps );
#    Time: 162031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:161093 ps, :162031 ps, 7 ns );
#    Time: 162031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:162031 ps, :162500 ps, 2500 ps );
#    Time: 162500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:161562 ps, :162500 ps, 7 ns );
#    Time: 162500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:162500 ps, :162968 ps, 2500 ps );
#    Time: 162968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:162031 ps, :162968 ps, 7 ns );
#    Time: 162968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:162968 ps, :163437 ps, 2500 ps );
#    Time: 163437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:162500 ps, :163437 ps, 7 ns );
#    Time: 163437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:163437 ps, :163906 ps, 2500 ps );
#    Time: 163906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:162968 ps, :163906 ps, 7 ns );
#    Time: 163906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:163906 ps, :164375 ps, 2500 ps );
#    Time: 164375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:163437 ps, :164375 ps, 7 ns );
#    Time: 164375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:164375 ps, :164843 ps, 2500 ps );
#    Time: 164843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:163906 ps, :164843 ps, 7 ns );
#    Time: 164843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:164843 ps, :165312 ps, 2500 ps );
#    Time: 165312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:164375 ps, :165312 ps, 7 ns );
#    Time: 165312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:165312 ps, :165781 ps, 2500 ps );
#    Time: 165781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:164843 ps, :165781 ps, 7 ns );
#    Time: 165781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:165781 ps, :166250 ps, 2500 ps );
#    Time: 166250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:165312 ps, :166250 ps, 7 ns );
#    Time: 166250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:166250 ps, :166718 ps, 2500 ps );
#    Time: 166718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:165781 ps, :166718 ps, 7 ns );
#    Time: 166718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:166718 ps, :167187 ps, 2500 ps );
#    Time: 167187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:166250 ps, :167187 ps, 7 ns );
#    Time: 167187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:167187 ps, :167656 ps, 2500 ps );
#    Time: 167656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:166718 ps, :167656 ps, 7 ns );
#    Time: 167656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:167656 ps, :168125 ps, 2500 ps );
#    Time: 168125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:167187 ps, :168125 ps, 7 ns );
#    Time: 168125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:168125 ps, :168593 ps, 2500 ps );
#    Time: 168593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:167656 ps, :168593 ps, 7 ns );
#    Time: 168593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:168593 ps, :169062 ps, 2500 ps );
#    Time: 169062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:168125 ps, :169062 ps, 7 ns );
#    Time: 169062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:169062 ps, :169531 ps, 2500 ps );
#    Time: 169531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:168593 ps, :169531 ps, 7 ns );
#    Time: 169531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:169531 ps, :170 ns, 2500 ps );
#    Time: 170 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:169062 ps, :170 ns, 7 ns );
#    Time: 170 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:170 ns, :170468 ps, 2500 ps );
#    Time: 170468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:169531 ps, :170468 ps, 7 ns );
#    Time: 170468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:170468 ps, :170937 ps, 2500 ps );
#    Time: 170937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:170 ns, :170937 ps, 7 ns );
#    Time: 170937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:170937 ps, :171406 ps, 2500 ps );
#    Time: 171406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:170468 ps, :171406 ps, 7 ns );
#    Time: 171406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:171406 ps, :171875 ps, 2500 ps );
#    Time: 171875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:170937 ps, :171875 ps, 7 ns );
#    Time: 171875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:171875 ps, :172343 ps, 2500 ps );
#    Time: 172343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:171406 ps, :172343 ps, 7 ns );
#    Time: 172343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:172343 ps, :172812 ps, 2500 ps );
#    Time: 172812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:171875 ps, :172812 ps, 7 ns );
#    Time: 172812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:172812 ps, :173281 ps, 2500 ps );
#    Time: 173281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:172343 ps, :173281 ps, 7 ns );
#    Time: 173281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:173281 ps, :173750 ps, 2500 ps );
#    Time: 173750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:172812 ps, :173750 ps, 7 ns );
#    Time: 173750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:173750 ps, :174218 ps, 2500 ps );
#    Time: 174218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:173281 ps, :174218 ps, 7 ns );
#    Time: 174218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:174218 ps, :174687 ps, 2500 ps );
#    Time: 174687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:173750 ps, :174687 ps, 7 ns );
#    Time: 174687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:174687 ps, :175156 ps, 2500 ps );
#    Time: 175156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:174218 ps, :175156 ps, 7 ns );
#    Time: 175156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:175156 ps, :175625 ps, 2500 ps );
#    Time: 175625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:174687 ps, :175625 ps, 7 ns );
#    Time: 175625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:175625 ps, :176093 ps, 2500 ps );
#    Time: 176093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:175156 ps, :176093 ps, 7 ns );
#    Time: 176093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:176093 ps, :176562 ps, 2500 ps );
#    Time: 176562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:175625 ps, :176562 ps, 7 ns );
#    Time: 176562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:176562 ps, :177031 ps, 2500 ps );
#    Time: 177031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:176093 ps, :177031 ps, 7 ns );
#    Time: 177031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:177031 ps, :177500 ps, 2500 ps );
#    Time: 177500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:176562 ps, :177500 ps, 7 ns );
#    Time: 177500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:177500 ps, :177968 ps, 2500 ps );
#    Time: 177968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:177031 ps, :177968 ps, 7 ns );
#    Time: 177968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:177968 ps, :178437 ps, 2500 ps );
#    Time: 178437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:177500 ps, :178437 ps, 7 ns );
#    Time: 178437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:178437 ps, :178906 ps, 2500 ps );
#    Time: 178906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:177968 ps, :178906 ps, 7 ns );
#    Time: 178906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:178906 ps, :179375 ps, 2500 ps );
#    Time: 179375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:178437 ps, :179375 ps, 7 ns );
#    Time: 179375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:179375 ps, :179843 ps, 2500 ps );
#    Time: 179843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:178906 ps, :179843 ps, 7 ns );
#    Time: 179843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:179843 ps, :180312 ps, 2500 ps );
#    Time: 180312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:179375 ps, :180312 ps, 7 ns );
#    Time: 180312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:180312 ps, :180781 ps, 2500 ps );
#    Time: 180781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:179843 ps, :180781 ps, 7 ns );
#    Time: 180781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:180781 ps, :181250 ps, 2500 ps );
#    Time: 181250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:180312 ps, :181250 ps, 7 ns );
#    Time: 181250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:181250 ps, :181718 ps, 2500 ps );
#    Time: 181718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:180781 ps, :181718 ps, 7 ns );
#    Time: 181718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:181718 ps, :182187 ps, 2500 ps );
#    Time: 182187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:181250 ps, :182187 ps, 7 ns );
#    Time: 182187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:182187 ps, :182656 ps, 2500 ps );
#    Time: 182656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:181718 ps, :182656 ps, 7 ns );
#    Time: 182656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:182656 ps, :183125 ps, 2500 ps );
#    Time: 183125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:182187 ps, :183125 ps, 7 ns );
#    Time: 183125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:183125 ps, :183593 ps, 2500 ps );
#    Time: 183593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:182656 ps, :183593 ps, 7 ns );
#    Time: 183593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:183593 ps, :184062 ps, 2500 ps );
#    Time: 184062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:183125 ps, :184062 ps, 7 ns );
#    Time: 184062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:184062 ps, :184531 ps, 2500 ps );
#    Time: 184531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:183593 ps, :184531 ps, 7 ns );
#    Time: 184531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:184531 ps, :185 ns, 2500 ps );
#    Time: 185 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:184062 ps, :185 ns, 7 ns );
#    Time: 185 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:185 ns, :185468 ps, 2500 ps );
#    Time: 185468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:184531 ps, :185468 ps, 7 ns );
#    Time: 185468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:185468 ps, :185937 ps, 2500 ps );
#    Time: 185937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:185 ns, :185937 ps, 7 ns );
#    Time: 185937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:185937 ps, :186406 ps, 2500 ps );
#    Time: 186406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:185468 ps, :186406 ps, 7 ns );
#    Time: 186406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:186406 ps, :186875 ps, 2500 ps );
#    Time: 186875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:185937 ps, :186875 ps, 7 ns );
#    Time: 186875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:186875 ps, :187343 ps, 2500 ps );
#    Time: 187343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:186406 ps, :187343 ps, 7 ns );
#    Time: 187343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:187343 ps, :187812 ps, 2500 ps );
#    Time: 187812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:186875 ps, :187812 ps, 7 ns );
#    Time: 187812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:187812 ps, :188281 ps, 2500 ps );
#    Time: 188281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:187343 ps, :188281 ps, 7 ns );
#    Time: 188281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:188281 ps, :188750 ps, 2500 ps );
#    Time: 188750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:187812 ps, :188750 ps, 7 ns );
#    Time: 188750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:188750 ps, :189218 ps, 2500 ps );
#    Time: 189218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:188281 ps, :189218 ps, 7 ns );
#    Time: 189218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:189218 ps, :189687 ps, 2500 ps );
#    Time: 189687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:188750 ps, :189687 ps, 7 ns );
#    Time: 189687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:189687 ps, :190156 ps, 2500 ps );
#    Time: 190156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:189218 ps, :190156 ps, 7 ns );
#    Time: 190156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:190156 ps, :190625 ps, 2500 ps );
#    Time: 190625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:189687 ps, :190625 ps, 7 ns );
#    Time: 190625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:190625 ps, :191093 ps, 2500 ps );
#    Time: 191093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:190156 ps, :191093 ps, 7 ns );
#    Time: 191093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:191093 ps, :191562 ps, 2500 ps );
#    Time: 191562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:190625 ps, :191562 ps, 7 ns );
#    Time: 191562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:191562 ps, :192031 ps, 2500 ps );
#    Time: 192031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:191093 ps, :192031 ps, 7 ns );
#    Time: 192031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:192031 ps, :192500 ps, 2500 ps );
#    Time: 192500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:191562 ps, :192500 ps, 7 ns );
#    Time: 192500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:192500 ps, :192968 ps, 2500 ps );
#    Time: 192968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:192031 ps, :192968 ps, 7 ns );
#    Time: 192968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:192968 ps, :193437 ps, 2500 ps );
#    Time: 193437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:192500 ps, :193437 ps, 7 ns );
#    Time: 193437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:193437 ps, :193906 ps, 2500 ps );
#    Time: 193906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:192968 ps, :193906 ps, 7 ns );
#    Time: 193906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:193906 ps, :194375 ps, 2500 ps );
#    Time: 194375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:193437 ps, :194375 ps, 7 ns );
#    Time: 194375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:194375 ps, :194843 ps, 2500 ps );
#    Time: 194843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:193906 ps, :194843 ps, 7 ns );
#    Time: 194843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:194843 ps, :195312 ps, 2500 ps );
#    Time: 195312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:194375 ps, :195312 ps, 7 ns );
#    Time: 195312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:195312 ps, :195781 ps, 2500 ps );
#    Time: 195781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:194843 ps, :195781 ps, 7 ns );
#    Time: 195781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:195781 ps, :196250 ps, 2500 ps );
#    Time: 196250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:195312 ps, :196250 ps, 7 ns );
#    Time: 196250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:196250 ps, :196718 ps, 2500 ps );
#    Time: 196718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:195781 ps, :196718 ps, 7 ns );
#    Time: 196718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:196718 ps, :197187 ps, 2500 ps );
#    Time: 197187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:196250 ps, :197187 ps, 7 ns );
#    Time: 197187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:197187 ps, :197656 ps, 2500 ps );
#    Time: 197656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:196718 ps, :197656 ps, 7 ns );
#    Time: 197656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:197656 ps, :198125 ps, 2500 ps );
#    Time: 198125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:197187 ps, :198125 ps, 7 ns );
#    Time: 198125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:198125 ps, :198593 ps, 2500 ps );
#    Time: 198593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:197656 ps, :198593 ps, 7 ns );
#    Time: 198593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:198593 ps, :199062 ps, 2500 ps );
#    Time: 199062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:198125 ps, :199062 ps, 7 ns );
#    Time: 199062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:199062 ps, :199531 ps, 2500 ps );
#    Time: 199531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:198593 ps, :199531 ps, 7 ns );
#    Time: 199531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:199531 ps, :200 ns, 2500 ps );
#    Time: 200 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:199062 ps, :200 ns, 7 ns );
#    Time: 200 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:200 ns, :200468 ps, 2500 ps );
#    Time: 200468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:199531 ps, :200468 ps, 7 ns );
#    Time: 200468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:200468 ps, :200937 ps, 2500 ps );
#    Time: 200937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:200 ns, :200937 ps, 7 ns );
#    Time: 200937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:200937 ps, :201406 ps, 2500 ps );
#    Time: 201406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:200468 ps, :201406 ps, 7 ns );
#    Time: 201406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:201406 ps, :201875 ps, 2500 ps );
#    Time: 201875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:200937 ps, :201875 ps, 7 ns );
#    Time: 201875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:201875 ps, :202343 ps, 2500 ps );
#    Time: 202343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:201406 ps, :202343 ps, 7 ns );
#    Time: 202343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:202343 ps, :202812 ps, 2500 ps );
#    Time: 202812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:201875 ps, :202812 ps, 7 ns );
#    Time: 202812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:202812 ps, :203281 ps, 2500 ps );
#    Time: 203281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:202343 ps, :203281 ps, 7 ns );
#    Time: 203281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:203281 ps, :203750 ps, 2500 ps );
#    Time: 203750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:202812 ps, :203750 ps, 7 ns );
#    Time: 203750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:203750 ps, :204218 ps, 2500 ps );
#    Time: 204218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:203281 ps, :204218 ps, 7 ns );
#    Time: 204218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:204218 ps, :204687 ps, 2500 ps );
#    Time: 204687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:203750 ps, :204687 ps, 7 ns );
#    Time: 204687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:204687 ps, :205156 ps, 2500 ps );
#    Time: 205156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:204218 ps, :205156 ps, 7 ns );
#    Time: 205156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:205156 ps, :205625 ps, 2500 ps );
#    Time: 205625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:204687 ps, :205625 ps, 7 ns );
#    Time: 205625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:205625 ps, :206093 ps, 2500 ps );
#    Time: 206093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:205156 ps, :206093 ps, 7 ns );
#    Time: 206093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:206093 ps, :206562 ps, 2500 ps );
#    Time: 206562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:205625 ps, :206562 ps, 7 ns );
#    Time: 206562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:206562 ps, :207031 ps, 2500 ps );
#    Time: 207031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:206093 ps, :207031 ps, 7 ns );
#    Time: 207031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:207031 ps, :207500 ps, 2500 ps );
#    Time: 207500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:206562 ps, :207500 ps, 7 ns );
#    Time: 207500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:207500 ps, :207968 ps, 2500 ps );
#    Time: 207968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:207031 ps, :207968 ps, 7 ns );
#    Time: 207968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:207968 ps, :208437 ps, 2500 ps );
#    Time: 208437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:207500 ps, :208437 ps, 7 ns );
#    Time: 208437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:208437 ps, :208906 ps, 2500 ps );
#    Time: 208906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:207968 ps, :208906 ps, 7 ns );
#    Time: 208906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:208906 ps, :209375 ps, 2500 ps );
#    Time: 209375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:208437 ps, :209375 ps, 7 ns );
#    Time: 209375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:209375 ps, :209843 ps, 2500 ps );
#    Time: 209843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:208906 ps, :209843 ps, 7 ns );
#    Time: 209843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:209843 ps, :210312 ps, 2500 ps );
#    Time: 210312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:209375 ps, :210312 ps, 7 ns );
#    Time: 210312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:210312 ps, :210781 ps, 2500 ps );
#    Time: 210781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:209843 ps, :210781 ps, 7 ns );
#    Time: 210781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:210781 ps, :211250 ps, 2500 ps );
#    Time: 211250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:210312 ps, :211250 ps, 7 ns );
#    Time: 211250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:211250 ps, :211718 ps, 2500 ps );
#    Time: 211718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:210781 ps, :211718 ps, 7 ns );
#    Time: 211718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:211718 ps, :212187 ps, 2500 ps );
#    Time: 212187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:211250 ps, :212187 ps, 7 ns );
#    Time: 212187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:212187 ps, :212656 ps, 2500 ps );
#    Time: 212656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:211718 ps, :212656 ps, 7 ns );
#    Time: 212656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:212656 ps, :213125 ps, 2500 ps );
#    Time: 213125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:212187 ps, :213125 ps, 7 ns );
#    Time: 213125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:213125 ps, :213593 ps, 2500 ps );
#    Time: 213593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:212656 ps, :213593 ps, 7 ns );
#    Time: 213593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:213593 ps, :214062 ps, 2500 ps );
#    Time: 214062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:213125 ps, :214062 ps, 7 ns );
#    Time: 214062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:214062 ps, :214531 ps, 2500 ps );
#    Time: 214531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:213593 ps, :214531 ps, 7 ns );
#    Time: 214531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:214531 ps, :215 ns, 2500 ps );
#    Time: 215 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:214062 ps, :215 ns, 7 ns );
#    Time: 215 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:215 ns, :215468 ps, 2500 ps );
#    Time: 215468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:214531 ps, :215468 ps, 7 ns );
#    Time: 215468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:215468 ps, :215937 ps, 2500 ps );
#    Time: 215937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:215 ns, :215937 ps, 7 ns );
#    Time: 215937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:215937 ps, :216406 ps, 2500 ps );
#    Time: 216406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:215468 ps, :216406 ps, 7 ns );
#    Time: 216406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:216406 ps, :216875 ps, 2500 ps );
#    Time: 216875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:215937 ps, :216875 ps, 7 ns );
#    Time: 216875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:216875 ps, :217343 ps, 2500 ps );
#    Time: 217343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:216406 ps, :217343 ps, 7 ns );
#    Time: 217343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:217343 ps, :217812 ps, 2500 ps );
#    Time: 217812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:216875 ps, :217812 ps, 7 ns );
#    Time: 217812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:217812 ps, :218281 ps, 2500 ps );
#    Time: 218281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:217343 ps, :218281 ps, 7 ns );
#    Time: 218281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:218281 ps, :218750 ps, 2500 ps );
#    Time: 218750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:217812 ps, :218750 ps, 7 ns );
#    Time: 218750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:218750 ps, :219218 ps, 2500 ps );
#    Time: 219218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:218281 ps, :219218 ps, 7 ns );
#    Time: 219218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:219218 ps, :219687 ps, 2500 ps );
#    Time: 219687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:218750 ps, :219687 ps, 7 ns );
#    Time: 219687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:219687 ps, :220156 ps, 2500 ps );
#    Time: 220156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:219218 ps, :220156 ps, 7 ns );
#    Time: 220156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:220156 ps, :220625 ps, 2500 ps );
#    Time: 220625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:219687 ps, :220625 ps, 7 ns );
#    Time: 220625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:220625 ps, :221093 ps, 2500 ps );
#    Time: 221093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:220156 ps, :221093 ps, 7 ns );
#    Time: 221093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:221093 ps, :221562 ps, 2500 ps );
#    Time: 221562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:220625 ps, :221562 ps, 7 ns );
#    Time: 221562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:221562 ps, :222031 ps, 2500 ps );
#    Time: 222031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:221093 ps, :222031 ps, 7 ns );
#    Time: 222031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:222031 ps, :222500 ps, 2500 ps );
#    Time: 222500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:221562 ps, :222500 ps, 7 ns );
#    Time: 222500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:222500 ps, :222968 ps, 2500 ps );
#    Time: 222968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:222031 ps, :222968 ps, 7 ns );
#    Time: 222968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:222968 ps, :223437 ps, 2500 ps );
#    Time: 223437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:222500 ps, :223437 ps, 7 ns );
#    Time: 223437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:223437 ps, :223906 ps, 2500 ps );
#    Time: 223906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:222968 ps, :223906 ps, 7 ns );
#    Time: 223906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:223906 ps, :224375 ps, 2500 ps );
#    Time: 224375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:223437 ps, :224375 ps, 7 ns );
#    Time: 224375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:224375 ps, :224843 ps, 2500 ps );
#    Time: 224843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:223906 ps, :224843 ps, 7 ns );
#    Time: 224843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:224843 ps, :225312 ps, 2500 ps );
#    Time: 225312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:224375 ps, :225312 ps, 7 ns );
#    Time: 225312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:225312 ps, :225781 ps, 2500 ps );
#    Time: 225781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:224843 ps, :225781 ps, 7 ns );
#    Time: 225781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:225781 ps, :226250 ps, 2500 ps );
#    Time: 226250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:225312 ps, :226250 ps, 7 ns );
#    Time: 226250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:226250 ps, :226718 ps, 2500 ps );
#    Time: 226718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:225781 ps, :226718 ps, 7 ns );
#    Time: 226718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:226718 ps, :227187 ps, 2500 ps );
#    Time: 227187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:226250 ps, :227187 ps, 7 ns );
#    Time: 227187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:227187 ps, :227656 ps, 2500 ps );
#    Time: 227656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:226718 ps, :227656 ps, 7 ns );
#    Time: 227656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:227656 ps, :228125 ps, 2500 ps );
#    Time: 228125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:227187 ps, :228125 ps, 7 ns );
#    Time: 228125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:228125 ps, :228593 ps, 2500 ps );
#    Time: 228593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:227656 ps, :228593 ps, 7 ns );
#    Time: 228593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:228593 ps, :229062 ps, 2500 ps );
#    Time: 229062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:228125 ps, :229062 ps, 7 ns );
#    Time: 229062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:229062 ps, :229531 ps, 2500 ps );
#    Time: 229531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:228593 ps, :229531 ps, 7 ns );
#    Time: 229531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:229531 ps, :230 ns, 2500 ps );
#    Time: 230 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:229062 ps, :230 ns, 7 ns );
#    Time: 230 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:230 ns, :230468 ps, 2500 ps );
#    Time: 230468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:229531 ps, :230468 ps, 7 ns );
#    Time: 230468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:230468 ps, :230937 ps, 2500 ps );
#    Time: 230937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:230 ns, :230937 ps, 7 ns );
#    Time: 230937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:230937 ps, :231406 ps, 2500 ps );
#    Time: 231406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:230468 ps, :231406 ps, 7 ns );
#    Time: 231406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:231406 ps, :231875 ps, 2500 ps );
#    Time: 231875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:230937 ps, :231875 ps, 7 ns );
#    Time: 231875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:231875 ps, :232343 ps, 2500 ps );
#    Time: 232343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:231406 ps, :232343 ps, 7 ns );
#    Time: 232343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:232343 ps, :232812 ps, 2500 ps );
#    Time: 232812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:231875 ps, :232812 ps, 7 ns );
#    Time: 232812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:232812 ps, :233281 ps, 2500 ps );
#    Time: 233281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:232343 ps, :233281 ps, 7 ns );
#    Time: 233281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:233281 ps, :233750 ps, 2500 ps );
#    Time: 233750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:232812 ps, :233750 ps, 7 ns );
#    Time: 233750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:233750 ps, :234218 ps, 2500 ps );
#    Time: 234218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:233281 ps, :234218 ps, 7 ns );
#    Time: 234218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:234218 ps, :234687 ps, 2500 ps );
#    Time: 234687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:233750 ps, :234687 ps, 7 ns );
#    Time: 234687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:234687 ps, :235156 ps, 2500 ps );
#    Time: 235156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:234218 ps, :235156 ps, 7 ns );
#    Time: 235156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:235156 ps, :235625 ps, 2500 ps );
#    Time: 235625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:234687 ps, :235625 ps, 7 ns );
#    Time: 235625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:235625 ps, :236093 ps, 2500 ps );
#    Time: 236093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:235156 ps, :236093 ps, 7 ns );
#    Time: 236093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:236093 ps, :236562 ps, 2500 ps );
#    Time: 236562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:235625 ps, :236562 ps, 7 ns );
#    Time: 236562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:236562 ps, :237031 ps, 2500 ps );
#    Time: 237031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:236093 ps, :237031 ps, 7 ns );
#    Time: 237031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:237031 ps, :237500 ps, 2500 ps );
#    Time: 237500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:236562 ps, :237500 ps, 7 ns );
#    Time: 237500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:237500 ps, :237968 ps, 2500 ps );
#    Time: 237968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:237031 ps, :237968 ps, 7 ns );
#    Time: 237968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:237968 ps, :238437 ps, 2500 ps );
#    Time: 238437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:237500 ps, :238437 ps, 7 ns );
#    Time: 238437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:238437 ps, :238906 ps, 2500 ps );
#    Time: 238906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:237968 ps, :238906 ps, 7 ns );
#    Time: 238906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:238906 ps, :239375 ps, 2500 ps );
#    Time: 239375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:238437 ps, :239375 ps, 7 ns );
#    Time: 239375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:239375 ps, :239843 ps, 2500 ps );
#    Time: 239843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:238906 ps, :239843 ps, 7 ns );
#    Time: 239843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:239843 ps, :240312 ps, 2500 ps );
#    Time: 240312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:239375 ps, :240312 ps, 7 ns );
#    Time: 240312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:240312 ps, :240781 ps, 2500 ps );
#    Time: 240781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:239843 ps, :240781 ps, 7 ns );
#    Time: 240781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:240781 ps, :241250 ps, 2500 ps );
#    Time: 241250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:240312 ps, :241250 ps, 7 ns );
#    Time: 241250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:241250 ps, :241718 ps, 2500 ps );
#    Time: 241718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:240781 ps, :241718 ps, 7 ns );
#    Time: 241718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:241718 ps, :242187 ps, 2500 ps );
#    Time: 242187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:241250 ps, :242187 ps, 7 ns );
#    Time: 242187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:242187 ps, :242656 ps, 2500 ps );
#    Time: 242656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:241718 ps, :242656 ps, 7 ns );
#    Time: 242656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:242656 ps, :243125 ps, 2500 ps );
#    Time: 243125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:242187 ps, :243125 ps, 7 ns );
#    Time: 243125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:243125 ps, :243593 ps, 2500 ps );
#    Time: 243593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:242656 ps, :243593 ps, 7 ns );
#    Time: 243593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:243593 ps, :244062 ps, 2500 ps );
#    Time: 244062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:243125 ps, :244062 ps, 7 ns );
#    Time: 244062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:244062 ps, :244531 ps, 2500 ps );
#    Time: 244531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:243593 ps, :244531 ps, 7 ns );
#    Time: 244531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:244531 ps, :245 ns, 2500 ps );
#    Time: 245 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:244062 ps, :245 ns, 7 ns );
#    Time: 245 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:245 ns, :245468 ps, 2500 ps );
#    Time: 245468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:244531 ps, :245468 ps, 7 ns );
#    Time: 245468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:245468 ps, :245937 ps, 2500 ps );
#    Time: 245937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:245 ns, :245937 ps, 7 ns );
#    Time: 245937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:245937 ps, :246406 ps, 2500 ps );
#    Time: 246406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:245468 ps, :246406 ps, 7 ns );
#    Time: 246406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:246406 ps, :246875 ps, 2500 ps );
#    Time: 246875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:245937 ps, :246875 ps, 7 ns );
#    Time: 246875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:246875 ps, :247343 ps, 2500 ps );
#    Time: 247343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:246406 ps, :247343 ps, 7 ns );
#    Time: 247343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:247343 ps, :247812 ps, 2500 ps );
#    Time: 247812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:246875 ps, :247812 ps, 7 ns );
#    Time: 247812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:247812 ps, :248281 ps, 2500 ps );
#    Time: 248281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:247343 ps, :248281 ps, 7 ns );
#    Time: 248281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:248281 ps, :248750 ps, 2500 ps );
#    Time: 248750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:247812 ps, :248750 ps, 7 ns );
#    Time: 248750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:248750 ps, :249218 ps, 2500 ps );
#    Time: 249218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:248281 ps, :249218 ps, 7 ns );
#    Time: 249218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:249218 ps, :249687 ps, 2500 ps );
#    Time: 249687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:248750 ps, :249687 ps, 7 ns );
#    Time: 249687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:249687 ps, :250156 ps, 2500 ps );
#    Time: 250156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:249218 ps, :250156 ps, 7 ns );
#    Time: 250156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:250156 ps, :250625 ps, 2500 ps );
#    Time: 250625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:249687 ps, :250625 ps, 7 ns );
#    Time: 250625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:250625 ps, :251093 ps, 2500 ps );
#    Time: 251093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:250156 ps, :251093 ps, 7 ns );
#    Time: 251093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:251093 ps, :251562 ps, 2500 ps );
#    Time: 251562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:250625 ps, :251562 ps, 7 ns );
#    Time: 251562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:251562 ps, :252031 ps, 2500 ps );
#    Time: 252031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:251093 ps, :252031 ps, 7 ns );
#    Time: 252031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:252031 ps, :252500 ps, 2500 ps );
#    Time: 252500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:251562 ps, :252500 ps, 7 ns );
#    Time: 252500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:252500 ps, :252968 ps, 2500 ps );
#    Time: 252968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:252031 ps, :252968 ps, 7 ns );
#    Time: 252968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:252968 ps, :253437 ps, 2500 ps );
#    Time: 253437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:252500 ps, :253437 ps, 7 ns );
#    Time: 253437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:253437 ps, :253906 ps, 2500 ps );
#    Time: 253906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:252968 ps, :253906 ps, 7 ns );
#    Time: 253906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:253906 ps, :254375 ps, 2500 ps );
#    Time: 254375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:253437 ps, :254375 ps, 7 ns );
#    Time: 254375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:254375 ps, :254843 ps, 2500 ps );
#    Time: 254843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:253906 ps, :254843 ps, 7 ns );
#    Time: 254843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:254843 ps, :255312 ps, 2500 ps );
#    Time: 255312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:254375 ps, :255312 ps, 7 ns );
#    Time: 255312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:255312 ps, :255781 ps, 2500 ps );
#    Time: 255781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:254843 ps, :255781 ps, 7 ns );
#    Time: 255781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:255781 ps, :256250 ps, 2500 ps );
#    Time: 256250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:255312 ps, :256250 ps, 7 ns );
#    Time: 256250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:256250 ps, :256718 ps, 2500 ps );
#    Time: 256718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:255781 ps, :256718 ps, 7 ns );
#    Time: 256718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:256718 ps, :257187 ps, 2500 ps );
#    Time: 257187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:256250 ps, :257187 ps, 7 ns );
#    Time: 257187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:257187 ps, :257656 ps, 2500 ps );
#    Time: 257656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:256718 ps, :257656 ps, 7 ns );
#    Time: 257656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:257656 ps, :258125 ps, 2500 ps );
#    Time: 258125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:257187 ps, :258125 ps, 7 ns );
#    Time: 258125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:258125 ps, :258593 ps, 2500 ps );
#    Time: 258593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:257656 ps, :258593 ps, 7 ns );
#    Time: 258593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:258593 ps, :259062 ps, 2500 ps );
#    Time: 259062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:258125 ps, :259062 ps, 7 ns );
#    Time: 259062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:259062 ps, :259531 ps, 2500 ps );
#    Time: 259531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:258593 ps, :259531 ps, 7 ns );
#    Time: 259531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:259531 ps, :260 ns, 2500 ps );
#    Time: 260 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:259062 ps, :260 ns, 7 ns );
#    Time: 260 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:260 ns, :260468 ps, 2500 ps );
#    Time: 260468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:259531 ps, :260468 ps, 7 ns );
#    Time: 260468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:260468 ps, :260937 ps, 2500 ps );
#    Time: 260937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:260 ns, :260937 ps, 7 ns );
#    Time: 260937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:260937 ps, :261406 ps, 2500 ps );
#    Time: 261406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:260468 ps, :261406 ps, 7 ns );
#    Time: 261406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:261406 ps, :261875 ps, 2500 ps );
#    Time: 261875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:260937 ps, :261875 ps, 7 ns );
#    Time: 261875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:261875 ps, :262343 ps, 2500 ps );
#    Time: 262343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:261406 ps, :262343 ps, 7 ns );
#    Time: 262343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:262343 ps, :262812 ps, 2500 ps );
#    Time: 262812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:261875 ps, :262812 ps, 7 ns );
#    Time: 262812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:262812 ps, :263281 ps, 2500 ps );
#    Time: 263281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:262343 ps, :263281 ps, 7 ns );
#    Time: 263281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:263281 ps, :263750 ps, 2500 ps );
#    Time: 263750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:262812 ps, :263750 ps, 7 ns );
#    Time: 263750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:263750 ps, :264218 ps, 2500 ps );
#    Time: 264218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:263281 ps, :264218 ps, 7 ns );
#    Time: 264218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:264218 ps, :264687 ps, 2500 ps );
#    Time: 264687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:263750 ps, :264687 ps, 7 ns );
#    Time: 264687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:264687 ps, :265156 ps, 2500 ps );
#    Time: 265156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:264218 ps, :265156 ps, 7 ns );
#    Time: 265156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:265156 ps, :265625 ps, 2500 ps );
#    Time: 265625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:264687 ps, :265625 ps, 7 ns );
#    Time: 265625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:265625 ps, :266093 ps, 2500 ps );
#    Time: 266093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:265156 ps, :266093 ps, 7 ns );
#    Time: 266093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:266093 ps, :266562 ps, 2500 ps );
#    Time: 266562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:265625 ps, :266562 ps, 7 ns );
#    Time: 266562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:266562 ps, :267031 ps, 2500 ps );
#    Time: 267031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:266093 ps, :267031 ps, 7 ns );
#    Time: 267031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:267031 ps, :267500 ps, 2500 ps );
#    Time: 267500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:266562 ps, :267500 ps, 7 ns );
#    Time: 267500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:267500 ps, :267968 ps, 2500 ps );
#    Time: 267968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:267031 ps, :267968 ps, 7 ns );
#    Time: 267968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:267968 ps, :268437 ps, 2500 ps );
#    Time: 268437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:267500 ps, :268437 ps, 7 ns );
#    Time: 268437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:268437 ps, :268906 ps, 2500 ps );
#    Time: 268906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:267968 ps, :268906 ps, 7 ns );
#    Time: 268906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:268906 ps, :269375 ps, 2500 ps );
#    Time: 269375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:268437 ps, :269375 ps, 7 ns );
#    Time: 269375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:269375 ps, :269843 ps, 2500 ps );
#    Time: 269843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:268906 ps, :269843 ps, 7 ns );
#    Time: 269843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:269843 ps, :270312 ps, 2500 ps );
#    Time: 270312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:269375 ps, :270312 ps, 7 ns );
#    Time: 270312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:270312 ps, :270781 ps, 2500 ps );
#    Time: 270781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:269843 ps, :270781 ps, 7 ns );
#    Time: 270781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:270781 ps, :271250 ps, 2500 ps );
#    Time: 271250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:270312 ps, :271250 ps, 7 ns );
#    Time: 271250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:271250 ps, :271718 ps, 2500 ps );
#    Time: 271718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:270781 ps, :271718 ps, 7 ns );
#    Time: 271718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:271718 ps, :272187 ps, 2500 ps );
#    Time: 272187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:271250 ps, :272187 ps, 7 ns );
#    Time: 272187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:272187 ps, :272656 ps, 2500 ps );
#    Time: 272656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:271718 ps, :272656 ps, 7 ns );
#    Time: 272656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:272656 ps, :273125 ps, 2500 ps );
#    Time: 273125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:272187 ps, :273125 ps, 7 ns );
#    Time: 273125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:273125 ps, :273593 ps, 2500 ps );
#    Time: 273593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:272656 ps, :273593 ps, 7 ns );
#    Time: 273593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:273593 ps, :274062 ps, 2500 ps );
#    Time: 274062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:273125 ps, :274062 ps, 7 ns );
#    Time: 274062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:274062 ps, :274531 ps, 2500 ps );
#    Time: 274531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:273593 ps, :274531 ps, 7 ns );
#    Time: 274531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:274531 ps, :275 ns, 2500 ps );
#    Time: 275 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:274062 ps, :275 ns, 7 ns );
#    Time: 275 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:275 ns, :275468 ps, 2500 ps );
#    Time: 275468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:274531 ps, :275468 ps, 7 ns );
#    Time: 275468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:275468 ps, :275937 ps, 2500 ps );
#    Time: 275937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:275 ns, :275937 ps, 7 ns );
#    Time: 275937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:275937 ps, :276406 ps, 2500 ps );
#    Time: 276406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:275468 ps, :276406 ps, 7 ns );
#    Time: 276406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:276406 ps, :276875 ps, 2500 ps );
#    Time: 276875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:275937 ps, :276875 ps, 7 ns );
#    Time: 276875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:276875 ps, :277343 ps, 2500 ps );
#    Time: 277343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:276406 ps, :277343 ps, 7 ns );
#    Time: 277343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:277343 ps, :277812 ps, 2500 ps );
#    Time: 277812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:276875 ps, :277812 ps, 7 ns );
#    Time: 277812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:277812 ps, :278281 ps, 2500 ps );
#    Time: 278281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:277343 ps, :278281 ps, 7 ns );
#    Time: 278281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:278281 ps, :278750 ps, 2500 ps );
#    Time: 278750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:277812 ps, :278750 ps, 7 ns );
#    Time: 278750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:278750 ps, :279218 ps, 2500 ps );
#    Time: 279218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:278281 ps, :279218 ps, 7 ns );
#    Time: 279218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:279218 ps, :279687 ps, 2500 ps );
#    Time: 279687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:278750 ps, :279687 ps, 7 ns );
#    Time: 279687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:279687 ps, :280156 ps, 2500 ps );
#    Time: 280156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:279218 ps, :280156 ps, 7 ns );
#    Time: 280156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:280156 ps, :280625 ps, 2500 ps );
#    Time: 280625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:279687 ps, :280625 ps, 7 ns );
#    Time: 280625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:280625 ps, :281093 ps, 2500 ps );
#    Time: 281093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:280156 ps, :281093 ps, 7 ns );
#    Time: 281093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:281093 ps, :281562 ps, 2500 ps );
#    Time: 281562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:280625 ps, :281562 ps, 7 ns );
#    Time: 281562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:281562 ps, :282031 ps, 2500 ps );
#    Time: 282031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:281093 ps, :282031 ps, 7 ns );
#    Time: 282031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:282031 ps, :282500 ps, 2500 ps );
#    Time: 282500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:281562 ps, :282500 ps, 7 ns );
#    Time: 282500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:282500 ps, :282968 ps, 2500 ps );
#    Time: 282968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:282031 ps, :282968 ps, 7 ns );
#    Time: 282968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:282968 ps, :283437 ps, 2500 ps );
#    Time: 283437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:282500 ps, :283437 ps, 7 ns );
#    Time: 283437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:283437 ps, :283906 ps, 2500 ps );
#    Time: 283906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:282968 ps, :283906 ps, 7 ns );
#    Time: 283906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:283906 ps, :284375 ps, 2500 ps );
#    Time: 284375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:283437 ps, :284375 ps, 7 ns );
#    Time: 284375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:284375 ps, :284843 ps, 2500 ps );
#    Time: 284843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:283906 ps, :284843 ps, 7 ns );
#    Time: 284843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:284843 ps, :285312 ps, 2500 ps );
#    Time: 285312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:284375 ps, :285312 ps, 7 ns );
#    Time: 285312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:285312 ps, :285781 ps, 2500 ps );
#    Time: 285781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:284843 ps, :285781 ps, 7 ns );
#    Time: 285781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:285781 ps, :286250 ps, 2500 ps );
#    Time: 286250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:285312 ps, :286250 ps, 7 ns );
#    Time: 286250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:286250 ps, :286718 ps, 2500 ps );
#    Time: 286718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:285781 ps, :286718 ps, 7 ns );
#    Time: 286718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:286718 ps, :287187 ps, 2500 ps );
#    Time: 287187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:286250 ps, :287187 ps, 7 ns );
#    Time: 287187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:287187 ps, :287656 ps, 2500 ps );
#    Time: 287656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:286718 ps, :287656 ps, 7 ns );
#    Time: 287656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:287656 ps, :288125 ps, 2500 ps );
#    Time: 288125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:287187 ps, :288125 ps, 7 ns );
#    Time: 288125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:288125 ps, :288593 ps, 2500 ps );
#    Time: 288593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:287656 ps, :288593 ps, 7 ns );
#    Time: 288593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:288593 ps, :289062 ps, 2500 ps );
#    Time: 289062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:288125 ps, :289062 ps, 7 ns );
#    Time: 289062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:289062 ps, :289531 ps, 2500 ps );
#    Time: 289531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:288593 ps, :289531 ps, 7 ns );
#    Time: 289531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:289531 ps, :290 ns, 2500 ps );
#    Time: 290 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:289062 ps, :290 ns, 7 ns );
#    Time: 290 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:290 ns, :290468 ps, 2500 ps );
#    Time: 290468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:289531 ps, :290468 ps, 7 ns );
#    Time: 290468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:290468 ps, :290937 ps, 2500 ps );
#    Time: 290937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:290 ns, :290937 ps, 7 ns );
#    Time: 290937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:290937 ps, :291406 ps, 2500 ps );
#    Time: 291406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:290468 ps, :291406 ps, 7 ns );
#    Time: 291406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:291406 ps, :291875 ps, 2500 ps );
#    Time: 291875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:290937 ps, :291875 ps, 7 ns );
#    Time: 291875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:291875 ps, :292343 ps, 2500 ps );
#    Time: 292343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:291406 ps, :292343 ps, 7 ns );
#    Time: 292343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:292343 ps, :292812 ps, 2500 ps );
#    Time: 292812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:291875 ps, :292812 ps, 7 ns );
#    Time: 292812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:292812 ps, :293281 ps, 2500 ps );
#    Time: 293281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:292343 ps, :293281 ps, 7 ns );
#    Time: 293281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:293281 ps, :293750 ps, 2500 ps );
#    Time: 293750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:292812 ps, :293750 ps, 7 ns );
#    Time: 293750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:293750 ps, :294218 ps, 2500 ps );
#    Time: 294218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:293281 ps, :294218 ps, 7 ns );
#    Time: 294218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:294218 ps, :294687 ps, 2500 ps );
#    Time: 294687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:293750 ps, :294687 ps, 7 ns );
#    Time: 294687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:294687 ps, :295156 ps, 2500 ps );
#    Time: 295156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:294218 ps, :295156 ps, 7 ns );
#    Time: 295156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:295156 ps, :295625 ps, 2500 ps );
#    Time: 295625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:294687 ps, :295625 ps, 7 ns );
#    Time: 295625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:295625 ps, :296093 ps, 2500 ps );
#    Time: 296093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:295156 ps, :296093 ps, 7 ns );
#    Time: 296093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:296093 ps, :296562 ps, 2500 ps );
#    Time: 296562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:295625 ps, :296562 ps, 7 ns );
#    Time: 296562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:296562 ps, :297031 ps, 2500 ps );
#    Time: 297031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:296093 ps, :297031 ps, 7 ns );
#    Time: 297031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:297031 ps, :297500 ps, 2500 ps );
#    Time: 297500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:296562 ps, :297500 ps, 7 ns );
#    Time: 297500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:297500 ps, :297968 ps, 2500 ps );
#    Time: 297968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:297031 ps, :297968 ps, 7 ns );
#    Time: 297968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:297968 ps, :298437 ps, 2500 ps );
#    Time: 298437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:297500 ps, :298437 ps, 7 ns );
#    Time: 298437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:298437 ps, :298906 ps, 2500 ps );
#    Time: 298906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:297968 ps, :298906 ps, 7 ns );
#    Time: 298906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:298906 ps, :299375 ps, 2500 ps );
#    Time: 299375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:298437 ps, :299375 ps, 7 ns );
#    Time: 299375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:299375 ps, :299843 ps, 2500 ps );
#    Time: 299843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:298906 ps, :299843 ps, 7 ns );
#    Time: 299843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:299843 ps, :300312 ps, 2500 ps );
#    Time: 300312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:299375 ps, :300312 ps, 7 ns );
#    Time: 300312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:300312 ps, :300781 ps, 2500 ps );
#    Time: 300781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:299843 ps, :300781 ps, 7 ns );
#    Time: 300781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:300781 ps, :301250 ps, 2500 ps );
#    Time: 301250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:300312 ps, :301250 ps, 7 ns );
#    Time: 301250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:301250 ps, :301718 ps, 2500 ps );
#    Time: 301718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:300781 ps, :301718 ps, 7 ns );
#    Time: 301718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:301718 ps, :302187 ps, 2500 ps );
#    Time: 302187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:301250 ps, :302187 ps, 7 ns );
#    Time: 302187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:302187 ps, :302656 ps, 2500 ps );
#    Time: 302656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:301718 ps, :302656 ps, 7 ns );
#    Time: 302656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:302656 ps, :303125 ps, 2500 ps );
#    Time: 303125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:302187 ps, :303125 ps, 7 ns );
#    Time: 303125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:303125 ps, :303593 ps, 2500 ps );
#    Time: 303593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:302656 ps, :303593 ps, 7 ns );
#    Time: 303593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:303593 ps, :304062 ps, 2500 ps );
#    Time: 304062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:303125 ps, :304062 ps, 7 ns );
#    Time: 304062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:304062 ps, :304531 ps, 2500 ps );
#    Time: 304531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:303593 ps, :304531 ps, 7 ns );
#    Time: 304531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:304531 ps, :305 ns, 2500 ps );
#    Time: 305 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:304062 ps, :305 ns, 7 ns );
#    Time: 305 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:305 ns, :305468 ps, 2500 ps );
#    Time: 305468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:304531 ps, :305468 ps, 7 ns );
#    Time: 305468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:305468 ps, :305937 ps, 2500 ps );
#    Time: 305937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:305 ns, :305937 ps, 7 ns );
#    Time: 305937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:305937 ps, :306406 ps, 2500 ps );
#    Time: 306406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:305468 ps, :306406 ps, 7 ns );
#    Time: 306406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:306406 ps, :306875 ps, 2500 ps );
#    Time: 306875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:305937 ps, :306875 ps, 7 ns );
#    Time: 306875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:306875 ps, :307343 ps, 2500 ps );
#    Time: 307343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:306406 ps, :307343 ps, 7 ns );
#    Time: 307343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:307343 ps, :307812 ps, 2500 ps );
#    Time: 307812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:306875 ps, :307812 ps, 7 ns );
#    Time: 307812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:307812 ps, :308281 ps, 2500 ps );
#    Time: 308281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:307343 ps, :308281 ps, 7 ns );
#    Time: 308281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:308281 ps, :308750 ps, 2500 ps );
#    Time: 308750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:307812 ps, :308750 ps, 7 ns );
#    Time: 308750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:308750 ps, :309218 ps, 2500 ps );
#    Time: 309218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:308281 ps, :309218 ps, 7 ns );
#    Time: 309218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:309218 ps, :309687 ps, 2500 ps );
#    Time: 309687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:308750 ps, :309687 ps, 7 ns );
#    Time: 309687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:309687 ps, :310156 ps, 2500 ps );
#    Time: 310156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:309218 ps, :310156 ps, 7 ns );
#    Time: 310156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:310156 ps, :310625 ps, 2500 ps );
#    Time: 310625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:309687 ps, :310625 ps, 7 ns );
#    Time: 310625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:310625 ps, :311093 ps, 2500 ps );
#    Time: 311093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:310156 ps, :311093 ps, 7 ns );
#    Time: 311093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:311093 ps, :311562 ps, 2500 ps );
#    Time: 311562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:310625 ps, :311562 ps, 7 ns );
#    Time: 311562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:311562 ps, :312031 ps, 2500 ps );
#    Time: 312031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:311093 ps, :312031 ps, 7 ns );
#    Time: 312031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:312031 ps, :312500 ps, 2500 ps );
#    Time: 312500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:311562 ps, :312500 ps, 7 ns );
#    Time: 312500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:312500 ps, :312968 ps, 2500 ps );
#    Time: 312968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:312031 ps, :312968 ps, 7 ns );
#    Time: 312968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:312968 ps, :313437 ps, 2500 ps );
#    Time: 313437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:312500 ps, :313437 ps, 7 ns );
#    Time: 313437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:313437 ps, :313906 ps, 2500 ps );
#    Time: 313906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:312968 ps, :313906 ps, 7 ns );
#    Time: 313906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:313906 ps, :314375 ps, 2500 ps );
#    Time: 314375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:313437 ps, :314375 ps, 7 ns );
#    Time: 314375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:314375 ps, :314843 ps, 2500 ps );
#    Time: 314843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:313906 ps, :314843 ps, 7 ns );
#    Time: 314843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:314843 ps, :315312 ps, 2500 ps );
#    Time: 315312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:314375 ps, :315312 ps, 7 ns );
#    Time: 315312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:315312 ps, :315781 ps, 2500 ps );
#    Time: 315781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:314843 ps, :315781 ps, 7 ns );
#    Time: 315781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:315781 ps, :316250 ps, 2500 ps );
#    Time: 316250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:315312 ps, :316250 ps, 7 ns );
#    Time: 316250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:316250 ps, :316718 ps, 2500 ps );
#    Time: 316718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:315781 ps, :316718 ps, 7 ns );
#    Time: 316718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:316718 ps, :317187 ps, 2500 ps );
#    Time: 317187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:316250 ps, :317187 ps, 7 ns );
#    Time: 317187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:317187 ps, :317656 ps, 2500 ps );
#    Time: 317656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:316718 ps, :317656 ps, 7 ns );
#    Time: 317656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:317656 ps, :318125 ps, 2500 ps );
#    Time: 318125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:317187 ps, :318125 ps, 7 ns );
#    Time: 318125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:318125 ps, :318593 ps, 2500 ps );
#    Time: 318593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:317656 ps, :318593 ps, 7 ns );
#    Time: 318593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:318593 ps, :319062 ps, 2500 ps );
#    Time: 319062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:318125 ps, :319062 ps, 7 ns );
#    Time: 319062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:319062 ps, :319531 ps, 2500 ps );
#    Time: 319531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:318593 ps, :319531 ps, 7 ns );
#    Time: 319531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:319531 ps, :320 ns, 2500 ps );
#    Time: 320 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:319062 ps, :320 ns, 7 ns );
#    Time: 320 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:320 ns, :320468 ps, 2500 ps );
#    Time: 320468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:319531 ps, :320468 ps, 7 ns );
#    Time: 320468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:320468 ps, :320937 ps, 2500 ps );
#    Time: 320937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:320 ns, :320937 ps, 7 ns );
#    Time: 320937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:320937 ps, :321406 ps, 2500 ps );
#    Time: 321406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:320468 ps, :321406 ps, 7 ns );
#    Time: 321406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:321406 ps, :321875 ps, 2500 ps );
#    Time: 321875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:320937 ps, :321875 ps, 7 ns );
#    Time: 321875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:321875 ps, :322343 ps, 2500 ps );
#    Time: 322343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:321406 ps, :322343 ps, 7 ns );
#    Time: 322343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:322343 ps, :322812 ps, 2500 ps );
#    Time: 322812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:321875 ps, :322812 ps, 7 ns );
#    Time: 322812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:322812 ps, :323281 ps, 2500 ps );
#    Time: 323281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:322343 ps, :323281 ps, 7 ns );
#    Time: 323281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:323281 ps, :323750 ps, 2500 ps );
#    Time: 323750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:322812 ps, :323750 ps, 7 ns );
#    Time: 323750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:323750 ps, :324218 ps, 2500 ps );
#    Time: 324218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:323281 ps, :324218 ps, 7 ns );
#    Time: 324218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:324218 ps, :324687 ps, 2500 ps );
#    Time: 324687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:323750 ps, :324687 ps, 7 ns );
#    Time: 324687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:324687 ps, :325156 ps, 2500 ps );
#    Time: 325156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:324218 ps, :325156 ps, 7 ns );
#    Time: 325156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:325156 ps, :325625 ps, 2500 ps );
#    Time: 325625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:324687 ps, :325625 ps, 7 ns );
#    Time: 325625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:325625 ps, :326093 ps, 2500 ps );
#    Time: 326093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:325156 ps, :326093 ps, 7 ns );
#    Time: 326093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:326093 ps, :326562 ps, 2500 ps );
#    Time: 326562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:325625 ps, :326562 ps, 7 ns );
#    Time: 326562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:326562 ps, :327031 ps, 2500 ps );
#    Time: 327031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:326093 ps, :327031 ps, 7 ns );
#    Time: 327031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:327031 ps, :327500 ps, 2500 ps );
#    Time: 327500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:326562 ps, :327500 ps, 7 ns );
#    Time: 327500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:327500 ps, :327968 ps, 2500 ps );
#    Time: 327968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:327031 ps, :327968 ps, 7 ns );
#    Time: 327968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:327968 ps, :328437 ps, 2500 ps );
#    Time: 328437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:327500 ps, :328437 ps, 7 ns );
#    Time: 328437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:328437 ps, :328906 ps, 2500 ps );
#    Time: 328906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:327968 ps, :328906 ps, 7 ns );
#    Time: 328906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:328906 ps, :329375 ps, 2500 ps );
#    Time: 329375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:328437 ps, :329375 ps, 7 ns );
#    Time: 329375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:329375 ps, :329843 ps, 2500 ps );
#    Time: 329843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:328906 ps, :329843 ps, 7 ns );
#    Time: 329843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:329843 ps, :330312 ps, 2500 ps );
#    Time: 330312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:329375 ps, :330312 ps, 7 ns );
#    Time: 330312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:330312 ps, :330781 ps, 2500 ps );
#    Time: 330781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:329843 ps, :330781 ps, 7 ns );
#    Time: 330781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:330781 ps, :331250 ps, 2500 ps );
#    Time: 331250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:330312 ps, :331250 ps, 7 ns );
#    Time: 331250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:331250 ps, :331718 ps, 2500 ps );
#    Time: 331718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:330781 ps, :331718 ps, 7 ns );
#    Time: 331718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:331718 ps, :332187 ps, 2500 ps );
#    Time: 332187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:331250 ps, :332187 ps, 7 ns );
#    Time: 332187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:332187 ps, :332656 ps, 2500 ps );
#    Time: 332656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:331718 ps, :332656 ps, 7 ns );
#    Time: 332656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:332656 ps, :333125 ps, 2500 ps );
#    Time: 333125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:332187 ps, :333125 ps, 7 ns );
#    Time: 333125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:333125 ps, :333593 ps, 2500 ps );
#    Time: 333593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:332656 ps, :333593 ps, 7 ns );
#    Time: 333593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:333593 ps, :334062 ps, 2500 ps );
#    Time: 334062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:333125 ps, :334062 ps, 7 ns );
#    Time: 334062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:334062 ps, :334531 ps, 2500 ps );
#    Time: 334531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:333593 ps, :334531 ps, 7 ns );
#    Time: 334531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:334531 ps, :335 ns, 2500 ps );
#    Time: 335 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:334062 ps, :335 ns, 7 ns );
#    Time: 335 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:335 ns, :335468 ps, 2500 ps );
#    Time: 335468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:334531 ps, :335468 ps, 7 ns );
#    Time: 335468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:335468 ps, :335937 ps, 2500 ps );
#    Time: 335937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:335 ns, :335937 ps, 7 ns );
#    Time: 335937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:335937 ps, :336406 ps, 2500 ps );
#    Time: 336406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:335468 ps, :336406 ps, 7 ns );
#    Time: 336406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:336406 ps, :336875 ps, 2500 ps );
#    Time: 336875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:335937 ps, :336875 ps, 7 ns );
#    Time: 336875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:336875 ps, :337343 ps, 2500 ps );
#    Time: 337343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:336406 ps, :337343 ps, 7 ns );
#    Time: 337343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:337343 ps, :337812 ps, 2500 ps );
#    Time: 337812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:336875 ps, :337812 ps, 7 ns );
#    Time: 337812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:337812 ps, :338281 ps, 2500 ps );
#    Time: 338281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:337343 ps, :338281 ps, 7 ns );
#    Time: 338281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:338281 ps, :338750 ps, 2500 ps );
#    Time: 338750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:337812 ps, :338750 ps, 7 ns );
#    Time: 338750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:338750 ps, :339218 ps, 2500 ps );
#    Time: 339218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:338281 ps, :339218 ps, 7 ns );
#    Time: 339218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:339218 ps, :339687 ps, 2500 ps );
#    Time: 339687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:338750 ps, :339687 ps, 7 ns );
#    Time: 339687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:339687 ps, :340156 ps, 2500 ps );
#    Time: 340156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:339218 ps, :340156 ps, 7 ns );
#    Time: 340156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:340156 ps, :340625 ps, 2500 ps );
#    Time: 340625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:339687 ps, :340625 ps, 7 ns );
#    Time: 340625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:340625 ps, :341093 ps, 2500 ps );
#    Time: 341093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:340156 ps, :341093 ps, 7 ns );
#    Time: 341093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:341093 ps, :341562 ps, 2500 ps );
#    Time: 341562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:340625 ps, :341562 ps, 7 ns );
#    Time: 341562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:341562 ps, :342031 ps, 2500 ps );
#    Time: 342031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:341093 ps, :342031 ps, 7 ns );
#    Time: 342031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:342031 ps, :342500 ps, 2500 ps );
#    Time: 342500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:341562 ps, :342500 ps, 7 ns );
#    Time: 342500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:342500 ps, :342968 ps, 2500 ps );
#    Time: 342968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:342031 ps, :342968 ps, 7 ns );
#    Time: 342968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:342968 ps, :343437 ps, 2500 ps );
#    Time: 343437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:342500 ps, :343437 ps, 7 ns );
#    Time: 343437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:343437 ps, :343906 ps, 2500 ps );
#    Time: 343906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:342968 ps, :343906 ps, 7 ns );
#    Time: 343906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:343906 ps, :344375 ps, 2500 ps );
#    Time: 344375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:343437 ps, :344375 ps, 7 ns );
#    Time: 344375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:344375 ps, :344843 ps, 2500 ps );
#    Time: 344843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:343906 ps, :344843 ps, 7 ns );
#    Time: 344843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:344843 ps, :345312 ps, 2500 ps );
#    Time: 345312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:344375 ps, :345312 ps, 7 ns );
#    Time: 345312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:345312 ps, :345781 ps, 2500 ps );
#    Time: 345781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:344843 ps, :345781 ps, 7 ns );
#    Time: 345781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:345781 ps, :346250 ps, 2500 ps );
#    Time: 346250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:345312 ps, :346250 ps, 7 ns );
#    Time: 346250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:346250 ps, :346718 ps, 2500 ps );
#    Time: 346718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:345781 ps, :346718 ps, 7 ns );
#    Time: 346718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:346718 ps, :347187 ps, 2500 ps );
#    Time: 347187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:346250 ps, :347187 ps, 7 ns );
#    Time: 347187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:347187 ps, :347656 ps, 2500 ps );
#    Time: 347656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:346718 ps, :347656 ps, 7 ns );
#    Time: 347656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:347656 ps, :348125 ps, 2500 ps );
#    Time: 348125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:347187 ps, :348125 ps, 7 ns );
#    Time: 348125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:348125 ps, :348593 ps, 2500 ps );
#    Time: 348593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:347656 ps, :348593 ps, 7 ns );
#    Time: 348593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:348593 ps, :349062 ps, 2500 ps );
#    Time: 349062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:348125 ps, :349062 ps, 7 ns );
#    Time: 349062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:349062 ps, :349531 ps, 2500 ps );
#    Time: 349531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:348593 ps, :349531 ps, 7 ns );
#    Time: 349531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:349531 ps, :350 ns, 2500 ps );
#    Time: 350 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:349062 ps, :350 ns, 7 ns );
#    Time: 350 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:350 ns, :350468 ps, 2500 ps );
#    Time: 350468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:349531 ps, :350468 ps, 7 ns );
#    Time: 350468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:350468 ps, :350937 ps, 2500 ps );
#    Time: 350937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:350 ns, :350937 ps, 7 ns );
#    Time: 350937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:350937 ps, :351406 ps, 2500 ps );
#    Time: 351406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:350468 ps, :351406 ps, 7 ns );
#    Time: 351406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:351406 ps, :351875 ps, 2500 ps );
#    Time: 351875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:350937 ps, :351875 ps, 7 ns );
#    Time: 351875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:351875 ps, :352343 ps, 2500 ps );
#    Time: 352343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:351406 ps, :352343 ps, 7 ns );
#    Time: 352343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:352343 ps, :352812 ps, 2500 ps );
#    Time: 352812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:351875 ps, :352812 ps, 7 ns );
#    Time: 352812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:352812 ps, :353281 ps, 2500 ps );
#    Time: 353281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:352343 ps, :353281 ps, 7 ns );
#    Time: 353281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:353281 ps, :353750 ps, 2500 ps );
#    Time: 353750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:352812 ps, :353750 ps, 7 ns );
#    Time: 353750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:353750 ps, :354218 ps, 2500 ps );
#    Time: 354218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:353281 ps, :354218 ps, 7 ns );
#    Time: 354218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:354218 ps, :354687 ps, 2500 ps );
#    Time: 354687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:353750 ps, :354687 ps, 7 ns );
#    Time: 354687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:354687 ps, :355156 ps, 2500 ps );
#    Time: 355156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:354218 ps, :355156 ps, 7 ns );
#    Time: 355156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:355156 ps, :355625 ps, 2500 ps );
#    Time: 355625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:354687 ps, :355625 ps, 7 ns );
#    Time: 355625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:355625 ps, :356093 ps, 2500 ps );
#    Time: 356093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:355156 ps, :356093 ps, 7 ns );
#    Time: 356093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:356093 ps, :356562 ps, 2500 ps );
#    Time: 356562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:355625 ps, :356562 ps, 7 ns );
#    Time: 356562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:356562 ps, :357031 ps, 2500 ps );
#    Time: 357031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:356093 ps, :357031 ps, 7 ns );
#    Time: 357031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:357031 ps, :357500 ps, 2500 ps );
#    Time: 357500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:356562 ps, :357500 ps, 7 ns );
#    Time: 357500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:357500 ps, :357968 ps, 2500 ps );
#    Time: 357968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:357031 ps, :357968 ps, 7 ns );
#    Time: 357968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:357968 ps, :358437 ps, 2500 ps );
#    Time: 358437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:357500 ps, :358437 ps, 7 ns );
#    Time: 358437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:358437 ps, :358906 ps, 2500 ps );
#    Time: 358906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:357968 ps, :358906 ps, 7 ns );
#    Time: 358906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:358906 ps, :359375 ps, 2500 ps );
#    Time: 359375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:358437 ps, :359375 ps, 7 ns );
#    Time: 359375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:359375 ps, :359843 ps, 2500 ps );
#    Time: 359843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:358906 ps, :359843 ps, 7 ns );
#    Time: 359843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:359843 ps, :360312 ps, 2500 ps );
#    Time: 360312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:359375 ps, :360312 ps, 7 ns );
#    Time: 360312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:360312 ps, :360781 ps, 2500 ps );
#    Time: 360781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:359843 ps, :360781 ps, 7 ns );
#    Time: 360781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:360781 ps, :361250 ps, 2500 ps );
#    Time: 361250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:360312 ps, :361250 ps, 7 ns );
#    Time: 361250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:361250 ps, :361718 ps, 2500 ps );
#    Time: 361718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:360781 ps, :361718 ps, 7 ns );
#    Time: 361718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:361718 ps, :362187 ps, 2500 ps );
#    Time: 362187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:361250 ps, :362187 ps, 7 ns );
#    Time: 362187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:362187 ps, :362656 ps, 2500 ps );
#    Time: 362656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:361718 ps, :362656 ps, 7 ns );
#    Time: 362656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:362656 ps, :363125 ps, 2500 ps );
#    Time: 363125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:362187 ps, :363125 ps, 7 ns );
#    Time: 363125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:363125 ps, :363593 ps, 2500 ps );
#    Time: 363593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:362656 ps, :363593 ps, 7 ns );
#    Time: 363593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:363593 ps, :364062 ps, 2500 ps );
#    Time: 364062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:363125 ps, :364062 ps, 7 ns );
#    Time: 364062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:364062 ps, :364531 ps, 2500 ps );
#    Time: 364531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:363593 ps, :364531 ps, 7 ns );
#    Time: 364531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:364531 ps, :365 ns, 2500 ps );
#    Time: 365 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:364062 ps, :365 ns, 7 ns );
#    Time: 365 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:365 ns, :365468 ps, 2500 ps );
#    Time: 365468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:364531 ps, :365468 ps, 7 ns );
#    Time: 365468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:365468 ps, :365937 ps, 2500 ps );
#    Time: 365937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:365 ns, :365937 ps, 7 ns );
#    Time: 365937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:365937 ps, :366406 ps, 2500 ps );
#    Time: 366406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:365468 ps, :366406 ps, 7 ns );
#    Time: 366406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:366406 ps, :366875 ps, 2500 ps );
#    Time: 366875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:365937 ps, :366875 ps, 7 ns );
#    Time: 366875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:366875 ps, :367343 ps, 2500 ps );
#    Time: 367343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:366406 ps, :367343 ps, 7 ns );
#    Time: 367343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:367343 ps, :367812 ps, 2500 ps );
#    Time: 367812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:366875 ps, :367812 ps, 7 ns );
#    Time: 367812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:367812 ps, :368281 ps, 2500 ps );
#    Time: 368281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:367343 ps, :368281 ps, 7 ns );
#    Time: 368281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:368281 ps, :368750 ps, 2500 ps );
#    Time: 368750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:367812 ps, :368750 ps, 7 ns );
#    Time: 368750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:368750 ps, :369218 ps, 2500 ps );
#    Time: 369218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:368281 ps, :369218 ps, 7 ns );
#    Time: 369218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:369218 ps, :369687 ps, 2500 ps );
#    Time: 369687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:368750 ps, :369687 ps, 7 ns );
#    Time: 369687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:369687 ps, :370156 ps, 2500 ps );
#    Time: 370156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:369218 ps, :370156 ps, 7 ns );
#    Time: 370156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:370156 ps, :370625 ps, 2500 ps );
#    Time: 370625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:369687 ps, :370625 ps, 7 ns );
#    Time: 370625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:370625 ps, :371093 ps, 2500 ps );
#    Time: 371093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:370156 ps, :371093 ps, 7 ns );
#    Time: 371093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:371093 ps, :371562 ps, 2500 ps );
#    Time: 371562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:370625 ps, :371562 ps, 7 ns );
#    Time: 371562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:371562 ps, :372031 ps, 2500 ps );
#    Time: 372031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:371093 ps, :372031 ps, 7 ns );
#    Time: 372031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:372031 ps, :372500 ps, 2500 ps );
#    Time: 372500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:371562 ps, :372500 ps, 7 ns );
#    Time: 372500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:372500 ps, :372968 ps, 2500 ps );
#    Time: 372968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:372031 ps, :372968 ps, 7 ns );
#    Time: 372968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:372968 ps, :373437 ps, 2500 ps );
#    Time: 373437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:372500 ps, :373437 ps, 7 ns );
#    Time: 373437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:373437 ps, :373906 ps, 2500 ps );
#    Time: 373906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:372968 ps, :373906 ps, 7 ns );
#    Time: 373906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:373906 ps, :374375 ps, 2500 ps );
#    Time: 374375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:373437 ps, :374375 ps, 7 ns );
#    Time: 374375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:374375 ps, :374843 ps, 2500 ps );
#    Time: 374843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:373906 ps, :374843 ps, 7 ns );
#    Time: 374843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:374843 ps, :375312 ps, 2500 ps );
#    Time: 375312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:374375 ps, :375312 ps, 7 ns );
#    Time: 375312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:375312 ps, :375781 ps, 2500 ps );
#    Time: 375781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:374843 ps, :375781 ps, 7 ns );
#    Time: 375781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:375781 ps, :376250 ps, 2500 ps );
#    Time: 376250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:375312 ps, :376250 ps, 7 ns );
#    Time: 376250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:376250 ps, :376718 ps, 2500 ps );
#    Time: 376718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:375781 ps, :376718 ps, 7 ns );
#    Time: 376718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:376718 ps, :377187 ps, 2500 ps );
#    Time: 377187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:376250 ps, :377187 ps, 7 ns );
#    Time: 377187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:377187 ps, :377656 ps, 2500 ps );
#    Time: 377656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:376718 ps, :377656 ps, 7 ns );
#    Time: 377656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:377656 ps, :378125 ps, 2500 ps );
#    Time: 378125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:377187 ps, :378125 ps, 7 ns );
#    Time: 378125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:378125 ps, :378593 ps, 2500 ps );
#    Time: 378593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:377656 ps, :378593 ps, 7 ns );
#    Time: 378593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:378593 ps, :379062 ps, 2500 ps );
#    Time: 379062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:378125 ps, :379062 ps, 7 ns );
#    Time: 379062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:379062 ps, :379531 ps, 2500 ps );
#    Time: 379531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:378593 ps, :379531 ps, 7 ns );
#    Time: 379531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:379531 ps, :380 ns, 2500 ps );
#    Time: 380 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:379062 ps, :380 ns, 7 ns );
#    Time: 380 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:380 ns, :380468 ps, 2500 ps );
#    Time: 380468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:379531 ps, :380468 ps, 7 ns );
#    Time: 380468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:380468 ps, :380937 ps, 2500 ps );
#    Time: 380937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:380 ns, :380937 ps, 7 ns );
#    Time: 380937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:380937 ps, :381406 ps, 2500 ps );
#    Time: 381406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:380468 ps, :381406 ps, 7 ns );
#    Time: 381406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:381406 ps, :381875 ps, 2500 ps );
#    Time: 381875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:380937 ps, :381875 ps, 7 ns );
#    Time: 381875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:381875 ps, :382343 ps, 2500 ps );
#    Time: 382343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:381406 ps, :382343 ps, 7 ns );
#    Time: 382343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:382343 ps, :382812 ps, 2500 ps );
#    Time: 382812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:381875 ps, :382812 ps, 7 ns );
#    Time: 382812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:382812 ps, :383281 ps, 2500 ps );
#    Time: 383281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:382343 ps, :383281 ps, 7 ns );
#    Time: 383281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:383281 ps, :383750 ps, 2500 ps );
#    Time: 383750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:382812 ps, :383750 ps, 7 ns );
#    Time: 383750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:383750 ps, :384218 ps, 2500 ps );
#    Time: 384218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:383281 ps, :384218 ps, 7 ns );
#    Time: 384218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:384218 ps, :384687 ps, 2500 ps );
#    Time: 384687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:383750 ps, :384687 ps, 7 ns );
#    Time: 384687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:384687 ps, :385156 ps, 2500 ps );
#    Time: 385156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:384218 ps, :385156 ps, 7 ns );
#    Time: 385156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:385156 ps, :385625 ps, 2500 ps );
#    Time: 385625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:384687 ps, :385625 ps, 7 ns );
#    Time: 385625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:385625 ps, :386093 ps, 2500 ps );
#    Time: 386093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:385156 ps, :386093 ps, 7 ns );
#    Time: 386093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:386093 ps, :386562 ps, 2500 ps );
#    Time: 386562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:385625 ps, :386562 ps, 7 ns );
#    Time: 386562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:386562 ps, :387031 ps, 2500 ps );
#    Time: 387031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:386093 ps, :387031 ps, 7 ns );
#    Time: 387031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:387031 ps, :387500 ps, 2500 ps );
#    Time: 387500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:386562 ps, :387500 ps, 7 ns );
#    Time: 387500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:387500 ps, :387968 ps, 2500 ps );
#    Time: 387968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:387031 ps, :387968 ps, 7 ns );
#    Time: 387968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:387968 ps, :388437 ps, 2500 ps );
#    Time: 388437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:387500 ps, :388437 ps, 7 ns );
#    Time: 388437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:388437 ps, :388906 ps, 2500 ps );
#    Time: 388906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:387968 ps, :388906 ps, 7 ns );
#    Time: 388906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:388906 ps, :389375 ps, 2500 ps );
#    Time: 389375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:388437 ps, :389375 ps, 7 ns );
#    Time: 389375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:389375 ps, :389843 ps, 2500 ps );
#    Time: 389843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:388906 ps, :389843 ps, 7 ns );
#    Time: 389843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:389843 ps, :390312 ps, 2500 ps );
#    Time: 390312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:389375 ps, :390312 ps, 7 ns );
#    Time: 390312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:390312 ps, :390781 ps, 2500 ps );
#    Time: 390781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:389843 ps, :390781 ps, 7 ns );
#    Time: 390781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:390781 ps, :391250 ps, 2500 ps );
#    Time: 391250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:390312 ps, :391250 ps, 7 ns );
#    Time: 391250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:391250 ps, :391718 ps, 2500 ps );
#    Time: 391718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:390781 ps, :391718 ps, 7 ns );
#    Time: 391718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:391718 ps, :392187 ps, 2500 ps );
#    Time: 392187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:391250 ps, :392187 ps, 7 ns );
#    Time: 392187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:392187 ps, :392656 ps, 2500 ps );
#    Time: 392656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:391718 ps, :392656 ps, 7 ns );
#    Time: 392656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:392656 ps, :393125 ps, 2500 ps );
#    Time: 393125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:392187 ps, :393125 ps, 7 ns );
#    Time: 393125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:393125 ps, :393593 ps, 2500 ps );
#    Time: 393593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:392656 ps, :393593 ps, 7 ns );
#    Time: 393593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:393593 ps, :394062 ps, 2500 ps );
#    Time: 394062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:393125 ps, :394062 ps, 7 ns );
#    Time: 394062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:394062 ps, :394531 ps, 2500 ps );
#    Time: 394531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:393593 ps, :394531 ps, 7 ns );
#    Time: 394531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:394531 ps, :395 ns, 2500 ps );
#    Time: 395 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:394062 ps, :395 ns, 7 ns );
#    Time: 395 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:395 ns, :395468 ps, 2500 ps );
#    Time: 395468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:394531 ps, :395468 ps, 7 ns );
#    Time: 395468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:395468 ps, :395937 ps, 2500 ps );
#    Time: 395937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:395 ns, :395937 ps, 7 ns );
#    Time: 395937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:395937 ps, :396406 ps, 2500 ps );
#    Time: 396406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:395468 ps, :396406 ps, 7 ns );
#    Time: 396406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:396406 ps, :396875 ps, 2500 ps );
#    Time: 396875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:395937 ps, :396875 ps, 7 ns );
#    Time: 396875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:396875 ps, :397343 ps, 2500 ps );
#    Time: 397343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:396406 ps, :397343 ps, 7 ns );
#    Time: 397343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:397343 ps, :397812 ps, 2500 ps );
#    Time: 397812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:396875 ps, :397812 ps, 7 ns );
#    Time: 397812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:397812 ps, :398281 ps, 2500 ps );
#    Time: 398281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:397343 ps, :398281 ps, 7 ns );
#    Time: 398281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:398281 ps, :398750 ps, 2500 ps );
#    Time: 398750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:397812 ps, :398750 ps, 7 ns );
#    Time: 398750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:398750 ps, :399218 ps, 2500 ps );
#    Time: 399218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:398281 ps, :399218 ps, 7 ns );
#    Time: 399218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:399218 ps, :399687 ps, 2500 ps );
#    Time: 399687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:398750 ps, :399687 ps, 7 ns );
#    Time: 399687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:399687 ps, :400156 ps, 2500 ps );
#    Time: 400156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:399218 ps, :400156 ps, 7 ns );
#    Time: 400156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:400156 ps, :400625 ps, 2500 ps );
#    Time: 400625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:399687 ps, :400625 ps, 7 ns );
#    Time: 400625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:400625 ps, :401093 ps, 2500 ps );
#    Time: 401093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:400156 ps, :401093 ps, 7 ns );
#    Time: 401093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:401093 ps, :401562 ps, 2500 ps );
#    Time: 401562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:400625 ps, :401562 ps, 7 ns );
#    Time: 401562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:401562 ps, :402031 ps, 2500 ps );
#    Time: 402031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:401093 ps, :402031 ps, 7 ns );
#    Time: 402031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:402031 ps, :402500 ps, 2500 ps );
#    Time: 402500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:401562 ps, :402500 ps, 7 ns );
#    Time: 402500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:402500 ps, :402968 ps, 2500 ps );
#    Time: 402968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:402031 ps, :402968 ps, 7 ns );
#    Time: 402968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:402968 ps, :403437 ps, 2500 ps );
#    Time: 403437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:402500 ps, :403437 ps, 7 ns );
#    Time: 403437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:403437 ps, :403906 ps, 2500 ps );
#    Time: 403906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:402968 ps, :403906 ps, 7 ns );
#    Time: 403906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:403906 ps, :404375 ps, 2500 ps );
#    Time: 404375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:403437 ps, :404375 ps, 7 ns );
#    Time: 404375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:404375 ps, :404843 ps, 2500 ps );
#    Time: 404843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:403906 ps, :404843 ps, 7 ns );
#    Time: 404843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:404843 ps, :405312 ps, 2500 ps );
#    Time: 405312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:404375 ps, :405312 ps, 7 ns );
#    Time: 405312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:405312 ps, :405781 ps, 2500 ps );
#    Time: 405781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:404843 ps, :405781 ps, 7 ns );
#    Time: 405781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:405781 ps, :406250 ps, 2500 ps );
#    Time: 406250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:405312 ps, :406250 ps, 7 ns );
#    Time: 406250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:406250 ps, :406718 ps, 2500 ps );
#    Time: 406718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:405781 ps, :406718 ps, 7 ns );
#    Time: 406718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:406718 ps, :407187 ps, 2500 ps );
#    Time: 407187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:406250 ps, :407187 ps, 7 ns );
#    Time: 407187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:407187 ps, :407656 ps, 2500 ps );
#    Time: 407656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:406718 ps, :407656 ps, 7 ns );
#    Time: 407656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:407656 ps, :408125 ps, 2500 ps );
#    Time: 408125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:407187 ps, :408125 ps, 7 ns );
#    Time: 408125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:408125 ps, :408593 ps, 2500 ps );
#    Time: 408593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:407656 ps, :408593 ps, 7 ns );
#    Time: 408593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:408593 ps, :409062 ps, 2500 ps );
#    Time: 409062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:408125 ps, :409062 ps, 7 ns );
#    Time: 409062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:409062 ps, :409531 ps, 2500 ps );
#    Time: 409531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:408593 ps, :409531 ps, 7 ns );
#    Time: 409531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:409531 ps, :410 ns, 2500 ps );
#    Time: 410 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:409062 ps, :410 ns, 7 ns );
#    Time: 410 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:410 ns, :410468 ps, 2500 ps );
#    Time: 410468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:409531 ps, :410468 ps, 7 ns );
#    Time: 410468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:410468 ps, :410937 ps, 2500 ps );
#    Time: 410937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:410 ns, :410937 ps, 7 ns );
#    Time: 410937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:410937 ps, :411406 ps, 2500 ps );
#    Time: 411406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:410468 ps, :411406 ps, 7 ns );
#    Time: 411406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:411406 ps, :411875 ps, 2500 ps );
#    Time: 411875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:410937 ps, :411875 ps, 7 ns );
#    Time: 411875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:411875 ps, :412343 ps, 2500 ps );
#    Time: 412343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:411406 ps, :412343 ps, 7 ns );
#    Time: 412343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:412343 ps, :412812 ps, 2500 ps );
#    Time: 412812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:411875 ps, :412812 ps, 7 ns );
#    Time: 412812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:412812 ps, :413281 ps, 2500 ps );
#    Time: 413281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:412343 ps, :413281 ps, 7 ns );
#    Time: 413281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:413281 ps, :413750 ps, 2500 ps );
#    Time: 413750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:412812 ps, :413750 ps, 7 ns );
#    Time: 413750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:413750 ps, :414218 ps, 2500 ps );
#    Time: 414218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:413281 ps, :414218 ps, 7 ns );
#    Time: 414218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:414218 ps, :414687 ps, 2500 ps );
#    Time: 414687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:413750 ps, :414687 ps, 7 ns );
#    Time: 414687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:414687 ps, :415156 ps, 2500 ps );
#    Time: 415156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:414218 ps, :415156 ps, 7 ns );
#    Time: 415156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:415156 ps, :415625 ps, 2500 ps );
#    Time: 415625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:414687 ps, :415625 ps, 7 ns );
#    Time: 415625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:415625 ps, :416093 ps, 2500 ps );
#    Time: 416093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:415156 ps, :416093 ps, 7 ns );
#    Time: 416093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:416093 ps, :416562 ps, 2500 ps );
#    Time: 416562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:415625 ps, :416562 ps, 7 ns );
#    Time: 416562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:416562 ps, :417031 ps, 2500 ps );
#    Time: 417031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:416093 ps, :417031 ps, 7 ns );
#    Time: 417031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:417031 ps, :417500 ps, 2500 ps );
#    Time: 417500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:416562 ps, :417500 ps, 7 ns );
#    Time: 417500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:417500 ps, :417968 ps, 2500 ps );
#    Time: 417968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:417031 ps, :417968 ps, 7 ns );
#    Time: 417968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:417968 ps, :418437 ps, 2500 ps );
#    Time: 418437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:417500 ps, :418437 ps, 7 ns );
#    Time: 418437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:418437 ps, :418906 ps, 2500 ps );
#    Time: 418906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:417968 ps, :418906 ps, 7 ns );
#    Time: 418906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:418906 ps, :419375 ps, 2500 ps );
#    Time: 419375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:418437 ps, :419375 ps, 7 ns );
#    Time: 419375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:419375 ps, :419843 ps, 2500 ps );
#    Time: 419843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:418906 ps, :419843 ps, 7 ns );
#    Time: 419843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:419843 ps, :420312 ps, 2500 ps );
#    Time: 420312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:419375 ps, :420312 ps, 7 ns );
#    Time: 420312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:420312 ps, :420781 ps, 2500 ps );
#    Time: 420781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:419843 ps, :420781 ps, 7 ns );
#    Time: 420781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:420781 ps, :421250 ps, 2500 ps );
#    Time: 421250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:420312 ps, :421250 ps, 7 ns );
#    Time: 421250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:421250 ps, :421718 ps, 2500 ps );
#    Time: 421718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:420781 ps, :421718 ps, 7 ns );
#    Time: 421718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:421718 ps, :422187 ps, 2500 ps );
#    Time: 422187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:421250 ps, :422187 ps, 7 ns );
#    Time: 422187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:422187 ps, :422656 ps, 2500 ps );
#    Time: 422656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:421718 ps, :422656 ps, 7 ns );
#    Time: 422656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:422656 ps, :423125 ps, 2500 ps );
#    Time: 423125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:422187 ps, :423125 ps, 7 ns );
#    Time: 423125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:423125 ps, :423593 ps, 2500 ps );
#    Time: 423593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:422656 ps, :423593 ps, 7 ns );
#    Time: 423593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:423593 ps, :424062 ps, 2500 ps );
#    Time: 424062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:423125 ps, :424062 ps, 7 ns );
#    Time: 424062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:424062 ps, :424531 ps, 2500 ps );
#    Time: 424531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:423593 ps, :424531 ps, 7 ns );
#    Time: 424531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:424531 ps, :425 ns, 2500 ps );
#    Time: 425 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:424062 ps, :425 ns, 7 ns );
#    Time: 425 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:425 ns, :425468 ps, 2500 ps );
#    Time: 425468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:424531 ps, :425468 ps, 7 ns );
#    Time: 425468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:425468 ps, :425937 ps, 2500 ps );
#    Time: 425937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:425 ns, :425937 ps, 7 ns );
#    Time: 425937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:425937 ps, :426406 ps, 2500 ps );
#    Time: 426406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:425468 ps, :426406 ps, 7 ns );
#    Time: 426406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:426406 ps, :426875 ps, 2500 ps );
#    Time: 426875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:425937 ps, :426875 ps, 7 ns );
#    Time: 426875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:426875 ps, :427343 ps, 2500 ps );
#    Time: 427343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:426406 ps, :427343 ps, 7 ns );
#    Time: 427343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:427343 ps, :427812 ps, 2500 ps );
#    Time: 427812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:426875 ps, :427812 ps, 7 ns );
#    Time: 427812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:427812 ps, :428281 ps, 2500 ps );
#    Time: 428281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:427343 ps, :428281 ps, 7 ns );
#    Time: 428281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:428281 ps, :428750 ps, 2500 ps );
#    Time: 428750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:427812 ps, :428750 ps, 7 ns );
#    Time: 428750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:428750 ps, :429218 ps, 2500 ps );
#    Time: 429218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:428281 ps, :429218 ps, 7 ns );
#    Time: 429218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:429218 ps, :429687 ps, 2500 ps );
#    Time: 429687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:428750 ps, :429687 ps, 7 ns );
#    Time: 429687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:429687 ps, :430156 ps, 2500 ps );
#    Time: 430156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:429218 ps, :430156 ps, 7 ns );
#    Time: 430156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:430156 ps, :430625 ps, 2500 ps );
#    Time: 430625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:429687 ps, :430625 ps, 7 ns );
#    Time: 430625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:430625 ps, :431093 ps, 2500 ps );
#    Time: 431093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:430156 ps, :431093 ps, 7 ns );
#    Time: 431093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:431093 ps, :431562 ps, 2500 ps );
#    Time: 431562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:430625 ps, :431562 ps, 7 ns );
#    Time: 431562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:431562 ps, :432031 ps, 2500 ps );
#    Time: 432031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:431093 ps, :432031 ps, 7 ns );
#    Time: 432031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:432031 ps, :432500 ps, 2500 ps );
#    Time: 432500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:431562 ps, :432500 ps, 7 ns );
#    Time: 432500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:432500 ps, :432968 ps, 2500 ps );
#    Time: 432968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:432031 ps, :432968 ps, 7 ns );
#    Time: 432968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:432968 ps, :433437 ps, 2500 ps );
#    Time: 433437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:432500 ps, :433437 ps, 7 ns );
#    Time: 433437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:433437 ps, :433906 ps, 2500 ps );
#    Time: 433906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:432968 ps, :433906 ps, 7 ns );
#    Time: 433906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:433906 ps, :434375 ps, 2500 ps );
#    Time: 434375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:433437 ps, :434375 ps, 7 ns );
#    Time: 434375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:434375 ps, :434843 ps, 2500 ps );
#    Time: 434843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:433906 ps, :434843 ps, 7 ns );
#    Time: 434843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:434843 ps, :435312 ps, 2500 ps );
#    Time: 435312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:434375 ps, :435312 ps, 7 ns );
#    Time: 435312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:435312 ps, :435781 ps, 2500 ps );
#    Time: 435781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:434843 ps, :435781 ps, 7 ns );
#    Time: 435781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:435781 ps, :436250 ps, 2500 ps );
#    Time: 436250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:435312 ps, :436250 ps, 7 ns );
#    Time: 436250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:436250 ps, :436718 ps, 2500 ps );
#    Time: 436718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:435781 ps, :436718 ps, 7 ns );
#    Time: 436718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:436718 ps, :437187 ps, 2500 ps );
#    Time: 437187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:436250 ps, :437187 ps, 7 ns );
#    Time: 437187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:437187 ps, :437656 ps, 2500 ps );
#    Time: 437656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:436718 ps, :437656 ps, 7 ns );
#    Time: 437656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:437656 ps, :438125 ps, 2500 ps );
#    Time: 438125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:437187 ps, :438125 ps, 7 ns );
#    Time: 438125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:438125 ps, :438593 ps, 2500 ps );
#    Time: 438593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:437656 ps, :438593 ps, 7 ns );
#    Time: 438593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:438593 ps, :439062 ps, 2500 ps );
#    Time: 439062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:438125 ps, :439062 ps, 7 ns );
#    Time: 439062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:439062 ps, :439531 ps, 2500 ps );
#    Time: 439531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:438593 ps, :439531 ps, 7 ns );
#    Time: 439531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:439531 ps, :440 ns, 2500 ps );
#    Time: 440 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:439062 ps, :440 ns, 7 ns );
#    Time: 440 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:440 ns, :440468 ps, 2500 ps );
#    Time: 440468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:439531 ps, :440468 ps, 7 ns );
#    Time: 440468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:440468 ps, :440937 ps, 2500 ps );
#    Time: 440937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:440 ns, :440937 ps, 7 ns );
#    Time: 440937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:440937 ps, :441406 ps, 2500 ps );
#    Time: 441406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:440468 ps, :441406 ps, 7 ns );
#    Time: 441406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:441406 ps, :441875 ps, 2500 ps );
#    Time: 441875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:440937 ps, :441875 ps, 7 ns );
#    Time: 441875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:441875 ps, :442343 ps, 2500 ps );
#    Time: 442343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:441406 ps, :442343 ps, 7 ns );
#    Time: 442343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:442343 ps, :442812 ps, 2500 ps );
#    Time: 442812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:441875 ps, :442812 ps, 7 ns );
#    Time: 442812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:442812 ps, :443281 ps, 2500 ps );
#    Time: 443281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:442343 ps, :443281 ps, 7 ns );
#    Time: 443281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:443281 ps, :443750 ps, 2500 ps );
#    Time: 443750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:442812 ps, :443750 ps, 7 ns );
#    Time: 443750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:443750 ps, :444218 ps, 2500 ps );
#    Time: 444218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:443281 ps, :444218 ps, 7 ns );
#    Time: 444218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:444218 ps, :444687 ps, 2500 ps );
#    Time: 444687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:443750 ps, :444687 ps, 7 ns );
#    Time: 444687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:444687 ps, :445156 ps, 2500 ps );
#    Time: 445156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:444218 ps, :445156 ps, 7 ns );
#    Time: 445156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:445156 ps, :445625 ps, 2500 ps );
#    Time: 445625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:444687 ps, :445625 ps, 7 ns );
#    Time: 445625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:445625 ps, :446093 ps, 2500 ps );
#    Time: 446093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:445156 ps, :446093 ps, 7 ns );
#    Time: 446093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:446093 ps, :446562 ps, 2500 ps );
#    Time: 446562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:445625 ps, :446562 ps, 7 ns );
#    Time: 446562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:446562 ps, :447031 ps, 2500 ps );
#    Time: 447031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:446093 ps, :447031 ps, 7 ns );
#    Time: 447031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:447031 ps, :447500 ps, 2500 ps );
#    Time: 447500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:446562 ps, :447500 ps, 7 ns );
#    Time: 447500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:447500 ps, :447968 ps, 2500 ps );
#    Time: 447968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:447031 ps, :447968 ps, 7 ns );
#    Time: 447968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:447968 ps, :448437 ps, 2500 ps );
#    Time: 448437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:447500 ps, :448437 ps, 7 ns );
#    Time: 448437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:448437 ps, :448906 ps, 2500 ps );
#    Time: 448906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:447968 ps, :448906 ps, 7 ns );
#    Time: 448906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:448906 ps, :449375 ps, 2500 ps );
#    Time: 449375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:448437 ps, :449375 ps, 7 ns );
#    Time: 449375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:449375 ps, :449843 ps, 2500 ps );
#    Time: 449843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:448906 ps, :449843 ps, 7 ns );
#    Time: 449843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:449843 ps, :450312 ps, 2500 ps );
#    Time: 450312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:449375 ps, :450312 ps, 7 ns );
#    Time: 450312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:450312 ps, :450781 ps, 2500 ps );
#    Time: 450781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:449843 ps, :450781 ps, 7 ns );
#    Time: 450781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:450781 ps, :451250 ps, 2500 ps );
#    Time: 451250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:450312 ps, :451250 ps, 7 ns );
#    Time: 451250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:451250 ps, :451718 ps, 2500 ps );
#    Time: 451718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:450781 ps, :451718 ps, 7 ns );
#    Time: 451718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:451718 ps, :452187 ps, 2500 ps );
#    Time: 452187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:451250 ps, :452187 ps, 7 ns );
#    Time: 452187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:452187 ps, :452656 ps, 2500 ps );
#    Time: 452656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:451718 ps, :452656 ps, 7 ns );
#    Time: 452656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:452656 ps, :453125 ps, 2500 ps );
#    Time: 453125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:452187 ps, :453125 ps, 7 ns );
#    Time: 453125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:453125 ps, :453593 ps, 2500 ps );
#    Time: 453593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:452656 ps, :453593 ps, 7 ns );
#    Time: 453593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:453593 ps, :454062 ps, 2500 ps );
#    Time: 454062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:453125 ps, :454062 ps, 7 ns );
#    Time: 454062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:454062 ps, :454531 ps, 2500 ps );
#    Time: 454531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:453593 ps, :454531 ps, 7 ns );
#    Time: 454531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:454531 ps, :455 ns, 2500 ps );
#    Time: 455 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:454062 ps, :455 ns, 7 ns );
#    Time: 455 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:455 ns, :455468 ps, 2500 ps );
#    Time: 455468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:454531 ps, :455468 ps, 7 ns );
#    Time: 455468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:455468 ps, :455937 ps, 2500 ps );
#    Time: 455937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:455 ns, :455937 ps, 7 ns );
#    Time: 455937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:455937 ps, :456406 ps, 2500 ps );
#    Time: 456406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:455468 ps, :456406 ps, 7 ns );
#    Time: 456406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:456406 ps, :456875 ps, 2500 ps );
#    Time: 456875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:455937 ps, :456875 ps, 7 ns );
#    Time: 456875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:456875 ps, :457343 ps, 2500 ps );
#    Time: 457343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:456406 ps, :457343 ps, 7 ns );
#    Time: 457343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:457343 ps, :457812 ps, 2500 ps );
#    Time: 457812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:456875 ps, :457812 ps, 7 ns );
#    Time: 457812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:457812 ps, :458281 ps, 2500 ps );
#    Time: 458281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:457343 ps, :458281 ps, 7 ns );
#    Time: 458281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:458281 ps, :458750 ps, 2500 ps );
#    Time: 458750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:457812 ps, :458750 ps, 7 ns );
#    Time: 458750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:458750 ps, :459218 ps, 2500 ps );
#    Time: 459218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:458281 ps, :459218 ps, 7 ns );
#    Time: 459218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:459218 ps, :459687 ps, 2500 ps );
#    Time: 459687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:458750 ps, :459687 ps, 7 ns );
#    Time: 459687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:459687 ps, :460156 ps, 2500 ps );
#    Time: 460156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:459218 ps, :460156 ps, 7 ns );
#    Time: 460156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:460156 ps, :460625 ps, 2500 ps );
#    Time: 460625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:459687 ps, :460625 ps, 7 ns );
#    Time: 460625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:460625 ps, :461093 ps, 2500 ps );
#    Time: 461093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:460156 ps, :461093 ps, 7 ns );
#    Time: 461093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:461093 ps, :461562 ps, 2500 ps );
#    Time: 461562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:460625 ps, :461562 ps, 7 ns );
#    Time: 461562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:461562 ps, :462031 ps, 2500 ps );
#    Time: 462031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:461093 ps, :462031 ps, 7 ns );
#    Time: 462031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:462031 ps, :462500 ps, 2500 ps );
#    Time: 462500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:461562 ps, :462500 ps, 7 ns );
#    Time: 462500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:462500 ps, :462968 ps, 2500 ps );
#    Time: 462968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:462031 ps, :462968 ps, 7 ns );
#    Time: 462968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:462968 ps, :463437 ps, 2500 ps );
#    Time: 463437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:462500 ps, :463437 ps, 7 ns );
#    Time: 463437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:463437 ps, :463906 ps, 2500 ps );
#    Time: 463906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:462968 ps, :463906 ps, 7 ns );
#    Time: 463906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:463906 ps, :464375 ps, 2500 ps );
#    Time: 464375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:463437 ps, :464375 ps, 7 ns );
#    Time: 464375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:464375 ps, :464843 ps, 2500 ps );
#    Time: 464843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:463906 ps, :464843 ps, 7 ns );
#    Time: 464843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:464843 ps, :465312 ps, 2500 ps );
#    Time: 465312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:464375 ps, :465312 ps, 7 ns );
#    Time: 465312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:465312 ps, :465781 ps, 2500 ps );
#    Time: 465781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:464843 ps, :465781 ps, 7 ns );
#    Time: 465781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:465781 ps, :466250 ps, 2500 ps );
#    Time: 466250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:465312 ps, :466250 ps, 7 ns );
#    Time: 466250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:466250 ps, :466718 ps, 2500 ps );
#    Time: 466718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:465781 ps, :466718 ps, 7 ns );
#    Time: 466718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:466718 ps, :467187 ps, 2500 ps );
#    Time: 467187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:466250 ps, :467187 ps, 7 ns );
#    Time: 467187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:467187 ps, :467656 ps, 2500 ps );
#    Time: 467656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:466718 ps, :467656 ps, 7 ns );
#    Time: 467656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:467656 ps, :468125 ps, 2500 ps );
#    Time: 468125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:467187 ps, :468125 ps, 7 ns );
#    Time: 468125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:468125 ps, :468593 ps, 2500 ps );
#    Time: 468593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:467656 ps, :468593 ps, 7 ns );
#    Time: 468593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:468593 ps, :469062 ps, 2500 ps );
#    Time: 469062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:468125 ps, :469062 ps, 7 ns );
#    Time: 469062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:469062 ps, :469531 ps, 2500 ps );
#    Time: 469531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:468593 ps, :469531 ps, 7 ns );
#    Time: 469531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:469531 ps, :470 ns, 2500 ps );
#    Time: 470 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:469062 ps, :470 ns, 7 ns );
#    Time: 470 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:470 ns, :470468 ps, 2500 ps );
#    Time: 470468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:469531 ps, :470468 ps, 7 ns );
#    Time: 470468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:470468 ps, :470937 ps, 2500 ps );
#    Time: 470937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:470 ns, :470937 ps, 7 ns );
#    Time: 470937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:470937 ps, :471406 ps, 2500 ps );
#    Time: 471406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:470468 ps, :471406 ps, 7 ns );
#    Time: 471406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:471406 ps, :471875 ps, 2500 ps );
#    Time: 471875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:470937 ps, :471875 ps, 7 ns );
#    Time: 471875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:471875 ps, :472343 ps, 2500 ps );
#    Time: 472343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:471406 ps, :472343 ps, 7 ns );
#    Time: 472343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:472343 ps, :472812 ps, 2500 ps );
#    Time: 472812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:471875 ps, :472812 ps, 7 ns );
#    Time: 472812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:472812 ps, :473281 ps, 2500 ps );
#    Time: 473281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:472343 ps, :473281 ps, 7 ns );
#    Time: 473281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:473281 ps, :473750 ps, 2500 ps );
#    Time: 473750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:472812 ps, :473750 ps, 7 ns );
#    Time: 473750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:473750 ps, :474218 ps, 2500 ps );
#    Time: 474218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:473281 ps, :474218 ps, 7 ns );
#    Time: 474218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:474218 ps, :474687 ps, 2500 ps );
#    Time: 474687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:473750 ps, :474687 ps, 7 ns );
#    Time: 474687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:474687 ps, :475156 ps, 2500 ps );
#    Time: 475156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:474218 ps, :475156 ps, 7 ns );
#    Time: 475156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:475156 ps, :475625 ps, 2500 ps );
#    Time: 475625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:474687 ps, :475625 ps, 7 ns );
#    Time: 475625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:475625 ps, :476093 ps, 2500 ps );
#    Time: 476093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:475156 ps, :476093 ps, 7 ns );
#    Time: 476093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:476093 ps, :476562 ps, 2500 ps );
#    Time: 476562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:475625 ps, :476562 ps, 7 ns );
#    Time: 476562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:476562 ps, :477031 ps, 2500 ps );
#    Time: 477031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:476093 ps, :477031 ps, 7 ns );
#    Time: 477031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:477031 ps, :477500 ps, 2500 ps );
#    Time: 477500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:476562 ps, :477500 ps, 7 ns );
#    Time: 477500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:477500 ps, :477968 ps, 2500 ps );
#    Time: 477968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:477031 ps, :477968 ps, 7 ns );
#    Time: 477968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:477968 ps, :478437 ps, 2500 ps );
#    Time: 478437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:477500 ps, :478437 ps, 7 ns );
#    Time: 478437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:478437 ps, :478906 ps, 2500 ps );
#    Time: 478906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:477968 ps, :478906 ps, 7 ns );
#    Time: 478906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:478906 ps, :479375 ps, 2500 ps );
#    Time: 479375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:478437 ps, :479375 ps, 7 ns );
#    Time: 479375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:479375 ps, :479843 ps, 2500 ps );
#    Time: 479843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:478906 ps, :479843 ps, 7 ns );
#    Time: 479843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:479843 ps, :480312 ps, 2500 ps );
#    Time: 480312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:479375 ps, :480312 ps, 7 ns );
#    Time: 480312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:480312 ps, :480781 ps, 2500 ps );
#    Time: 480781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:479843 ps, :480781 ps, 7 ns );
#    Time: 480781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:480781 ps, :481250 ps, 2500 ps );
#    Time: 481250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:480312 ps, :481250 ps, 7 ns );
#    Time: 481250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:481250 ps, :481718 ps, 2500 ps );
#    Time: 481718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:480781 ps, :481718 ps, 7 ns );
#    Time: 481718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:481718 ps, :482187 ps, 2500 ps );
#    Time: 482187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:481250 ps, :482187 ps, 7 ns );
#    Time: 482187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:482187 ps, :482656 ps, 2500 ps );
#    Time: 482656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:481718 ps, :482656 ps, 7 ns );
#    Time: 482656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:482656 ps, :483125 ps, 2500 ps );
#    Time: 483125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:482187 ps, :483125 ps, 7 ns );
#    Time: 483125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:483125 ps, :483593 ps, 2500 ps );
#    Time: 483593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:482656 ps, :483593 ps, 7 ns );
#    Time: 483593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:483593 ps, :484062 ps, 2500 ps );
#    Time: 484062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:483125 ps, :484062 ps, 7 ns );
#    Time: 484062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:484062 ps, :484531 ps, 2500 ps );
#    Time: 484531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:483593 ps, :484531 ps, 7 ns );
#    Time: 484531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:484531 ps, :485 ns, 2500 ps );
#    Time: 485 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:484062 ps, :485 ns, 7 ns );
#    Time: 485 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:485 ns, :485468 ps, 2500 ps );
#    Time: 485468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:484531 ps, :485468 ps, 7 ns );
#    Time: 485468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:485468 ps, :485937 ps, 2500 ps );
#    Time: 485937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:485 ns, :485937 ps, 7 ns );
#    Time: 485937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:485937 ps, :486406 ps, 2500 ps );
#    Time: 486406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:485468 ps, :486406 ps, 7 ns );
#    Time: 486406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:486406 ps, :486875 ps, 2500 ps );
#    Time: 486875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:485937 ps, :486875 ps, 7 ns );
#    Time: 486875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:486875 ps, :487343 ps, 2500 ps );
#    Time: 487343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:486406 ps, :487343 ps, 7 ns );
#    Time: 487343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:487343 ps, :487812 ps, 2500 ps );
#    Time: 487812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:486875 ps, :487812 ps, 7 ns );
#    Time: 487812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:487812 ps, :488281 ps, 2500 ps );
#    Time: 488281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:487343 ps, :488281 ps, 7 ns );
#    Time: 488281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:488281 ps, :488750 ps, 2500 ps );
#    Time: 488750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:487812 ps, :488750 ps, 7 ns );
#    Time: 488750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:488750 ps, :489218 ps, 2500 ps );
#    Time: 489218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:488281 ps, :489218 ps, 7 ns );
#    Time: 489218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:489218 ps, :489687 ps, 2500 ps );
#    Time: 489687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:488750 ps, :489687 ps, 7 ns );
#    Time: 489687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:489687 ps, :490156 ps, 2500 ps );
#    Time: 490156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:489218 ps, :490156 ps, 7 ns );
#    Time: 490156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:490156 ps, :490625 ps, 2500 ps );
#    Time: 490625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:489687 ps, :490625 ps, 7 ns );
#    Time: 490625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:490625 ps, :491093 ps, 2500 ps );
#    Time: 491093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:490156 ps, :491093 ps, 7 ns );
#    Time: 491093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:491093 ps, :491562 ps, 2500 ps );
#    Time: 491562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:490625 ps, :491562 ps, 7 ns );
#    Time: 491562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:491562 ps, :492031 ps, 2500 ps );
#    Time: 492031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:491093 ps, :492031 ps, 7 ns );
#    Time: 492031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:492031 ps, :492500 ps, 2500 ps );
#    Time: 492500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:491562 ps, :492500 ps, 7 ns );
#    Time: 492500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:492500 ps, :492968 ps, 2500 ps );
#    Time: 492968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:492031 ps, :492968 ps, 7 ns );
#    Time: 492968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:492968 ps, :493437 ps, 2500 ps );
#    Time: 493437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:492500 ps, :493437 ps, 7 ns );
#    Time: 493437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:493437 ps, :493906 ps, 2500 ps );
#    Time: 493906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:492968 ps, :493906 ps, 7 ns );
#    Time: 493906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:493906 ps, :494375 ps, 2500 ps );
#    Time: 494375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:493437 ps, :494375 ps, 7 ns );
#    Time: 494375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:494375 ps, :494843 ps, 2500 ps );
#    Time: 494843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:493906 ps, :494843 ps, 7 ns );
#    Time: 494843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:494843 ps, :495312 ps, 2500 ps );
#    Time: 495312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:494375 ps, :495312 ps, 7 ns );
#    Time: 495312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:495312 ps, :495781 ps, 2500 ps );
#    Time: 495781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:494843 ps, :495781 ps, 7 ns );
#    Time: 495781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:495781 ps, :496250 ps, 2500 ps );
#    Time: 496250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:495312 ps, :496250 ps, 7 ns );
#    Time: 496250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:496250 ps, :496718 ps, 2500 ps );
#    Time: 496718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:495781 ps, :496718 ps, 7 ns );
#    Time: 496718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:496718 ps, :497187 ps, 2500 ps );
#    Time: 497187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:496250 ps, :497187 ps, 7 ns );
#    Time: 497187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:497187 ps, :497656 ps, 2500 ps );
#    Time: 497656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:496718 ps, :497656 ps, 7 ns );
#    Time: 497656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:497656 ps, :498125 ps, 2500 ps );
#    Time: 498125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:497187 ps, :498125 ps, 7 ns );
#    Time: 498125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:498125 ps, :498593 ps, 2500 ps );
#    Time: 498593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:497656 ps, :498593 ps, 7 ns );
#    Time: 498593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:498593 ps, :499062 ps, 2500 ps );
#    Time: 499062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:498125 ps, :499062 ps, 7 ns );
#    Time: 499062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:499062 ps, :499531 ps, 2500 ps );
#    Time: 499531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:498593 ps, :499531 ps, 7 ns );
#    Time: 499531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:499531 ps, :500 ns, 2500 ps );
#    Time: 500 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:499062 ps, :500 ns, 7 ns );
#    Time: 500 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:500 ns, :500468 ps, 2500 ps );
#    Time: 500468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:499531 ps, :500468 ps, 7 ns );
#    Time: 500468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:500468 ps, :500937 ps, 2500 ps );
#    Time: 500937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:500 ns, :500937 ps, 7 ns );
#    Time: 500937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:500937 ps, :501406 ps, 2500 ps );
#    Time: 501406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:500468 ps, :501406 ps, 7 ns );
#    Time: 501406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:501406 ps, :501875 ps, 2500 ps );
#    Time: 501875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:500937 ps, :501875 ps, 7 ns );
#    Time: 501875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:501875 ps, :502343 ps, 2500 ps );
#    Time: 502343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:501406 ps, :502343 ps, 7 ns );
#    Time: 502343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:502343 ps, :502812 ps, 2500 ps );
#    Time: 502812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:501875 ps, :502812 ps, 7 ns );
#    Time: 502812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:502812 ps, :503281 ps, 2500 ps );
#    Time: 503281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:502343 ps, :503281 ps, 7 ns );
#    Time: 503281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:503281 ps, :503750 ps, 2500 ps );
#    Time: 503750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:502812 ps, :503750 ps, 7 ns );
#    Time: 503750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:503750 ps, :504218 ps, 2500 ps );
#    Time: 504218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:503281 ps, :504218 ps, 7 ns );
#    Time: 504218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:504218 ps, :504687 ps, 2500 ps );
#    Time: 504687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:503750 ps, :504687 ps, 7 ns );
#    Time: 504687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:504687 ps, :505156 ps, 2500 ps );
#    Time: 505156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:504218 ps, :505156 ps, 7 ns );
#    Time: 505156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:505156 ps, :505625 ps, 2500 ps );
#    Time: 505625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:504687 ps, :505625 ps, 7 ns );
#    Time: 505625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:505625 ps, :506093 ps, 2500 ps );
#    Time: 506093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:505156 ps, :506093 ps, 7 ns );
#    Time: 506093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:506093 ps, :506562 ps, 2500 ps );
#    Time: 506562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:505625 ps, :506562 ps, 7 ns );
#    Time: 506562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:506562 ps, :507031 ps, 2500 ps );
#    Time: 507031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:506093 ps, :507031 ps, 7 ns );
#    Time: 507031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:507031 ps, :507500 ps, 2500 ps );
#    Time: 507500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:506562 ps, :507500 ps, 7 ns );
#    Time: 507500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:507500 ps, :507968 ps, 2500 ps );
#    Time: 507968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:507031 ps, :507968 ps, 7 ns );
#    Time: 507968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:507968 ps, :508437 ps, 2500 ps );
#    Time: 508437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:507500 ps, :508437 ps, 7 ns );
#    Time: 508437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:508437 ps, :508906 ps, 2500 ps );
#    Time: 508906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:507968 ps, :508906 ps, 7 ns );
#    Time: 508906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:508906 ps, :509375 ps, 2500 ps );
#    Time: 509375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:508437 ps, :509375 ps, 7 ns );
#    Time: 509375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:509375 ps, :509843 ps, 2500 ps );
#    Time: 509843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:508906 ps, :509843 ps, 7 ns );
#    Time: 509843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:509843 ps, :510312 ps, 2500 ps );
#    Time: 510312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:509375 ps, :510312 ps, 7 ns );
#    Time: 510312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:510312 ps, :510781 ps, 2500 ps );
#    Time: 510781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:509843 ps, :510781 ps, 7 ns );
#    Time: 510781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:510781 ps, :511250 ps, 2500 ps );
#    Time: 511250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:510312 ps, :511250 ps, 7 ns );
#    Time: 511250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:511250 ps, :511718 ps, 2500 ps );
#    Time: 511718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:510781 ps, :511718 ps, 7 ns );
#    Time: 511718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:511718 ps, :512187 ps, 2500 ps );
#    Time: 512187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:511250 ps, :512187 ps, 7 ns );
#    Time: 512187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:512187 ps, :512656 ps, 2500 ps );
#    Time: 512656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:511718 ps, :512656 ps, 7 ns );
#    Time: 512656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:512656 ps, :513125 ps, 2500 ps );
#    Time: 513125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:512187 ps, :513125 ps, 7 ns );
#    Time: 513125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:513125 ps, :513593 ps, 2500 ps );
#    Time: 513593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:512656 ps, :513593 ps, 7 ns );
#    Time: 513593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:513593 ps, :514062 ps, 2500 ps );
#    Time: 514062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:513125 ps, :514062 ps, 7 ns );
#    Time: 514062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:514062 ps, :514531 ps, 2500 ps );
#    Time: 514531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:513593 ps, :514531 ps, 7 ns );
#    Time: 514531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:514531 ps, :515 ns, 2500 ps );
#    Time: 515 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:514062 ps, :515 ns, 7 ns );
#    Time: 515 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:515 ns, :515468 ps, 2500 ps );
#    Time: 515468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:514531 ps, :515468 ps, 7 ns );
#    Time: 515468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:515468 ps, :515937 ps, 2500 ps );
#    Time: 515937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:515 ns, :515937 ps, 7 ns );
#    Time: 515937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:515937 ps, :516406 ps, 2500 ps );
#    Time: 516406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:515468 ps, :516406 ps, 7 ns );
#    Time: 516406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:516406 ps, :516875 ps, 2500 ps );
#    Time: 516875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:515937 ps, :516875 ps, 7 ns );
#    Time: 516875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:516875 ps, :517343 ps, 2500 ps );
#    Time: 517343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:516406 ps, :517343 ps, 7 ns );
#    Time: 517343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:517343 ps, :517812 ps, 2500 ps );
#    Time: 517812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:516875 ps, :517812 ps, 7 ns );
#    Time: 517812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:517812 ps, :518281 ps, 2500 ps );
#    Time: 518281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:517343 ps, :518281 ps, 7 ns );
#    Time: 518281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:518281 ps, :518750 ps, 2500 ps );
#    Time: 518750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:517812 ps, :518750 ps, 7 ns );
#    Time: 518750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:518750 ps, :519218 ps, 2500 ps );
#    Time: 519218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:518281 ps, :519218 ps, 7 ns );
#    Time: 519218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:519218 ps, :519687 ps, 2500 ps );
#    Time: 519687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:518750 ps, :519687 ps, 7 ns );
#    Time: 519687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:519687 ps, :520156 ps, 2500 ps );
#    Time: 520156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:519218 ps, :520156 ps, 7 ns );
#    Time: 520156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:520156 ps, :520625 ps, 2500 ps );
#    Time: 520625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:519687 ps, :520625 ps, 7 ns );
#    Time: 520625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:520625 ps, :521093 ps, 2500 ps );
#    Time: 521093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:520156 ps, :521093 ps, 7 ns );
#    Time: 521093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:521093 ps, :521562 ps, 2500 ps );
#    Time: 521562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:520625 ps, :521562 ps, 7 ns );
#    Time: 521562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:521562 ps, :522031 ps, 2500 ps );
#    Time: 522031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:521093 ps, :522031 ps, 7 ns );
#    Time: 522031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:522031 ps, :522500 ps, 2500 ps );
#    Time: 522500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:521562 ps, :522500 ps, 7 ns );
#    Time: 522500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:522500 ps, :522968 ps, 2500 ps );
#    Time: 522968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:522031 ps, :522968 ps, 7 ns );
#    Time: 522968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:522968 ps, :523437 ps, 2500 ps );
#    Time: 523437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:522500 ps, :523437 ps, 7 ns );
#    Time: 523437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:523437 ps, :523906 ps, 2500 ps );
#    Time: 523906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:522968 ps, :523906 ps, 7 ns );
#    Time: 523906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:523906 ps, :524375 ps, 2500 ps );
#    Time: 524375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:523437 ps, :524375 ps, 7 ns );
#    Time: 524375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:524375 ps, :524843 ps, 2500 ps );
#    Time: 524843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:523906 ps, :524843 ps, 7 ns );
#    Time: 524843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:524843 ps, :525312 ps, 2500 ps );
#    Time: 525312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:524375 ps, :525312 ps, 7 ns );
#    Time: 525312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:525312 ps, :525781 ps, 2500 ps );
#    Time: 525781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:524843 ps, :525781 ps, 7 ns );
#    Time: 525781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:525781 ps, :526250 ps, 2500 ps );
#    Time: 526250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:525312 ps, :526250 ps, 7 ns );
#    Time: 526250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:526250 ps, :526718 ps, 2500 ps );
#    Time: 526718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:525781 ps, :526718 ps, 7 ns );
#    Time: 526718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:526718 ps, :527187 ps, 2500 ps );
#    Time: 527187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:526250 ps, :527187 ps, 7 ns );
#    Time: 527187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:527187 ps, :527656 ps, 2500 ps );
#    Time: 527656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:526718 ps, :527656 ps, 7 ns );
#    Time: 527656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:527656 ps, :528125 ps, 2500 ps );
#    Time: 528125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:527187 ps, :528125 ps, 7 ns );
#    Time: 528125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:528125 ps, :528593 ps, 2500 ps );
#    Time: 528593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:527656 ps, :528593 ps, 7 ns );
#    Time: 528593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:528593 ps, :529062 ps, 2500 ps );
#    Time: 529062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:528125 ps, :529062 ps, 7 ns );
#    Time: 529062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:529062 ps, :529531 ps, 2500 ps );
#    Time: 529531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:528593 ps, :529531 ps, 7 ns );
#    Time: 529531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:529531 ps, :530 ns, 2500 ps );
#    Time: 530 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:529062 ps, :530 ns, 7 ns );
#    Time: 530 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:530 ns, :530468 ps, 2500 ps );
#    Time: 530468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:529531 ps, :530468 ps, 7 ns );
#    Time: 530468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:530468 ps, :530937 ps, 2500 ps );
#    Time: 530937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:530 ns, :530937 ps, 7 ns );
#    Time: 530937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:530937 ps, :531406 ps, 2500 ps );
#    Time: 531406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:530468 ps, :531406 ps, 7 ns );
#    Time: 531406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:531406 ps, :531875 ps, 2500 ps );
#    Time: 531875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:530937 ps, :531875 ps, 7 ns );
#    Time: 531875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:531875 ps, :532343 ps, 2500 ps );
#    Time: 532343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:531406 ps, :532343 ps, 7 ns );
#    Time: 532343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:532343 ps, :532812 ps, 2500 ps );
#    Time: 532812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:531875 ps, :532812 ps, 7 ns );
#    Time: 532812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:532812 ps, :533281 ps, 2500 ps );
#    Time: 533281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:532343 ps, :533281 ps, 7 ns );
#    Time: 533281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:533281 ps, :533750 ps, 2500 ps );
#    Time: 533750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:532812 ps, :533750 ps, 7 ns );
#    Time: 533750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:533750 ps, :534218 ps, 2500 ps );
#    Time: 534218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:533281 ps, :534218 ps, 7 ns );
#    Time: 534218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:534218 ps, :534687 ps, 2500 ps );
#    Time: 534687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:533750 ps, :534687 ps, 7 ns );
#    Time: 534687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:534687 ps, :535156 ps, 2500 ps );
#    Time: 535156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:534218 ps, :535156 ps, 7 ns );
#    Time: 535156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:535156 ps, :535625 ps, 2500 ps );
#    Time: 535625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:534687 ps, :535625 ps, 7 ns );
#    Time: 535625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:535625 ps, :536093 ps, 2500 ps );
#    Time: 536093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:535156 ps, :536093 ps, 7 ns );
#    Time: 536093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:536093 ps, :536562 ps, 2500 ps );
#    Time: 536562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:535625 ps, :536562 ps, 7 ns );
#    Time: 536562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:536562 ps, :537031 ps, 2500 ps );
#    Time: 537031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:536093 ps, :537031 ps, 7 ns );
#    Time: 537031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:537031 ps, :537500 ps, 2500 ps );
#    Time: 537500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:536562 ps, :537500 ps, 7 ns );
#    Time: 537500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:537500 ps, :537968 ps, 2500 ps );
#    Time: 537968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:537031 ps, :537968 ps, 7 ns );
#    Time: 537968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:537968 ps, :538437 ps, 2500 ps );
#    Time: 538437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:537500 ps, :538437 ps, 7 ns );
#    Time: 538437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:538437 ps, :538906 ps, 2500 ps );
#    Time: 538906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:537968 ps, :538906 ps, 7 ns );
#    Time: 538906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:538906 ps, :539375 ps, 2500 ps );
#    Time: 539375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:538437 ps, :539375 ps, 7 ns );
#    Time: 539375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:539375 ps, :539843 ps, 2500 ps );
#    Time: 539843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:538906 ps, :539843 ps, 7 ns );
#    Time: 539843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:539843 ps, :540312 ps, 2500 ps );
#    Time: 540312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:539375 ps, :540312 ps, 7 ns );
#    Time: 540312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:540312 ps, :540781 ps, 2500 ps );
#    Time: 540781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:539843 ps, :540781 ps, 7 ns );
#    Time: 540781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:540781 ps, :541250 ps, 2500 ps );
#    Time: 541250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:540312 ps, :541250 ps, 7 ns );
#    Time: 541250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:541250 ps, :541718 ps, 2500 ps );
#    Time: 541718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:540781 ps, :541718 ps, 7 ns );
#    Time: 541718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:541718 ps, :542187 ps, 2500 ps );
#    Time: 542187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:541250 ps, :542187 ps, 7 ns );
#    Time: 542187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:542187 ps, :542656 ps, 2500 ps );
#    Time: 542656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:541718 ps, :542656 ps, 7 ns );
#    Time: 542656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:542656 ps, :543125 ps, 2500 ps );
#    Time: 543125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:542187 ps, :543125 ps, 7 ns );
#    Time: 543125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:543125 ps, :543593 ps, 2500 ps );
#    Time: 543593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:542656 ps, :543593 ps, 7 ns );
#    Time: 543593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:543593 ps, :544062 ps, 2500 ps );
#    Time: 544062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:543125 ps, :544062 ps, 7 ns );
#    Time: 544062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:544062 ps, :544531 ps, 2500 ps );
#    Time: 544531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:543593 ps, :544531 ps, 7 ns );
#    Time: 544531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:544531 ps, :545 ns, 2500 ps );
#    Time: 545 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:544062 ps, :545 ns, 7 ns );
#    Time: 545 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:545 ns, :545468 ps, 2500 ps );
#    Time: 545468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:544531 ps, :545468 ps, 7 ns );
#    Time: 545468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:545468 ps, :545937 ps, 2500 ps );
#    Time: 545937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:545 ns, :545937 ps, 7 ns );
#    Time: 545937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:545937 ps, :546406 ps, 2500 ps );
#    Time: 546406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:545468 ps, :546406 ps, 7 ns );
#    Time: 546406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:546406 ps, :546875 ps, 2500 ps );
#    Time: 546875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:545937 ps, :546875 ps, 7 ns );
#    Time: 546875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:546875 ps, :547343 ps, 2500 ps );
#    Time: 547343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:546406 ps, :547343 ps, 7 ns );
#    Time: 547343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:547343 ps, :547812 ps, 2500 ps );
#    Time: 547812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:546875 ps, :547812 ps, 7 ns );
#    Time: 547812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:547812 ps, :548281 ps, 2500 ps );
#    Time: 548281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:547343 ps, :548281 ps, 7 ns );
#    Time: 548281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:548281 ps, :548750 ps, 2500 ps );
#    Time: 548750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:547812 ps, :548750 ps, 7 ns );
#    Time: 548750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:548750 ps, :549218 ps, 2500 ps );
#    Time: 549218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:548281 ps, :549218 ps, 7 ns );
#    Time: 549218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:549218 ps, :549687 ps, 2500 ps );
#    Time: 549687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:548750 ps, :549687 ps, 7 ns );
#    Time: 549687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:549687 ps, :550156 ps, 2500 ps );
#    Time: 550156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:549218 ps, :550156 ps, 7 ns );
#    Time: 550156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:550156 ps, :550625 ps, 2500 ps );
#    Time: 550625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:549687 ps, :550625 ps, 7 ns );
#    Time: 550625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:550625 ps, :551093 ps, 2500 ps );
#    Time: 551093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:550156 ps, :551093 ps, 7 ns );
#    Time: 551093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:551093 ps, :551562 ps, 2500 ps );
#    Time: 551562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:550625 ps, :551562 ps, 7 ns );
#    Time: 551562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:551562 ps, :552031 ps, 2500 ps );
#    Time: 552031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:551093 ps, :552031 ps, 7 ns );
#    Time: 552031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:552031 ps, :552500 ps, 2500 ps );
#    Time: 552500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:551562 ps, :552500 ps, 7 ns );
#    Time: 552500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:552500 ps, :552968 ps, 2500 ps );
#    Time: 552968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:552031 ps, :552968 ps, 7 ns );
#    Time: 552968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:552968 ps, :553437 ps, 2500 ps );
#    Time: 553437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:552500 ps, :553437 ps, 7 ns );
#    Time: 553437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:553437 ps, :553906 ps, 2500 ps );
#    Time: 553906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:552968 ps, :553906 ps, 7 ns );
#    Time: 553906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:553906 ps, :554375 ps, 2500 ps );
#    Time: 554375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:553437 ps, :554375 ps, 7 ns );
#    Time: 554375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:554375 ps, :554843 ps, 2500 ps );
#    Time: 554843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:553906 ps, :554843 ps, 7 ns );
#    Time: 554843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:554843 ps, :555312 ps, 2500 ps );
#    Time: 555312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:554375 ps, :555312 ps, 7 ns );
#    Time: 555312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:555312 ps, :555781 ps, 2500 ps );
#    Time: 555781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:554843 ps, :555781 ps, 7 ns );
#    Time: 555781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:555781 ps, :556250 ps, 2500 ps );
#    Time: 556250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:555312 ps, :556250 ps, 7 ns );
#    Time: 556250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:556250 ps, :556718 ps, 2500 ps );
#    Time: 556718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:555781 ps, :556718 ps, 7 ns );
#    Time: 556718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:556718 ps, :557187 ps, 2500 ps );
#    Time: 557187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:556250 ps, :557187 ps, 7 ns );
#    Time: 557187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:557187 ps, :557656 ps, 2500 ps );
#    Time: 557656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:556718 ps, :557656 ps, 7 ns );
#    Time: 557656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:557656 ps, :558125 ps, 2500 ps );
#    Time: 558125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:557187 ps, :558125 ps, 7 ns );
#    Time: 558125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:558125 ps, :558593 ps, 2500 ps );
#    Time: 558593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:557656 ps, :558593 ps, 7 ns );
#    Time: 558593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:558593 ps, :559062 ps, 2500 ps );
#    Time: 559062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:558125 ps, :559062 ps, 7 ns );
#    Time: 559062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:559062 ps, :559531 ps, 2500 ps );
#    Time: 559531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:558593 ps, :559531 ps, 7 ns );
#    Time: 559531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:559531 ps, :560 ns, 2500 ps );
#    Time: 560 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:559062 ps, :560 ns, 7 ns );
#    Time: 560 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:560 ns, :560468 ps, 2500 ps );
#    Time: 560468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:559531 ps, :560468 ps, 7 ns );
#    Time: 560468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:560468 ps, :560937 ps, 2500 ps );
#    Time: 560937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:560 ns, :560937 ps, 7 ns );
#    Time: 560937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:560937 ps, :561406 ps, 2500 ps );
#    Time: 561406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:560468 ps, :561406 ps, 7 ns );
#    Time: 561406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:561406 ps, :561875 ps, 2500 ps );
#    Time: 561875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:560937 ps, :561875 ps, 7 ns );
#    Time: 561875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:561875 ps, :562343 ps, 2500 ps );
#    Time: 562343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:561406 ps, :562343 ps, 7 ns );
#    Time: 562343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:562343 ps, :562812 ps, 2500 ps );
#    Time: 562812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:561875 ps, :562812 ps, 7 ns );
#    Time: 562812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:562812 ps, :563281 ps, 2500 ps );
#    Time: 563281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:562343 ps, :563281 ps, 7 ns );
#    Time: 563281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:563281 ps, :563750 ps, 2500 ps );
#    Time: 563750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:562812 ps, :563750 ps, 7 ns );
#    Time: 563750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:563750 ps, :564218 ps, 2500 ps );
#    Time: 564218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:563281 ps, :564218 ps, 7 ns );
#    Time: 564218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:564218 ps, :564687 ps, 2500 ps );
#    Time: 564687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:563750 ps, :564687 ps, 7 ns );
#    Time: 564687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:564687 ps, :565156 ps, 2500 ps );
#    Time: 565156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:564218 ps, :565156 ps, 7 ns );
#    Time: 565156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:565156 ps, :565625 ps, 2500 ps );
#    Time: 565625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:564687 ps, :565625 ps, 7 ns );
#    Time: 565625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:565625 ps, :566093 ps, 2500 ps );
#    Time: 566093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:565156 ps, :566093 ps, 7 ns );
#    Time: 566093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:566093 ps, :566562 ps, 2500 ps );
#    Time: 566562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:565625 ps, :566562 ps, 7 ns );
#    Time: 566562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:566562 ps, :567031 ps, 2500 ps );
#    Time: 567031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:566093 ps, :567031 ps, 7 ns );
#    Time: 567031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:567031 ps, :567500 ps, 2500 ps );
#    Time: 567500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:566562 ps, :567500 ps, 7 ns );
#    Time: 567500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:567500 ps, :567968 ps, 2500 ps );
#    Time: 567968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:567031 ps, :567968 ps, 7 ns );
#    Time: 567968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:567968 ps, :568437 ps, 2500 ps );
#    Time: 568437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:567500 ps, :568437 ps, 7 ns );
#    Time: 568437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:568437 ps, :568906 ps, 2500 ps );
#    Time: 568906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:567968 ps, :568906 ps, 7 ns );
#    Time: 568906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:568906 ps, :569375 ps, 2500 ps );
#    Time: 569375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:568437 ps, :569375 ps, 7 ns );
#    Time: 569375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:569375 ps, :569843 ps, 2500 ps );
#    Time: 569843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:568906 ps, :569843 ps, 7 ns );
#    Time: 569843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:569843 ps, :570312 ps, 2500 ps );
#    Time: 570312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:569375 ps, :570312 ps, 7 ns );
#    Time: 570312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:570312 ps, :570781 ps, 2500 ps );
#    Time: 570781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:569843 ps, :570781 ps, 7 ns );
#    Time: 570781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:570781 ps, :571250 ps, 2500 ps );
#    Time: 571250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:570312 ps, :571250 ps, 7 ns );
#    Time: 571250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:571250 ps, :571718 ps, 2500 ps );
#    Time: 571718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:570781 ps, :571718 ps, 7 ns );
#    Time: 571718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:571718 ps, :572187 ps, 2500 ps );
#    Time: 572187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:571250 ps, :572187 ps, 7 ns );
#    Time: 572187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:572187 ps, :572656 ps, 2500 ps );
#    Time: 572656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:571718 ps, :572656 ps, 7 ns );
#    Time: 572656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:572656 ps, :573125 ps, 2500 ps );
#    Time: 573125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:572187 ps, :573125 ps, 7 ns );
#    Time: 573125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:573125 ps, :573593 ps, 2500 ps );
#    Time: 573593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:572656 ps, :573593 ps, 7 ns );
#    Time: 573593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:573593 ps, :574062 ps, 2500 ps );
#    Time: 574062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:573125 ps, :574062 ps, 7 ns );
#    Time: 574062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:574062 ps, :574531 ps, 2500 ps );
#    Time: 574531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:573593 ps, :574531 ps, 7 ns );
#    Time: 574531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:574531 ps, :575 ns, 2500 ps );
#    Time: 575 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:574062 ps, :575 ns, 7 ns );
#    Time: 575 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:575 ns, :575468 ps, 2500 ps );
#    Time: 575468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:574531 ps, :575468 ps, 7 ns );
#    Time: 575468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:575468 ps, :575937 ps, 2500 ps );
#    Time: 575937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:575 ns, :575937 ps, 7 ns );
#    Time: 575937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:575937 ps, :576406 ps, 2500 ps );
#    Time: 576406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:575468 ps, :576406 ps, 7 ns );
#    Time: 576406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:576406 ps, :576875 ps, 2500 ps );
#    Time: 576875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:575937 ps, :576875 ps, 7 ns );
#    Time: 576875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:576875 ps, :577343 ps, 2500 ps );
#    Time: 577343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:576406 ps, :577343 ps, 7 ns );
#    Time: 577343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:577343 ps, :577812 ps, 2500 ps );
#    Time: 577812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:576875 ps, :577812 ps, 7 ns );
#    Time: 577812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:577812 ps, :578281 ps, 2500 ps );
#    Time: 578281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:577343 ps, :578281 ps, 7 ns );
#    Time: 578281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:578281 ps, :578750 ps, 2500 ps );
#    Time: 578750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:577812 ps, :578750 ps, 7 ns );
#    Time: 578750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:578750 ps, :579218 ps, 2500 ps );
#    Time: 579218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:578281 ps, :579218 ps, 7 ns );
#    Time: 579218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:579218 ps, :579687 ps, 2500 ps );
#    Time: 579687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:578750 ps, :579687 ps, 7 ns );
#    Time: 579687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:579687 ps, :580156 ps, 2500 ps );
#    Time: 580156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:579218 ps, :580156 ps, 7 ns );
#    Time: 580156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:580156 ps, :580625 ps, 2500 ps );
#    Time: 580625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:579687 ps, :580625 ps, 7 ns );
#    Time: 580625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:580625 ps, :581093 ps, 2500 ps );
#    Time: 581093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:580156 ps, :581093 ps, 7 ns );
#    Time: 581093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:581093 ps, :581562 ps, 2500 ps );
#    Time: 581562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:580625 ps, :581562 ps, 7 ns );
#    Time: 581562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:581562 ps, :582031 ps, 2500 ps );
#    Time: 582031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:581093 ps, :582031 ps, 7 ns );
#    Time: 582031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:582031 ps, :582500 ps, 2500 ps );
#    Time: 582500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:581562 ps, :582500 ps, 7 ns );
#    Time: 582500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:582500 ps, :582968 ps, 2500 ps );
#    Time: 582968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:582031 ps, :582968 ps, 7 ns );
#    Time: 582968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:582968 ps, :583437 ps, 2500 ps );
#    Time: 583437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:582500 ps, :583437 ps, 7 ns );
#    Time: 583437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:583437 ps, :583906 ps, 2500 ps );
#    Time: 583906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:582968 ps, :583906 ps, 7 ns );
#    Time: 583906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:583906 ps, :584375 ps, 2500 ps );
#    Time: 584375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:583437 ps, :584375 ps, 7 ns );
#    Time: 584375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:584375 ps, :584843 ps, 2500 ps );
#    Time: 584843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:583906 ps, :584843 ps, 7 ns );
#    Time: 584843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:584843 ps, :585312 ps, 2500 ps );
#    Time: 585312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:584375 ps, :585312 ps, 7 ns );
#    Time: 585312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:585312 ps, :585781 ps, 2500 ps );
#    Time: 585781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:584843 ps, :585781 ps, 7 ns );
#    Time: 585781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:585781 ps, :586250 ps, 2500 ps );
#    Time: 586250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:585312 ps, :586250 ps, 7 ns );
#    Time: 586250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:586250 ps, :586718 ps, 2500 ps );
#    Time: 586718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:585781 ps, :586718 ps, 7 ns );
#    Time: 586718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:586718 ps, :587187 ps, 2500 ps );
#    Time: 587187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:586250 ps, :587187 ps, 7 ns );
#    Time: 587187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:587187 ps, :587656 ps, 2500 ps );
#    Time: 587656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:586718 ps, :587656 ps, 7 ns );
#    Time: 587656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:587656 ps, :588125 ps, 2500 ps );
#    Time: 588125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:587187 ps, :588125 ps, 7 ns );
#    Time: 588125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:588125 ps, :588593 ps, 2500 ps );
#    Time: 588593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:587656 ps, :588593 ps, 7 ns );
#    Time: 588593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:588593 ps, :589062 ps, 2500 ps );
#    Time: 589062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:588125 ps, :589062 ps, 7 ns );
#    Time: 589062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:589062 ps, :589531 ps, 2500 ps );
#    Time: 589531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:588593 ps, :589531 ps, 7 ns );
#    Time: 589531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:589531 ps, :590 ns, 2500 ps );
#    Time: 590 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:589062 ps, :590 ns, 7 ns );
#    Time: 590 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:590 ns, :590468 ps, 2500 ps );
#    Time: 590468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:589531 ps, :590468 ps, 7 ns );
#    Time: 590468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:590468 ps, :590937 ps, 2500 ps );
#    Time: 590937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:590 ns, :590937 ps, 7 ns );
#    Time: 590937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:590937 ps, :591406 ps, 2500 ps );
#    Time: 591406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:590468 ps, :591406 ps, 7 ns );
#    Time: 591406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:591406 ps, :591875 ps, 2500 ps );
#    Time: 591875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:590937 ps, :591875 ps, 7 ns );
#    Time: 591875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:591875 ps, :592343 ps, 2500 ps );
#    Time: 592343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:591406 ps, :592343 ps, 7 ns );
#    Time: 592343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:592343 ps, :592812 ps, 2500 ps );
#    Time: 592812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:591875 ps, :592812 ps, 7 ns );
#    Time: 592812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:592812 ps, :593281 ps, 2500 ps );
#    Time: 593281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:592343 ps, :593281 ps, 7 ns );
#    Time: 593281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:593281 ps, :593750 ps, 2500 ps );
#    Time: 593750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:592812 ps, :593750 ps, 7 ns );
#    Time: 593750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:593750 ps, :594218 ps, 2500 ps );
#    Time: 594218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:593281 ps, :594218 ps, 7 ns );
#    Time: 594218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:594218 ps, :594687 ps, 2500 ps );
#    Time: 594687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:593750 ps, :594687 ps, 7 ns );
#    Time: 594687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:594687 ps, :595156 ps, 2500 ps );
#    Time: 595156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:594218 ps, :595156 ps, 7 ns );
#    Time: 595156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:595156 ps, :595625 ps, 2500 ps );
#    Time: 595625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:594687 ps, :595625 ps, 7 ns );
#    Time: 595625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:595625 ps, :596093 ps, 2500 ps );
#    Time: 596093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:595156 ps, :596093 ps, 7 ns );
#    Time: 596093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:596093 ps, :596562 ps, 2500 ps );
#    Time: 596562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:595625 ps, :596562 ps, 7 ns );
#    Time: 596562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:596562 ps, :597031 ps, 2500 ps );
#    Time: 597031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:596093 ps, :597031 ps, 7 ns );
#    Time: 597031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:597031 ps, :597500 ps, 2500 ps );
#    Time: 597500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:596562 ps, :597500 ps, 7 ns );
#    Time: 597500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:597500 ps, :597968 ps, 2500 ps );
#    Time: 597968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:597031 ps, :597968 ps, 7 ns );
#    Time: 597968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:597968 ps, :598437 ps, 2500 ps );
#    Time: 598437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:597500 ps, :598437 ps, 7 ns );
#    Time: 598437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:598437 ps, :598906 ps, 2500 ps );
#    Time: 598906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:597968 ps, :598906 ps, 7 ns );
#    Time: 598906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:598906 ps, :599375 ps, 2500 ps );
#    Time: 599375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:598437 ps, :599375 ps, 7 ns );
#    Time: 599375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:599375 ps, :599843 ps, 2500 ps );
#    Time: 599843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:598906 ps, :599843 ps, 7 ns );
#    Time: 599843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:599843 ps, :600312 ps, 2500 ps );
#    Time: 600312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:599375 ps, :600312 ps, 7 ns );
#    Time: 600312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:600312 ps, :600781 ps, 2500 ps );
#    Time: 600781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:599843 ps, :600781 ps, 7 ns );
#    Time: 600781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:600781 ps, :601250 ps, 2500 ps );
#    Time: 601250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:600312 ps, :601250 ps, 7 ns );
#    Time: 601250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:601250 ps, :601718 ps, 2500 ps );
#    Time: 601718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:600781 ps, :601718 ps, 7 ns );
#    Time: 601718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:601718 ps, :602187 ps, 2500 ps );
#    Time: 602187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:601250 ps, :602187 ps, 7 ns );
#    Time: 602187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:602187 ps, :602656 ps, 2500 ps );
#    Time: 602656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:601718 ps, :602656 ps, 7 ns );
#    Time: 602656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:602656 ps, :603125 ps, 2500 ps );
#    Time: 603125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:602187 ps, :603125 ps, 7 ns );
#    Time: 603125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:603125 ps, :603593 ps, 2500 ps );
#    Time: 603593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:602656 ps, :603593 ps, 7 ns );
#    Time: 603593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:603593 ps, :604062 ps, 2500 ps );
#    Time: 604062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:603125 ps, :604062 ps, 7 ns );
#    Time: 604062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:604062 ps, :604531 ps, 2500 ps );
#    Time: 604531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:603593 ps, :604531 ps, 7 ns );
#    Time: 604531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:604531 ps, :605 ns, 2500 ps );
#    Time: 605 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:604062 ps, :605 ns, 7 ns );
#    Time: 605 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:605 ns, :605468 ps, 2500 ps );
#    Time: 605468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:604531 ps, :605468 ps, 7 ns );
#    Time: 605468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:605468 ps, :605937 ps, 2500 ps );
#    Time: 605937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:605 ns, :605937 ps, 7 ns );
#    Time: 605937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:605937 ps, :606406 ps, 2500 ps );
#    Time: 606406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:605468 ps, :606406 ps, 7 ns );
#    Time: 606406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:606406 ps, :606875 ps, 2500 ps );
#    Time: 606875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:605937 ps, :606875 ps, 7 ns );
#    Time: 606875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:606875 ps, :607343 ps, 2500 ps );
#    Time: 607343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:606406 ps, :607343 ps, 7 ns );
#    Time: 607343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:607343 ps, :607812 ps, 2500 ps );
#    Time: 607812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:606875 ps, :607812 ps, 7 ns );
#    Time: 607812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:607812 ps, :608281 ps, 2500 ps );
#    Time: 608281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:607343 ps, :608281 ps, 7 ns );
#    Time: 608281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:608281 ps, :608750 ps, 2500 ps );
#    Time: 608750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:607812 ps, :608750 ps, 7 ns );
#    Time: 608750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:608750 ps, :609218 ps, 2500 ps );
#    Time: 609218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:608281 ps, :609218 ps, 7 ns );
#    Time: 609218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:609218 ps, :609687 ps, 2500 ps );
#    Time: 609687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:608750 ps, :609687 ps, 7 ns );
#    Time: 609687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:609687 ps, :610156 ps, 2500 ps );
#    Time: 610156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:609218 ps, :610156 ps, 7 ns );
#    Time: 610156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:610156 ps, :610625 ps, 2500 ps );
#    Time: 610625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:609687 ps, :610625 ps, 7 ns );
#    Time: 610625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:610625 ps, :611093 ps, 2500 ps );
#    Time: 611093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:610156 ps, :611093 ps, 7 ns );
#    Time: 611093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:611093 ps, :611562 ps, 2500 ps );
#    Time: 611562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:610625 ps, :611562 ps, 7 ns );
#    Time: 611562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:611562 ps, :612031 ps, 2500 ps );
#    Time: 612031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:611093 ps, :612031 ps, 7 ns );
#    Time: 612031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:612031 ps, :612500 ps, 2500 ps );
#    Time: 612500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:611562 ps, :612500 ps, 7 ns );
#    Time: 612500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:612500 ps, :612968 ps, 2500 ps );
#    Time: 612968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:612031 ps, :612968 ps, 7 ns );
#    Time: 612968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:612968 ps, :613437 ps, 2500 ps );
#    Time: 613437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:612500 ps, :613437 ps, 7 ns );
#    Time: 613437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:613437 ps, :613906 ps, 2500 ps );
#    Time: 613906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:612968 ps, :613906 ps, 7 ns );
#    Time: 613906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:613906 ps, :614375 ps, 2500 ps );
#    Time: 614375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:613437 ps, :614375 ps, 7 ns );
#    Time: 614375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:614375 ps, :614843 ps, 2500 ps );
#    Time: 614843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:613906 ps, :614843 ps, 7 ns );
#    Time: 614843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:614843 ps, :615312 ps, 2500 ps );
#    Time: 615312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:614375 ps, :615312 ps, 7 ns );
#    Time: 615312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:615312 ps, :615781 ps, 2500 ps );
#    Time: 615781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:614843 ps, :615781 ps, 7 ns );
#    Time: 615781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:615781 ps, :616250 ps, 2500 ps );
#    Time: 616250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:615312 ps, :616250 ps, 7 ns );
#    Time: 616250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:616250 ps, :616718 ps, 2500 ps );
#    Time: 616718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:615781 ps, :616718 ps, 7 ns );
#    Time: 616718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:616718 ps, :617187 ps, 2500 ps );
#    Time: 617187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:616250 ps, :617187 ps, 7 ns );
#    Time: 617187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:617187 ps, :617656 ps, 2500 ps );
#    Time: 617656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:616718 ps, :617656 ps, 7 ns );
#    Time: 617656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:617656 ps, :618125 ps, 2500 ps );
#    Time: 618125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:617187 ps, :618125 ps, 7 ns );
#    Time: 618125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:618125 ps, :618593 ps, 2500 ps );
#    Time: 618593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:617656 ps, :618593 ps, 7 ns );
#    Time: 618593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:618593 ps, :619062 ps, 2500 ps );
#    Time: 619062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:618125 ps, :619062 ps, 7 ns );
#    Time: 619062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:619062 ps, :619531 ps, 2500 ps );
#    Time: 619531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:618593 ps, :619531 ps, 7 ns );
#    Time: 619531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:619531 ps, :620 ns, 2500 ps );
#    Time: 620 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:619062 ps, :620 ns, 7 ns );
#    Time: 620 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:620 ns, :620468 ps, 2500 ps );
#    Time: 620468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:619531 ps, :620468 ps, 7 ns );
#    Time: 620468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:620468 ps, :620937 ps, 2500 ps );
#    Time: 620937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:620 ns, :620937 ps, 7 ns );
#    Time: 620937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:620937 ps, :621406 ps, 2500 ps );
#    Time: 621406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:620468 ps, :621406 ps, 7 ns );
#    Time: 621406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:621406 ps, :621875 ps, 2500 ps );
#    Time: 621875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:620937 ps, :621875 ps, 7 ns );
#    Time: 621875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:621875 ps, :622343 ps, 2500 ps );
#    Time: 622343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:621406 ps, :622343 ps, 7 ns );
#    Time: 622343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:622343 ps, :622812 ps, 2500 ps );
#    Time: 622812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:621875 ps, :622812 ps, 7 ns );
#    Time: 622812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:622812 ps, :623281 ps, 2500 ps );
#    Time: 623281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:622343 ps, :623281 ps, 7 ns );
#    Time: 623281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:623281 ps, :623750 ps, 2500 ps );
#    Time: 623750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:622812 ps, :623750 ps, 7 ns );
#    Time: 623750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:623750 ps, :624218 ps, 2500 ps );
#    Time: 624218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:623281 ps, :624218 ps, 7 ns );
#    Time: 624218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:624218 ps, :624687 ps, 2500 ps );
#    Time: 624687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:623750 ps, :624687 ps, 7 ns );
#    Time: 624687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:624687 ps, :625156 ps, 2500 ps );
#    Time: 625156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:624218 ps, :625156 ps, 7 ns );
#    Time: 625156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:625156 ps, :625625 ps, 2500 ps );
#    Time: 625625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:624687 ps, :625625 ps, 7 ns );
#    Time: 625625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:625625 ps, :626093 ps, 2500 ps );
#    Time: 626093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:625156 ps, :626093 ps, 7 ns );
#    Time: 626093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:626093 ps, :626562 ps, 2500 ps );
#    Time: 626562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:625625 ps, :626562 ps, 7 ns );
#    Time: 626562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:626562 ps, :627031 ps, 2500 ps );
#    Time: 627031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:626093 ps, :627031 ps, 7 ns );
#    Time: 627031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:627031 ps, :627500 ps, 2500 ps );
#    Time: 627500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:626562 ps, :627500 ps, 7 ns );
#    Time: 627500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:627500 ps, :627968 ps, 2500 ps );
#    Time: 627968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:627031 ps, :627968 ps, 7 ns );
#    Time: 627968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:627968 ps, :628437 ps, 2500 ps );
#    Time: 628437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:627500 ps, :628437 ps, 7 ns );
#    Time: 628437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:628437 ps, :628906 ps, 2500 ps );
#    Time: 628906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:627968 ps, :628906 ps, 7 ns );
#    Time: 628906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:628906 ps, :629375 ps, 2500 ps );
#    Time: 629375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:628437 ps, :629375 ps, 7 ns );
#    Time: 629375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:629375 ps, :629843 ps, 2500 ps );
#    Time: 629843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:628906 ps, :629843 ps, 7 ns );
#    Time: 629843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:629843 ps, :630312 ps, 2500 ps );
#    Time: 630312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:629375 ps, :630312 ps, 7 ns );
#    Time: 630312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:630312 ps, :630781 ps, 2500 ps );
#    Time: 630781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:629843 ps, :630781 ps, 7 ns );
#    Time: 630781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:630781 ps, :631250 ps, 2500 ps );
#    Time: 631250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:630312 ps, :631250 ps, 7 ns );
#    Time: 631250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:631250 ps, :631718 ps, 2500 ps );
#    Time: 631718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:630781 ps, :631718 ps, 7 ns );
#    Time: 631718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:631718 ps, :632187 ps, 2500 ps );
#    Time: 632187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:631250 ps, :632187 ps, 7 ns );
#    Time: 632187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:632187 ps, :632656 ps, 2500 ps );
#    Time: 632656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:631718 ps, :632656 ps, 7 ns );
#    Time: 632656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:632656 ps, :633125 ps, 2500 ps );
#    Time: 633125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:632187 ps, :633125 ps, 7 ns );
#    Time: 633125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:633125 ps, :633593 ps, 2500 ps );
#    Time: 633593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:632656 ps, :633593 ps, 7 ns );
#    Time: 633593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:633593 ps, :634062 ps, 2500 ps );
#    Time: 634062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:633125 ps, :634062 ps, 7 ns );
#    Time: 634062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:634062 ps, :634531 ps, 2500 ps );
#    Time: 634531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:633593 ps, :634531 ps, 7 ns );
#    Time: 634531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:634531 ps, :635 ns, 2500 ps );
#    Time: 635 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:634062 ps, :635 ns, 7 ns );
#    Time: 635 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:635 ns, :635468 ps, 2500 ps );
#    Time: 635468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:634531 ps, :635468 ps, 7 ns );
#    Time: 635468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:635468 ps, :635937 ps, 2500 ps );
#    Time: 635937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:635 ns, :635937 ps, 7 ns );
#    Time: 635937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:635937 ps, :636406 ps, 2500 ps );
#    Time: 636406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:635468 ps, :636406 ps, 7 ns );
#    Time: 636406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:636406 ps, :636875 ps, 2500 ps );
#    Time: 636875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:635937 ps, :636875 ps, 7 ns );
#    Time: 636875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:636875 ps, :637343 ps, 2500 ps );
#    Time: 637343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:636406 ps, :637343 ps, 7 ns );
#    Time: 637343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:637343 ps, :637812 ps, 2500 ps );
#    Time: 637812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:636875 ps, :637812 ps, 7 ns );
#    Time: 637812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:637812 ps, :638281 ps, 2500 ps );
#    Time: 638281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:637343 ps, :638281 ps, 7 ns );
#    Time: 638281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:638281 ps, :638750 ps, 2500 ps );
#    Time: 638750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:637812 ps, :638750 ps, 7 ns );
#    Time: 638750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:638750 ps, :639218 ps, 2500 ps );
#    Time: 639218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:638281 ps, :639218 ps, 7 ns );
#    Time: 639218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:639218 ps, :639687 ps, 2500 ps );
#    Time: 639687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:638750 ps, :639687 ps, 7 ns );
#    Time: 639687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:639687 ps, :640156 ps, 2500 ps );
#    Time: 640156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:639218 ps, :640156 ps, 7 ns );
#    Time: 640156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:640156 ps, :640625 ps, 2500 ps );
#    Time: 640625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:639687 ps, :640625 ps, 7 ns );
#    Time: 640625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:640625 ps, :641093 ps, 2500 ps );
#    Time: 641093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:640156 ps, :641093 ps, 7 ns );
#    Time: 641093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:641093 ps, :641562 ps, 2500 ps );
#    Time: 641562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:640625 ps, :641562 ps, 7 ns );
#    Time: 641562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:641562 ps, :642031 ps, 2500 ps );
#    Time: 642031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:641093 ps, :642031 ps, 7 ns );
#    Time: 642031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:642031 ps, :642500 ps, 2500 ps );
#    Time: 642500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:641562 ps, :642500 ps, 7 ns );
#    Time: 642500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:642500 ps, :642968 ps, 2500 ps );
#    Time: 642968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:642031 ps, :642968 ps, 7 ns );
#    Time: 642968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:642968 ps, :643437 ps, 2500 ps );
#    Time: 643437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:642500 ps, :643437 ps, 7 ns );
#    Time: 643437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:643437 ps, :643906 ps, 2500 ps );
#    Time: 643906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:642968 ps, :643906 ps, 7 ns );
#    Time: 643906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:643906 ps, :644375 ps, 2500 ps );
#    Time: 644375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:643437 ps, :644375 ps, 7 ns );
#    Time: 644375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:644375 ps, :644843 ps, 2500 ps );
#    Time: 644843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:643906 ps, :644843 ps, 7 ns );
#    Time: 644843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:644843 ps, :645312 ps, 2500 ps );
#    Time: 645312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:644375 ps, :645312 ps, 7 ns );
#    Time: 645312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:645312 ps, :645781 ps, 2500 ps );
#    Time: 645781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:644843 ps, :645781 ps, 7 ns );
#    Time: 645781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:645781 ps, :646250 ps, 2500 ps );
#    Time: 646250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:645312 ps, :646250 ps, 7 ns );
#    Time: 646250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:646250 ps, :646718 ps, 2500 ps );
#    Time: 646718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:645781 ps, :646718 ps, 7 ns );
#    Time: 646718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:646718 ps, :647187 ps, 2500 ps );
#    Time: 647187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:646250 ps, :647187 ps, 7 ns );
#    Time: 647187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:647187 ps, :647656 ps, 2500 ps );
#    Time: 647656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:646718 ps, :647656 ps, 7 ns );
#    Time: 647656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:647656 ps, :648125 ps, 2500 ps );
#    Time: 648125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:647187 ps, :648125 ps, 7 ns );
#    Time: 648125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:648125 ps, :648593 ps, 2500 ps );
#    Time: 648593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:647656 ps, :648593 ps, 7 ns );
#    Time: 648593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:648593 ps, :649062 ps, 2500 ps );
#    Time: 649062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:648125 ps, :649062 ps, 7 ns );
#    Time: 649062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:649062 ps, :649531 ps, 2500 ps );
#    Time: 649531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:648593 ps, :649531 ps, 7 ns );
#    Time: 649531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:649531 ps, :650 ns, 2500 ps );
#    Time: 650 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:649062 ps, :650 ns, 7 ns );
#    Time: 650 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:650 ns, :650468 ps, 2500 ps );
#    Time: 650468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:649531 ps, :650468 ps, 7 ns );
#    Time: 650468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:650468 ps, :650937 ps, 2500 ps );
#    Time: 650937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:650 ns, :650937 ps, 7 ns );
#    Time: 650937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:650937 ps, :651406 ps, 2500 ps );
#    Time: 651406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:650468 ps, :651406 ps, 7 ns );
#    Time: 651406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:651406 ps, :651875 ps, 2500 ps );
#    Time: 651875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:650937 ps, :651875 ps, 7 ns );
#    Time: 651875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:651875 ps, :652343 ps, 2500 ps );
#    Time: 652343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:651406 ps, :652343 ps, 7 ns );
#    Time: 652343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:652343 ps, :652812 ps, 2500 ps );
#    Time: 652812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:651875 ps, :652812 ps, 7 ns );
#    Time: 652812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:652812 ps, :653281 ps, 2500 ps );
#    Time: 653281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:652343 ps, :653281 ps, 7 ns );
#    Time: 653281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:653281 ps, :653750 ps, 2500 ps );
#    Time: 653750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:652812 ps, :653750 ps, 7 ns );
#    Time: 653750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:653750 ps, :654218 ps, 2500 ps );
#    Time: 654218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:653281 ps, :654218 ps, 7 ns );
#    Time: 654218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:654218 ps, :654687 ps, 2500 ps );
#    Time: 654687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:653750 ps, :654687 ps, 7 ns );
#    Time: 654687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:654687 ps, :655156 ps, 2500 ps );
#    Time: 655156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:654218 ps, :655156 ps, 7 ns );
#    Time: 655156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:655156 ps, :655625 ps, 2500 ps );
#    Time: 655625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:654687 ps, :655625 ps, 7 ns );
#    Time: 655625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:655625 ps, :656093 ps, 2500 ps );
#    Time: 656093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:655156 ps, :656093 ps, 7 ns );
#    Time: 656093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:656093 ps, :656562 ps, 2500 ps );
#    Time: 656562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:655625 ps, :656562 ps, 7 ns );
#    Time: 656562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:656562 ps, :657031 ps, 2500 ps );
#    Time: 657031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:656093 ps, :657031 ps, 7 ns );
#    Time: 657031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:657031 ps, :657500 ps, 2500 ps );
#    Time: 657500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:656562 ps, :657500 ps, 7 ns );
#    Time: 657500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:657500 ps, :657968 ps, 2500 ps );
#    Time: 657968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:657031 ps, :657968 ps, 7 ns );
#    Time: 657968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:657968 ps, :658437 ps, 2500 ps );
#    Time: 658437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:657500 ps, :658437 ps, 7 ns );
#    Time: 658437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:658437 ps, :658906 ps, 2500 ps );
#    Time: 658906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:657968 ps, :658906 ps, 7 ns );
#    Time: 658906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:658906 ps, :659375 ps, 2500 ps );
#    Time: 659375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:658437 ps, :659375 ps, 7 ns );
#    Time: 659375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:659375 ps, :659843 ps, 2500 ps );
#    Time: 659843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:658906 ps, :659843 ps, 7 ns );
#    Time: 659843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:659843 ps, :660312 ps, 2500 ps );
#    Time: 660312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:659375 ps, :660312 ps, 7 ns );
#    Time: 660312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:660312 ps, :660781 ps, 2500 ps );
#    Time: 660781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:659843 ps, :660781 ps, 7 ns );
#    Time: 660781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:660781 ps, :661250 ps, 2500 ps );
#    Time: 661250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:660312 ps, :661250 ps, 7 ns );
#    Time: 661250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:661250 ps, :661718 ps, 2500 ps );
#    Time: 661718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:660781 ps, :661718 ps, 7 ns );
#    Time: 661718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:661718 ps, :662187 ps, 2500 ps );
#    Time: 662187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:661250 ps, :662187 ps, 7 ns );
#    Time: 662187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:662187 ps, :662656 ps, 2500 ps );
#    Time: 662656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:661718 ps, :662656 ps, 7 ns );
#    Time: 662656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:662656 ps, :663125 ps, 2500 ps );
#    Time: 663125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:662187 ps, :663125 ps, 7 ns );
#    Time: 663125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:663125 ps, :663593 ps, 2500 ps );
#    Time: 663593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:662656 ps, :663593 ps, 7 ns );
#    Time: 663593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:663593 ps, :664062 ps, 2500 ps );
#    Time: 664062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:663125 ps, :664062 ps, 7 ns );
#    Time: 664062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:664062 ps, :664531 ps, 2500 ps );
#    Time: 664531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:663593 ps, :664531 ps, 7 ns );
#    Time: 664531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:664531 ps, :665 ns, 2500 ps );
#    Time: 665 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:664062 ps, :665 ns, 7 ns );
#    Time: 665 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:665 ns, :665468 ps, 2500 ps );
#    Time: 665468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:664531 ps, :665468 ps, 7 ns );
#    Time: 665468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:665468 ps, :665937 ps, 2500 ps );
#    Time: 665937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:665 ns, :665937 ps, 7 ns );
#    Time: 665937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:665937 ps, :666406 ps, 2500 ps );
#    Time: 666406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:665468 ps, :666406 ps, 7 ns );
#    Time: 666406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:666406 ps, :666875 ps, 2500 ps );
#    Time: 666875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:665937 ps, :666875 ps, 7 ns );
#    Time: 666875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:666875 ps, :667343 ps, 2500 ps );
#    Time: 667343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:666406 ps, :667343 ps, 7 ns );
#    Time: 667343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:667343 ps, :667812 ps, 2500 ps );
#    Time: 667812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:666875 ps, :667812 ps, 7 ns );
#    Time: 667812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:667812 ps, :668281 ps, 2500 ps );
#    Time: 668281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:667343 ps, :668281 ps, 7 ns );
#    Time: 668281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:668281 ps, :668750 ps, 2500 ps );
#    Time: 668750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:667812 ps, :668750 ps, 7 ns );
#    Time: 668750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:668750 ps, :669218 ps, 2500 ps );
#    Time: 669218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:668281 ps, :669218 ps, 7 ns );
#    Time: 669218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:669218 ps, :669687 ps, 2500 ps );
#    Time: 669687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:668750 ps, :669687 ps, 7 ns );
#    Time: 669687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:669687 ps, :670156 ps, 2500 ps );
#    Time: 670156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:669218 ps, :670156 ps, 7 ns );
#    Time: 670156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:670156 ps, :670625 ps, 2500 ps );
#    Time: 670625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:669687 ps, :670625 ps, 7 ns );
#    Time: 670625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:670625 ps, :671093 ps, 2500 ps );
#    Time: 671093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:670156 ps, :671093 ps, 7 ns );
#    Time: 671093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:671093 ps, :671562 ps, 2500 ps );
#    Time: 671562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:670625 ps, :671562 ps, 7 ns );
#    Time: 671562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:671562 ps, :672031 ps, 2500 ps );
#    Time: 672031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:671093 ps, :672031 ps, 7 ns );
#    Time: 672031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:672031 ps, :672500 ps, 2500 ps );
#    Time: 672500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:671562 ps, :672500 ps, 7 ns );
#    Time: 672500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:672500 ps, :672968 ps, 2500 ps );
#    Time: 672968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:672031 ps, :672968 ps, 7 ns );
#    Time: 672968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:672968 ps, :673437 ps, 2500 ps );
#    Time: 673437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:672500 ps, :673437 ps, 7 ns );
#    Time: 673437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:673437 ps, :673906 ps, 2500 ps );
#    Time: 673906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:672968 ps, :673906 ps, 7 ns );
#    Time: 673906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:673906 ps, :674375 ps, 2500 ps );
#    Time: 674375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:673437 ps, :674375 ps, 7 ns );
#    Time: 674375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:674375 ps, :674843 ps, 2500 ps );
#    Time: 674843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:673906 ps, :674843 ps, 7 ns );
#    Time: 674843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:674843 ps, :675312 ps, 2500 ps );
#    Time: 675312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:674375 ps, :675312 ps, 7 ns );
#    Time: 675312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:675312 ps, :675781 ps, 2500 ps );
#    Time: 675781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:674843 ps, :675781 ps, 7 ns );
#    Time: 675781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:675781 ps, :676250 ps, 2500 ps );
#    Time: 676250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:675312 ps, :676250 ps, 7 ns );
#    Time: 676250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:676250 ps, :676718 ps, 2500 ps );
#    Time: 676718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:675781 ps, :676718 ps, 7 ns );
#    Time: 676718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:676718 ps, :677187 ps, 2500 ps );
#    Time: 677187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:676250 ps, :677187 ps, 7 ns );
#    Time: 677187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:677187 ps, :677656 ps, 2500 ps );
#    Time: 677656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:676718 ps, :677656 ps, 7 ns );
#    Time: 677656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:677656 ps, :678125 ps, 2500 ps );
#    Time: 678125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:677187 ps, :678125 ps, 7 ns );
#    Time: 678125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:678125 ps, :678593 ps, 2500 ps );
#    Time: 678593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:677656 ps, :678593 ps, 7 ns );
#    Time: 678593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:678593 ps, :679062 ps, 2500 ps );
#    Time: 679062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:678125 ps, :679062 ps, 7 ns );
#    Time: 679062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:679062 ps, :679531 ps, 2500 ps );
#    Time: 679531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:678593 ps, :679531 ps, 7 ns );
#    Time: 679531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:679531 ps, :680 ns, 2500 ps );
#    Time: 680 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:679062 ps, :680 ns, 7 ns );
#    Time: 680 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:680 ns, :680468 ps, 2500 ps );
#    Time: 680468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:679531 ps, :680468 ps, 7 ns );
#    Time: 680468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:680468 ps, :680937 ps, 2500 ps );
#    Time: 680937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:680 ns, :680937 ps, 7 ns );
#    Time: 680937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:680937 ps, :681406 ps, 2500 ps );
#    Time: 681406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:680468 ps, :681406 ps, 7 ns );
#    Time: 681406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:681406 ps, :681875 ps, 2500 ps );
#    Time: 681875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:680937 ps, :681875 ps, 7 ns );
#    Time: 681875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:681875 ps, :682343 ps, 2500 ps );
#    Time: 682343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:681406 ps, :682343 ps, 7 ns );
#    Time: 682343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:682343 ps, :682812 ps, 2500 ps );
#    Time: 682812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:681875 ps, :682812 ps, 7 ns );
#    Time: 682812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:682812 ps, :683281 ps, 2500 ps );
#    Time: 683281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:682343 ps, :683281 ps, 7 ns );
#    Time: 683281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:683281 ps, :683750 ps, 2500 ps );
#    Time: 683750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:682812 ps, :683750 ps, 7 ns );
#    Time: 683750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:683750 ps, :684218 ps, 2500 ps );
#    Time: 684218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:683281 ps, :684218 ps, 7 ns );
#    Time: 684218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:684218 ps, :684687 ps, 2500 ps );
#    Time: 684687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:683750 ps, :684687 ps, 7 ns );
#    Time: 684687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:684687 ps, :685156 ps, 2500 ps );
#    Time: 685156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:684218 ps, :685156 ps, 7 ns );
#    Time: 685156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:685156 ps, :685625 ps, 2500 ps );
#    Time: 685625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:684687 ps, :685625 ps, 7 ns );
#    Time: 685625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:685625 ps, :686093 ps, 2500 ps );
#    Time: 686093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:685156 ps, :686093 ps, 7 ns );
#    Time: 686093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:686093 ps, :686562 ps, 2500 ps );
#    Time: 686562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:685625 ps, :686562 ps, 7 ns );
#    Time: 686562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:686562 ps, :687031 ps, 2500 ps );
#    Time: 687031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:686093 ps, :687031 ps, 7 ns );
#    Time: 687031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:687031 ps, :687500 ps, 2500 ps );
#    Time: 687500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:686562 ps, :687500 ps, 7 ns );
#    Time: 687500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:687500 ps, :687968 ps, 2500 ps );
#    Time: 687968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:687031 ps, :687968 ps, 7 ns );
#    Time: 687968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:687968 ps, :688437 ps, 2500 ps );
#    Time: 688437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:687500 ps, :688437 ps, 7 ns );
#    Time: 688437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:688437 ps, :688906 ps, 2500 ps );
#    Time: 688906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:687968 ps, :688906 ps, 7 ns );
#    Time: 688906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:688906 ps, :689375 ps, 2500 ps );
#    Time: 689375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:688437 ps, :689375 ps, 7 ns );
#    Time: 689375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:689375 ps, :689843 ps, 2500 ps );
#    Time: 689843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:688906 ps, :689843 ps, 7 ns );
#    Time: 689843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:689843 ps, :690312 ps, 2500 ps );
#    Time: 690312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:689375 ps, :690312 ps, 7 ns );
#    Time: 690312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:690312 ps, :690781 ps, 2500 ps );
#    Time: 690781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:689843 ps, :690781 ps, 7 ns );
#    Time: 690781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:690781 ps, :691250 ps, 2500 ps );
#    Time: 691250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:690312 ps, :691250 ps, 7 ns );
#    Time: 691250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:691250 ps, :691718 ps, 2500 ps );
#    Time: 691718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:690781 ps, :691718 ps, 7 ns );
#    Time: 691718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:691718 ps, :692187 ps, 2500 ps );
#    Time: 692187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:691250 ps, :692187 ps, 7 ns );
#    Time: 692187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:692187 ps, :692656 ps, 2500 ps );
#    Time: 692656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:691718 ps, :692656 ps, 7 ns );
#    Time: 692656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:692656 ps, :693125 ps, 2500 ps );
#    Time: 693125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:692187 ps, :693125 ps, 7 ns );
#    Time: 693125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:693125 ps, :693593 ps, 2500 ps );
#    Time: 693593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:692656 ps, :693593 ps, 7 ns );
#    Time: 693593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:693593 ps, :694062 ps, 2500 ps );
#    Time: 694062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:693125 ps, :694062 ps, 7 ns );
#    Time: 694062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:694062 ps, :694531 ps, 2500 ps );
#    Time: 694531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:693593 ps, :694531 ps, 7 ns );
#    Time: 694531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:694531 ps, :695 ns, 2500 ps );
#    Time: 695 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:694062 ps, :695 ns, 7 ns );
#    Time: 695 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:695 ns, :695468 ps, 2500 ps );
#    Time: 695468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:694531 ps, :695468 ps, 7 ns );
#    Time: 695468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:695468 ps, :695937 ps, 2500 ps );
#    Time: 695937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:695 ns, :695937 ps, 7 ns );
#    Time: 695937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:695937 ps, :696406 ps, 2500 ps );
#    Time: 696406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:695468 ps, :696406 ps, 7 ns );
#    Time: 696406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:696406 ps, :696875 ps, 2500 ps );
#    Time: 696875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:695937 ps, :696875 ps, 7 ns );
#    Time: 696875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:696875 ps, :697343 ps, 2500 ps );
#    Time: 697343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:696406 ps, :697343 ps, 7 ns );
#    Time: 697343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:697343 ps, :697812 ps, 2500 ps );
#    Time: 697812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:696875 ps, :697812 ps, 7 ns );
#    Time: 697812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:697812 ps, :698281 ps, 2500 ps );
#    Time: 698281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:697343 ps, :698281 ps, 7 ns );
#    Time: 698281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:698281 ps, :698750 ps, 2500 ps );
#    Time: 698750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:697812 ps, :698750 ps, 7 ns );
#    Time: 698750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:698750 ps, :699218 ps, 2500 ps );
#    Time: 699218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:698281 ps, :699218 ps, 7 ns );
#    Time: 699218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:699218 ps, :699687 ps, 2500 ps );
#    Time: 699687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:698750 ps, :699687 ps, 7 ns );
#    Time: 699687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:699687 ps, :700156 ps, 2500 ps );
#    Time: 700156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:699218 ps, :700156 ps, 7 ns );
#    Time: 700156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:700156 ps, :700625 ps, 2500 ps );
#    Time: 700625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:699687 ps, :700625 ps, 7 ns );
#    Time: 700625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:700625 ps, :701093 ps, 2500 ps );
#    Time: 701093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:700156 ps, :701093 ps, 7 ns );
#    Time: 701093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:701093 ps, :701562 ps, 2500 ps );
#    Time: 701562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:700625 ps, :701562 ps, 7 ns );
#    Time: 701562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:701562 ps, :702031 ps, 2500 ps );
#    Time: 702031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:701093 ps, :702031 ps, 7 ns );
#    Time: 702031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:702031 ps, :702500 ps, 2500 ps );
#    Time: 702500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:701562 ps, :702500 ps, 7 ns );
#    Time: 702500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:702500 ps, :702968 ps, 2500 ps );
#    Time: 702968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:702031 ps, :702968 ps, 7 ns );
#    Time: 702968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:702968 ps, :703437 ps, 2500 ps );
#    Time: 703437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:702500 ps, :703437 ps, 7 ns );
#    Time: 703437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:703437 ps, :703906 ps, 2500 ps );
#    Time: 703906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:702968 ps, :703906 ps, 7 ns );
#    Time: 703906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:703906 ps, :704375 ps, 2500 ps );
#    Time: 704375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:703437 ps, :704375 ps, 7 ns );
#    Time: 704375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:704375 ps, :704843 ps, 2500 ps );
#    Time: 704843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:703906 ps, :704843 ps, 7 ns );
#    Time: 704843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:704843 ps, :705312 ps, 2500 ps );
#    Time: 705312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:704375 ps, :705312 ps, 7 ns );
#    Time: 705312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:705312 ps, :705781 ps, 2500 ps );
#    Time: 705781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:704843 ps, :705781 ps, 7 ns );
#    Time: 705781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:705781 ps, :706250 ps, 2500 ps );
#    Time: 706250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:705312 ps, :706250 ps, 7 ns );
#    Time: 706250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:706250 ps, :706718 ps, 2500 ps );
#    Time: 706718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:705781 ps, :706718 ps, 7 ns );
#    Time: 706718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:706718 ps, :707187 ps, 2500 ps );
#    Time: 707187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:706250 ps, :707187 ps, 7 ns );
#    Time: 707187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:707187 ps, :707656 ps, 2500 ps );
#    Time: 707656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:706718 ps, :707656 ps, 7 ns );
#    Time: 707656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:707656 ps, :708125 ps, 2500 ps );
#    Time: 708125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:707187 ps, :708125 ps, 7 ns );
#    Time: 708125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:708125 ps, :708593 ps, 2500 ps );
#    Time: 708593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:707656 ps, :708593 ps, 7 ns );
#    Time: 708593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:708593 ps, :709062 ps, 2500 ps );
#    Time: 709062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:708125 ps, :709062 ps, 7 ns );
#    Time: 709062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:709062 ps, :709531 ps, 2500 ps );
#    Time: 709531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:708593 ps, :709531 ps, 7 ns );
#    Time: 709531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:709531 ps, :710 ns, 2500 ps );
#    Time: 710 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:709062 ps, :710 ns, 7 ns );
#    Time: 710 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:710 ns, :710468 ps, 2500 ps );
#    Time: 710468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:709531 ps, :710468 ps, 7 ns );
#    Time: 710468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:710468 ps, :710937 ps, 2500 ps );
#    Time: 710937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:710 ns, :710937 ps, 7 ns );
#    Time: 710937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:710937 ps, :711406 ps, 2500 ps );
#    Time: 711406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:710468 ps, :711406 ps, 7 ns );
#    Time: 711406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:711406 ps, :711875 ps, 2500 ps );
#    Time: 711875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:710937 ps, :711875 ps, 7 ns );
#    Time: 711875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:711875 ps, :712343 ps, 2500 ps );
#    Time: 712343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:711406 ps, :712343 ps, 7 ns );
#    Time: 712343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:712343 ps, :712812 ps, 2500 ps );
#    Time: 712812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:711875 ps, :712812 ps, 7 ns );
#    Time: 712812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:712812 ps, :713281 ps, 2500 ps );
#    Time: 713281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:712343 ps, :713281 ps, 7 ns );
#    Time: 713281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:713281 ps, :713750 ps, 2500 ps );
#    Time: 713750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:712812 ps, :713750 ps, 7 ns );
#    Time: 713750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:713750 ps, :714218 ps, 2500 ps );
#    Time: 714218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:713281 ps, :714218 ps, 7 ns );
#    Time: 714218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:714218 ps, :714687 ps, 2500 ps );
#    Time: 714687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:713750 ps, :714687 ps, 7 ns );
#    Time: 714687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:714687 ps, :715156 ps, 2500 ps );
#    Time: 715156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:714218 ps, :715156 ps, 7 ns );
#    Time: 715156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:715156 ps, :715625 ps, 2500 ps );
#    Time: 715625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:714687 ps, :715625 ps, 7 ns );
#    Time: 715625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:715625 ps, :716093 ps, 2500 ps );
#    Time: 716093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:715156 ps, :716093 ps, 7 ns );
#    Time: 716093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:716093 ps, :716562 ps, 2500 ps );
#    Time: 716562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:715625 ps, :716562 ps, 7 ns );
#    Time: 716562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:716562 ps, :717031 ps, 2500 ps );
#    Time: 717031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:716093 ps, :717031 ps, 7 ns );
#    Time: 717031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:717031 ps, :717500 ps, 2500 ps );
#    Time: 717500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:716562 ps, :717500 ps, 7 ns );
#    Time: 717500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:717500 ps, :717968 ps, 2500 ps );
#    Time: 717968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:717031 ps, :717968 ps, 7 ns );
#    Time: 717968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:717968 ps, :718437 ps, 2500 ps );
#    Time: 718437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:717500 ps, :718437 ps, 7 ns );
#    Time: 718437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:718437 ps, :718906 ps, 2500 ps );
#    Time: 718906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:717968 ps, :718906 ps, 7 ns );
#    Time: 718906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:718906 ps, :719375 ps, 2500 ps );
#    Time: 719375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:718437 ps, :719375 ps, 7 ns );
#    Time: 719375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:719375 ps, :719843 ps, 2500 ps );
#    Time: 719843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:718906 ps, :719843 ps, 7 ns );
#    Time: 719843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:719843 ps, :720312 ps, 2500 ps );
#    Time: 720312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:719375 ps, :720312 ps, 7 ns );
#    Time: 720312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:720312 ps, :720781 ps, 2500 ps );
#    Time: 720781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:719843 ps, :720781 ps, 7 ns );
#    Time: 720781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:720781 ps, :721250 ps, 2500 ps );
#    Time: 721250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:720312 ps, :721250 ps, 7 ns );
#    Time: 721250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:721250 ps, :721718 ps, 2500 ps );
#    Time: 721718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:720781 ps, :721718 ps, 7 ns );
#    Time: 721718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:721718 ps, :722187 ps, 2500 ps );
#    Time: 722187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:721250 ps, :722187 ps, 7 ns );
#    Time: 722187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:722187 ps, :722656 ps, 2500 ps );
#    Time: 722656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:721718 ps, :722656 ps, 7 ns );
#    Time: 722656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:722656 ps, :723125 ps, 2500 ps );
#    Time: 723125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:722187 ps, :723125 ps, 7 ns );
#    Time: 723125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:723125 ps, :723593 ps, 2500 ps );
#    Time: 723593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:722656 ps, :723593 ps, 7 ns );
#    Time: 723593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:723593 ps, :724062 ps, 2500 ps );
#    Time: 724062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:723125 ps, :724062 ps, 7 ns );
#    Time: 724062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:724062 ps, :724531 ps, 2500 ps );
#    Time: 724531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:723593 ps, :724531 ps, 7 ns );
#    Time: 724531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:724531 ps, :725 ns, 2500 ps );
#    Time: 725 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:724062 ps, :725 ns, 7 ns );
#    Time: 725 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:725 ns, :725468 ps, 2500 ps );
#    Time: 725468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:724531 ps, :725468 ps, 7 ns );
#    Time: 725468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:725468 ps, :725937 ps, 2500 ps );
#    Time: 725937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:725 ns, :725937 ps, 7 ns );
#    Time: 725937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:725937 ps, :726406 ps, 2500 ps );
#    Time: 726406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:725468 ps, :726406 ps, 7 ns );
#    Time: 726406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:726406 ps, :726875 ps, 2500 ps );
#    Time: 726875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:725937 ps, :726875 ps, 7 ns );
#    Time: 726875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:726875 ps, :727343 ps, 2500 ps );
#    Time: 727343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:726406 ps, :727343 ps, 7 ns );
#    Time: 727343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:727343 ps, :727812 ps, 2500 ps );
#    Time: 727812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:726875 ps, :727812 ps, 7 ns );
#    Time: 727812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:727812 ps, :728281 ps, 2500 ps );
#    Time: 728281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:727343 ps, :728281 ps, 7 ns );
#    Time: 728281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:728281 ps, :728750 ps, 2500 ps );
#    Time: 728750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:727812 ps, :728750 ps, 7 ns );
#    Time: 728750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:728750 ps, :729218 ps, 2500 ps );
#    Time: 729218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:728281 ps, :729218 ps, 7 ns );
#    Time: 729218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:729218 ps, :729687 ps, 2500 ps );
#    Time: 729687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:728750 ps, :729687 ps, 7 ns );
#    Time: 729687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:729687 ps, :730156 ps, 2500 ps );
#    Time: 730156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:729218 ps, :730156 ps, 7 ns );
#    Time: 730156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:730156 ps, :730625 ps, 2500 ps );
#    Time: 730625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:729687 ps, :730625 ps, 7 ns );
#    Time: 730625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:730625 ps, :731093 ps, 2500 ps );
#    Time: 731093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:730156 ps, :731093 ps, 7 ns );
#    Time: 731093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:731093 ps, :731562 ps, 2500 ps );
#    Time: 731562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:730625 ps, :731562 ps, 7 ns );
#    Time: 731562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:731562 ps, :732031 ps, 2500 ps );
#    Time: 732031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:731093 ps, :732031 ps, 7 ns );
#    Time: 732031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:732031 ps, :732500 ps, 2500 ps );
#    Time: 732500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:731562 ps, :732500 ps, 7 ns );
#    Time: 732500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:732500 ps, :732968 ps, 2500 ps );
#    Time: 732968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:732031 ps, :732968 ps, 7 ns );
#    Time: 732968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:732968 ps, :733437 ps, 2500 ps );
#    Time: 733437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:732500 ps, :733437 ps, 7 ns );
#    Time: 733437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:733437 ps, :733906 ps, 2500 ps );
#    Time: 733906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:732968 ps, :733906 ps, 7 ns );
#    Time: 733906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:733906 ps, :734375 ps, 2500 ps );
#    Time: 734375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:733437 ps, :734375 ps, 7 ns );
#    Time: 734375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:734375 ps, :734843 ps, 2500 ps );
#    Time: 734843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:733906 ps, :734843 ps, 7 ns );
#    Time: 734843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:734843 ps, :735312 ps, 2500 ps );
#    Time: 735312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:734375 ps, :735312 ps, 7 ns );
#    Time: 735312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:735312 ps, :735781 ps, 2500 ps );
#    Time: 735781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:734843 ps, :735781 ps, 7 ns );
#    Time: 735781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:735781 ps, :736250 ps, 2500 ps );
#    Time: 736250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:735312 ps, :736250 ps, 7 ns );
#    Time: 736250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:736250 ps, :736718 ps, 2500 ps );
#    Time: 736718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:735781 ps, :736718 ps, 7 ns );
#    Time: 736718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:736718 ps, :737187 ps, 2500 ps );
#    Time: 737187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:736250 ps, :737187 ps, 7 ns );
#    Time: 737187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:737187 ps, :737656 ps, 2500 ps );
#    Time: 737656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:736718 ps, :737656 ps, 7 ns );
#    Time: 737656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:737656 ps, :738125 ps, 2500 ps );
#    Time: 738125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:737187 ps, :738125 ps, 7 ns );
#    Time: 738125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:738125 ps, :738593 ps, 2500 ps );
#    Time: 738593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:737656 ps, :738593 ps, 7 ns );
#    Time: 738593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:738593 ps, :739062 ps, 2500 ps );
#    Time: 739062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:738125 ps, :739062 ps, 7 ns );
#    Time: 739062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:739062 ps, :739531 ps, 2500 ps );
#    Time: 739531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:738593 ps, :739531 ps, 7 ns );
#    Time: 739531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:739531 ps, :740 ns, 2500 ps );
#    Time: 740 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:739062 ps, :740 ns, 7 ns );
#    Time: 740 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:740 ns, :740468 ps, 2500 ps );
#    Time: 740468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:739531 ps, :740468 ps, 7 ns );
#    Time: 740468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:740468 ps, :740937 ps, 2500 ps );
#    Time: 740937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:740 ns, :740937 ps, 7 ns );
#    Time: 740937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:740937 ps, :741406 ps, 2500 ps );
#    Time: 741406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:740468 ps, :741406 ps, 7 ns );
#    Time: 741406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:741406 ps, :741875 ps, 2500 ps );
#    Time: 741875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:740937 ps, :741875 ps, 7 ns );
#    Time: 741875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:741875 ps, :742343 ps, 2500 ps );
#    Time: 742343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:741406 ps, :742343 ps, 7 ns );
#    Time: 742343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:742343 ps, :742812 ps, 2500 ps );
#    Time: 742812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:741875 ps, :742812 ps, 7 ns );
#    Time: 742812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:742812 ps, :743281 ps, 2500 ps );
#    Time: 743281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:742343 ps, :743281 ps, 7 ns );
#    Time: 743281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:743281 ps, :743750 ps, 2500 ps );
#    Time: 743750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:742812 ps, :743750 ps, 7 ns );
#    Time: 743750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:743750 ps, :744218 ps, 2500 ps );
#    Time: 744218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:743281 ps, :744218 ps, 7 ns );
#    Time: 744218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:744218 ps, :744687 ps, 2500 ps );
#    Time: 744687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:743750 ps, :744687 ps, 7 ns );
#    Time: 744687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:744687 ps, :745156 ps, 2500 ps );
#    Time: 745156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:744218 ps, :745156 ps, 7 ns );
#    Time: 745156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:745156 ps, :745625 ps, 2500 ps );
#    Time: 745625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:744687 ps, :745625 ps, 7 ns );
#    Time: 745625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:745625 ps, :746093 ps, 2500 ps );
#    Time: 746093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:745156 ps, :746093 ps, 7 ns );
#    Time: 746093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:746093 ps, :746562 ps, 2500 ps );
#    Time: 746562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:745625 ps, :746562 ps, 7 ns );
#    Time: 746562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:746562 ps, :747031 ps, 2500 ps );
#    Time: 747031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:746093 ps, :747031 ps, 7 ns );
#    Time: 747031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:747031 ps, :747500 ps, 2500 ps );
#    Time: 747500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:746562 ps, :747500 ps, 7 ns );
#    Time: 747500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:747500 ps, :747968 ps, 2500 ps );
#    Time: 747968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:747031 ps, :747968 ps, 7 ns );
#    Time: 747968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:747968 ps, :748437 ps, 2500 ps );
#    Time: 748437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:747500 ps, :748437 ps, 7 ns );
#    Time: 748437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:748437 ps, :748906 ps, 2500 ps );
#    Time: 748906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:747968 ps, :748906 ps, 7 ns );
#    Time: 748906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:748906 ps, :749375 ps, 2500 ps );
#    Time: 749375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:748437 ps, :749375 ps, 7 ns );
#    Time: 749375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:749375 ps, :749843 ps, 2500 ps );
#    Time: 749843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:748906 ps, :749843 ps, 7 ns );
#    Time: 749843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:749843 ps, :750312 ps, 2500 ps );
#    Time: 750312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:749375 ps, :750312 ps, 7 ns );
#    Time: 750312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:750312 ps, :750781 ps, 2500 ps );
#    Time: 750781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:749843 ps, :750781 ps, 7 ns );
#    Time: 750781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:750781 ps, :751250 ps, 2500 ps );
#    Time: 751250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:750312 ps, :751250 ps, 7 ns );
#    Time: 751250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:751250 ps, :751718 ps, 2500 ps );
#    Time: 751718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:750781 ps, :751718 ps, 7 ns );
#    Time: 751718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:751718 ps, :752187 ps, 2500 ps );
#    Time: 752187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:751250 ps, :752187 ps, 7 ns );
#    Time: 752187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:752187 ps, :752656 ps, 2500 ps );
#    Time: 752656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:751718 ps, :752656 ps, 7 ns );
#    Time: 752656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:752656 ps, :753125 ps, 2500 ps );
#    Time: 753125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:752187 ps, :753125 ps, 7 ns );
#    Time: 753125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:753125 ps, :753593 ps, 2500 ps );
#    Time: 753593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:752656 ps, :753593 ps, 7 ns );
#    Time: 753593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:753593 ps, :754062 ps, 2500 ps );
#    Time: 754062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:753125 ps, :754062 ps, 7 ns );
#    Time: 754062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:754062 ps, :754531 ps, 2500 ps );
#    Time: 754531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:753593 ps, :754531 ps, 7 ns );
#    Time: 754531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:754531 ps, :755 ns, 2500 ps );
#    Time: 755 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:754062 ps, :755 ns, 7 ns );
#    Time: 755 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:755 ns, :755468 ps, 2500 ps );
#    Time: 755468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:754531 ps, :755468 ps, 7 ns );
#    Time: 755468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:755468 ps, :755937 ps, 2500 ps );
#    Time: 755937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:755 ns, :755937 ps, 7 ns );
#    Time: 755937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:755937 ps, :756406 ps, 2500 ps );
#    Time: 756406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:755468 ps, :756406 ps, 7 ns );
#    Time: 756406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:756406 ps, :756875 ps, 2500 ps );
#    Time: 756875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:755937 ps, :756875 ps, 7 ns );
#    Time: 756875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:756875 ps, :757343 ps, 2500 ps );
#    Time: 757343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:756406 ps, :757343 ps, 7 ns );
#    Time: 757343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:757343 ps, :757812 ps, 2500 ps );
#    Time: 757812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:756875 ps, :757812 ps, 7 ns );
#    Time: 757812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:757812 ps, :758281 ps, 2500 ps );
#    Time: 758281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:757343 ps, :758281 ps, 7 ns );
#    Time: 758281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:758281 ps, :758750 ps, 2500 ps );
#    Time: 758750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:757812 ps, :758750 ps, 7 ns );
#    Time: 758750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:758750 ps, :759218 ps, 2500 ps );
#    Time: 759218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:758281 ps, :759218 ps, 7 ns );
#    Time: 759218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:759218 ps, :759687 ps, 2500 ps );
#    Time: 759687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:758750 ps, :759687 ps, 7 ns );
#    Time: 759687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:759687 ps, :760156 ps, 2500 ps );
#    Time: 760156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:759218 ps, :760156 ps, 7 ns );
#    Time: 760156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:760156 ps, :760625 ps, 2500 ps );
#    Time: 760625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:759687 ps, :760625 ps, 7 ns );
#    Time: 760625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:760625 ps, :761093 ps, 2500 ps );
#    Time: 761093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:760156 ps, :761093 ps, 7 ns );
#    Time: 761093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:761093 ps, :761562 ps, 2500 ps );
#    Time: 761562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:760625 ps, :761562 ps, 7 ns );
#    Time: 761562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:761562 ps, :762031 ps, 2500 ps );
#    Time: 762031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:761093 ps, :762031 ps, 7 ns );
#    Time: 762031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:762031 ps, :762500 ps, 2500 ps );
#    Time: 762500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:761562 ps, :762500 ps, 7 ns );
#    Time: 762500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:762500 ps, :762968 ps, 2500 ps );
#    Time: 762968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:762031 ps, :762968 ps, 7 ns );
#    Time: 762968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:762968 ps, :763437 ps, 2500 ps );
#    Time: 763437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:762500 ps, :763437 ps, 7 ns );
#    Time: 763437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:763437 ps, :763906 ps, 2500 ps );
#    Time: 763906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:762968 ps, :763906 ps, 7 ns );
#    Time: 763906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:763906 ps, :764375 ps, 2500 ps );
#    Time: 764375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:763437 ps, :764375 ps, 7 ns );
#    Time: 764375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:764375 ps, :764843 ps, 2500 ps );
#    Time: 764843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:763906 ps, :764843 ps, 7 ns );
#    Time: 764843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:764843 ps, :765312 ps, 2500 ps );
#    Time: 765312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:764375 ps, :765312 ps, 7 ns );
#    Time: 765312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:765312 ps, :765781 ps, 2500 ps );
#    Time: 765781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:764843 ps, :765781 ps, 7 ns );
#    Time: 765781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:765781 ps, :766250 ps, 2500 ps );
#    Time: 766250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:765312 ps, :766250 ps, 7 ns );
#    Time: 766250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:766250 ps, :766718 ps, 2500 ps );
#    Time: 766718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:765781 ps, :766718 ps, 7 ns );
#    Time: 766718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:766718 ps, :767187 ps, 2500 ps );
#    Time: 767187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:766250 ps, :767187 ps, 7 ns );
#    Time: 767187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:767187 ps, :767656 ps, 2500 ps );
#    Time: 767656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:766718 ps, :767656 ps, 7 ns );
#    Time: 767656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:767656 ps, :768125 ps, 2500 ps );
#    Time: 768125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:767187 ps, :768125 ps, 7 ns );
#    Time: 768125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:768125 ps, :768593 ps, 2500 ps );
#    Time: 768593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:767656 ps, :768593 ps, 7 ns );
#    Time: 768593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:768593 ps, :769062 ps, 2500 ps );
#    Time: 769062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:768125 ps, :769062 ps, 7 ns );
#    Time: 769062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:769062 ps, :769531 ps, 2500 ps );
#    Time: 769531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:768593 ps, :769531 ps, 7 ns );
#    Time: 769531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:769531 ps, :770 ns, 2500 ps );
#    Time: 770 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:769062 ps, :770 ns, 7 ns );
#    Time: 770 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:770 ns, :770468 ps, 2500 ps );
#    Time: 770468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:769531 ps, :770468 ps, 7 ns );
#    Time: 770468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:770468 ps, :770937 ps, 2500 ps );
#    Time: 770937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:770 ns, :770937 ps, 7 ns );
#    Time: 770937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:770937 ps, :771406 ps, 2500 ps );
#    Time: 771406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:770468 ps, :771406 ps, 7 ns );
#    Time: 771406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:771406 ps, :771875 ps, 2500 ps );
#    Time: 771875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:770937 ps, :771875 ps, 7 ns );
#    Time: 771875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:771875 ps, :772343 ps, 2500 ps );
#    Time: 772343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:771406 ps, :772343 ps, 7 ns );
#    Time: 772343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:772343 ps, :772812 ps, 2500 ps );
#    Time: 772812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:771875 ps, :772812 ps, 7 ns );
#    Time: 772812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:772812 ps, :773281 ps, 2500 ps );
#    Time: 773281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:772343 ps, :773281 ps, 7 ns );
#    Time: 773281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:773281 ps, :773750 ps, 2500 ps );
#    Time: 773750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:772812 ps, :773750 ps, 7 ns );
#    Time: 773750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:773750 ps, :774218 ps, 2500 ps );
#    Time: 774218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:773281 ps, :774218 ps, 7 ns );
#    Time: 774218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:774218 ps, :774687 ps, 2500 ps );
#    Time: 774687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:773750 ps, :774687 ps, 7 ns );
#    Time: 774687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:774687 ps, :775156 ps, 2500 ps );
#    Time: 775156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:774218 ps, :775156 ps, 7 ns );
#    Time: 775156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:775156 ps, :775625 ps, 2500 ps );
#    Time: 775625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:774687 ps, :775625 ps, 7 ns );
#    Time: 775625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:775625 ps, :776093 ps, 2500 ps );
#    Time: 776093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:775156 ps, :776093 ps, 7 ns );
#    Time: 776093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:776093 ps, :776562 ps, 2500 ps );
#    Time: 776562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:775625 ps, :776562 ps, 7 ns );
#    Time: 776562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:776562 ps, :777031 ps, 2500 ps );
#    Time: 777031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:776093 ps, :777031 ps, 7 ns );
#    Time: 777031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:777031 ps, :777500 ps, 2500 ps );
#    Time: 777500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:776562 ps, :777500 ps, 7 ns );
#    Time: 777500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:777500 ps, :777968 ps, 2500 ps );
#    Time: 777968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:777031 ps, :777968 ps, 7 ns );
#    Time: 777968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:777968 ps, :778437 ps, 2500 ps );
#    Time: 778437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:777500 ps, :778437 ps, 7 ns );
#    Time: 778437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:778437 ps, :778906 ps, 2500 ps );
#    Time: 778906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:777968 ps, :778906 ps, 7 ns );
#    Time: 778906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:778906 ps, :779375 ps, 2500 ps );
#    Time: 779375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:778437 ps, :779375 ps, 7 ns );
#    Time: 779375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:779375 ps, :779843 ps, 2500 ps );
#    Time: 779843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:778906 ps, :779843 ps, 7 ns );
#    Time: 779843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:779843 ps, :780312 ps, 2500 ps );
#    Time: 780312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:779375 ps, :780312 ps, 7 ns );
#    Time: 780312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:780312 ps, :780781 ps, 2500 ps );
#    Time: 780781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:779843 ps, :780781 ps, 7 ns );
#    Time: 780781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:780781 ps, :781250 ps, 2500 ps );
#    Time: 781250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:780312 ps, :781250 ps, 7 ns );
#    Time: 781250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:781250 ps, :781718 ps, 2500 ps );
#    Time: 781718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:780781 ps, :781718 ps, 7 ns );
#    Time: 781718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:781718 ps, :782187 ps, 2500 ps );
#    Time: 782187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:781250 ps, :782187 ps, 7 ns );
#    Time: 782187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:782187 ps, :782656 ps, 2500 ps );
#    Time: 782656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:781718 ps, :782656 ps, 7 ns );
#    Time: 782656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:782656 ps, :783125 ps, 2500 ps );
#    Time: 783125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:782187 ps, :783125 ps, 7 ns );
#    Time: 783125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:783125 ps, :783593 ps, 2500 ps );
#    Time: 783593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:782656 ps, :783593 ps, 7 ns );
#    Time: 783593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:783593 ps, :784062 ps, 2500 ps );
#    Time: 784062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:783125 ps, :784062 ps, 7 ns );
#    Time: 784062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:784062 ps, :784531 ps, 2500 ps );
#    Time: 784531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:783593 ps, :784531 ps, 7 ns );
#    Time: 784531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:784531 ps, :785 ns, 2500 ps );
#    Time: 785 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:784062 ps, :785 ns, 7 ns );
#    Time: 785 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:785 ns, :785468 ps, 2500 ps );
#    Time: 785468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:784531 ps, :785468 ps, 7 ns );
#    Time: 785468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:785468 ps, :785937 ps, 2500 ps );
#    Time: 785937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:785 ns, :785937 ps, 7 ns );
#    Time: 785937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:785937 ps, :786406 ps, 2500 ps );
#    Time: 786406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:785468 ps, :786406 ps, 7 ns );
#    Time: 786406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:786406 ps, :786875 ps, 2500 ps );
#    Time: 786875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:785937 ps, :786875 ps, 7 ns );
#    Time: 786875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:786875 ps, :787343 ps, 2500 ps );
#    Time: 787343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:786406 ps, :787343 ps, 7 ns );
#    Time: 787343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:787343 ps, :787812 ps, 2500 ps );
#    Time: 787812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:786875 ps, :787812 ps, 7 ns );
#    Time: 787812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:787812 ps, :788281 ps, 2500 ps );
#    Time: 788281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:787343 ps, :788281 ps, 7 ns );
#    Time: 788281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:788281 ps, :788750 ps, 2500 ps );
#    Time: 788750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:787812 ps, :788750 ps, 7 ns );
#    Time: 788750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:788750 ps, :789218 ps, 2500 ps );
#    Time: 789218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:788281 ps, :789218 ps, 7 ns );
#    Time: 789218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:789218 ps, :789687 ps, 2500 ps );
#    Time: 789687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:788750 ps, :789687 ps, 7 ns );
#    Time: 789687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:789687 ps, :790156 ps, 2500 ps );
#    Time: 790156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:789218 ps, :790156 ps, 7 ns );
#    Time: 790156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:790156 ps, :790625 ps, 2500 ps );
#    Time: 790625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:789687 ps, :790625 ps, 7 ns );
#    Time: 790625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:790625 ps, :791093 ps, 2500 ps );
#    Time: 791093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:790156 ps, :791093 ps, 7 ns );
#    Time: 791093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:791093 ps, :791562 ps, 2500 ps );
#    Time: 791562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:790625 ps, :791562 ps, 7 ns );
#    Time: 791562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:791562 ps, :792031 ps, 2500 ps );
#    Time: 792031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:791093 ps, :792031 ps, 7 ns );
#    Time: 792031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:792031 ps, :792500 ps, 2500 ps );
#    Time: 792500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:791562 ps, :792500 ps, 7 ns );
#    Time: 792500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:792500 ps, :792968 ps, 2500 ps );
#    Time: 792968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:792031 ps, :792968 ps, 7 ns );
#    Time: 792968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:792968 ps, :793437 ps, 2500 ps );
#    Time: 793437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:792500 ps, :793437 ps, 7 ns );
#    Time: 793437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:793437 ps, :793906 ps, 2500 ps );
#    Time: 793906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:792968 ps, :793906 ps, 7 ns );
#    Time: 793906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:793906 ps, :794375 ps, 2500 ps );
#    Time: 794375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:793437 ps, :794375 ps, 7 ns );
#    Time: 794375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:794375 ps, :794843 ps, 2500 ps );
#    Time: 794843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:793906 ps, :794843 ps, 7 ns );
#    Time: 794843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:794843 ps, :795312 ps, 2500 ps );
#    Time: 795312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:794375 ps, :795312 ps, 7 ns );
#    Time: 795312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:795312 ps, :795781 ps, 2500 ps );
#    Time: 795781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:794843 ps, :795781 ps, 7 ns );
#    Time: 795781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:795781 ps, :796250 ps, 2500 ps );
#    Time: 796250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:795312 ps, :796250 ps, 7 ns );
#    Time: 796250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:796250 ps, :796718 ps, 2500 ps );
#    Time: 796718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:795781 ps, :796718 ps, 7 ns );
#    Time: 796718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:796718 ps, :797187 ps, 2500 ps );
#    Time: 797187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:796250 ps, :797187 ps, 7 ns );
#    Time: 797187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:797187 ps, :797656 ps, 2500 ps );
#    Time: 797656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:796718 ps, :797656 ps, 7 ns );
#    Time: 797656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:797656 ps, :798125 ps, 2500 ps );
#    Time: 798125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:797187 ps, :798125 ps, 7 ns );
#    Time: 798125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:798125 ps, :798593 ps, 2500 ps );
#    Time: 798593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:797656 ps, :798593 ps, 7 ns );
#    Time: 798593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:798593 ps, :799062 ps, 2500 ps );
#    Time: 799062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:798125 ps, :799062 ps, 7 ns );
#    Time: 799062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:799062 ps, :799531 ps, 2500 ps );
#    Time: 799531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:798593 ps, :799531 ps, 7 ns );
#    Time: 799531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:799531 ps, :800 ns, 2500 ps );
#    Time: 800 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:799062 ps, :800 ns, 7 ns );
#    Time: 800 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:800 ns, :800468 ps, 2500 ps );
#    Time: 800468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:799531 ps, :800468 ps, 7 ns );
#    Time: 800468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:800468 ps, :800937 ps, 2500 ps );
#    Time: 800937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:800 ns, :800937 ps, 7 ns );
#    Time: 800937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:800937 ps, :801406 ps, 2500 ps );
#    Time: 801406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:800468 ps, :801406 ps, 7 ns );
#    Time: 801406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:801406 ps, :801875 ps, 2500 ps );
#    Time: 801875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:800937 ps, :801875 ps, 7 ns );
#    Time: 801875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:801875 ps, :802343 ps, 2500 ps );
#    Time: 802343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:801406 ps, :802343 ps, 7 ns );
#    Time: 802343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:802343 ps, :802812 ps, 2500 ps );
#    Time: 802812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:801875 ps, :802812 ps, 7 ns );
#    Time: 802812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:802812 ps, :803281 ps, 2500 ps );
#    Time: 803281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:802343 ps, :803281 ps, 7 ns );
#    Time: 803281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:803281 ps, :803750 ps, 2500 ps );
#    Time: 803750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:802812 ps, :803750 ps, 7 ns );
#    Time: 803750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:803750 ps, :804218 ps, 2500 ps );
#    Time: 804218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:803281 ps, :804218 ps, 7 ns );
#    Time: 804218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:804218 ps, :804687 ps, 2500 ps );
#    Time: 804687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:803750 ps, :804687 ps, 7 ns );
#    Time: 804687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:804687 ps, :805156 ps, 2500 ps );
#    Time: 805156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:804218 ps, :805156 ps, 7 ns );
#    Time: 805156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:805156 ps, :805625 ps, 2500 ps );
#    Time: 805625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:804687 ps, :805625 ps, 7 ns );
#    Time: 805625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:805625 ps, :806093 ps, 2500 ps );
#    Time: 806093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:805156 ps, :806093 ps, 7 ns );
#    Time: 806093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:806093 ps, :806562 ps, 2500 ps );
#    Time: 806562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:805625 ps, :806562 ps, 7 ns );
#    Time: 806562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:806562 ps, :807031 ps, 2500 ps );
#    Time: 807031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:806093 ps, :807031 ps, 7 ns );
#    Time: 807031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:807031 ps, :807500 ps, 2500 ps );
#    Time: 807500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:806562 ps, :807500 ps, 7 ns );
#    Time: 807500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:807500 ps, :807968 ps, 2500 ps );
#    Time: 807968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:807031 ps, :807968 ps, 7 ns );
#    Time: 807968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:807968 ps, :808437 ps, 2500 ps );
#    Time: 808437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:807500 ps, :808437 ps, 7 ns );
#    Time: 808437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:808437 ps, :808906 ps, 2500 ps );
#    Time: 808906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:807968 ps, :808906 ps, 7 ns );
#    Time: 808906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:808906 ps, :809375 ps, 2500 ps );
#    Time: 809375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:808437 ps, :809375 ps, 7 ns );
#    Time: 809375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:809375 ps, :809843 ps, 2500 ps );
#    Time: 809843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:808906 ps, :809843 ps, 7 ns );
#    Time: 809843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:809843 ps, :810312 ps, 2500 ps );
#    Time: 810312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:809375 ps, :810312 ps, 7 ns );
#    Time: 810312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:810312 ps, :810781 ps, 2500 ps );
#    Time: 810781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:809843 ps, :810781 ps, 7 ns );
#    Time: 810781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:810781 ps, :811250 ps, 2500 ps );
#    Time: 811250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:810312 ps, :811250 ps, 7 ns );
#    Time: 811250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:811250 ps, :811718 ps, 2500 ps );
#    Time: 811718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:810781 ps, :811718 ps, 7 ns );
#    Time: 811718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:811718 ps, :812187 ps, 2500 ps );
#    Time: 812187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:811250 ps, :812187 ps, 7 ns );
#    Time: 812187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:812187 ps, :812656 ps, 2500 ps );
#    Time: 812656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:811718 ps, :812656 ps, 7 ns );
#    Time: 812656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:812656 ps, :813125 ps, 2500 ps );
#    Time: 813125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:812187 ps, :813125 ps, 7 ns );
#    Time: 813125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:813125 ps, :813593 ps, 2500 ps );
#    Time: 813593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:812656 ps, :813593 ps, 7 ns );
#    Time: 813593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:813593 ps, :814062 ps, 2500 ps );
#    Time: 814062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:813125 ps, :814062 ps, 7 ns );
#    Time: 814062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:814062 ps, :814531 ps, 2500 ps );
#    Time: 814531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:813593 ps, :814531 ps, 7 ns );
#    Time: 814531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:814531 ps, :815 ns, 2500 ps );
#    Time: 815 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:814062 ps, :815 ns, 7 ns );
#    Time: 815 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:815 ns, :815468 ps, 2500 ps );
#    Time: 815468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:814531 ps, :815468 ps, 7 ns );
#    Time: 815468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:815468 ps, :815937 ps, 2500 ps );
#    Time: 815937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:815 ns, :815937 ps, 7 ns );
#    Time: 815937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:815937 ps, :816406 ps, 2500 ps );
#    Time: 816406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:815468 ps, :816406 ps, 7 ns );
#    Time: 816406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:816406 ps, :816875 ps, 2500 ps );
#    Time: 816875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:815937 ps, :816875 ps, 7 ns );
#    Time: 816875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:816875 ps, :817343 ps, 2500 ps );
#    Time: 817343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:816406 ps, :817343 ps, 7 ns );
#    Time: 817343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:817343 ps, :817812 ps, 2500 ps );
#    Time: 817812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:816875 ps, :817812 ps, 7 ns );
#    Time: 817812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:817812 ps, :818281 ps, 2500 ps );
#    Time: 818281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:817343 ps, :818281 ps, 7 ns );
#    Time: 818281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:818281 ps, :818750 ps, 2500 ps );
#    Time: 818750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:817812 ps, :818750 ps, 7 ns );
#    Time: 818750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:818750 ps, :819218 ps, 2500 ps );
#    Time: 819218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:818281 ps, :819218 ps, 7 ns );
#    Time: 819218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:819218 ps, :819687 ps, 2500 ps );
#    Time: 819687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:818750 ps, :819687 ps, 7 ns );
#    Time: 819687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:819687 ps, :820156 ps, 2500 ps );
#    Time: 820156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:819218 ps, :820156 ps, 7 ns );
#    Time: 820156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:820156 ps, :820625 ps, 2500 ps );
#    Time: 820625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:819687 ps, :820625 ps, 7 ns );
#    Time: 820625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:820625 ps, :821093 ps, 2500 ps );
#    Time: 821093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:820156 ps, :821093 ps, 7 ns );
#    Time: 821093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:821093 ps, :821562 ps, 2500 ps );
#    Time: 821562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:820625 ps, :821562 ps, 7 ns );
#    Time: 821562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:821562 ps, :822031 ps, 2500 ps );
#    Time: 822031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:821093 ps, :822031 ps, 7 ns );
#    Time: 822031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:822031 ps, :822500 ps, 2500 ps );
#    Time: 822500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:821562 ps, :822500 ps, 7 ns );
#    Time: 822500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:822500 ps, :822968 ps, 2500 ps );
#    Time: 822968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:822031 ps, :822968 ps, 7 ns );
#    Time: 822968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:822968 ps, :823437 ps, 2500 ps );
#    Time: 823437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:822500 ps, :823437 ps, 7 ns );
#    Time: 823437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:823437 ps, :823906 ps, 2500 ps );
#    Time: 823906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:822968 ps, :823906 ps, 7 ns );
#    Time: 823906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:823906 ps, :824375 ps, 2500 ps );
#    Time: 824375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:823437 ps, :824375 ps, 7 ns );
#    Time: 824375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:824375 ps, :824843 ps, 2500 ps );
#    Time: 824843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:823906 ps, :824843 ps, 7 ns );
#    Time: 824843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:824843 ps, :825312 ps, 2500 ps );
#    Time: 825312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:824375 ps, :825312 ps, 7 ns );
#    Time: 825312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:825312 ps, :825781 ps, 2500 ps );
#    Time: 825781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:824843 ps, :825781 ps, 7 ns );
#    Time: 825781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:825781 ps, :826250 ps, 2500 ps );
#    Time: 826250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:825312 ps, :826250 ps, 7 ns );
#    Time: 826250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:826250 ps, :826718 ps, 2500 ps );
#    Time: 826718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:825781 ps, :826718 ps, 7 ns );
#    Time: 826718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:826718 ps, :827187 ps, 2500 ps );
#    Time: 827187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:826250 ps, :827187 ps, 7 ns );
#    Time: 827187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:827187 ps, :827656 ps, 2500 ps );
#    Time: 827656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:826718 ps, :827656 ps, 7 ns );
#    Time: 827656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:827656 ps, :828125 ps, 2500 ps );
#    Time: 828125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:827187 ps, :828125 ps, 7 ns );
#    Time: 828125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:828125 ps, :828593 ps, 2500 ps );
#    Time: 828593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:827656 ps, :828593 ps, 7 ns );
#    Time: 828593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:828593 ps, :829062 ps, 2500 ps );
#    Time: 829062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:828125 ps, :829062 ps, 7 ns );
#    Time: 829062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:829062 ps, :829531 ps, 2500 ps );
#    Time: 829531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:828593 ps, :829531 ps, 7 ns );
#    Time: 829531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:829531 ps, :830 ns, 2500 ps );
#    Time: 830 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:829062 ps, :830 ns, 7 ns );
#    Time: 830 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:830 ns, :830468 ps, 2500 ps );
#    Time: 830468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:829531 ps, :830468 ps, 7 ns );
#    Time: 830468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:830468 ps, :830937 ps, 2500 ps );
#    Time: 830937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:830 ns, :830937 ps, 7 ns );
#    Time: 830937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:830937 ps, :831406 ps, 2500 ps );
#    Time: 831406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:830468 ps, :831406 ps, 7 ns );
#    Time: 831406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:831406 ps, :831875 ps, 2500 ps );
#    Time: 831875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:830937 ps, :831875 ps, 7 ns );
#    Time: 831875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:831875 ps, :832343 ps, 2500 ps );
#    Time: 832343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:831406 ps, :832343 ps, 7 ns );
#    Time: 832343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:832343 ps, :832812 ps, 2500 ps );
#    Time: 832812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:831875 ps, :832812 ps, 7 ns );
#    Time: 832812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:832812 ps, :833281 ps, 2500 ps );
#    Time: 833281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:832343 ps, :833281 ps, 7 ns );
#    Time: 833281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:833281 ps, :833750 ps, 2500 ps );
#    Time: 833750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:832812 ps, :833750 ps, 7 ns );
#    Time: 833750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:833750 ps, :834218 ps, 2500 ps );
#    Time: 834218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:833281 ps, :834218 ps, 7 ns );
#    Time: 834218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:834218 ps, :834687 ps, 2500 ps );
#    Time: 834687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:833750 ps, :834687 ps, 7 ns );
#    Time: 834687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:834687 ps, :835156 ps, 2500 ps );
#    Time: 835156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:834218 ps, :835156 ps, 7 ns );
#    Time: 835156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:835156 ps, :835625 ps, 2500 ps );
#    Time: 835625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:834687 ps, :835625 ps, 7 ns );
#    Time: 835625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:835625 ps, :836093 ps, 2500 ps );
#    Time: 836093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:835156 ps, :836093 ps, 7 ns );
#    Time: 836093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:836093 ps, :836562 ps, 2500 ps );
#    Time: 836562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:835625 ps, :836562 ps, 7 ns );
#    Time: 836562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:836562 ps, :837031 ps, 2500 ps );
#    Time: 837031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:836093 ps, :837031 ps, 7 ns );
#    Time: 837031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:837031 ps, :837500 ps, 2500 ps );
#    Time: 837500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:836562 ps, :837500 ps, 7 ns );
#    Time: 837500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:837500 ps, :837968 ps, 2500 ps );
#    Time: 837968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:837031 ps, :837968 ps, 7 ns );
#    Time: 837968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:837968 ps, :838437 ps, 2500 ps );
#    Time: 838437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:837500 ps, :838437 ps, 7 ns );
#    Time: 838437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:838437 ps, :838906 ps, 2500 ps );
#    Time: 838906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:837968 ps, :838906 ps, 7 ns );
#    Time: 838906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:838906 ps, :839375 ps, 2500 ps );
#    Time: 839375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:838437 ps, :839375 ps, 7 ns );
#    Time: 839375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:839375 ps, :839843 ps, 2500 ps );
#    Time: 839843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:838906 ps, :839843 ps, 7 ns );
#    Time: 839843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:839843 ps, :840312 ps, 2500 ps );
#    Time: 840312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:839375 ps, :840312 ps, 7 ns );
#    Time: 840312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:840312 ps, :840781 ps, 2500 ps );
#    Time: 840781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:839843 ps, :840781 ps, 7 ns );
#    Time: 840781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:840781 ps, :841250 ps, 2500 ps );
#    Time: 841250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:840312 ps, :841250 ps, 7 ns );
#    Time: 841250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:841250 ps, :841718 ps, 2500 ps );
#    Time: 841718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:840781 ps, :841718 ps, 7 ns );
#    Time: 841718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:841718 ps, :842187 ps, 2500 ps );
#    Time: 842187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:841250 ps, :842187 ps, 7 ns );
#    Time: 842187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:842187 ps, :842656 ps, 2500 ps );
#    Time: 842656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:841718 ps, :842656 ps, 7 ns );
#    Time: 842656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:842656 ps, :843125 ps, 2500 ps );
#    Time: 843125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:842187 ps, :843125 ps, 7 ns );
#    Time: 843125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:843125 ps, :843593 ps, 2500 ps );
#    Time: 843593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:842656 ps, :843593 ps, 7 ns );
#    Time: 843593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:843593 ps, :844062 ps, 2500 ps );
#    Time: 844062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:843125 ps, :844062 ps, 7 ns );
#    Time: 844062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:844062 ps, :844531 ps, 2500 ps );
#    Time: 844531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:843593 ps, :844531 ps, 7 ns );
#    Time: 844531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:844531 ps, :845 ns, 2500 ps );
#    Time: 845 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:844062 ps, :845 ns, 7 ns );
#    Time: 845 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:845 ns, :845468 ps, 2500 ps );
#    Time: 845468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:844531 ps, :845468 ps, 7 ns );
#    Time: 845468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:845468 ps, :845937 ps, 2500 ps );
#    Time: 845937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:845 ns, :845937 ps, 7 ns );
#    Time: 845937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:845937 ps, :846406 ps, 2500 ps );
#    Time: 846406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:845468 ps, :846406 ps, 7 ns );
#    Time: 846406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:846406 ps, :846875 ps, 2500 ps );
#    Time: 846875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:845937 ps, :846875 ps, 7 ns );
#    Time: 846875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:846875 ps, :847343 ps, 2500 ps );
#    Time: 847343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:846406 ps, :847343 ps, 7 ns );
#    Time: 847343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:847343 ps, :847812 ps, 2500 ps );
#    Time: 847812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:846875 ps, :847812 ps, 7 ns );
#    Time: 847812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:847812 ps, :848281 ps, 2500 ps );
#    Time: 848281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:847343 ps, :848281 ps, 7 ns );
#    Time: 848281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:848281 ps, :848750 ps, 2500 ps );
#    Time: 848750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:847812 ps, :848750 ps, 7 ns );
#    Time: 848750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:848750 ps, :849218 ps, 2500 ps );
#    Time: 849218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:848281 ps, :849218 ps, 7 ns );
#    Time: 849218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:849218 ps, :849687 ps, 2500 ps );
#    Time: 849687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:848750 ps, :849687 ps, 7 ns );
#    Time: 849687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:849687 ps, :850156 ps, 2500 ps );
#    Time: 850156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:849218 ps, :850156 ps, 7 ns );
#    Time: 850156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:850156 ps, :850625 ps, 2500 ps );
#    Time: 850625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:849687 ps, :850625 ps, 7 ns );
#    Time: 850625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:850625 ps, :851093 ps, 2500 ps );
#    Time: 851093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:850156 ps, :851093 ps, 7 ns );
#    Time: 851093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:851093 ps, :851562 ps, 2500 ps );
#    Time: 851562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:850625 ps, :851562 ps, 7 ns );
#    Time: 851562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:851562 ps, :852031 ps, 2500 ps );
#    Time: 852031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:851093 ps, :852031 ps, 7 ns );
#    Time: 852031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:852031 ps, :852500 ps, 2500 ps );
#    Time: 852500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:851562 ps, :852500 ps, 7 ns );
#    Time: 852500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:852500 ps, :852968 ps, 2500 ps );
#    Time: 852968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:852031 ps, :852968 ps, 7 ns );
#    Time: 852968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:852968 ps, :853437 ps, 2500 ps );
#    Time: 853437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:852500 ps, :853437 ps, 7 ns );
#    Time: 853437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:853437 ps, :853906 ps, 2500 ps );
#    Time: 853906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:852968 ps, :853906 ps, 7 ns );
#    Time: 853906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:853906 ps, :854375 ps, 2500 ps );
#    Time: 854375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:853437 ps, :854375 ps, 7 ns );
#    Time: 854375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:854375 ps, :854843 ps, 2500 ps );
#    Time: 854843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:853906 ps, :854843 ps, 7 ns );
#    Time: 854843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:854843 ps, :855312 ps, 2500 ps );
#    Time: 855312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:854375 ps, :855312 ps, 7 ns );
#    Time: 855312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:855312 ps, :855781 ps, 2500 ps );
#    Time: 855781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:854843 ps, :855781 ps, 7 ns );
#    Time: 855781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:855781 ps, :856250 ps, 2500 ps );
#    Time: 856250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:855312 ps, :856250 ps, 7 ns );
#    Time: 856250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:856250 ps, :856718 ps, 2500 ps );
#    Time: 856718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:855781 ps, :856718 ps, 7 ns );
#    Time: 856718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:856718 ps, :857187 ps, 2500 ps );
#    Time: 857187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:856250 ps, :857187 ps, 7 ns );
#    Time: 857187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:857187 ps, :857656 ps, 2500 ps );
#    Time: 857656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:856718 ps, :857656 ps, 7 ns );
#    Time: 857656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:857656 ps, :858125 ps, 2500 ps );
#    Time: 858125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:857187 ps, :858125 ps, 7 ns );
#    Time: 858125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:858125 ps, :858593 ps, 2500 ps );
#    Time: 858593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:857656 ps, :858593 ps, 7 ns );
#    Time: 858593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:858593 ps, :859062 ps, 2500 ps );
#    Time: 859062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:858125 ps, :859062 ps, 7 ns );
#    Time: 859062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:859062 ps, :859531 ps, 2500 ps );
#    Time: 859531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:858593 ps, :859531 ps, 7 ns );
#    Time: 859531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:859531 ps, :860 ns, 2500 ps );
#    Time: 860 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:859062 ps, :860 ns, 7 ns );
#    Time: 860 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:860 ns, :860468 ps, 2500 ps );
#    Time: 860468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:859531 ps, :860468 ps, 7 ns );
#    Time: 860468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:860468 ps, :860937 ps, 2500 ps );
#    Time: 860937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:860 ns, :860937 ps, 7 ns );
#    Time: 860937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:860937 ps, :861406 ps, 2500 ps );
#    Time: 861406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:860468 ps, :861406 ps, 7 ns );
#    Time: 861406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:861406 ps, :861875 ps, 2500 ps );
#    Time: 861875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:860937 ps, :861875 ps, 7 ns );
#    Time: 861875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:861875 ps, :862343 ps, 2500 ps );
#    Time: 862343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:861406 ps, :862343 ps, 7 ns );
#    Time: 862343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:862343 ps, :862812 ps, 2500 ps );
#    Time: 862812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:861875 ps, :862812 ps, 7 ns );
#    Time: 862812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:862812 ps, :863281 ps, 2500 ps );
#    Time: 863281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:862343 ps, :863281 ps, 7 ns );
#    Time: 863281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:863281 ps, :863750 ps, 2500 ps );
#    Time: 863750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:862812 ps, :863750 ps, 7 ns );
#    Time: 863750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:863750 ps, :864218 ps, 2500 ps );
#    Time: 864218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:863281 ps, :864218 ps, 7 ns );
#    Time: 864218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:864218 ps, :864687 ps, 2500 ps );
#    Time: 864687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:863750 ps, :864687 ps, 7 ns );
#    Time: 864687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:864687 ps, :865156 ps, 2500 ps );
#    Time: 865156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:864218 ps, :865156 ps, 7 ns );
#    Time: 865156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:865156 ps, :865625 ps, 2500 ps );
#    Time: 865625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:864687 ps, :865625 ps, 7 ns );
#    Time: 865625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:865625 ps, :866093 ps, 2500 ps );
#    Time: 866093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:865156 ps, :866093 ps, 7 ns );
#    Time: 866093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:866093 ps, :866562 ps, 2500 ps );
#    Time: 866562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:865625 ps, :866562 ps, 7 ns );
#    Time: 866562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:866562 ps, :867031 ps, 2500 ps );
#    Time: 867031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:866093 ps, :867031 ps, 7 ns );
#    Time: 867031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:867031 ps, :867500 ps, 2500 ps );
#    Time: 867500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:866562 ps, :867500 ps, 7 ns );
#    Time: 867500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:867500 ps, :867968 ps, 2500 ps );
#    Time: 867968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:867031 ps, :867968 ps, 7 ns );
#    Time: 867968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:867968 ps, :868437 ps, 2500 ps );
#    Time: 868437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:867500 ps, :868437 ps, 7 ns );
#    Time: 868437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:868437 ps, :868906 ps, 2500 ps );
#    Time: 868906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:867968 ps, :868906 ps, 7 ns );
#    Time: 868906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:868906 ps, :869375 ps, 2500 ps );
#    Time: 869375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:868437 ps, :869375 ps, 7 ns );
#    Time: 869375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:869375 ps, :869843 ps, 2500 ps );
#    Time: 869843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:868906 ps, :869843 ps, 7 ns );
#    Time: 869843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:869843 ps, :870312 ps, 2500 ps );
#    Time: 870312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:869375 ps, :870312 ps, 7 ns );
#    Time: 870312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:870312 ps, :870781 ps, 2500 ps );
#    Time: 870781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:869843 ps, :870781 ps, 7 ns );
#    Time: 870781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:870781 ps, :871250 ps, 2500 ps );
#    Time: 871250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:870312 ps, :871250 ps, 7 ns );
#    Time: 871250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:871250 ps, :871718 ps, 2500 ps );
#    Time: 871718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:870781 ps, :871718 ps, 7 ns );
#    Time: 871718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:871718 ps, :872187 ps, 2500 ps );
#    Time: 872187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:871250 ps, :872187 ps, 7 ns );
#    Time: 872187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:872187 ps, :872656 ps, 2500 ps );
#    Time: 872656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:871718 ps, :872656 ps, 7 ns );
#    Time: 872656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:872656 ps, :873125 ps, 2500 ps );
#    Time: 873125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:872187 ps, :873125 ps, 7 ns );
#    Time: 873125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:873125 ps, :873593 ps, 2500 ps );
#    Time: 873593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:872656 ps, :873593 ps, 7 ns );
#    Time: 873593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:873593 ps, :874062 ps, 2500 ps );
#    Time: 874062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:873125 ps, :874062 ps, 7 ns );
#    Time: 874062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:874062 ps, :874531 ps, 2500 ps );
#    Time: 874531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:873593 ps, :874531 ps, 7 ns );
#    Time: 874531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:874531 ps, :875 ns, 2500 ps );
#    Time: 875 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:874062 ps, :875 ns, 7 ns );
#    Time: 875 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:875 ns, :875468 ps, 2500 ps );
#    Time: 875468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:874531 ps, :875468 ps, 7 ns );
#    Time: 875468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:875468 ps, :875937 ps, 2500 ps );
#    Time: 875937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:875 ns, :875937 ps, 7 ns );
#    Time: 875937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:875937 ps, :876406 ps, 2500 ps );
#    Time: 876406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:875468 ps, :876406 ps, 7 ns );
#    Time: 876406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:876406 ps, :876875 ps, 2500 ps );
#    Time: 876875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:875937 ps, :876875 ps, 7 ns );
#    Time: 876875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:876875 ps, :877343 ps, 2500 ps );
#    Time: 877343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:876406 ps, :877343 ps, 7 ns );
#    Time: 877343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:877343 ps, :877812 ps, 2500 ps );
#    Time: 877812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:876875 ps, :877812 ps, 7 ns );
#    Time: 877812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:877812 ps, :878281 ps, 2500 ps );
#    Time: 878281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:877343 ps, :878281 ps, 7 ns );
#    Time: 878281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:878281 ps, :878750 ps, 2500 ps );
#    Time: 878750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:877812 ps, :878750 ps, 7 ns );
#    Time: 878750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:878750 ps, :879218 ps, 2500 ps );
#    Time: 879218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:878281 ps, :879218 ps, 7 ns );
#    Time: 879218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:879218 ps, :879687 ps, 2500 ps );
#    Time: 879687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:878750 ps, :879687 ps, 7 ns );
#    Time: 879687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:879687 ps, :880156 ps, 2500 ps );
#    Time: 880156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:879218 ps, :880156 ps, 7 ns );
#    Time: 880156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:880156 ps, :880625 ps, 2500 ps );
#    Time: 880625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:879687 ps, :880625 ps, 7 ns );
#    Time: 880625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:880625 ps, :881093 ps, 2500 ps );
#    Time: 881093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:880156 ps, :881093 ps, 7 ns );
#    Time: 881093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:881093 ps, :881562 ps, 2500 ps );
#    Time: 881562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:880625 ps, :881562 ps, 7 ns );
#    Time: 881562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:881562 ps, :882031 ps, 2500 ps );
#    Time: 882031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:881093 ps, :882031 ps, 7 ns );
#    Time: 882031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:882031 ps, :882500 ps, 2500 ps );
#    Time: 882500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:881562 ps, :882500 ps, 7 ns );
#    Time: 882500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:882500 ps, :882968 ps, 2500 ps );
#    Time: 882968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:882031 ps, :882968 ps, 7 ns );
#    Time: 882968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:882968 ps, :883437 ps, 2500 ps );
#    Time: 883437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:882500 ps, :883437 ps, 7 ns );
#    Time: 883437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:883437 ps, :883906 ps, 2500 ps );
#    Time: 883906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:882968 ps, :883906 ps, 7 ns );
#    Time: 883906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:883906 ps, :884375 ps, 2500 ps );
#    Time: 884375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:883437 ps, :884375 ps, 7 ns );
#    Time: 884375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:884375 ps, :884843 ps, 2500 ps );
#    Time: 884843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:883906 ps, :884843 ps, 7 ns );
#    Time: 884843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:884843 ps, :885312 ps, 2500 ps );
#    Time: 885312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:884375 ps, :885312 ps, 7 ns );
#    Time: 885312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:885312 ps, :885781 ps, 2500 ps );
#    Time: 885781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:884843 ps, :885781 ps, 7 ns );
#    Time: 885781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:885781 ps, :886250 ps, 2500 ps );
#    Time: 886250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:885312 ps, :886250 ps, 7 ns );
#    Time: 886250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:886250 ps, :886718 ps, 2500 ps );
#    Time: 886718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:885781 ps, :886718 ps, 7 ns );
#    Time: 886718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:886718 ps, :887187 ps, 2500 ps );
#    Time: 887187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:886250 ps, :887187 ps, 7 ns );
#    Time: 887187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:887187 ps, :887656 ps, 2500 ps );
#    Time: 887656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:886718 ps, :887656 ps, 7 ns );
#    Time: 887656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:887656 ps, :888125 ps, 2500 ps );
#    Time: 888125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:887187 ps, :888125 ps, 7 ns );
#    Time: 888125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:888125 ps, :888593 ps, 2500 ps );
#    Time: 888593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:887656 ps, :888593 ps, 7 ns );
#    Time: 888593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:888593 ps, :889062 ps, 2500 ps );
#    Time: 889062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:888125 ps, :889062 ps, 7 ns );
#    Time: 889062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:889062 ps, :889531 ps, 2500 ps );
#    Time: 889531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:888593 ps, :889531 ps, 7 ns );
#    Time: 889531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:889531 ps, :890 ns, 2500 ps );
#    Time: 890 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:889062 ps, :890 ns, 7 ns );
#    Time: 890 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:890 ns, :890468 ps, 2500 ps );
#    Time: 890468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:889531 ps, :890468 ps, 7 ns );
#    Time: 890468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:890468 ps, :890937 ps, 2500 ps );
#    Time: 890937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:890 ns, :890937 ps, 7 ns );
#    Time: 890937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:890937 ps, :891406 ps, 2500 ps );
#    Time: 891406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:890468 ps, :891406 ps, 7 ns );
#    Time: 891406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:891406 ps, :891875 ps, 2500 ps );
#    Time: 891875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:890937 ps, :891875 ps, 7 ns );
#    Time: 891875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:891875 ps, :892343 ps, 2500 ps );
#    Time: 892343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:891406 ps, :892343 ps, 7 ns );
#    Time: 892343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:892343 ps, :892812 ps, 2500 ps );
#    Time: 892812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:891875 ps, :892812 ps, 7 ns );
#    Time: 892812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:892812 ps, :893281 ps, 2500 ps );
#    Time: 893281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:892343 ps, :893281 ps, 7 ns );
#    Time: 893281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:893281 ps, :893750 ps, 2500 ps );
#    Time: 893750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:892812 ps, :893750 ps, 7 ns );
#    Time: 893750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:893750 ps, :894218 ps, 2500 ps );
#    Time: 894218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:893281 ps, :894218 ps, 7 ns );
#    Time: 894218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:894218 ps, :894687 ps, 2500 ps );
#    Time: 894687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:893750 ps, :894687 ps, 7 ns );
#    Time: 894687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:894687 ps, :895156 ps, 2500 ps );
#    Time: 895156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:894218 ps, :895156 ps, 7 ns );
#    Time: 895156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:895156 ps, :895625 ps, 2500 ps );
#    Time: 895625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:894687 ps, :895625 ps, 7 ns );
#    Time: 895625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:895625 ps, :896093 ps, 2500 ps );
#    Time: 896093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:895156 ps, :896093 ps, 7 ns );
#    Time: 896093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:896093 ps, :896562 ps, 2500 ps );
#    Time: 896562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:895625 ps, :896562 ps, 7 ns );
#    Time: 896562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:896562 ps, :897031 ps, 2500 ps );
#    Time: 897031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:896093 ps, :897031 ps, 7 ns );
#    Time: 897031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:897031 ps, :897500 ps, 2500 ps );
#    Time: 897500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:896562 ps, :897500 ps, 7 ns );
#    Time: 897500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:897500 ps, :897968 ps, 2500 ps );
#    Time: 897968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:897031 ps, :897968 ps, 7 ns );
#    Time: 897968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:897968 ps, :898437 ps, 2500 ps );
#    Time: 898437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:897500 ps, :898437 ps, 7 ns );
#    Time: 898437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:898437 ps, :898906 ps, 2500 ps );
#    Time: 898906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:897968 ps, :898906 ps, 7 ns );
#    Time: 898906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:898906 ps, :899375 ps, 2500 ps );
#    Time: 899375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:898437 ps, :899375 ps, 7 ns );
#    Time: 899375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:899375 ps, :899843 ps, 2500 ps );
#    Time: 899843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:898906 ps, :899843 ps, 7 ns );
#    Time: 899843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:899843 ps, :900312 ps, 2500 ps );
#    Time: 900312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:899375 ps, :900312 ps, 7 ns );
#    Time: 900312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:900312 ps, :900781 ps, 2500 ps );
#    Time: 900781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:899843 ps, :900781 ps, 7 ns );
#    Time: 900781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:900781 ps, :901250 ps, 2500 ps );
#    Time: 901250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:900312 ps, :901250 ps, 7 ns );
#    Time: 901250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:901250 ps, :901718 ps, 2500 ps );
#    Time: 901718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:900781 ps, :901718 ps, 7 ns );
#    Time: 901718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:901718 ps, :902187 ps, 2500 ps );
#    Time: 902187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:901250 ps, :902187 ps, 7 ns );
#    Time: 902187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:902187 ps, :902656 ps, 2500 ps );
#    Time: 902656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:901718 ps, :902656 ps, 7 ns );
#    Time: 902656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:902656 ps, :903125 ps, 2500 ps );
#    Time: 903125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:902187 ps, :903125 ps, 7 ns );
#    Time: 903125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:903125 ps, :903593 ps, 2500 ps );
#    Time: 903593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:902656 ps, :903593 ps, 7 ns );
#    Time: 903593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:903593 ps, :904062 ps, 2500 ps );
#    Time: 904062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:903125 ps, :904062 ps, 7 ns );
#    Time: 904062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:904062 ps, :904531 ps, 2500 ps );
#    Time: 904531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:903593 ps, :904531 ps, 7 ns );
#    Time: 904531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:904531 ps, :905 ns, 2500 ps );
#    Time: 905 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:904062 ps, :905 ns, 7 ns );
#    Time: 905 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:905 ns, :905468 ps, 2500 ps );
#    Time: 905468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:904531 ps, :905468 ps, 7 ns );
#    Time: 905468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:905468 ps, :905937 ps, 2500 ps );
#    Time: 905937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:905 ns, :905937 ps, 7 ns );
#    Time: 905937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:905937 ps, :906406 ps, 2500 ps );
#    Time: 906406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:905468 ps, :906406 ps, 7 ns );
#    Time: 906406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:906406 ps, :906875 ps, 2500 ps );
#    Time: 906875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:905937 ps, :906875 ps, 7 ns );
#    Time: 906875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:906875 ps, :907343 ps, 2500 ps );
#    Time: 907343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:906406 ps, :907343 ps, 7 ns );
#    Time: 907343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:907343 ps, :907812 ps, 2500 ps );
#    Time: 907812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:906875 ps, :907812 ps, 7 ns );
#    Time: 907812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:907812 ps, :908281 ps, 2500 ps );
#    Time: 908281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:907343 ps, :908281 ps, 7 ns );
#    Time: 908281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:908281 ps, :908750 ps, 2500 ps );
#    Time: 908750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:907812 ps, :908750 ps, 7 ns );
#    Time: 908750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:908750 ps, :909218 ps, 2500 ps );
#    Time: 909218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:908281 ps, :909218 ps, 7 ns );
#    Time: 909218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:909218 ps, :909687 ps, 2500 ps );
#    Time: 909687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:908750 ps, :909687 ps, 7 ns );
#    Time: 909687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:909687 ps, :910156 ps, 2500 ps );
#    Time: 910156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:909218 ps, :910156 ps, 7 ns );
#    Time: 910156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:910156 ps, :910625 ps, 2500 ps );
#    Time: 910625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:909687 ps, :910625 ps, 7 ns );
#    Time: 910625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:910625 ps, :911093 ps, 2500 ps );
#    Time: 911093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:910156 ps, :911093 ps, 7 ns );
#    Time: 911093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:911093 ps, :911562 ps, 2500 ps );
#    Time: 911562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:910625 ps, :911562 ps, 7 ns );
#    Time: 911562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:911562 ps, :912031 ps, 2500 ps );
#    Time: 912031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:911093 ps, :912031 ps, 7 ns );
#    Time: 912031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:912031 ps, :912500 ps, 2500 ps );
#    Time: 912500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:911562 ps, :912500 ps, 7 ns );
#    Time: 912500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:912500 ps, :912968 ps, 2500 ps );
#    Time: 912968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:912031 ps, :912968 ps, 7 ns );
#    Time: 912968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:912968 ps, :913437 ps, 2500 ps );
#    Time: 913437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:912500 ps, :913437 ps, 7 ns );
#    Time: 913437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:913437 ps, :913906 ps, 2500 ps );
#    Time: 913906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:912968 ps, :913906 ps, 7 ns );
#    Time: 913906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:913906 ps, :914375 ps, 2500 ps );
#    Time: 914375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:913437 ps, :914375 ps, 7 ns );
#    Time: 914375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:914375 ps, :914843 ps, 2500 ps );
#    Time: 914843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:913906 ps, :914843 ps, 7 ns );
#    Time: 914843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:914843 ps, :915312 ps, 2500 ps );
#    Time: 915312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:914375 ps, :915312 ps, 7 ns );
#    Time: 915312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:915312 ps, :915781 ps, 2500 ps );
#    Time: 915781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:914843 ps, :915781 ps, 7 ns );
#    Time: 915781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:915781 ps, :916250 ps, 2500 ps );
#    Time: 916250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:915312 ps, :916250 ps, 7 ns );
#    Time: 916250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:916250 ps, :916718 ps, 2500 ps );
#    Time: 916718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:915781 ps, :916718 ps, 7 ns );
#    Time: 916718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:916718 ps, :917187 ps, 2500 ps );
#    Time: 917187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:916250 ps, :917187 ps, 7 ns );
#    Time: 917187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:917187 ps, :917656 ps, 2500 ps );
#    Time: 917656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:916718 ps, :917656 ps, 7 ns );
#    Time: 917656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:917656 ps, :918125 ps, 2500 ps );
#    Time: 918125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:917187 ps, :918125 ps, 7 ns );
#    Time: 918125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:918125 ps, :918593 ps, 2500 ps );
#    Time: 918593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:917656 ps, :918593 ps, 7 ns );
#    Time: 918593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:918593 ps, :919062 ps, 2500 ps );
#    Time: 919062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:918125 ps, :919062 ps, 7 ns );
#    Time: 919062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:919062 ps, :919531 ps, 2500 ps );
#    Time: 919531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:918593 ps, :919531 ps, 7 ns );
#    Time: 919531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:919531 ps, :920 ns, 2500 ps );
#    Time: 920 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:919062 ps, :920 ns, 7 ns );
#    Time: 920 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:920 ns, :920468 ps, 2500 ps );
#    Time: 920468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:919531 ps, :920468 ps, 7 ns );
#    Time: 920468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:920468 ps, :920937 ps, 2500 ps );
#    Time: 920937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:920 ns, :920937 ps, 7 ns );
#    Time: 920937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:920937 ps, :921406 ps, 2500 ps );
#    Time: 921406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:920468 ps, :921406 ps, 7 ns );
#    Time: 921406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:921406 ps, :921875 ps, 2500 ps );
#    Time: 921875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:920937 ps, :921875 ps, 7 ns );
#    Time: 921875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:921875 ps, :922343 ps, 2500 ps );
#    Time: 922343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:921406 ps, :922343 ps, 7 ns );
#    Time: 922343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:922343 ps, :922812 ps, 2500 ps );
#    Time: 922812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:921875 ps, :922812 ps, 7 ns );
#    Time: 922812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:922812 ps, :923281 ps, 2500 ps );
#    Time: 923281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:922343 ps, :923281 ps, 7 ns );
#    Time: 923281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:923281 ps, :923750 ps, 2500 ps );
#    Time: 923750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:922812 ps, :923750 ps, 7 ns );
#    Time: 923750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:923750 ps, :924218 ps, 2500 ps );
#    Time: 924218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:923281 ps, :924218 ps, 7 ns );
#    Time: 924218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:924218 ps, :924687 ps, 2500 ps );
#    Time: 924687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:923750 ps, :924687 ps, 7 ns );
#    Time: 924687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:924687 ps, :925156 ps, 2500 ps );
#    Time: 925156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:924218 ps, :925156 ps, 7 ns );
#    Time: 925156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:925156 ps, :925625 ps, 2500 ps );
#    Time: 925625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:924687 ps, :925625 ps, 7 ns );
#    Time: 925625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:925625 ps, :926093 ps, 2500 ps );
#    Time: 926093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:925156 ps, :926093 ps, 7 ns );
#    Time: 926093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:926093 ps, :926562 ps, 2500 ps );
#    Time: 926562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:925625 ps, :926562 ps, 7 ns );
#    Time: 926562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:926562 ps, :927031 ps, 2500 ps );
#    Time: 927031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:926093 ps, :927031 ps, 7 ns );
#    Time: 927031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:927031 ps, :927500 ps, 2500 ps );
#    Time: 927500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:926562 ps, :927500 ps, 7 ns );
#    Time: 927500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:927500 ps, :927968 ps, 2500 ps );
#    Time: 927968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:927031 ps, :927968 ps, 7 ns );
#    Time: 927968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:927968 ps, :928437 ps, 2500 ps );
#    Time: 928437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:927500 ps, :928437 ps, 7 ns );
#    Time: 928437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:928437 ps, :928906 ps, 2500 ps );
#    Time: 928906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:927968 ps, :928906 ps, 7 ns );
#    Time: 928906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:928906 ps, :929375 ps, 2500 ps );
#    Time: 929375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:928437 ps, :929375 ps, 7 ns );
#    Time: 929375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:929375 ps, :929843 ps, 2500 ps );
#    Time: 929843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:928906 ps, :929843 ps, 7 ns );
#    Time: 929843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:929843 ps, :930312 ps, 2500 ps );
#    Time: 930312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:929375 ps, :930312 ps, 7 ns );
#    Time: 930312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:930312 ps, :930781 ps, 2500 ps );
#    Time: 930781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:929843 ps, :930781 ps, 7 ns );
#    Time: 930781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:930781 ps, :931250 ps, 2500 ps );
#    Time: 931250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:930312 ps, :931250 ps, 7 ns );
#    Time: 931250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:931250 ps, :931718 ps, 2500 ps );
#    Time: 931718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:930781 ps, :931718 ps, 7 ns );
#    Time: 931718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:931718 ps, :932187 ps, 2500 ps );
#    Time: 932187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:931250 ps, :932187 ps, 7 ns );
#    Time: 932187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:932187 ps, :932656 ps, 2500 ps );
#    Time: 932656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:931718 ps, :932656 ps, 7 ns );
#    Time: 932656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:932656 ps, :933125 ps, 2500 ps );
#    Time: 933125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:932187 ps, :933125 ps, 7 ns );
#    Time: 933125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:933125 ps, :933593 ps, 2500 ps );
#    Time: 933593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:932656 ps, :933593 ps, 7 ns );
#    Time: 933593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:933593 ps, :934062 ps, 2500 ps );
#    Time: 934062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:933125 ps, :934062 ps, 7 ns );
#    Time: 934062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:934062 ps, :934531 ps, 2500 ps );
#    Time: 934531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:933593 ps, :934531 ps, 7 ns );
#    Time: 934531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:934531 ps, :935 ns, 2500 ps );
#    Time: 935 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:934062 ps, :935 ns, 7 ns );
#    Time: 935 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:935 ns, :935468 ps, 2500 ps );
#    Time: 935468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:934531 ps, :935468 ps, 7 ns );
#    Time: 935468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:935468 ps, :935937 ps, 2500 ps );
#    Time: 935937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:935 ns, :935937 ps, 7 ns );
#    Time: 935937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:935937 ps, :936406 ps, 2500 ps );
#    Time: 936406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:935468 ps, :936406 ps, 7 ns );
#    Time: 936406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:936406 ps, :936875 ps, 2500 ps );
#    Time: 936875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:935937 ps, :936875 ps, 7 ns );
#    Time: 936875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:936875 ps, :937343 ps, 2500 ps );
#    Time: 937343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:936406 ps, :937343 ps, 7 ns );
#    Time: 937343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:937343 ps, :937812 ps, 2500 ps );
#    Time: 937812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:936875 ps, :937812 ps, 7 ns );
#    Time: 937812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:937812 ps, :938281 ps, 2500 ps );
#    Time: 938281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:937343 ps, :938281 ps, 7 ns );
#    Time: 938281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:938281 ps, :938750 ps, 2500 ps );
#    Time: 938750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:937812 ps, :938750 ps, 7 ns );
#    Time: 938750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:938750 ps, :939218 ps, 2500 ps );
#    Time: 939218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:938281 ps, :939218 ps, 7 ns );
#    Time: 939218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:939218 ps, :939687 ps, 2500 ps );
#    Time: 939687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:938750 ps, :939687 ps, 7 ns );
#    Time: 939687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:939687 ps, :940156 ps, 2500 ps );
#    Time: 940156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:939218 ps, :940156 ps, 7 ns );
#    Time: 940156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:940156 ps, :940625 ps, 2500 ps );
#    Time: 940625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:939687 ps, :940625 ps, 7 ns );
#    Time: 940625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:940625 ps, :941093 ps, 2500 ps );
#    Time: 941093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:940156 ps, :941093 ps, 7 ns );
#    Time: 941093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:941093 ps, :941562 ps, 2500 ps );
#    Time: 941562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:940625 ps, :941562 ps, 7 ns );
#    Time: 941562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:941562 ps, :942031 ps, 2500 ps );
#    Time: 942031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:941093 ps, :942031 ps, 7 ns );
#    Time: 942031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:942031 ps, :942500 ps, 2500 ps );
#    Time: 942500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:941562 ps, :942500 ps, 7 ns );
#    Time: 942500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:942500 ps, :942968 ps, 2500 ps );
#    Time: 942968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:942031 ps, :942968 ps, 7 ns );
#    Time: 942968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:942968 ps, :943437 ps, 2500 ps );
#    Time: 943437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:942500 ps, :943437 ps, 7 ns );
#    Time: 943437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:943437 ps, :943906 ps, 2500 ps );
#    Time: 943906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:942968 ps, :943906 ps, 7 ns );
#    Time: 943906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:943906 ps, :944375 ps, 2500 ps );
#    Time: 944375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:943437 ps, :944375 ps, 7 ns );
#    Time: 944375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:944375 ps, :944843 ps, 2500 ps );
#    Time: 944843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:943906 ps, :944843 ps, 7 ns );
#    Time: 944843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:944843 ps, :945312 ps, 2500 ps );
#    Time: 945312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:944375 ps, :945312 ps, 7 ns );
#    Time: 945312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:945312 ps, :945781 ps, 2500 ps );
#    Time: 945781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:944843 ps, :945781 ps, 7 ns );
#    Time: 945781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:945781 ps, :946250 ps, 2500 ps );
#    Time: 946250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:945312 ps, :946250 ps, 7 ns );
#    Time: 946250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:946250 ps, :946718 ps, 2500 ps );
#    Time: 946718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:945781 ps, :946718 ps, 7 ns );
#    Time: 946718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:946718 ps, :947187 ps, 2500 ps );
#    Time: 947187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:946250 ps, :947187 ps, 7 ns );
#    Time: 947187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:947187 ps, :947656 ps, 2500 ps );
#    Time: 947656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:946718 ps, :947656 ps, 7 ns );
#    Time: 947656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:947656 ps, :948125 ps, 2500 ps );
#    Time: 948125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:947187 ps, :948125 ps, 7 ns );
#    Time: 948125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:948125 ps, :948593 ps, 2500 ps );
#    Time: 948593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:947656 ps, :948593 ps, 7 ns );
#    Time: 948593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:948593 ps, :949062 ps, 2500 ps );
#    Time: 949062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:948125 ps, :949062 ps, 7 ns );
#    Time: 949062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:949062 ps, :949531 ps, 2500 ps );
#    Time: 949531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:948593 ps, :949531 ps, 7 ns );
#    Time: 949531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:949531 ps, :950 ns, 2500 ps );
#    Time: 950 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:949062 ps, :950 ns, 7 ns );
#    Time: 950 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:950 ns, :950468 ps, 2500 ps );
#    Time: 950468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:949531 ps, :950468 ps, 7 ns );
#    Time: 950468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:950468 ps, :950937 ps, 2500 ps );
#    Time: 950937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:950 ns, :950937 ps, 7 ns );
#    Time: 950937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:950937 ps, :951406 ps, 2500 ps );
#    Time: 951406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:950468 ps, :951406 ps, 7 ns );
#    Time: 951406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:951406 ps, :951875 ps, 2500 ps );
#    Time: 951875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:950937 ps, :951875 ps, 7 ns );
#    Time: 951875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:951875 ps, :952343 ps, 2500 ps );
#    Time: 952343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:951406 ps, :952343 ps, 7 ns );
#    Time: 952343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:952343 ps, :952812 ps, 2500 ps );
#    Time: 952812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:951875 ps, :952812 ps, 7 ns );
#    Time: 952812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:952812 ps, :953281 ps, 2500 ps );
#    Time: 953281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:952343 ps, :953281 ps, 7 ns );
#    Time: 953281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:953281 ps, :953750 ps, 2500 ps );
#    Time: 953750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:952812 ps, :953750 ps, 7 ns );
#    Time: 953750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:953750 ps, :954218 ps, 2500 ps );
#    Time: 954218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:953281 ps, :954218 ps, 7 ns );
#    Time: 954218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:954218 ps, :954687 ps, 2500 ps );
#    Time: 954687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:953750 ps, :954687 ps, 7 ns );
#    Time: 954687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:954687 ps, :955156 ps, 2500 ps );
#    Time: 955156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:954218 ps, :955156 ps, 7 ns );
#    Time: 955156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:955156 ps, :955625 ps, 2500 ps );
#    Time: 955625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:954687 ps, :955625 ps, 7 ns );
#    Time: 955625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:955625 ps, :956093 ps, 2500 ps );
#    Time: 956093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:955156 ps, :956093 ps, 7 ns );
#    Time: 956093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:956093 ps, :956562 ps, 2500 ps );
#    Time: 956562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:955625 ps, :956562 ps, 7 ns );
#    Time: 956562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:956562 ps, :957031 ps, 2500 ps );
#    Time: 957031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:956093 ps, :957031 ps, 7 ns );
#    Time: 957031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:957031 ps, :957500 ps, 2500 ps );
#    Time: 957500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:956562 ps, :957500 ps, 7 ns );
#    Time: 957500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:957500 ps, :957968 ps, 2500 ps );
#    Time: 957968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:957031 ps, :957968 ps, 7 ns );
#    Time: 957968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:957968 ps, :958437 ps, 2500 ps );
#    Time: 958437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:957500 ps, :958437 ps, 7 ns );
#    Time: 958437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:958437 ps, :958906 ps, 2500 ps );
#    Time: 958906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:957968 ps, :958906 ps, 7 ns );
#    Time: 958906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:958906 ps, :959375 ps, 2500 ps );
#    Time: 959375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:958437 ps, :959375 ps, 7 ns );
#    Time: 959375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:959375 ps, :959843 ps, 2500 ps );
#    Time: 959843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:958906 ps, :959843 ps, 7 ns );
#    Time: 959843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:959843 ps, :960312 ps, 2500 ps );
#    Time: 960312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:959375 ps, :960312 ps, 7 ns );
#    Time: 960312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:960312 ps, :960781 ps, 2500 ps );
#    Time: 960781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:959843 ps, :960781 ps, 7 ns );
#    Time: 960781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:960781 ps, :961250 ps, 2500 ps );
#    Time: 961250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:960312 ps, :961250 ps, 7 ns );
#    Time: 961250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:961250 ps, :961718 ps, 2500 ps );
#    Time: 961718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:960781 ps, :961718 ps, 7 ns );
#    Time: 961718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:961718 ps, :962187 ps, 2500 ps );
#    Time: 962187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:961250 ps, :962187 ps, 7 ns );
#    Time: 962187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:962187 ps, :962656 ps, 2500 ps );
#    Time: 962656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:961718 ps, :962656 ps, 7 ns );
#    Time: 962656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:962656 ps, :963125 ps, 2500 ps );
#    Time: 963125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:962187 ps, :963125 ps, 7 ns );
#    Time: 963125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:963125 ps, :963593 ps, 2500 ps );
#    Time: 963593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:962656 ps, :963593 ps, 7 ns );
#    Time: 963593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:963593 ps, :964062 ps, 2500 ps );
#    Time: 964062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:963125 ps, :964062 ps, 7 ns );
#    Time: 964062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:964062 ps, :964531 ps, 2500 ps );
#    Time: 964531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:963593 ps, :964531 ps, 7 ns );
#    Time: 964531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:964531 ps, :965 ns, 2500 ps );
#    Time: 965 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:964062 ps, :965 ns, 7 ns );
#    Time: 965 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:965 ns, :965468 ps, 2500 ps );
#    Time: 965468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:964531 ps, :965468 ps, 7 ns );
#    Time: 965468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:965468 ps, :965937 ps, 2500 ps );
#    Time: 965937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:965 ns, :965937 ps, 7 ns );
#    Time: 965937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:965937 ps, :966406 ps, 2500 ps );
#    Time: 966406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:965468 ps, :966406 ps, 7 ns );
#    Time: 966406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:966406 ps, :966875 ps, 2500 ps );
#    Time: 966875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:965937 ps, :966875 ps, 7 ns );
#    Time: 966875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:966875 ps, :967343 ps, 2500 ps );
#    Time: 967343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:966406 ps, :967343 ps, 7 ns );
#    Time: 967343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:967343 ps, :967812 ps, 2500 ps );
#    Time: 967812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:966875 ps, :967812 ps, 7 ns );
#    Time: 967812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:967812 ps, :968281 ps, 2500 ps );
#    Time: 968281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:967343 ps, :968281 ps, 7 ns );
#    Time: 968281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:968281 ps, :968750 ps, 2500 ps );
#    Time: 968750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:967812 ps, :968750 ps, 7 ns );
#    Time: 968750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:968750 ps, :969218 ps, 2500 ps );
#    Time: 969218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:968281 ps, :969218 ps, 7 ns );
#    Time: 969218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:969218 ps, :969687 ps, 2500 ps );
#    Time: 969687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:968750 ps, :969687 ps, 7 ns );
#    Time: 969687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:969687 ps, :970156 ps, 2500 ps );
#    Time: 970156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:969218 ps, :970156 ps, 7 ns );
#    Time: 970156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:970156 ps, :970625 ps, 2500 ps );
#    Time: 970625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:969687 ps, :970625 ps, 7 ns );
#    Time: 970625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:970625 ps, :971093 ps, 2500 ps );
#    Time: 971093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:970156 ps, :971093 ps, 7 ns );
#    Time: 971093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:971093 ps, :971562 ps, 2500 ps );
#    Time: 971562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:970625 ps, :971562 ps, 7 ns );
#    Time: 971562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:971562 ps, :972031 ps, 2500 ps );
#    Time: 972031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:971093 ps, :972031 ps, 7 ns );
#    Time: 972031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:972031 ps, :972500 ps, 2500 ps );
#    Time: 972500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:971562 ps, :972500 ps, 7 ns );
#    Time: 972500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:972500 ps, :972968 ps, 2500 ps );
#    Time: 972968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:972031 ps, :972968 ps, 7 ns );
#    Time: 972968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:972968 ps, :973437 ps, 2500 ps );
#    Time: 973437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:972500 ps, :973437 ps, 7 ns );
#    Time: 973437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:973437 ps, :973906 ps, 2500 ps );
#    Time: 973906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:972968 ps, :973906 ps, 7 ns );
#    Time: 973906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:973906 ps, :974375 ps, 2500 ps );
#    Time: 974375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:973437 ps, :974375 ps, 7 ns );
#    Time: 974375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:974375 ps, :974843 ps, 2500 ps );
#    Time: 974843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:973906 ps, :974843 ps, 7 ns );
#    Time: 974843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:974843 ps, :975312 ps, 2500 ps );
#    Time: 975312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:974375 ps, :975312 ps, 7 ns );
#    Time: 975312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:975312 ps, :975781 ps, 2500 ps );
#    Time: 975781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:974843 ps, :975781 ps, 7 ns );
#    Time: 975781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:975781 ps, :976250 ps, 2500 ps );
#    Time: 976250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:975312 ps, :976250 ps, 7 ns );
#    Time: 976250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:976250 ps, :976718 ps, 2500 ps );
#    Time: 976718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:975781 ps, :976718 ps, 7 ns );
#    Time: 976718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:976718 ps, :977187 ps, 2500 ps );
#    Time: 977187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:976250 ps, :977187 ps, 7 ns );
#    Time: 977187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:977187 ps, :977656 ps, 2500 ps );
#    Time: 977656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:976718 ps, :977656 ps, 7 ns );
#    Time: 977656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:977656 ps, :978125 ps, 2500 ps );
#    Time: 978125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:977187 ps, :978125 ps, 7 ns );
#    Time: 978125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:978125 ps, :978593 ps, 2500 ps );
#    Time: 978593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:977656 ps, :978593 ps, 7 ns );
#    Time: 978593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:978593 ps, :979062 ps, 2500 ps );
#    Time: 979062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:978125 ps, :979062 ps, 7 ns );
#    Time: 979062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:979062 ps, :979531 ps, 2500 ps );
#    Time: 979531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:978593 ps, :979531 ps, 7 ns );
#    Time: 979531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:979531 ps, :980 ns, 2500 ps );
#    Time: 980 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:979062 ps, :980 ns, 7 ns );
#    Time: 980 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:980 ns, :980468 ps, 2500 ps );
#    Time: 980468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:979531 ps, :980468 ps, 7 ns );
#    Time: 980468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:980468 ps, :980937 ps, 2500 ps );
#    Time: 980937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:980 ns, :980937 ps, 7 ns );
#    Time: 980937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:980937 ps, :981406 ps, 2500 ps );
#    Time: 981406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:980468 ps, :981406 ps, 7 ns );
#    Time: 981406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:981406 ps, :981875 ps, 2500 ps );
#    Time: 981875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:980937 ps, :981875 ps, 7 ns );
#    Time: 981875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:981875 ps, :982343 ps, 2500 ps );
#    Time: 982343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:981406 ps, :982343 ps, 7 ns );
#    Time: 982343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:982343 ps, :982812 ps, 2500 ps );
#    Time: 982812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:981875 ps, :982812 ps, 7 ns );
#    Time: 982812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:982812 ps, :983281 ps, 2500 ps );
#    Time: 983281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:982343 ps, :983281 ps, 7 ns );
#    Time: 983281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:983281 ps, :983750 ps, 2500 ps );
#    Time: 983750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:982812 ps, :983750 ps, 7 ns );
#    Time: 983750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:983750 ps, :984218 ps, 2500 ps );
#    Time: 984218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:983281 ps, :984218 ps, 7 ns );
#    Time: 984218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:984218 ps, :984687 ps, 2500 ps );
#    Time: 984687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:983750 ps, :984687 ps, 7 ns );
#    Time: 984687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:984687 ps, :985156 ps, 2500 ps );
#    Time: 985156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:984218 ps, :985156 ps, 7 ns );
#    Time: 985156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:985156 ps, :985625 ps, 2500 ps );
#    Time: 985625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:984687 ps, :985625 ps, 7 ns );
#    Time: 985625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:985625 ps, :986093 ps, 2500 ps );
#    Time: 986093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:985156 ps, :986093 ps, 7 ns );
#    Time: 986093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:986093 ps, :986562 ps, 2500 ps );
#    Time: 986562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:985625 ps, :986562 ps, 7 ns );
#    Time: 986562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:986562 ps, :987031 ps, 2500 ps );
#    Time: 987031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:986093 ps, :987031 ps, 7 ns );
#    Time: 987031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:987031 ps, :987500 ps, 2500 ps );
#    Time: 987500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:986562 ps, :987500 ps, 7 ns );
#    Time: 987500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:987500 ps, :987968 ps, 2500 ps );
#    Time: 987968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:987031 ps, :987968 ps, 7 ns );
#    Time: 987968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:987968 ps, :988437 ps, 2500 ps );
#    Time: 988437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:987500 ps, :988437 ps, 7 ns );
#    Time: 988437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:988437 ps, :988906 ps, 2500 ps );
#    Time: 988906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:987968 ps, :988906 ps, 7 ns );
#    Time: 988906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:988906 ps, :989375 ps, 2500 ps );
#    Time: 989375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:988437 ps, :989375 ps, 7 ns );
#    Time: 989375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:989375 ps, :989843 ps, 2500 ps );
#    Time: 989843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:988906 ps, :989843 ps, 7 ns );
#    Time: 989843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:989843 ps, :990312 ps, 2500 ps );
#    Time: 990312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:989375 ps, :990312 ps, 7 ns );
#    Time: 990312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:990312 ps, :990781 ps, 2500 ps );
#    Time: 990781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:989843 ps, :990781 ps, 7 ns );
#    Time: 990781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:990781 ps, :991250 ps, 2500 ps );
#    Time: 991250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:990312 ps, :991250 ps, 7 ns );
#    Time: 991250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:991250 ps, :991718 ps, 2500 ps );
#    Time: 991718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:990781 ps, :991718 ps, 7 ns );
#    Time: 991718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:991718 ps, :992187 ps, 2500 ps );
#    Time: 992187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:991250 ps, :992187 ps, 7 ns );
#    Time: 992187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:992187 ps, :992656 ps, 2500 ps );
#    Time: 992656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:991718 ps, :992656 ps, 7 ns );
#    Time: 992656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:992656 ps, :993125 ps, 2500 ps );
#    Time: 993125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:992187 ps, :993125 ps, 7 ns );
#    Time: 993125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:993125 ps, :993593 ps, 2500 ps );
#    Time: 993593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:992656 ps, :993593 ps, 7 ns );
#    Time: 993593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:993593 ps, :994062 ps, 2500 ps );
#    Time: 994062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:993125 ps, :994062 ps, 7 ns );
#    Time: 994062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:994062 ps, :994531 ps, 2500 ps );
#    Time: 994531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:993593 ps, :994531 ps, 7 ns );
#    Time: 994531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:994531 ps, :995 ns, 2500 ps );
#    Time: 995 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:994062 ps, :995 ns, 7 ns );
#    Time: 995 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:995 ns, :995468 ps, 2500 ps );
#    Time: 995468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:994531 ps, :995468 ps, 7 ns );
#    Time: 995468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:995468 ps, :995937 ps, 2500 ps );
#    Time: 995937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:995 ns, :995937 ps, 7 ns );
#    Time: 995937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:995937 ps, :996406 ps, 2500 ps );
#    Time: 996406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:995468 ps, :996406 ps, 7 ns );
#    Time: 996406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:996406 ps, :996875 ps, 2500 ps );
#    Time: 996875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:995937 ps, :996875 ps, 7 ns );
#    Time: 996875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:996875 ps, :997343 ps, 2500 ps );
#    Time: 997343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:996406 ps, :997343 ps, 7 ns );
#    Time: 997343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:997343 ps, :997812 ps, 2500 ps );
#    Time: 997812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:996875 ps, :997812 ps, 7 ns );
#    Time: 997812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:997812 ps, :998281 ps, 2500 ps );
#    Time: 998281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:997343 ps, :998281 ps, 7 ns );
#    Time: 998281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:998281 ps, :998750 ps, 2500 ps );
#    Time: 998750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:997812 ps, :998750 ps, 7 ns );
#    Time: 998750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:998750 ps, :999218 ps, 2500 ps );
#    Time: 999218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:998281 ps, :999218 ps, 7 ns );
#    Time: 999218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:999218 ps, :999687 ps, 2500 ps );
#    Time: 999687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:998750 ps, :999687 ps, 7 ns );
#    Time: 999687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:999687 ps, :1000156 ps, 2500 ps );
#    Time: 1000156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:999218 ps, :1000156 ps, 7 ns );
#    Time: 1000156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1000156 ps, :1000625 ps, 2500 ps );
#    Time: 1000625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:999687 ps, :1000625 ps, 7 ns );
#    Time: 1000625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1000625 ps, :1001093 ps, 2500 ps );
#    Time: 1001093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1000156 ps, :1001093 ps, 7 ns );
#    Time: 1001093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1001093 ps, :1001562 ps, 2500 ps );
#    Time: 1001562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1000625 ps, :1001562 ps, 7 ns );
#    Time: 1001562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1001562 ps, :1002031 ps, 2500 ps );
#    Time: 1002031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1001093 ps, :1002031 ps, 7 ns );
#    Time: 1002031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1002031 ps, :1002500 ps, 2500 ps );
#    Time: 1002500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1001562 ps, :1002500 ps, 7 ns );
#    Time: 1002500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1002500 ps, :1002968 ps, 2500 ps );
#    Time: 1002968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1002031 ps, :1002968 ps, 7 ns );
#    Time: 1002968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1002968 ps, :1003437 ps, 2500 ps );
#    Time: 1003437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1002500 ps, :1003437 ps, 7 ns );
#    Time: 1003437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1003437 ps, :1003906 ps, 2500 ps );
#    Time: 1003906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1002968 ps, :1003906 ps, 7 ns );
#    Time: 1003906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1003906 ps, :1004375 ps, 2500 ps );
#    Time: 1004375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1003437 ps, :1004375 ps, 7 ns );
#    Time: 1004375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1004375 ps, :1004843 ps, 2500 ps );
#    Time: 1004843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1003906 ps, :1004843 ps, 7 ns );
#    Time: 1004843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1004843 ps, :1005312 ps, 2500 ps );
#    Time: 1005312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1004375 ps, :1005312 ps, 7 ns );
#    Time: 1005312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1005312 ps, :1005781 ps, 2500 ps );
#    Time: 1005781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1004843 ps, :1005781 ps, 7 ns );
#    Time: 1005781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1005781 ps, :1006250 ps, 2500 ps );
#    Time: 1006250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1005312 ps, :1006250 ps, 7 ns );
#    Time: 1006250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1006250 ps, :1006718 ps, 2500 ps );
#    Time: 1006718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1005781 ps, :1006718 ps, 7 ns );
#    Time: 1006718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1006718 ps, :1007187 ps, 2500 ps );
#    Time: 1007187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1006250 ps, :1007187 ps, 7 ns );
#    Time: 1007187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1007187 ps, :1007656 ps, 2500 ps );
#    Time: 1007656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1006718 ps, :1007656 ps, 7 ns );
#    Time: 1007656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1007656 ps, :1008125 ps, 2500 ps );
#    Time: 1008125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1007187 ps, :1008125 ps, 7 ns );
#    Time: 1008125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1008125 ps, :1008593 ps, 2500 ps );
#    Time: 1008593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1007656 ps, :1008593 ps, 7 ns );
#    Time: 1008593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1008593 ps, :1009062 ps, 2500 ps );
#    Time: 1009062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1008125 ps, :1009062 ps, 7 ns );
#    Time: 1009062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1009062 ps, :1009531 ps, 2500 ps );
#    Time: 1009531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1008593 ps, :1009531 ps, 7 ns );
#    Time: 1009531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1009531 ps, :1010 ns, 2500 ps );
#    Time: 1010 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1009062 ps, :1010 ns, 7 ns );
#    Time: 1010 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1010 ns, :1010468 ps, 2500 ps );
#    Time: 1010468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1009531 ps, :1010468 ps, 7 ns );
#    Time: 1010468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1010468 ps, :1010937 ps, 2500 ps );
#    Time: 1010937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1010 ns, :1010937 ps, 7 ns );
#    Time: 1010937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1010937 ps, :1011406 ps, 2500 ps );
#    Time: 1011406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1010468 ps, :1011406 ps, 7 ns );
#    Time: 1011406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1011406 ps, :1011875 ps, 2500 ps );
#    Time: 1011875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1010937 ps, :1011875 ps, 7 ns );
#    Time: 1011875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1011875 ps, :1012343 ps, 2500 ps );
#    Time: 1012343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1011406 ps, :1012343 ps, 7 ns );
#    Time: 1012343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1012343 ps, :1012812 ps, 2500 ps );
#    Time: 1012812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1011875 ps, :1012812 ps, 7 ns );
#    Time: 1012812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1012812 ps, :1013281 ps, 2500 ps );
#    Time: 1013281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1012343 ps, :1013281 ps, 7 ns );
#    Time: 1013281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1013281 ps, :1013750 ps, 2500 ps );
#    Time: 1013750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1012812 ps, :1013750 ps, 7 ns );
#    Time: 1013750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1013750 ps, :1014218 ps, 2500 ps );
#    Time: 1014218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1013281 ps, :1014218 ps, 7 ns );
#    Time: 1014218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1014218 ps, :1014687 ps, 2500 ps );
#    Time: 1014687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1013750 ps, :1014687 ps, 7 ns );
#    Time: 1014687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1014687 ps, :1015156 ps, 2500 ps );
#    Time: 1015156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1014218 ps, :1015156 ps, 7 ns );
#    Time: 1015156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1015156 ps, :1015625 ps, 2500 ps );
#    Time: 1015625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1014687 ps, :1015625 ps, 7 ns );
#    Time: 1015625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1015625 ps, :1016093 ps, 2500 ps );
#    Time: 1016093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1015156 ps, :1016093 ps, 7 ns );
#    Time: 1016093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1016093 ps, :1016562 ps, 2500 ps );
#    Time: 1016562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1015625 ps, :1016562 ps, 7 ns );
#    Time: 1016562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1016562 ps, :1017031 ps, 2500 ps );
#    Time: 1017031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1016093 ps, :1017031 ps, 7 ns );
#    Time: 1017031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1017031 ps, :1017500 ps, 2500 ps );
#    Time: 1017500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1016562 ps, :1017500 ps, 7 ns );
#    Time: 1017500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1017500 ps, :1017968 ps, 2500 ps );
#    Time: 1017968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1017031 ps, :1017968 ps, 7 ns );
#    Time: 1017968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1017968 ps, :1018437 ps, 2500 ps );
#    Time: 1018437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1017500 ps, :1018437 ps, 7 ns );
#    Time: 1018437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1018437 ps, :1018906 ps, 2500 ps );
#    Time: 1018906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1017968 ps, :1018906 ps, 7 ns );
#    Time: 1018906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1018906 ps, :1019375 ps, 2500 ps );
#    Time: 1019375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1018437 ps, :1019375 ps, 7 ns );
#    Time: 1019375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1019375 ps, :1019843 ps, 2500 ps );
#    Time: 1019843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1018906 ps, :1019843 ps, 7 ns );
#    Time: 1019843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1019843 ps, :1020312 ps, 2500 ps );
#    Time: 1020312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1019375 ps, :1020312 ps, 7 ns );
#    Time: 1020312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1020312 ps, :1020781 ps, 2500 ps );
#    Time: 1020781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1019843 ps, :1020781 ps, 7 ns );
#    Time: 1020781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1020781 ps, :1021250 ps, 2500 ps );
#    Time: 1021250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1020312 ps, :1021250 ps, 7 ns );
#    Time: 1021250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1021250 ps, :1021718 ps, 2500 ps );
#    Time: 1021718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1020781 ps, :1021718 ps, 7 ns );
#    Time: 1021718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1021718 ps, :1022187 ps, 2500 ps );
#    Time: 1022187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1021250 ps, :1022187 ps, 7 ns );
#    Time: 1022187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1022187 ps, :1022656 ps, 2500 ps );
#    Time: 1022656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1021718 ps, :1022656 ps, 7 ns );
#    Time: 1022656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1022656 ps, :1023125 ps, 2500 ps );
#    Time: 1023125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1022187 ps, :1023125 ps, 7 ns );
#    Time: 1023125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1023125 ps, :1023593 ps, 2500 ps );
#    Time: 1023593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1022656 ps, :1023593 ps, 7 ns );
#    Time: 1023593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1023593 ps, :1024062 ps, 2500 ps );
#    Time: 1024062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1023125 ps, :1024062 ps, 7 ns );
#    Time: 1024062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1024062 ps, :1024531 ps, 2500 ps );
#    Time: 1024531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1023593 ps, :1024531 ps, 7 ns );
#    Time: 1024531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1024531 ps, :1025 ns, 2500 ps );
#    Time: 1025 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1024062 ps, :1025 ns, 7 ns );
#    Time: 1025 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1025 ns, :1025468 ps, 2500 ps );
#    Time: 1025468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1024531 ps, :1025468 ps, 7 ns );
#    Time: 1025468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1025468 ps, :1025937 ps, 2500 ps );
#    Time: 1025937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1025 ns, :1025937 ps, 7 ns );
#    Time: 1025937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1025937 ps, :1026406 ps, 2500 ps );
#    Time: 1026406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1025468 ps, :1026406 ps, 7 ns );
#    Time: 1026406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1026406 ps, :1026875 ps, 2500 ps );
#    Time: 1026875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1025937 ps, :1026875 ps, 7 ns );
#    Time: 1026875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1026875 ps, :1027343 ps, 2500 ps );
#    Time: 1027343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1026406 ps, :1027343 ps, 7 ns );
#    Time: 1027343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1027343 ps, :1027812 ps, 2500 ps );
#    Time: 1027812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1026875 ps, :1027812 ps, 7 ns );
#    Time: 1027812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1027812 ps, :1028281 ps, 2500 ps );
#    Time: 1028281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1027343 ps, :1028281 ps, 7 ns );
#    Time: 1028281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1028281 ps, :1028750 ps, 2500 ps );
#    Time: 1028750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1027812 ps, :1028750 ps, 7 ns );
#    Time: 1028750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1028750 ps, :1029218 ps, 2500 ps );
#    Time: 1029218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1028281 ps, :1029218 ps, 7 ns );
#    Time: 1029218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1029218 ps, :1029687 ps, 2500 ps );
#    Time: 1029687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1028750 ps, :1029687 ps, 7 ns );
#    Time: 1029687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1029687 ps, :1030156 ps, 2500 ps );
#    Time: 1030156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1029218 ps, :1030156 ps, 7 ns );
#    Time: 1030156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1030156 ps, :1030625 ps, 2500 ps );
#    Time: 1030625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1029687 ps, :1030625 ps, 7 ns );
#    Time: 1030625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1030625 ps, :1031093 ps, 2500 ps );
#    Time: 1031093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1030156 ps, :1031093 ps, 7 ns );
#    Time: 1031093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1031093 ps, :1031562 ps, 2500 ps );
#    Time: 1031562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1030625 ps, :1031562 ps, 7 ns );
#    Time: 1031562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1031562 ps, :1032031 ps, 2500 ps );
#    Time: 1032031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1031093 ps, :1032031 ps, 7 ns );
#    Time: 1032031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1032031 ps, :1032500 ps, 2500 ps );
#    Time: 1032500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1031562 ps, :1032500 ps, 7 ns );
#    Time: 1032500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1032500 ps, :1032968 ps, 2500 ps );
#    Time: 1032968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1032031 ps, :1032968 ps, 7 ns );
#    Time: 1032968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1032968 ps, :1033437 ps, 2500 ps );
#    Time: 1033437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1032500 ps, :1033437 ps, 7 ns );
#    Time: 1033437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1033437 ps, :1033906 ps, 2500 ps );
#    Time: 1033906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1032968 ps, :1033906 ps, 7 ns );
#    Time: 1033906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1033906 ps, :1034375 ps, 2500 ps );
#    Time: 1034375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1033437 ps, :1034375 ps, 7 ns );
#    Time: 1034375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1034375 ps, :1034843 ps, 2500 ps );
#    Time: 1034843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1033906 ps, :1034843 ps, 7 ns );
#    Time: 1034843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1034843 ps, :1035312 ps, 2500 ps );
#    Time: 1035312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1034375 ps, :1035312 ps, 7 ns );
#    Time: 1035312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1035312 ps, :1035781 ps, 2500 ps );
#    Time: 1035781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1034843 ps, :1035781 ps, 7 ns );
#    Time: 1035781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1035781 ps, :1036250 ps, 2500 ps );
#    Time: 1036250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1035312 ps, :1036250 ps, 7 ns );
#    Time: 1036250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1036250 ps, :1036718 ps, 2500 ps );
#    Time: 1036718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1035781 ps, :1036718 ps, 7 ns );
#    Time: 1036718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1036718 ps, :1037187 ps, 2500 ps );
#    Time: 1037187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1036250 ps, :1037187 ps, 7 ns );
#    Time: 1037187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1037187 ps, :1037656 ps, 2500 ps );
#    Time: 1037656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1036718 ps, :1037656 ps, 7 ns );
#    Time: 1037656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1037656 ps, :1038125 ps, 2500 ps );
#    Time: 1038125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1037187 ps, :1038125 ps, 7 ns );
#    Time: 1038125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1038125 ps, :1038593 ps, 2500 ps );
#    Time: 1038593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1037656 ps, :1038593 ps, 7 ns );
#    Time: 1038593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1038593 ps, :1039062 ps, 2500 ps );
#    Time: 1039062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1038125 ps, :1039062 ps, 7 ns );
#    Time: 1039062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1039062 ps, :1039531 ps, 2500 ps );
#    Time: 1039531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1038593 ps, :1039531 ps, 7 ns );
#    Time: 1039531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1039531 ps, :1040 ns, 2500 ps );
#    Time: 1040 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1039062 ps, :1040 ns, 7 ns );
#    Time: 1040 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1040 ns, :1040468 ps, 2500 ps );
#    Time: 1040468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1039531 ps, :1040468 ps, 7 ns );
#    Time: 1040468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1040468 ps, :1040937 ps, 2500 ps );
#    Time: 1040937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1040 ns, :1040937 ps, 7 ns );
#    Time: 1040937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1040937 ps, :1041406 ps, 2500 ps );
#    Time: 1041406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1040468 ps, :1041406 ps, 7 ns );
#    Time: 1041406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1041406 ps, :1041875 ps, 2500 ps );
#    Time: 1041875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1040937 ps, :1041875 ps, 7 ns );
#    Time: 1041875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1041875 ps, :1042343 ps, 2500 ps );
#    Time: 1042343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1041406 ps, :1042343 ps, 7 ns );
#    Time: 1042343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1042343 ps, :1042812 ps, 2500 ps );
#    Time: 1042812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1041875 ps, :1042812 ps, 7 ns );
#    Time: 1042812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1042812 ps, :1043281 ps, 2500 ps );
#    Time: 1043281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1042343 ps, :1043281 ps, 7 ns );
#    Time: 1043281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1043281 ps, :1043750 ps, 2500 ps );
#    Time: 1043750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1042812 ps, :1043750 ps, 7 ns );
#    Time: 1043750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1043750 ps, :1044218 ps, 2500 ps );
#    Time: 1044218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1043281 ps, :1044218 ps, 7 ns );
#    Time: 1044218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1044218 ps, :1044687 ps, 2500 ps );
#    Time: 1044687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1043750 ps, :1044687 ps, 7 ns );
#    Time: 1044687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1044687 ps, :1045156 ps, 2500 ps );
#    Time: 1045156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1044218 ps, :1045156 ps, 7 ns );
#    Time: 1045156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1045156 ps, :1045625 ps, 2500 ps );
#    Time: 1045625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1044687 ps, :1045625 ps, 7 ns );
#    Time: 1045625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1045625 ps, :1046093 ps, 2500 ps );
#    Time: 1046093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1045156 ps, :1046093 ps, 7 ns );
#    Time: 1046093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1046093 ps, :1046562 ps, 2500 ps );
#    Time: 1046562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1045625 ps, :1046562 ps, 7 ns );
#    Time: 1046562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1046562 ps, :1047031 ps, 2500 ps );
#    Time: 1047031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1046093 ps, :1047031 ps, 7 ns );
#    Time: 1047031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1047031 ps, :1047500 ps, 2500 ps );
#    Time: 1047500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1046562 ps, :1047500 ps, 7 ns );
#    Time: 1047500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1047500 ps, :1047968 ps, 2500 ps );
#    Time: 1047968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1047031 ps, :1047968 ps, 7 ns );
#    Time: 1047968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1047968 ps, :1048437 ps, 2500 ps );
#    Time: 1048437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1047500 ps, :1048437 ps, 7 ns );
#    Time: 1048437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1048437 ps, :1048906 ps, 2500 ps );
#    Time: 1048906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1047968 ps, :1048906 ps, 7 ns );
#    Time: 1048906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1048906 ps, :1049375 ps, 2500 ps );
#    Time: 1049375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1048437 ps, :1049375 ps, 7 ns );
#    Time: 1049375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1049375 ps, :1049843 ps, 2500 ps );
#    Time: 1049843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1048906 ps, :1049843 ps, 7 ns );
#    Time: 1049843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1049843 ps, :1050312 ps, 2500 ps );
#    Time: 1050312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1049375 ps, :1050312 ps, 7 ns );
#    Time: 1050312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1050312 ps, :1050781 ps, 2500 ps );
#    Time: 1050781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1049843 ps, :1050781 ps, 7 ns );
#    Time: 1050781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1050781 ps, :1051250 ps, 2500 ps );
#    Time: 1051250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1050312 ps, :1051250 ps, 7 ns );
#    Time: 1051250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1051250 ps, :1051718 ps, 2500 ps );
#    Time: 1051718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1050781 ps, :1051718 ps, 7 ns );
#    Time: 1051718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1051718 ps, :1052187 ps, 2500 ps );
#    Time: 1052187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1051250 ps, :1052187 ps, 7 ns );
#    Time: 1052187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1052187 ps, :1052656 ps, 2500 ps );
#    Time: 1052656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1051718 ps, :1052656 ps, 7 ns );
#    Time: 1052656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1052656 ps, :1053125 ps, 2500 ps );
#    Time: 1053125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1052187 ps, :1053125 ps, 7 ns );
#    Time: 1053125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1053125 ps, :1053593 ps, 2500 ps );
#    Time: 1053593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1052656 ps, :1053593 ps, 7 ns );
#    Time: 1053593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1053593 ps, :1054062 ps, 2500 ps );
#    Time: 1054062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1053125 ps, :1054062 ps, 7 ns );
#    Time: 1054062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1054062 ps, :1054531 ps, 2500 ps );
#    Time: 1054531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1053593 ps, :1054531 ps, 7 ns );
#    Time: 1054531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1054531 ps, :1055 ns, 2500 ps );
#    Time: 1055 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1054062 ps, :1055 ns, 7 ns );
#    Time: 1055 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1055 ns, :1055468 ps, 2500 ps );
#    Time: 1055468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1054531 ps, :1055468 ps, 7 ns );
#    Time: 1055468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1055468 ps, :1055937 ps, 2500 ps );
#    Time: 1055937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1055 ns, :1055937 ps, 7 ns );
#    Time: 1055937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1055937 ps, :1056406 ps, 2500 ps );
#    Time: 1056406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1055468 ps, :1056406 ps, 7 ns );
#    Time: 1056406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1056406 ps, :1056875 ps, 2500 ps );
#    Time: 1056875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1055937 ps, :1056875 ps, 7 ns );
#    Time: 1056875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1056875 ps, :1057343 ps, 2500 ps );
#    Time: 1057343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1056406 ps, :1057343 ps, 7 ns );
#    Time: 1057343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1057343 ps, :1057812 ps, 2500 ps );
#    Time: 1057812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1056875 ps, :1057812 ps, 7 ns );
#    Time: 1057812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1057812 ps, :1058281 ps, 2500 ps );
#    Time: 1058281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1057343 ps, :1058281 ps, 7 ns );
#    Time: 1058281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1058281 ps, :1058750 ps, 2500 ps );
#    Time: 1058750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1057812 ps, :1058750 ps, 7 ns );
#    Time: 1058750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1058750 ps, :1059218 ps, 2500 ps );
#    Time: 1059218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1058281 ps, :1059218 ps, 7 ns );
#    Time: 1059218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1059218 ps, :1059687 ps, 2500 ps );
#    Time: 1059687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1058750 ps, :1059687 ps, 7 ns );
#    Time: 1059687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1059687 ps, :1060156 ps, 2500 ps );
#    Time: 1060156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1059218 ps, :1060156 ps, 7 ns );
#    Time: 1060156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1060156 ps, :1060625 ps, 2500 ps );
#    Time: 1060625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1059687 ps, :1060625 ps, 7 ns );
#    Time: 1060625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1060625 ps, :1061093 ps, 2500 ps );
#    Time: 1061093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1060156 ps, :1061093 ps, 7 ns );
#    Time: 1061093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1061093 ps, :1061562 ps, 2500 ps );
#    Time: 1061562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1060625 ps, :1061562 ps, 7 ns );
#    Time: 1061562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1061562 ps, :1062031 ps, 2500 ps );
#    Time: 1062031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1061093 ps, :1062031 ps, 7 ns );
#    Time: 1062031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1062031 ps, :1062500 ps, 2500 ps );
#    Time: 1062500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1061562 ps, :1062500 ps, 7 ns );
#    Time: 1062500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1062500 ps, :1062968 ps, 2500 ps );
#    Time: 1062968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1062031 ps, :1062968 ps, 7 ns );
#    Time: 1062968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1062968 ps, :1063437 ps, 2500 ps );
#    Time: 1063437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1062500 ps, :1063437 ps, 7 ns );
#    Time: 1063437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1063437 ps, :1063906 ps, 2500 ps );
#    Time: 1063906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1062968 ps, :1063906 ps, 7 ns );
#    Time: 1063906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1063906 ps, :1064375 ps, 2500 ps );
#    Time: 1064375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1063437 ps, :1064375 ps, 7 ns );
#    Time: 1064375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1064375 ps, :1064843 ps, 2500 ps );
#    Time: 1064843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1063906 ps, :1064843 ps, 7 ns );
#    Time: 1064843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1064843 ps, :1065312 ps, 2500 ps );
#    Time: 1065312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1064375 ps, :1065312 ps, 7 ns );
#    Time: 1065312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1065312 ps, :1065781 ps, 2500 ps );
#    Time: 1065781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1064843 ps, :1065781 ps, 7 ns );
#    Time: 1065781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1065781 ps, :1066250 ps, 2500 ps );
#    Time: 1066250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1065312 ps, :1066250 ps, 7 ns );
#    Time: 1066250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1066250 ps, :1066718 ps, 2500 ps );
#    Time: 1066718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1065781 ps, :1066718 ps, 7 ns );
#    Time: 1066718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1066718 ps, :1067187 ps, 2500 ps );
#    Time: 1067187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1066250 ps, :1067187 ps, 7 ns );
#    Time: 1067187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1067187 ps, :1067656 ps, 2500 ps );
#    Time: 1067656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1066718 ps, :1067656 ps, 7 ns );
#    Time: 1067656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1067656 ps, :1068125 ps, 2500 ps );
#    Time: 1068125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1067187 ps, :1068125 ps, 7 ns );
#    Time: 1068125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1068125 ps, :1068593 ps, 2500 ps );
#    Time: 1068593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1067656 ps, :1068593 ps, 7 ns );
#    Time: 1068593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1068593 ps, :1069062 ps, 2500 ps );
#    Time: 1069062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1068125 ps, :1069062 ps, 7 ns );
#    Time: 1069062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1069062 ps, :1069531 ps, 2500 ps );
#    Time: 1069531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1068593 ps, :1069531 ps, 7 ns );
#    Time: 1069531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1069531 ps, :1070 ns, 2500 ps );
#    Time: 1070 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1069062 ps, :1070 ns, 7 ns );
#    Time: 1070 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1070 ns, :1070468 ps, 2500 ps );
#    Time: 1070468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1069531 ps, :1070468 ps, 7 ns );
#    Time: 1070468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1070468 ps, :1070937 ps, 2500 ps );
#    Time: 1070937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1070 ns, :1070937 ps, 7 ns );
#    Time: 1070937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1070937 ps, :1071406 ps, 2500 ps );
#    Time: 1071406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1070468 ps, :1071406 ps, 7 ns );
#    Time: 1071406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1071406 ps, :1071875 ps, 2500 ps );
#    Time: 1071875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1070937 ps, :1071875 ps, 7 ns );
#    Time: 1071875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1071875 ps, :1072343 ps, 2500 ps );
#    Time: 1072343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1071406 ps, :1072343 ps, 7 ns );
#    Time: 1072343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1072343 ps, :1072812 ps, 2500 ps );
#    Time: 1072812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1071875 ps, :1072812 ps, 7 ns );
#    Time: 1072812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1072812 ps, :1073281 ps, 2500 ps );
#    Time: 1073281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1072343 ps, :1073281 ps, 7 ns );
#    Time: 1073281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1073281 ps, :1073750 ps, 2500 ps );
#    Time: 1073750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1072812 ps, :1073750 ps, 7 ns );
#    Time: 1073750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1073750 ps, :1074218 ps, 2500 ps );
#    Time: 1074218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1073281 ps, :1074218 ps, 7 ns );
#    Time: 1074218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1074218 ps, :1074687 ps, 2500 ps );
#    Time: 1074687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1073750 ps, :1074687 ps, 7 ns );
#    Time: 1074687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1074687 ps, :1075156 ps, 2500 ps );
#    Time: 1075156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1074218 ps, :1075156 ps, 7 ns );
#    Time: 1075156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1075156 ps, :1075625 ps, 2500 ps );
#    Time: 1075625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1074687 ps, :1075625 ps, 7 ns );
#    Time: 1075625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1075625 ps, :1076093 ps, 2500 ps );
#    Time: 1076093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1075156 ps, :1076093 ps, 7 ns );
#    Time: 1076093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1076093 ps, :1076562 ps, 2500 ps );
#    Time: 1076562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1075625 ps, :1076562 ps, 7 ns );
#    Time: 1076562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1076562 ps, :1077031 ps, 2500 ps );
#    Time: 1077031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1076093 ps, :1077031 ps, 7 ns );
#    Time: 1077031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1077031 ps, :1077500 ps, 2500 ps );
#    Time: 1077500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1076562 ps, :1077500 ps, 7 ns );
#    Time: 1077500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1077500 ps, :1077968 ps, 2500 ps );
#    Time: 1077968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1077031 ps, :1077968 ps, 7 ns );
#    Time: 1077968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1077968 ps, :1078437 ps, 2500 ps );
#    Time: 1078437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1077500 ps, :1078437 ps, 7 ns );
#    Time: 1078437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1078437 ps, :1078906 ps, 2500 ps );
#    Time: 1078906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1077968 ps, :1078906 ps, 7 ns );
#    Time: 1078906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1078906 ps, :1079375 ps, 2500 ps );
#    Time: 1079375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1078437 ps, :1079375 ps, 7 ns );
#    Time: 1079375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1079375 ps, :1079843 ps, 2500 ps );
#    Time: 1079843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1078906 ps, :1079843 ps, 7 ns );
#    Time: 1079843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1079843 ps, :1080312 ps, 2500 ps );
#    Time: 1080312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1079375 ps, :1080312 ps, 7 ns );
#    Time: 1080312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1080312 ps, :1080781 ps, 2500 ps );
#    Time: 1080781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1079843 ps, :1080781 ps, 7 ns );
#    Time: 1080781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1080781 ps, :1081250 ps, 2500 ps );
#    Time: 1081250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1080312 ps, :1081250 ps, 7 ns );
#    Time: 1081250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1081250 ps, :1081718 ps, 2500 ps );
#    Time: 1081718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1080781 ps, :1081718 ps, 7 ns );
#    Time: 1081718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1081718 ps, :1082187 ps, 2500 ps );
#    Time: 1082187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1081250 ps, :1082187 ps, 7 ns );
#    Time: 1082187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1082187 ps, :1082656 ps, 2500 ps );
#    Time: 1082656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1081718 ps, :1082656 ps, 7 ns );
#    Time: 1082656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1082656 ps, :1083125 ps, 2500 ps );
#    Time: 1083125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1082187 ps, :1083125 ps, 7 ns );
#    Time: 1083125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1083125 ps, :1083593 ps, 2500 ps );
#    Time: 1083593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1082656 ps, :1083593 ps, 7 ns );
#    Time: 1083593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1083593 ps, :1084062 ps, 2500 ps );
#    Time: 1084062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1083125 ps, :1084062 ps, 7 ns );
#    Time: 1084062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1084062 ps, :1084531 ps, 2500 ps );
#    Time: 1084531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1083593 ps, :1084531 ps, 7 ns );
#    Time: 1084531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1084531 ps, :1085 ns, 2500 ps );
#    Time: 1085 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1084062 ps, :1085 ns, 7 ns );
#    Time: 1085 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1085 ns, :1085468 ps, 2500 ps );
#    Time: 1085468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1084531 ps, :1085468 ps, 7 ns );
#    Time: 1085468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1085468 ps, :1085937 ps, 2500 ps );
#    Time: 1085937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1085 ns, :1085937 ps, 7 ns );
#    Time: 1085937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1085937 ps, :1086406 ps, 2500 ps );
#    Time: 1086406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1085468 ps, :1086406 ps, 7 ns );
#    Time: 1086406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1086406 ps, :1086875 ps, 2500 ps );
#    Time: 1086875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1085937 ps, :1086875 ps, 7 ns );
#    Time: 1086875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1086875 ps, :1087343 ps, 2500 ps );
#    Time: 1087343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1086406 ps, :1087343 ps, 7 ns );
#    Time: 1087343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1087343 ps, :1087812 ps, 2500 ps );
#    Time: 1087812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1086875 ps, :1087812 ps, 7 ns );
#    Time: 1087812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1087812 ps, :1088281 ps, 2500 ps );
#    Time: 1088281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1087343 ps, :1088281 ps, 7 ns );
#    Time: 1088281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1088281 ps, :1088750 ps, 2500 ps );
#    Time: 1088750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1087812 ps, :1088750 ps, 7 ns );
#    Time: 1088750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1088750 ps, :1089218 ps, 2500 ps );
#    Time: 1089218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1088281 ps, :1089218 ps, 7 ns );
#    Time: 1089218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1089218 ps, :1089687 ps, 2500 ps );
#    Time: 1089687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1088750 ps, :1089687 ps, 7 ns );
#    Time: 1089687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1089687 ps, :1090156 ps, 2500 ps );
#    Time: 1090156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1089218 ps, :1090156 ps, 7 ns );
#    Time: 1090156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1090156 ps, :1090625 ps, 2500 ps );
#    Time: 1090625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1089687 ps, :1090625 ps, 7 ns );
#    Time: 1090625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1090625 ps, :1091093 ps, 2500 ps );
#    Time: 1091093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1090156 ps, :1091093 ps, 7 ns );
#    Time: 1091093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1091093 ps, :1091562 ps, 2500 ps );
#    Time: 1091562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1090625 ps, :1091562 ps, 7 ns );
#    Time: 1091562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1091562 ps, :1092031 ps, 2500 ps );
#    Time: 1092031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1091093 ps, :1092031 ps, 7 ns );
#    Time: 1092031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1092031 ps, :1092500 ps, 2500 ps );
#    Time: 1092500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1091562 ps, :1092500 ps, 7 ns );
#    Time: 1092500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1092500 ps, :1092968 ps, 2500 ps );
#    Time: 1092968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1092031 ps, :1092968 ps, 7 ns );
#    Time: 1092968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1092968 ps, :1093437 ps, 2500 ps );
#    Time: 1093437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1092500 ps, :1093437 ps, 7 ns );
#    Time: 1093437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1093437 ps, :1093906 ps, 2500 ps );
#    Time: 1093906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1092968 ps, :1093906 ps, 7 ns );
#    Time: 1093906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1093906 ps, :1094375 ps, 2500 ps );
#    Time: 1094375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1093437 ps, :1094375 ps, 7 ns );
#    Time: 1094375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1094375 ps, :1094843 ps, 2500 ps );
#    Time: 1094843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1093906 ps, :1094843 ps, 7 ns );
#    Time: 1094843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1094843 ps, :1095312 ps, 2500 ps );
#    Time: 1095312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1094375 ps, :1095312 ps, 7 ns );
#    Time: 1095312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1095312 ps, :1095781 ps, 2500 ps );
#    Time: 1095781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1094843 ps, :1095781 ps, 7 ns );
#    Time: 1095781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1095781 ps, :1096250 ps, 2500 ps );
#    Time: 1096250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1095312 ps, :1096250 ps, 7 ns );
#    Time: 1096250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1096250 ps, :1096718 ps, 2500 ps );
#    Time: 1096718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1095781 ps, :1096718 ps, 7 ns );
#    Time: 1096718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1096718 ps, :1097187 ps, 2500 ps );
#    Time: 1097187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1096250 ps, :1097187 ps, 7 ns );
#    Time: 1097187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1097187 ps, :1097656 ps, 2500 ps );
#    Time: 1097656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1096718 ps, :1097656 ps, 7 ns );
#    Time: 1097656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1097656 ps, :1098125 ps, 2500 ps );
#    Time: 1098125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1097187 ps, :1098125 ps, 7 ns );
#    Time: 1098125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1098125 ps, :1098593 ps, 2500 ps );
#    Time: 1098593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1097656 ps, :1098593 ps, 7 ns );
#    Time: 1098593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1098593 ps, :1099062 ps, 2500 ps );
#    Time: 1099062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1098125 ps, :1099062 ps, 7 ns );
#    Time: 1099062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1099062 ps, :1099531 ps, 2500 ps );
#    Time: 1099531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1098593 ps, :1099531 ps, 7 ns );
#    Time: 1099531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1099531 ps, :1100 ns, 2500 ps );
#    Time: 1100 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1099062 ps, :1100 ns, 7 ns );
#    Time: 1100 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1100 ns, :1100468 ps, 2500 ps );
#    Time: 1100468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1099531 ps, :1100468 ps, 7 ns );
#    Time: 1100468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1100468 ps, :1100937 ps, 2500 ps );
#    Time: 1100937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1100 ns, :1100937 ps, 7 ns );
#    Time: 1100937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1100937 ps, :1101406 ps, 2500 ps );
#    Time: 1101406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1100468 ps, :1101406 ps, 7 ns );
#    Time: 1101406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1101406 ps, :1101875 ps, 2500 ps );
#    Time: 1101875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1100937 ps, :1101875 ps, 7 ns );
#    Time: 1101875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1101875 ps, :1102343 ps, 2500 ps );
#    Time: 1102343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1101406 ps, :1102343 ps, 7 ns );
#    Time: 1102343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1102343 ps, :1102812 ps, 2500 ps );
#    Time: 1102812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1101875 ps, :1102812 ps, 7 ns );
#    Time: 1102812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1102812 ps, :1103281 ps, 2500 ps );
#    Time: 1103281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1102343 ps, :1103281 ps, 7 ns );
#    Time: 1103281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1103281 ps, :1103750 ps, 2500 ps );
#    Time: 1103750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1102812 ps, :1103750 ps, 7 ns );
#    Time: 1103750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1103750 ps, :1104218 ps, 2500 ps );
#    Time: 1104218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1103281 ps, :1104218 ps, 7 ns );
#    Time: 1104218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1104218 ps, :1104687 ps, 2500 ps );
#    Time: 1104687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1103750 ps, :1104687 ps, 7 ns );
#    Time: 1104687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1104687 ps, :1105156 ps, 2500 ps );
#    Time: 1105156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1104218 ps, :1105156 ps, 7 ns );
#    Time: 1105156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1105156 ps, :1105625 ps, 2500 ps );
#    Time: 1105625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1104687 ps, :1105625 ps, 7 ns );
#    Time: 1105625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1105625 ps, :1106093 ps, 2500 ps );
#    Time: 1106093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1105156 ps, :1106093 ps, 7 ns );
#    Time: 1106093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1106093 ps, :1106562 ps, 2500 ps );
#    Time: 1106562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1105625 ps, :1106562 ps, 7 ns );
#    Time: 1106562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1106562 ps, :1107031 ps, 2500 ps );
#    Time: 1107031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1106093 ps, :1107031 ps, 7 ns );
#    Time: 1107031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1107031 ps, :1107500 ps, 2500 ps );
#    Time: 1107500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1106562 ps, :1107500 ps, 7 ns );
#    Time: 1107500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1107500 ps, :1107968 ps, 2500 ps );
#    Time: 1107968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1107031 ps, :1107968 ps, 7 ns );
#    Time: 1107968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1107968 ps, :1108437 ps, 2500 ps );
#    Time: 1108437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1107500 ps, :1108437 ps, 7 ns );
#    Time: 1108437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1108437 ps, :1108906 ps, 2500 ps );
#    Time: 1108906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1107968 ps, :1108906 ps, 7 ns );
#    Time: 1108906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1108906 ps, :1109375 ps, 2500 ps );
#    Time: 1109375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1108437 ps, :1109375 ps, 7 ns );
#    Time: 1109375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1109375 ps, :1109843 ps, 2500 ps );
#    Time: 1109843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1108906 ps, :1109843 ps, 7 ns );
#    Time: 1109843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1109843 ps, :1110312 ps, 2500 ps );
#    Time: 1110312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1109375 ps, :1110312 ps, 7 ns );
#    Time: 1110312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1110312 ps, :1110781 ps, 2500 ps );
#    Time: 1110781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1109843 ps, :1110781 ps, 7 ns );
#    Time: 1110781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1110781 ps, :1111250 ps, 2500 ps );
#    Time: 1111250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1110312 ps, :1111250 ps, 7 ns );
#    Time: 1111250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1111250 ps, :1111718 ps, 2500 ps );
#    Time: 1111718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1110781 ps, :1111718 ps, 7 ns );
#    Time: 1111718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1111718 ps, :1112187 ps, 2500 ps );
#    Time: 1112187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1111250 ps, :1112187 ps, 7 ns );
#    Time: 1112187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1112187 ps, :1112656 ps, 2500 ps );
#    Time: 1112656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1111718 ps, :1112656 ps, 7 ns );
#    Time: 1112656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1112656 ps, :1113125 ps, 2500 ps );
#    Time: 1113125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1112187 ps, :1113125 ps, 7 ns );
#    Time: 1113125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1113125 ps, :1113593 ps, 2500 ps );
#    Time: 1113593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1112656 ps, :1113593 ps, 7 ns );
#    Time: 1113593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1113593 ps, :1114062 ps, 2500 ps );
#    Time: 1114062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1113125 ps, :1114062 ps, 7 ns );
#    Time: 1114062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1114062 ps, :1114531 ps, 2500 ps );
#    Time: 1114531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1113593 ps, :1114531 ps, 7 ns );
#    Time: 1114531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1114531 ps, :1115 ns, 2500 ps );
#    Time: 1115 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1114062 ps, :1115 ns, 7 ns );
#    Time: 1115 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1115 ns, :1115468 ps, 2500 ps );
#    Time: 1115468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1114531 ps, :1115468 ps, 7 ns );
#    Time: 1115468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1115468 ps, :1115937 ps, 2500 ps );
#    Time: 1115937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1115 ns, :1115937 ps, 7 ns );
#    Time: 1115937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1115937 ps, :1116406 ps, 2500 ps );
#    Time: 1116406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1115468 ps, :1116406 ps, 7 ns );
#    Time: 1116406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1116406 ps, :1116875 ps, 2500 ps );
#    Time: 1116875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1115937 ps, :1116875 ps, 7 ns );
#    Time: 1116875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1116875 ps, :1117343 ps, 2500 ps );
#    Time: 1117343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1116406 ps, :1117343 ps, 7 ns );
#    Time: 1117343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1117343 ps, :1117812 ps, 2500 ps );
#    Time: 1117812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1116875 ps, :1117812 ps, 7 ns );
#    Time: 1117812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1117812 ps, :1118281 ps, 2500 ps );
#    Time: 1118281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1117343 ps, :1118281 ps, 7 ns );
#    Time: 1118281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1118281 ps, :1118750 ps, 2500 ps );
#    Time: 1118750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1117812 ps, :1118750 ps, 7 ns );
#    Time: 1118750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1118750 ps, :1119218 ps, 2500 ps );
#    Time: 1119218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1118281 ps, :1119218 ps, 7 ns );
#    Time: 1119218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1119218 ps, :1119687 ps, 2500 ps );
#    Time: 1119687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1118750 ps, :1119687 ps, 7 ns );
#    Time: 1119687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1119687 ps, :1120156 ps, 2500 ps );
#    Time: 1120156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1119218 ps, :1120156 ps, 7 ns );
#    Time: 1120156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1120156 ps, :1120625 ps, 2500 ps );
#    Time: 1120625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1119687 ps, :1120625 ps, 7 ns );
#    Time: 1120625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1120625 ps, :1121093 ps, 2500 ps );
#    Time: 1121093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1120156 ps, :1121093 ps, 7 ns );
#    Time: 1121093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1121093 ps, :1121562 ps, 2500 ps );
#    Time: 1121562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1120625 ps, :1121562 ps, 7 ns );
#    Time: 1121562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1121562 ps, :1122031 ps, 2500 ps );
#    Time: 1122031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1121093 ps, :1122031 ps, 7 ns );
#    Time: 1122031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1122031 ps, :1122500 ps, 2500 ps );
#    Time: 1122500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1121562 ps, :1122500 ps, 7 ns );
#    Time: 1122500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1122500 ps, :1122968 ps, 2500 ps );
#    Time: 1122968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1122031 ps, :1122968 ps, 7 ns );
#    Time: 1122968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1122968 ps, :1123437 ps, 2500 ps );
#    Time: 1123437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1122500 ps, :1123437 ps, 7 ns );
#    Time: 1123437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1123437 ps, :1123906 ps, 2500 ps );
#    Time: 1123906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1122968 ps, :1123906 ps, 7 ns );
#    Time: 1123906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1123906 ps, :1124375 ps, 2500 ps );
#    Time: 1124375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1123437 ps, :1124375 ps, 7 ns );
#    Time: 1124375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1124375 ps, :1124843 ps, 2500 ps );
#    Time: 1124843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1123906 ps, :1124843 ps, 7 ns );
#    Time: 1124843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1124843 ps, :1125312 ps, 2500 ps );
#    Time: 1125312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1124375 ps, :1125312 ps, 7 ns );
#    Time: 1125312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1125312 ps, :1125781 ps, 2500 ps );
#    Time: 1125781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1124843 ps, :1125781 ps, 7 ns );
#    Time: 1125781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1125781 ps, :1126250 ps, 2500 ps );
#    Time: 1126250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1125312 ps, :1126250 ps, 7 ns );
#    Time: 1126250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1126250 ps, :1126718 ps, 2500 ps );
#    Time: 1126718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1125781 ps, :1126718 ps, 7 ns );
#    Time: 1126718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1126718 ps, :1127187 ps, 2500 ps );
#    Time: 1127187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1126250 ps, :1127187 ps, 7 ns );
#    Time: 1127187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1127187 ps, :1127656 ps, 2500 ps );
#    Time: 1127656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1126718 ps, :1127656 ps, 7 ns );
#    Time: 1127656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1127656 ps, :1128125 ps, 2500 ps );
#    Time: 1128125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1127187 ps, :1128125 ps, 7 ns );
#    Time: 1128125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1128125 ps, :1128593 ps, 2500 ps );
#    Time: 1128593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1127656 ps, :1128593 ps, 7 ns );
#    Time: 1128593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1128593 ps, :1129062 ps, 2500 ps );
#    Time: 1129062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1128125 ps, :1129062 ps, 7 ns );
#    Time: 1129062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1129062 ps, :1129531 ps, 2500 ps );
#    Time: 1129531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1128593 ps, :1129531 ps, 7 ns );
#    Time: 1129531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1129531 ps, :1130 ns, 2500 ps );
#    Time: 1130 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1129062 ps, :1130 ns, 7 ns );
#    Time: 1130 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1130 ns, :1130468 ps, 2500 ps );
#    Time: 1130468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1129531 ps, :1130468 ps, 7 ns );
#    Time: 1130468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1130468 ps, :1130937 ps, 2500 ps );
#    Time: 1130937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1130 ns, :1130937 ps, 7 ns );
#    Time: 1130937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1130937 ps, :1131406 ps, 2500 ps );
#    Time: 1131406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1130468 ps, :1131406 ps, 7 ns );
#    Time: 1131406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1131406 ps, :1131875 ps, 2500 ps );
#    Time: 1131875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1130937 ps, :1131875 ps, 7 ns );
#    Time: 1131875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1131875 ps, :1132343 ps, 2500 ps );
#    Time: 1132343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1131406 ps, :1132343 ps, 7 ns );
#    Time: 1132343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1132343 ps, :1132812 ps, 2500 ps );
#    Time: 1132812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1131875 ps, :1132812 ps, 7 ns );
#    Time: 1132812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1132812 ps, :1133281 ps, 2500 ps );
#    Time: 1133281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1132343 ps, :1133281 ps, 7 ns );
#    Time: 1133281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1133281 ps, :1133750 ps, 2500 ps );
#    Time: 1133750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1132812 ps, :1133750 ps, 7 ns );
#    Time: 1133750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1133750 ps, :1134218 ps, 2500 ps );
#    Time: 1134218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1133281 ps, :1134218 ps, 7 ns );
#    Time: 1134218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1134218 ps, :1134687 ps, 2500 ps );
#    Time: 1134687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1133750 ps, :1134687 ps, 7 ns );
#    Time: 1134687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1134687 ps, :1135156 ps, 2500 ps );
#    Time: 1135156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1134218 ps, :1135156 ps, 7 ns );
#    Time: 1135156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1135156 ps, :1135625 ps, 2500 ps );
#    Time: 1135625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1134687 ps, :1135625 ps, 7 ns );
#    Time: 1135625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1135625 ps, :1136093 ps, 2500 ps );
#    Time: 1136093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1135156 ps, :1136093 ps, 7 ns );
#    Time: 1136093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1136093 ps, :1136562 ps, 2500 ps );
#    Time: 1136562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1135625 ps, :1136562 ps, 7 ns );
#    Time: 1136562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1136562 ps, :1137031 ps, 2500 ps );
#    Time: 1137031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1136093 ps, :1137031 ps, 7 ns );
#    Time: 1137031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1137031 ps, :1137500 ps, 2500 ps );
#    Time: 1137500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1136562 ps, :1137500 ps, 7 ns );
#    Time: 1137500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1137500 ps, :1137968 ps, 2500 ps );
#    Time: 1137968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1137031 ps, :1137968 ps, 7 ns );
#    Time: 1137968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1137968 ps, :1138437 ps, 2500 ps );
#    Time: 1138437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1137500 ps, :1138437 ps, 7 ns );
#    Time: 1138437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1138437 ps, :1138906 ps, 2500 ps );
#    Time: 1138906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1137968 ps, :1138906 ps, 7 ns );
#    Time: 1138906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1138906 ps, :1139375 ps, 2500 ps );
#    Time: 1139375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1138437 ps, :1139375 ps, 7 ns );
#    Time: 1139375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1139375 ps, :1139843 ps, 2500 ps );
#    Time: 1139843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1138906 ps, :1139843 ps, 7 ns );
#    Time: 1139843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1139843 ps, :1140312 ps, 2500 ps );
#    Time: 1140312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1139375 ps, :1140312 ps, 7 ns );
#    Time: 1140312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1140312 ps, :1140781 ps, 2500 ps );
#    Time: 1140781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1139843 ps, :1140781 ps, 7 ns );
#    Time: 1140781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1140781 ps, :1141250 ps, 2500 ps );
#    Time: 1141250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1140312 ps, :1141250 ps, 7 ns );
#    Time: 1141250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1141250 ps, :1141718 ps, 2500 ps );
#    Time: 1141718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1140781 ps, :1141718 ps, 7 ns );
#    Time: 1141718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1141718 ps, :1142187 ps, 2500 ps );
#    Time: 1142187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1141250 ps, :1142187 ps, 7 ns );
#    Time: 1142187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1142187 ps, :1142656 ps, 2500 ps );
#    Time: 1142656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1141718 ps, :1142656 ps, 7 ns );
#    Time: 1142656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1142656 ps, :1143125 ps, 2500 ps );
#    Time: 1143125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1142187 ps, :1143125 ps, 7 ns );
#    Time: 1143125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1143125 ps, :1143593 ps, 2500 ps );
#    Time: 1143593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1142656 ps, :1143593 ps, 7 ns );
#    Time: 1143593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1143593 ps, :1144062 ps, 2500 ps );
#    Time: 1144062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1143125 ps, :1144062 ps, 7 ns );
#    Time: 1144062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1144062 ps, :1144531 ps, 2500 ps );
#    Time: 1144531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1143593 ps, :1144531 ps, 7 ns );
#    Time: 1144531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1144531 ps, :1145 ns, 2500 ps );
#    Time: 1145 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1144062 ps, :1145 ns, 7 ns );
#    Time: 1145 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1145 ns, :1145468 ps, 2500 ps );
#    Time: 1145468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1144531 ps, :1145468 ps, 7 ns );
#    Time: 1145468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1145468 ps, :1145937 ps, 2500 ps );
#    Time: 1145937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1145 ns, :1145937 ps, 7 ns );
#    Time: 1145937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1145937 ps, :1146406 ps, 2500 ps );
#    Time: 1146406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1145468 ps, :1146406 ps, 7 ns );
#    Time: 1146406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1146406 ps, :1146875 ps, 2500 ps );
#    Time: 1146875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1145937 ps, :1146875 ps, 7 ns );
#    Time: 1146875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1146875 ps, :1147343 ps, 2500 ps );
#    Time: 1147343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1146406 ps, :1147343 ps, 7 ns );
#    Time: 1147343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1147343 ps, :1147812 ps, 2500 ps );
#    Time: 1147812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1146875 ps, :1147812 ps, 7 ns );
#    Time: 1147812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1147812 ps, :1148281 ps, 2500 ps );
#    Time: 1148281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1147343 ps, :1148281 ps, 7 ns );
#    Time: 1148281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1148281 ps, :1148750 ps, 2500 ps );
#    Time: 1148750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1147812 ps, :1148750 ps, 7 ns );
#    Time: 1148750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1148750 ps, :1149218 ps, 2500 ps );
#    Time: 1149218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1148281 ps, :1149218 ps, 7 ns );
#    Time: 1149218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1149218 ps, :1149687 ps, 2500 ps );
#    Time: 1149687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1148750 ps, :1149687 ps, 7 ns );
#    Time: 1149687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1149687 ps, :1150156 ps, 2500 ps );
#    Time: 1150156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1149218 ps, :1150156 ps, 7 ns );
#    Time: 1150156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1150156 ps, :1150625 ps, 2500 ps );
#    Time: 1150625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1149687 ps, :1150625 ps, 7 ns );
#    Time: 1150625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1150625 ps, :1151093 ps, 2500 ps );
#    Time: 1151093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1150156 ps, :1151093 ps, 7 ns );
#    Time: 1151093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1151093 ps, :1151562 ps, 2500 ps );
#    Time: 1151562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1150625 ps, :1151562 ps, 7 ns );
#    Time: 1151562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1151562 ps, :1152031 ps, 2500 ps );
#    Time: 1152031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1151093 ps, :1152031 ps, 7 ns );
#    Time: 1152031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1152031 ps, :1152500 ps, 2500 ps );
#    Time: 1152500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1151562 ps, :1152500 ps, 7 ns );
#    Time: 1152500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1152500 ps, :1152968 ps, 2500 ps );
#    Time: 1152968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1152031 ps, :1152968 ps, 7 ns );
#    Time: 1152968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1152968 ps, :1153437 ps, 2500 ps );
#    Time: 1153437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1152500 ps, :1153437 ps, 7 ns );
#    Time: 1153437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1153437 ps, :1153906 ps, 2500 ps );
#    Time: 1153906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1152968 ps, :1153906 ps, 7 ns );
#    Time: 1153906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1153906 ps, :1154375 ps, 2500 ps );
#    Time: 1154375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1153437 ps, :1154375 ps, 7 ns );
#    Time: 1154375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1154375 ps, :1154843 ps, 2500 ps );
#    Time: 1154843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1153906 ps, :1154843 ps, 7 ns );
#    Time: 1154843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1154843 ps, :1155312 ps, 2500 ps );
#    Time: 1155312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1154375 ps, :1155312 ps, 7 ns );
#    Time: 1155312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1155312 ps, :1155781 ps, 2500 ps );
#    Time: 1155781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1154843 ps, :1155781 ps, 7 ns );
#    Time: 1155781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1155781 ps, :1156250 ps, 2500 ps );
#    Time: 1156250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1155312 ps, :1156250 ps, 7 ns );
#    Time: 1156250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1156250 ps, :1156718 ps, 2500 ps );
#    Time: 1156718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1155781 ps, :1156718 ps, 7 ns );
#    Time: 1156718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1156718 ps, :1157187 ps, 2500 ps );
#    Time: 1157187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1156250 ps, :1157187 ps, 7 ns );
#    Time: 1157187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1157187 ps, :1157656 ps, 2500 ps );
#    Time: 1157656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1156718 ps, :1157656 ps, 7 ns );
#    Time: 1157656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1157656 ps, :1158125 ps, 2500 ps );
#    Time: 1158125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1157187 ps, :1158125 ps, 7 ns );
#    Time: 1158125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1158125 ps, :1158593 ps, 2500 ps );
#    Time: 1158593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1157656 ps, :1158593 ps, 7 ns );
#    Time: 1158593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1158593 ps, :1159062 ps, 2500 ps );
#    Time: 1159062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1158125 ps, :1159062 ps, 7 ns );
#    Time: 1159062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1159062 ps, :1159531 ps, 2500 ps );
#    Time: 1159531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1158593 ps, :1159531 ps, 7 ns );
#    Time: 1159531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1159531 ps, :1160 ns, 2500 ps );
#    Time: 1160 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1159062 ps, :1160 ns, 7 ns );
#    Time: 1160 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1160 ns, :1160468 ps, 2500 ps );
#    Time: 1160468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1159531 ps, :1160468 ps, 7 ns );
#    Time: 1160468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1160468 ps, :1160937 ps, 2500 ps );
#    Time: 1160937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1160 ns, :1160937 ps, 7 ns );
#    Time: 1160937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1160937 ps, :1161406 ps, 2500 ps );
#    Time: 1161406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1160468 ps, :1161406 ps, 7 ns );
#    Time: 1161406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1161406 ps, :1161875 ps, 2500 ps );
#    Time: 1161875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1160937 ps, :1161875 ps, 7 ns );
#    Time: 1161875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1161875 ps, :1162343 ps, 2500 ps );
#    Time: 1162343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1161406 ps, :1162343 ps, 7 ns );
#    Time: 1162343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1162343 ps, :1162812 ps, 2500 ps );
#    Time: 1162812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1161875 ps, :1162812 ps, 7 ns );
#    Time: 1162812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1162812 ps, :1163281 ps, 2500 ps );
#    Time: 1163281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1162343 ps, :1163281 ps, 7 ns );
#    Time: 1163281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1163281 ps, :1163750 ps, 2500 ps );
#    Time: 1163750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1162812 ps, :1163750 ps, 7 ns );
#    Time: 1163750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1163750 ps, :1164218 ps, 2500 ps );
#    Time: 1164218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1163281 ps, :1164218 ps, 7 ns );
#    Time: 1164218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1164218 ps, :1164687 ps, 2500 ps );
#    Time: 1164687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1163750 ps, :1164687 ps, 7 ns );
#    Time: 1164687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1164687 ps, :1165156 ps, 2500 ps );
#    Time: 1165156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1164218 ps, :1165156 ps, 7 ns );
#    Time: 1165156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1165156 ps, :1165625 ps, 2500 ps );
#    Time: 1165625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1164687 ps, :1165625 ps, 7 ns );
#    Time: 1165625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1165625 ps, :1166093 ps, 2500 ps );
#    Time: 1166093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1165156 ps, :1166093 ps, 7 ns );
#    Time: 1166093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1166093 ps, :1166562 ps, 2500 ps );
#    Time: 1166562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1165625 ps, :1166562 ps, 7 ns );
#    Time: 1166562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1166562 ps, :1167031 ps, 2500 ps );
#    Time: 1167031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1166093 ps, :1167031 ps, 7 ns );
#    Time: 1167031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1167031 ps, :1167500 ps, 2500 ps );
#    Time: 1167500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1166562 ps, :1167500 ps, 7 ns );
#    Time: 1167500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1167500 ps, :1167968 ps, 2500 ps );
#    Time: 1167968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1167031 ps, :1167968 ps, 7 ns );
#    Time: 1167968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1167968 ps, :1168437 ps, 2500 ps );
#    Time: 1168437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1167500 ps, :1168437 ps, 7 ns );
#    Time: 1168437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1168437 ps, :1168906 ps, 2500 ps );
#    Time: 1168906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1167968 ps, :1168906 ps, 7 ns );
#    Time: 1168906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1168906 ps, :1169375 ps, 2500 ps );
#    Time: 1169375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1168437 ps, :1169375 ps, 7 ns );
#    Time: 1169375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1169375 ps, :1169843 ps, 2500 ps );
#    Time: 1169843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1168906 ps, :1169843 ps, 7 ns );
#    Time: 1169843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1169843 ps, :1170312 ps, 2500 ps );
#    Time: 1170312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1169375 ps, :1170312 ps, 7 ns );
#    Time: 1170312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1170312 ps, :1170781 ps, 2500 ps );
#    Time: 1170781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1169843 ps, :1170781 ps, 7 ns );
#    Time: 1170781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1170781 ps, :1171250 ps, 2500 ps );
#    Time: 1171250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1170312 ps, :1171250 ps, 7 ns );
#    Time: 1171250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1171250 ps, :1171718 ps, 2500 ps );
#    Time: 1171718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1170781 ps, :1171718 ps, 7 ns );
#    Time: 1171718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1171718 ps, :1172187 ps, 2500 ps );
#    Time: 1172187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1171250 ps, :1172187 ps, 7 ns );
#    Time: 1172187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1172187 ps, :1172656 ps, 2500 ps );
#    Time: 1172656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1171718 ps, :1172656 ps, 7 ns );
#    Time: 1172656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1172656 ps, :1173125 ps, 2500 ps );
#    Time: 1173125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1172187 ps, :1173125 ps, 7 ns );
#    Time: 1173125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1173125 ps, :1173593 ps, 2500 ps );
#    Time: 1173593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1172656 ps, :1173593 ps, 7 ns );
#    Time: 1173593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1173593 ps, :1174062 ps, 2500 ps );
#    Time: 1174062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1173125 ps, :1174062 ps, 7 ns );
#    Time: 1174062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1174062 ps, :1174531 ps, 2500 ps );
#    Time: 1174531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1173593 ps, :1174531 ps, 7 ns );
#    Time: 1174531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1174531 ps, :1175 ns, 2500 ps );
#    Time: 1175 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1174062 ps, :1175 ns, 7 ns );
#    Time: 1175 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1175 ns, :1175468 ps, 2500 ps );
#    Time: 1175468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1174531 ps, :1175468 ps, 7 ns );
#    Time: 1175468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1175468 ps, :1175937 ps, 2500 ps );
#    Time: 1175937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1175 ns, :1175937 ps, 7 ns );
#    Time: 1175937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1175937 ps, :1176406 ps, 2500 ps );
#    Time: 1176406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1175468 ps, :1176406 ps, 7 ns );
#    Time: 1176406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1176406 ps, :1176875 ps, 2500 ps );
#    Time: 1176875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1175937 ps, :1176875 ps, 7 ns );
#    Time: 1176875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1176875 ps, :1177343 ps, 2500 ps );
#    Time: 1177343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1176406 ps, :1177343 ps, 7 ns );
#    Time: 1177343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1177343 ps, :1177812 ps, 2500 ps );
#    Time: 1177812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1176875 ps, :1177812 ps, 7 ns );
#    Time: 1177812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1177812 ps, :1178281 ps, 2500 ps );
#    Time: 1178281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1177343 ps, :1178281 ps, 7 ns );
#    Time: 1178281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1178281 ps, :1178750 ps, 2500 ps );
#    Time: 1178750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1177812 ps, :1178750 ps, 7 ns );
#    Time: 1178750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1178750 ps, :1179218 ps, 2500 ps );
#    Time: 1179218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1178281 ps, :1179218 ps, 7 ns );
#    Time: 1179218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1179218 ps, :1179687 ps, 2500 ps );
#    Time: 1179687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1178750 ps, :1179687 ps, 7 ns );
#    Time: 1179687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1179687 ps, :1180156 ps, 2500 ps );
#    Time: 1180156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1179218 ps, :1180156 ps, 7 ns );
#    Time: 1180156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1180156 ps, :1180625 ps, 2500 ps );
#    Time: 1180625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1179687 ps, :1180625 ps, 7 ns );
#    Time: 1180625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1180625 ps, :1181093 ps, 2500 ps );
#    Time: 1181093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1180156 ps, :1181093 ps, 7 ns );
#    Time: 1181093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1181093 ps, :1181562 ps, 2500 ps );
#    Time: 1181562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1180625 ps, :1181562 ps, 7 ns );
#    Time: 1181562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1181562 ps, :1182031 ps, 2500 ps );
#    Time: 1182031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1181093 ps, :1182031 ps, 7 ns );
#    Time: 1182031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1182031 ps, :1182500 ps, 2500 ps );
#    Time: 1182500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1181562 ps, :1182500 ps, 7 ns );
#    Time: 1182500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1182500 ps, :1182968 ps, 2500 ps );
#    Time: 1182968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1182031 ps, :1182968 ps, 7 ns );
#    Time: 1182968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1182968 ps, :1183437 ps, 2500 ps );
#    Time: 1183437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1182500 ps, :1183437 ps, 7 ns );
#    Time: 1183437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1183437 ps, :1183906 ps, 2500 ps );
#    Time: 1183906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1182968 ps, :1183906 ps, 7 ns );
#    Time: 1183906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1183906 ps, :1184375 ps, 2500 ps );
#    Time: 1184375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1183437 ps, :1184375 ps, 7 ns );
#    Time: 1184375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1184375 ps, :1184843 ps, 2500 ps );
#    Time: 1184843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1183906 ps, :1184843 ps, 7 ns );
#    Time: 1184843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1184843 ps, :1185312 ps, 2500 ps );
#    Time: 1185312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1184375 ps, :1185312 ps, 7 ns );
#    Time: 1185312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1185312 ps, :1185781 ps, 2500 ps );
#    Time: 1185781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1184843 ps, :1185781 ps, 7 ns );
#    Time: 1185781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1185781 ps, :1186250 ps, 2500 ps );
#    Time: 1186250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1185312 ps, :1186250 ps, 7 ns );
#    Time: 1186250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1186250 ps, :1186718 ps, 2500 ps );
#    Time: 1186718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1185781 ps, :1186718 ps, 7 ns );
#    Time: 1186718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1186718 ps, :1187187 ps, 2500 ps );
#    Time: 1187187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1186250 ps, :1187187 ps, 7 ns );
#    Time: 1187187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1187187 ps, :1187656 ps, 2500 ps );
#    Time: 1187656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1186718 ps, :1187656 ps, 7 ns );
#    Time: 1187656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1187656 ps, :1188125 ps, 2500 ps );
#    Time: 1188125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1187187 ps, :1188125 ps, 7 ns );
#    Time: 1188125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1188125 ps, :1188593 ps, 2500 ps );
#    Time: 1188593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1187656 ps, :1188593 ps, 7 ns );
#    Time: 1188593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1188593 ps, :1189062 ps, 2500 ps );
#    Time: 1189062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1188125 ps, :1189062 ps, 7 ns );
#    Time: 1189062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1189062 ps, :1189531 ps, 2500 ps );
#    Time: 1189531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1188593 ps, :1189531 ps, 7 ns );
#    Time: 1189531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1189531 ps, :1190 ns, 2500 ps );
#    Time: 1190 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1189062 ps, :1190 ns, 7 ns );
#    Time: 1190 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1190 ns, :1190468 ps, 2500 ps );
#    Time: 1190468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1189531 ps, :1190468 ps, 7 ns );
#    Time: 1190468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1190468 ps, :1190937 ps, 2500 ps );
#    Time: 1190937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1190 ns, :1190937 ps, 7 ns );
#    Time: 1190937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1190937 ps, :1191406 ps, 2500 ps );
#    Time: 1191406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1190468 ps, :1191406 ps, 7 ns );
#    Time: 1191406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1191406 ps, :1191875 ps, 2500 ps );
#    Time: 1191875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1190937 ps, :1191875 ps, 7 ns );
#    Time: 1191875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1191875 ps, :1192343 ps, 2500 ps );
#    Time: 1192343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1191406 ps, :1192343 ps, 7 ns );
#    Time: 1192343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1192343 ps, :1192812 ps, 2500 ps );
#    Time: 1192812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1191875 ps, :1192812 ps, 7 ns );
#    Time: 1192812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1192812 ps, :1193281 ps, 2500 ps );
#    Time: 1193281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1192343 ps, :1193281 ps, 7 ns );
#    Time: 1193281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1193281 ps, :1193750 ps, 2500 ps );
#    Time: 1193750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1192812 ps, :1193750 ps, 7 ns );
#    Time: 1193750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1193750 ps, :1194218 ps, 2500 ps );
#    Time: 1194218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1193281 ps, :1194218 ps, 7 ns );
#    Time: 1194218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1194218 ps, :1194687 ps, 2500 ps );
#    Time: 1194687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1193750 ps, :1194687 ps, 7 ns );
#    Time: 1194687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1194687 ps, :1195156 ps, 2500 ps );
#    Time: 1195156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1194218 ps, :1195156 ps, 7 ns );
#    Time: 1195156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1195156 ps, :1195625 ps, 2500 ps );
#    Time: 1195625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1194687 ps, :1195625 ps, 7 ns );
#    Time: 1195625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1195625 ps, :1196093 ps, 2500 ps );
#    Time: 1196093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1195156 ps, :1196093 ps, 7 ns );
#    Time: 1196093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1196093 ps, :1196562 ps, 2500 ps );
#    Time: 1196562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1195625 ps, :1196562 ps, 7 ns );
#    Time: 1196562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1196562 ps, :1197031 ps, 2500 ps );
#    Time: 1197031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1196093 ps, :1197031 ps, 7 ns );
#    Time: 1197031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1197031 ps, :1197500 ps, 2500 ps );
#    Time: 1197500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1196562 ps, :1197500 ps, 7 ns );
#    Time: 1197500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1197500 ps, :1197968 ps, 2500 ps );
#    Time: 1197968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1197031 ps, :1197968 ps, 7 ns );
#    Time: 1197968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1197968 ps, :1198437 ps, 2500 ps );
#    Time: 1198437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1197500 ps, :1198437 ps, 7 ns );
#    Time: 1198437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1198437 ps, :1198906 ps, 2500 ps );
#    Time: 1198906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1197968 ps, :1198906 ps, 7 ns );
#    Time: 1198906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1198906 ps, :1199375 ps, 2500 ps );
#    Time: 1199375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1198437 ps, :1199375 ps, 7 ns );
#    Time: 1199375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1199375 ps, :1199843 ps, 2500 ps );
#    Time: 1199843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1198906 ps, :1199843 ps, 7 ns );
#    Time: 1199843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1199843 ps, :1200312 ps, 2500 ps );
#    Time: 1200312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1199375 ps, :1200312 ps, 7 ns );
#    Time: 1200312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1200312 ps, :1200781 ps, 2500 ps );
#    Time: 1200781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1199843 ps, :1200781 ps, 7 ns );
#    Time: 1200781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1200781 ps, :1201250 ps, 2500 ps );
#    Time: 1201250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1200312 ps, :1201250 ps, 7 ns );
#    Time: 1201250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1201250 ps, :1201718 ps, 2500 ps );
#    Time: 1201718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1200781 ps, :1201718 ps, 7 ns );
#    Time: 1201718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1201718 ps, :1202187 ps, 2500 ps );
#    Time: 1202187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1201250 ps, :1202187 ps, 7 ns );
#    Time: 1202187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1202187 ps, :1202656 ps, 2500 ps );
#    Time: 1202656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1201718 ps, :1202656 ps, 7 ns );
#    Time: 1202656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1202656 ps, :1203125 ps, 2500 ps );
#    Time: 1203125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1202187 ps, :1203125 ps, 7 ns );
#    Time: 1203125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1203125 ps, :1203593 ps, 2500 ps );
#    Time: 1203593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1202656 ps, :1203593 ps, 7 ns );
#    Time: 1203593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1203593 ps, :1204062 ps, 2500 ps );
#    Time: 1204062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1203125 ps, :1204062 ps, 7 ns );
#    Time: 1204062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1204062 ps, :1204531 ps, 2500 ps );
#    Time: 1204531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1203593 ps, :1204531 ps, 7 ns );
#    Time: 1204531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1204531 ps, :1205 ns, 2500 ps );
#    Time: 1205 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1204062 ps, :1205 ns, 7 ns );
#    Time: 1205 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1205 ns, :1205468 ps, 2500 ps );
#    Time: 1205468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1204531 ps, :1205468 ps, 7 ns );
#    Time: 1205468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1205468 ps, :1205937 ps, 2500 ps );
#    Time: 1205937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1205 ns, :1205937 ps, 7 ns );
#    Time: 1205937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1205937 ps, :1206406 ps, 2500 ps );
#    Time: 1206406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1205468 ps, :1206406 ps, 7 ns );
#    Time: 1206406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1206406 ps, :1206875 ps, 2500 ps );
#    Time: 1206875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1205937 ps, :1206875 ps, 7 ns );
#    Time: 1206875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1206875 ps, :1207343 ps, 2500 ps );
#    Time: 1207343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1206406 ps, :1207343 ps, 7 ns );
#    Time: 1207343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1207343 ps, :1207812 ps, 2500 ps );
#    Time: 1207812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1206875 ps, :1207812 ps, 7 ns );
#    Time: 1207812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1207812 ps, :1208281 ps, 2500 ps );
#    Time: 1208281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1207343 ps, :1208281 ps, 7 ns );
#    Time: 1208281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1208281 ps, :1208750 ps, 2500 ps );
#    Time: 1208750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1207812 ps, :1208750 ps, 7 ns );
#    Time: 1208750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1208750 ps, :1209218 ps, 2500 ps );
#    Time: 1209218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1208281 ps, :1209218 ps, 7 ns );
#    Time: 1209218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1209218 ps, :1209687 ps, 2500 ps );
#    Time: 1209687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1208750 ps, :1209687 ps, 7 ns );
#    Time: 1209687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1209687 ps, :1210156 ps, 2500 ps );
#    Time: 1210156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1209218 ps, :1210156 ps, 7 ns );
#    Time: 1210156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1210156 ps, :1210625 ps, 2500 ps );
#    Time: 1210625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1209687 ps, :1210625 ps, 7 ns );
#    Time: 1210625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1210625 ps, :1211093 ps, 2500 ps );
#    Time: 1211093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1210156 ps, :1211093 ps, 7 ns );
#    Time: 1211093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1211093 ps, :1211562 ps, 2500 ps );
#    Time: 1211562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1210625 ps, :1211562 ps, 7 ns );
#    Time: 1211562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1211562 ps, :1212031 ps, 2500 ps );
#    Time: 1212031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1211093 ps, :1212031 ps, 7 ns );
#    Time: 1212031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1212031 ps, :1212500 ps, 2500 ps );
#    Time: 1212500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1211562 ps, :1212500 ps, 7 ns );
#    Time: 1212500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1212500 ps, :1212968 ps, 2500 ps );
#    Time: 1212968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1212031 ps, :1212968 ps, 7 ns );
#    Time: 1212968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1212968 ps, :1213437 ps, 2500 ps );
#    Time: 1213437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1212500 ps, :1213437 ps, 7 ns );
#    Time: 1213437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1213437 ps, :1213906 ps, 2500 ps );
#    Time: 1213906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1212968 ps, :1213906 ps, 7 ns );
#    Time: 1213906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1213906 ps, :1214375 ps, 2500 ps );
#    Time: 1214375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1213437 ps, :1214375 ps, 7 ns );
#    Time: 1214375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1214375 ps, :1214843 ps, 2500 ps );
#    Time: 1214843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1213906 ps, :1214843 ps, 7 ns );
#    Time: 1214843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1214843 ps, :1215312 ps, 2500 ps );
#    Time: 1215312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1214375 ps, :1215312 ps, 7 ns );
#    Time: 1215312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1215312 ps, :1215781 ps, 2500 ps );
#    Time: 1215781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1214843 ps, :1215781 ps, 7 ns );
#    Time: 1215781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1215781 ps, :1216250 ps, 2500 ps );
#    Time: 1216250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1215312 ps, :1216250 ps, 7 ns );
#    Time: 1216250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1216250 ps, :1216718 ps, 2500 ps );
#    Time: 1216718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1215781 ps, :1216718 ps, 7 ns );
#    Time: 1216718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1216718 ps, :1217187 ps, 2500 ps );
#    Time: 1217187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1216250 ps, :1217187 ps, 7 ns );
#    Time: 1217187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1217187 ps, :1217656 ps, 2500 ps );
#    Time: 1217656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1216718 ps, :1217656 ps, 7 ns );
#    Time: 1217656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1217656 ps, :1218125 ps, 2500 ps );
#    Time: 1218125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1217187 ps, :1218125 ps, 7 ns );
#    Time: 1218125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1218125 ps, :1218593 ps, 2500 ps );
#    Time: 1218593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1217656 ps, :1218593 ps, 7 ns );
#    Time: 1218593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1218593 ps, :1219062 ps, 2500 ps );
#    Time: 1219062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1218125 ps, :1219062 ps, 7 ns );
#    Time: 1219062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1219062 ps, :1219531 ps, 2500 ps );
#    Time: 1219531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1218593 ps, :1219531 ps, 7 ns );
#    Time: 1219531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1219531 ps, :1220 ns, 2500 ps );
#    Time: 1220 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1219062 ps, :1220 ns, 7 ns );
#    Time: 1220 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1220 ns, :1220468 ps, 2500 ps );
#    Time: 1220468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1219531 ps, :1220468 ps, 7 ns );
#    Time: 1220468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1220468 ps, :1220937 ps, 2500 ps );
#    Time: 1220937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1220 ns, :1220937 ps, 7 ns );
#    Time: 1220937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1220937 ps, :1221406 ps, 2500 ps );
#    Time: 1221406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1220468 ps, :1221406 ps, 7 ns );
#    Time: 1221406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1221406 ps, :1221875 ps, 2500 ps );
#    Time: 1221875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1220937 ps, :1221875 ps, 7 ns );
#    Time: 1221875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1221875 ps, :1222343 ps, 2500 ps );
#    Time: 1222343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1221406 ps, :1222343 ps, 7 ns );
#    Time: 1222343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1222343 ps, :1222812 ps, 2500 ps );
#    Time: 1222812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1221875 ps, :1222812 ps, 7 ns );
#    Time: 1222812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1222812 ps, :1223281 ps, 2500 ps );
#    Time: 1223281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1222343 ps, :1223281 ps, 7 ns );
#    Time: 1223281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1223281 ps, :1223750 ps, 2500 ps );
#    Time: 1223750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1222812 ps, :1223750 ps, 7 ns );
#    Time: 1223750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1223750 ps, :1224218 ps, 2500 ps );
#    Time: 1224218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1223281 ps, :1224218 ps, 7 ns );
#    Time: 1224218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1224218 ps, :1224687 ps, 2500 ps );
#    Time: 1224687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1223750 ps, :1224687 ps, 7 ns );
#    Time: 1224687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1224687 ps, :1225156 ps, 2500 ps );
#    Time: 1225156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1224218 ps, :1225156 ps, 7 ns );
#    Time: 1225156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1225156 ps, :1225625 ps, 2500 ps );
#    Time: 1225625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1224687 ps, :1225625 ps, 7 ns );
#    Time: 1225625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1225625 ps, :1226093 ps, 2500 ps );
#    Time: 1226093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1225156 ps, :1226093 ps, 7 ns );
#    Time: 1226093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1226093 ps, :1226562 ps, 2500 ps );
#    Time: 1226562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1225625 ps, :1226562 ps, 7 ns );
#    Time: 1226562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1226562 ps, :1227031 ps, 2500 ps );
#    Time: 1227031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1226093 ps, :1227031 ps, 7 ns );
#    Time: 1227031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1227031 ps, :1227500 ps, 2500 ps );
#    Time: 1227500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1226562 ps, :1227500 ps, 7 ns );
#    Time: 1227500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1227500 ps, :1227968 ps, 2500 ps );
#    Time: 1227968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1227031 ps, :1227968 ps, 7 ns );
#    Time: 1227968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1227968 ps, :1228437 ps, 2500 ps );
#    Time: 1228437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1227500 ps, :1228437 ps, 7 ns );
#    Time: 1228437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1228437 ps, :1228906 ps, 2500 ps );
#    Time: 1228906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1227968 ps, :1228906 ps, 7 ns );
#    Time: 1228906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1228906 ps, :1229375 ps, 2500 ps );
#    Time: 1229375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1228437 ps, :1229375 ps, 7 ns );
#    Time: 1229375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1229375 ps, :1229843 ps, 2500 ps );
#    Time: 1229843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1228906 ps, :1229843 ps, 7 ns );
#    Time: 1229843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1229843 ps, :1230312 ps, 2500 ps );
#    Time: 1230312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1229375 ps, :1230312 ps, 7 ns );
#    Time: 1230312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1230312 ps, :1230781 ps, 2500 ps );
#    Time: 1230781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1229843 ps, :1230781 ps, 7 ns );
#    Time: 1230781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1230781 ps, :1231250 ps, 2500 ps );
#    Time: 1231250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1230312 ps, :1231250 ps, 7 ns );
#    Time: 1231250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1231250 ps, :1231718 ps, 2500 ps );
#    Time: 1231718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1230781 ps, :1231718 ps, 7 ns );
#    Time: 1231718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1231718 ps, :1232187 ps, 2500 ps );
#    Time: 1232187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1231250 ps, :1232187 ps, 7 ns );
#    Time: 1232187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1232187 ps, :1232656 ps, 2500 ps );
#    Time: 1232656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1231718 ps, :1232656 ps, 7 ns );
#    Time: 1232656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1232656 ps, :1233125 ps, 2500 ps );
#    Time: 1233125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1232187 ps, :1233125 ps, 7 ns );
#    Time: 1233125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1233125 ps, :1233593 ps, 2500 ps );
#    Time: 1233593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1232656 ps, :1233593 ps, 7 ns );
#    Time: 1233593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1233593 ps, :1234062 ps, 2500 ps );
#    Time: 1234062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1233125 ps, :1234062 ps, 7 ns );
#    Time: 1234062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1234062 ps, :1234531 ps, 2500 ps );
#    Time: 1234531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1233593 ps, :1234531 ps, 7 ns );
#    Time: 1234531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1234531 ps, :1235 ns, 2500 ps );
#    Time: 1235 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1234062 ps, :1235 ns, 7 ns );
#    Time: 1235 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1235 ns, :1235468 ps, 2500 ps );
#    Time: 1235468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1234531 ps, :1235468 ps, 7 ns );
#    Time: 1235468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1235468 ps, :1235937 ps, 2500 ps );
#    Time: 1235937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1235 ns, :1235937 ps, 7 ns );
#    Time: 1235937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1235937 ps, :1236406 ps, 2500 ps );
#    Time: 1236406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1235468 ps, :1236406 ps, 7 ns );
#    Time: 1236406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1236406 ps, :1236875 ps, 2500 ps );
#    Time: 1236875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1235937 ps, :1236875 ps, 7 ns );
#    Time: 1236875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1236875 ps, :1237343 ps, 2500 ps );
#    Time: 1237343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1236406 ps, :1237343 ps, 7 ns );
#    Time: 1237343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1237343 ps, :1237812 ps, 2500 ps );
#    Time: 1237812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1236875 ps, :1237812 ps, 7 ns );
#    Time: 1237812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1237812 ps, :1238281 ps, 2500 ps );
#    Time: 1238281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1237343 ps, :1238281 ps, 7 ns );
#    Time: 1238281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1238281 ps, :1238750 ps, 2500 ps );
#    Time: 1238750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1237812 ps, :1238750 ps, 7 ns );
#    Time: 1238750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1238750 ps, :1239218 ps, 2500 ps );
#    Time: 1239218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1238281 ps, :1239218 ps, 7 ns );
#    Time: 1239218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1239218 ps, :1239687 ps, 2500 ps );
#    Time: 1239687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1238750 ps, :1239687 ps, 7 ns );
#    Time: 1239687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1239687 ps, :1240156 ps, 2500 ps );
#    Time: 1240156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1239218 ps, :1240156 ps, 7 ns );
#    Time: 1240156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1240156 ps, :1240625 ps, 2500 ps );
#    Time: 1240625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1239687 ps, :1240625 ps, 7 ns );
#    Time: 1240625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1240625 ps, :1241093 ps, 2500 ps );
#    Time: 1241093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1240156 ps, :1241093 ps, 7 ns );
#    Time: 1241093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1241093 ps, :1241562 ps, 2500 ps );
#    Time: 1241562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1240625 ps, :1241562 ps, 7 ns );
#    Time: 1241562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1241562 ps, :1242031 ps, 2500 ps );
#    Time: 1242031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1241093 ps, :1242031 ps, 7 ns );
#    Time: 1242031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1242031 ps, :1242500 ps, 2500 ps );
#    Time: 1242500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1241562 ps, :1242500 ps, 7 ns );
#    Time: 1242500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1242500 ps, :1242968 ps, 2500 ps );
#    Time: 1242968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1242031 ps, :1242968 ps, 7 ns );
#    Time: 1242968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1242968 ps, :1243437 ps, 2500 ps );
#    Time: 1243437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1242500 ps, :1243437 ps, 7 ns );
#    Time: 1243437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1243437 ps, :1243906 ps, 2500 ps );
#    Time: 1243906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1242968 ps, :1243906 ps, 7 ns );
#    Time: 1243906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1243906 ps, :1244375 ps, 2500 ps );
#    Time: 1244375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1243437 ps, :1244375 ps, 7 ns );
#    Time: 1244375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1244375 ps, :1244843 ps, 2500 ps );
#    Time: 1244843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1243906 ps, :1244843 ps, 7 ns );
#    Time: 1244843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1244843 ps, :1245312 ps, 2500 ps );
#    Time: 1245312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1244375 ps, :1245312 ps, 7 ns );
#    Time: 1245312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1245312 ps, :1245781 ps, 2500 ps );
#    Time: 1245781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1244843 ps, :1245781 ps, 7 ns );
#    Time: 1245781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1245781 ps, :1246250 ps, 2500 ps );
#    Time: 1246250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1245312 ps, :1246250 ps, 7 ns );
#    Time: 1246250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1246250 ps, :1246718 ps, 2500 ps );
#    Time: 1246718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1245781 ps, :1246718 ps, 7 ns );
#    Time: 1246718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1246718 ps, :1247187 ps, 2500 ps );
#    Time: 1247187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1246250 ps, :1247187 ps, 7 ns );
#    Time: 1247187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1247187 ps, :1247656 ps, 2500 ps );
#    Time: 1247656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1246718 ps, :1247656 ps, 7 ns );
#    Time: 1247656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1247656 ps, :1248125 ps, 2500 ps );
#    Time: 1248125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1247187 ps, :1248125 ps, 7 ns );
#    Time: 1248125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1248125 ps, :1248593 ps, 2500 ps );
#    Time: 1248593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1247656 ps, :1248593 ps, 7 ns );
#    Time: 1248593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1248593 ps, :1249062 ps, 2500 ps );
#    Time: 1249062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1248125 ps, :1249062 ps, 7 ns );
#    Time: 1249062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1249062 ps, :1249531 ps, 2500 ps );
#    Time: 1249531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1248593 ps, :1249531 ps, 7 ns );
#    Time: 1249531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1249531 ps, :1250 ns, 2500 ps );
#    Time: 1250 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1249062 ps, :1250 ns, 7 ns );
#    Time: 1250 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1250 ns, :1250468 ps, 2500 ps );
#    Time: 1250468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1249531 ps, :1250468 ps, 7 ns );
#    Time: 1250468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1250468 ps, :1250937 ps, 2500 ps );
#    Time: 1250937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1250 ns, :1250937 ps, 7 ns );
#    Time: 1250937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1250937 ps, :1251406 ps, 2500 ps );
#    Time: 1251406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1250468 ps, :1251406 ps, 7 ns );
#    Time: 1251406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1251406 ps, :1251875 ps, 2500 ps );
#    Time: 1251875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1250937 ps, :1251875 ps, 7 ns );
#    Time: 1251875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1251875 ps, :1252343 ps, 2500 ps );
#    Time: 1252343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1251406 ps, :1252343 ps, 7 ns );
#    Time: 1252343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1252343 ps, :1252812 ps, 2500 ps );
#    Time: 1252812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1251875 ps, :1252812 ps, 7 ns );
#    Time: 1252812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1252812 ps, :1253281 ps, 2500 ps );
#    Time: 1253281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1252343 ps, :1253281 ps, 7 ns );
#    Time: 1253281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1253281 ps, :1253750 ps, 2500 ps );
#    Time: 1253750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1252812 ps, :1253750 ps, 7 ns );
#    Time: 1253750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1253750 ps, :1254218 ps, 2500 ps );
#    Time: 1254218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1253281 ps, :1254218 ps, 7 ns );
#    Time: 1254218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1254218 ps, :1254687 ps, 2500 ps );
#    Time: 1254687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1253750 ps, :1254687 ps, 7 ns );
#    Time: 1254687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1254687 ps, :1255156 ps, 2500 ps );
#    Time: 1255156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1254218 ps, :1255156 ps, 7 ns );
#    Time: 1255156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1255156 ps, :1255625 ps, 2500 ps );
#    Time: 1255625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1254687 ps, :1255625 ps, 7 ns );
#    Time: 1255625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1255625 ps, :1256093 ps, 2500 ps );
#    Time: 1256093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1255156 ps, :1256093 ps, 7 ns );
#    Time: 1256093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1256093 ps, :1256562 ps, 2500 ps );
#    Time: 1256562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1255625 ps, :1256562 ps, 7 ns );
#    Time: 1256562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1256562 ps, :1257031 ps, 2500 ps );
#    Time: 1257031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1256093 ps, :1257031 ps, 7 ns );
#    Time: 1257031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1257031 ps, :1257500 ps, 2500 ps );
#    Time: 1257500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1256562 ps, :1257500 ps, 7 ns );
#    Time: 1257500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1257500 ps, :1257968 ps, 2500 ps );
#    Time: 1257968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1257031 ps, :1257968 ps, 7 ns );
#    Time: 1257968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1257968 ps, :1258437 ps, 2500 ps );
#    Time: 1258437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1257500 ps, :1258437 ps, 7 ns );
#    Time: 1258437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1258437 ps, :1258906 ps, 2500 ps );
#    Time: 1258906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1257968 ps, :1258906 ps, 7 ns );
#    Time: 1258906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1258906 ps, :1259375 ps, 2500 ps );
#    Time: 1259375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1258437 ps, :1259375 ps, 7 ns );
#    Time: 1259375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1259375 ps, :1259843 ps, 2500 ps );
#    Time: 1259843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1258906 ps, :1259843 ps, 7 ns );
#    Time: 1259843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1259843 ps, :1260312 ps, 2500 ps );
#    Time: 1260312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1259375 ps, :1260312 ps, 7 ns );
#    Time: 1260312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1260312 ps, :1260781 ps, 2500 ps );
#    Time: 1260781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1259843 ps, :1260781 ps, 7 ns );
#    Time: 1260781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1260781 ps, :1261250 ps, 2500 ps );
#    Time: 1261250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1260312 ps, :1261250 ps, 7 ns );
#    Time: 1261250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1261250 ps, :1261718 ps, 2500 ps );
#    Time: 1261718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1260781 ps, :1261718 ps, 7 ns );
#    Time: 1261718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1261718 ps, :1262187 ps, 2500 ps );
#    Time: 1262187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1261250 ps, :1262187 ps, 7 ns );
#    Time: 1262187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1262187 ps, :1262656 ps, 2500 ps );
#    Time: 1262656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1261718 ps, :1262656 ps, 7 ns );
#    Time: 1262656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1262656 ps, :1263125 ps, 2500 ps );
#    Time: 1263125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1262187 ps, :1263125 ps, 7 ns );
#    Time: 1263125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1263125 ps, :1263593 ps, 2500 ps );
#    Time: 1263593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1262656 ps, :1263593 ps, 7 ns );
#    Time: 1263593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1263593 ps, :1264062 ps, 2500 ps );
#    Time: 1264062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1263125 ps, :1264062 ps, 7 ns );
#    Time: 1264062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1264062 ps, :1264531 ps, 2500 ps );
#    Time: 1264531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1263593 ps, :1264531 ps, 7 ns );
#    Time: 1264531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1264531 ps, :1265 ns, 2500 ps );
#    Time: 1265 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1264062 ps, :1265 ns, 7 ns );
#    Time: 1265 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1265 ns, :1265468 ps, 2500 ps );
#    Time: 1265468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1264531 ps, :1265468 ps, 7 ns );
#    Time: 1265468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1265468 ps, :1265937 ps, 2500 ps );
#    Time: 1265937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1265 ns, :1265937 ps, 7 ns );
#    Time: 1265937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1265937 ps, :1266406 ps, 2500 ps );
#    Time: 1266406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1265468 ps, :1266406 ps, 7 ns );
#    Time: 1266406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1266406 ps, :1266875 ps, 2500 ps );
#    Time: 1266875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1265937 ps, :1266875 ps, 7 ns );
#    Time: 1266875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1266875 ps, :1267343 ps, 2500 ps );
#    Time: 1267343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1266406 ps, :1267343 ps, 7 ns );
#    Time: 1267343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1267343 ps, :1267812 ps, 2500 ps );
#    Time: 1267812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1266875 ps, :1267812 ps, 7 ns );
#    Time: 1267812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1267812 ps, :1268281 ps, 2500 ps );
#    Time: 1268281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1267343 ps, :1268281 ps, 7 ns );
#    Time: 1268281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1268281 ps, :1268750 ps, 2500 ps );
#    Time: 1268750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1267812 ps, :1268750 ps, 7 ns );
#    Time: 1268750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1268750 ps, :1269218 ps, 2500 ps );
#    Time: 1269218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1268281 ps, :1269218 ps, 7 ns );
#    Time: 1269218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1269218 ps, :1269687 ps, 2500 ps );
#    Time: 1269687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1268750 ps, :1269687 ps, 7 ns );
#    Time: 1269687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1269687 ps, :1270156 ps, 2500 ps );
#    Time: 1270156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1269218 ps, :1270156 ps, 7 ns );
#    Time: 1270156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1270156 ps, :1270625 ps, 2500 ps );
#    Time: 1270625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1269687 ps, :1270625 ps, 7 ns );
#    Time: 1270625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1270625 ps, :1271093 ps, 2500 ps );
#    Time: 1271093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1270156 ps, :1271093 ps, 7 ns );
#    Time: 1271093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1271093 ps, :1271562 ps, 2500 ps );
#    Time: 1271562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1270625 ps, :1271562 ps, 7 ns );
#    Time: 1271562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1271562 ps, :1272031 ps, 2500 ps );
#    Time: 1272031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1271093 ps, :1272031 ps, 7 ns );
#    Time: 1272031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1272031 ps, :1272500 ps, 2500 ps );
#    Time: 1272500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1271562 ps, :1272500 ps, 7 ns );
#    Time: 1272500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1272500 ps, :1272968 ps, 2500 ps );
#    Time: 1272968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1272031 ps, :1272968 ps, 7 ns );
#    Time: 1272968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1272968 ps, :1273437 ps, 2500 ps );
#    Time: 1273437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1272500 ps, :1273437 ps, 7 ns );
#    Time: 1273437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1273437 ps, :1273906 ps, 2500 ps );
#    Time: 1273906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1272968 ps, :1273906 ps, 7 ns );
#    Time: 1273906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1273906 ps, :1274375 ps, 2500 ps );
#    Time: 1274375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1273437 ps, :1274375 ps, 7 ns );
#    Time: 1274375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1274375 ps, :1274843 ps, 2500 ps );
#    Time: 1274843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1273906 ps, :1274843 ps, 7 ns );
#    Time: 1274843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1274843 ps, :1275312 ps, 2500 ps );
#    Time: 1275312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1274375 ps, :1275312 ps, 7 ns );
#    Time: 1275312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1275312 ps, :1275781 ps, 2500 ps );
#    Time: 1275781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1274843 ps, :1275781 ps, 7 ns );
#    Time: 1275781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1275781 ps, :1276250 ps, 2500 ps );
#    Time: 1276250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1275312 ps, :1276250 ps, 7 ns );
#    Time: 1276250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1276250 ps, :1276718 ps, 2500 ps );
#    Time: 1276718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1275781 ps, :1276718 ps, 7 ns );
#    Time: 1276718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1276718 ps, :1277187 ps, 2500 ps );
#    Time: 1277187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1276250 ps, :1277187 ps, 7 ns );
#    Time: 1277187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1277187 ps, :1277656 ps, 2500 ps );
#    Time: 1277656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1276718 ps, :1277656 ps, 7 ns );
#    Time: 1277656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1277656 ps, :1278125 ps, 2500 ps );
#    Time: 1278125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1277187 ps, :1278125 ps, 7 ns );
#    Time: 1278125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1278125 ps, :1278593 ps, 2500 ps );
#    Time: 1278593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1277656 ps, :1278593 ps, 7 ns );
#    Time: 1278593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1278593 ps, :1279062 ps, 2500 ps );
#    Time: 1279062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1278125 ps, :1279062 ps, 7 ns );
#    Time: 1279062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1279062 ps, :1279531 ps, 2500 ps );
#    Time: 1279531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1278593 ps, :1279531 ps, 7 ns );
#    Time: 1279531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1279531 ps, :1280 ns, 2500 ps );
#    Time: 1280 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1279062 ps, :1280 ns, 7 ns );
#    Time: 1280 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1280 ns, :1280468 ps, 2500 ps );
#    Time: 1280468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1279531 ps, :1280468 ps, 7 ns );
#    Time: 1280468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1280468 ps, :1280937 ps, 2500 ps );
#    Time: 1280937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1280 ns, :1280937 ps, 7 ns );
#    Time: 1280937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1280937 ps, :1281406 ps, 2500 ps );
#    Time: 1281406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1280468 ps, :1281406 ps, 7 ns );
#    Time: 1281406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1281406 ps, :1281875 ps, 2500 ps );
#    Time: 1281875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1280937 ps, :1281875 ps, 7 ns );
#    Time: 1281875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1281875 ps, :1282343 ps, 2500 ps );
#    Time: 1282343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1281406 ps, :1282343 ps, 7 ns );
#    Time: 1282343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1282343 ps, :1282812 ps, 2500 ps );
#    Time: 1282812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1281875 ps, :1282812 ps, 7 ns );
#    Time: 1282812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1282812 ps, :1283281 ps, 2500 ps );
#    Time: 1283281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1282343 ps, :1283281 ps, 7 ns );
#    Time: 1283281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1283281 ps, :1283750 ps, 2500 ps );
#    Time: 1283750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1282812 ps, :1283750 ps, 7 ns );
#    Time: 1283750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1283750 ps, :1284218 ps, 2500 ps );
#    Time: 1284218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1283281 ps, :1284218 ps, 7 ns );
#    Time: 1284218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1284218 ps, :1284687 ps, 2500 ps );
#    Time: 1284687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1283750 ps, :1284687 ps, 7 ns );
#    Time: 1284687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1284687 ps, :1285156 ps, 2500 ps );
#    Time: 1285156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1284218 ps, :1285156 ps, 7 ns );
#    Time: 1285156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1285156 ps, :1285625 ps, 2500 ps );
#    Time: 1285625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1284687 ps, :1285625 ps, 7 ns );
#    Time: 1285625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1285625 ps, :1286093 ps, 2500 ps );
#    Time: 1286093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1285156 ps, :1286093 ps, 7 ns );
#    Time: 1286093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1286093 ps, :1286562 ps, 2500 ps );
#    Time: 1286562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1285625 ps, :1286562 ps, 7 ns );
#    Time: 1286562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1286562 ps, :1287031 ps, 2500 ps );
#    Time: 1287031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1286093 ps, :1287031 ps, 7 ns );
#    Time: 1287031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1287031 ps, :1287500 ps, 2500 ps );
#    Time: 1287500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1286562 ps, :1287500 ps, 7 ns );
#    Time: 1287500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1287500 ps, :1287968 ps, 2500 ps );
#    Time: 1287968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1287031 ps, :1287968 ps, 7 ns );
#    Time: 1287968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1287968 ps, :1288437 ps, 2500 ps );
#    Time: 1288437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1287500 ps, :1288437 ps, 7 ns );
#    Time: 1288437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1288437 ps, :1288906 ps, 2500 ps );
#    Time: 1288906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1287968 ps, :1288906 ps, 7 ns );
#    Time: 1288906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1288906 ps, :1289375 ps, 2500 ps );
#    Time: 1289375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1288437 ps, :1289375 ps, 7 ns );
#    Time: 1289375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1289375 ps, :1289843 ps, 2500 ps );
#    Time: 1289843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1288906 ps, :1289843 ps, 7 ns );
#    Time: 1289843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1289843 ps, :1290312 ps, 2500 ps );
#    Time: 1290312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1289375 ps, :1290312 ps, 7 ns );
#    Time: 1290312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1290312 ps, :1290781 ps, 2500 ps );
#    Time: 1290781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1289843 ps, :1290781 ps, 7 ns );
#    Time: 1290781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1290781 ps, :1291250 ps, 2500 ps );
#    Time: 1291250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1290312 ps, :1291250 ps, 7 ns );
#    Time: 1291250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1291250 ps, :1291718 ps, 2500 ps );
#    Time: 1291718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1290781 ps, :1291718 ps, 7 ns );
#    Time: 1291718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1291718 ps, :1292187 ps, 2500 ps );
#    Time: 1292187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1291250 ps, :1292187 ps, 7 ns );
#    Time: 1292187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1292187 ps, :1292656 ps, 2500 ps );
#    Time: 1292656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1291718 ps, :1292656 ps, 7 ns );
#    Time: 1292656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1292656 ps, :1293125 ps, 2500 ps );
#    Time: 1293125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1292187 ps, :1293125 ps, 7 ns );
#    Time: 1293125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1293125 ps, :1293593 ps, 2500 ps );
#    Time: 1293593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1292656 ps, :1293593 ps, 7 ns );
#    Time: 1293593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1293593 ps, :1294062 ps, 2500 ps );
#    Time: 1294062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1293125 ps, :1294062 ps, 7 ns );
#    Time: 1294062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1294062 ps, :1294531 ps, 2500 ps );
#    Time: 1294531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1293593 ps, :1294531 ps, 7 ns );
#    Time: 1294531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1294531 ps, :1295 ns, 2500 ps );
#    Time: 1295 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1294062 ps, :1295 ns, 7 ns );
#    Time: 1295 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1295 ns, :1295468 ps, 2500 ps );
#    Time: 1295468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1294531 ps, :1295468 ps, 7 ns );
#    Time: 1295468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1295468 ps, :1295937 ps, 2500 ps );
#    Time: 1295937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1295 ns, :1295937 ps, 7 ns );
#    Time: 1295937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1295937 ps, :1296406 ps, 2500 ps );
#    Time: 1296406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1295468 ps, :1296406 ps, 7 ns );
#    Time: 1296406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1296406 ps, :1296875 ps, 2500 ps );
#    Time: 1296875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1295937 ps, :1296875 ps, 7 ns );
#    Time: 1296875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1296875 ps, :1297343 ps, 2500 ps );
#    Time: 1297343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1296406 ps, :1297343 ps, 7 ns );
#    Time: 1297343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1297343 ps, :1297812 ps, 2500 ps );
#    Time: 1297812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1296875 ps, :1297812 ps, 7 ns );
#    Time: 1297812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1297812 ps, :1298281 ps, 2500 ps );
#    Time: 1298281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1297343 ps, :1298281 ps, 7 ns );
#    Time: 1298281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1298281 ps, :1298750 ps, 2500 ps );
#    Time: 1298750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1297812 ps, :1298750 ps, 7 ns );
#    Time: 1298750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1298750 ps, :1299218 ps, 2500 ps );
#    Time: 1299218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1298281 ps, :1299218 ps, 7 ns );
#    Time: 1299218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1299218 ps, :1299687 ps, 2500 ps );
#    Time: 1299687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1298750 ps, :1299687 ps, 7 ns );
#    Time: 1299687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1299687 ps, :1300156 ps, 2500 ps );
#    Time: 1300156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1299218 ps, :1300156 ps, 7 ns );
#    Time: 1300156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1300156 ps, :1300625 ps, 2500 ps );
#    Time: 1300625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1299687 ps, :1300625 ps, 7 ns );
#    Time: 1300625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1300625 ps, :1301093 ps, 2500 ps );
#    Time: 1301093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1300156 ps, :1301093 ps, 7 ns );
#    Time: 1301093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1301093 ps, :1301562 ps, 2500 ps );
#    Time: 1301562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1300625 ps, :1301562 ps, 7 ns );
#    Time: 1301562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1301562 ps, :1302031 ps, 2500 ps );
#    Time: 1302031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1301093 ps, :1302031 ps, 7 ns );
#    Time: 1302031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1302031 ps, :1302500 ps, 2500 ps );
#    Time: 1302500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1301562 ps, :1302500 ps, 7 ns );
#    Time: 1302500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1302500 ps, :1302968 ps, 2500 ps );
#    Time: 1302968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1302031 ps, :1302968 ps, 7 ns );
#    Time: 1302968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1302968 ps, :1303437 ps, 2500 ps );
#    Time: 1303437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1302500 ps, :1303437 ps, 7 ns );
#    Time: 1303437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1303437 ps, :1303906 ps, 2500 ps );
#    Time: 1303906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1302968 ps, :1303906 ps, 7 ns );
#    Time: 1303906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1303906 ps, :1304375 ps, 2500 ps );
#    Time: 1304375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1303437 ps, :1304375 ps, 7 ns );
#    Time: 1304375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1304375 ps, :1304843 ps, 2500 ps );
#    Time: 1304843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1303906 ps, :1304843 ps, 7 ns );
#    Time: 1304843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1304843 ps, :1305312 ps, 2500 ps );
#    Time: 1305312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1304375 ps, :1305312 ps, 7 ns );
#    Time: 1305312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1305312 ps, :1305781 ps, 2500 ps );
#    Time: 1305781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1304843 ps, :1305781 ps, 7 ns );
#    Time: 1305781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1305781 ps, :1306250 ps, 2500 ps );
#    Time: 1306250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1305312 ps, :1306250 ps, 7 ns );
#    Time: 1306250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1306250 ps, :1306718 ps, 2500 ps );
#    Time: 1306718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1305781 ps, :1306718 ps, 7 ns );
#    Time: 1306718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1306718 ps, :1307187 ps, 2500 ps );
#    Time: 1307187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1306250 ps, :1307187 ps, 7 ns );
#    Time: 1307187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1307187 ps, :1307656 ps, 2500 ps );
#    Time: 1307656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1306718 ps, :1307656 ps, 7 ns );
#    Time: 1307656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1307656 ps, :1308125 ps, 2500 ps );
#    Time: 1308125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1307187 ps, :1308125 ps, 7 ns );
#    Time: 1308125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1308125 ps, :1308593 ps, 2500 ps );
#    Time: 1308593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1307656 ps, :1308593 ps, 7 ns );
#    Time: 1308593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1308593 ps, :1309062 ps, 2500 ps );
#    Time: 1309062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1308125 ps, :1309062 ps, 7 ns );
#    Time: 1309062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1309062 ps, :1309531 ps, 2500 ps );
#    Time: 1309531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1308593 ps, :1309531 ps, 7 ns );
#    Time: 1309531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1309531 ps, :1310 ns, 2500 ps );
#    Time: 1310 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1309062 ps, :1310 ns, 7 ns );
#    Time: 1310 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1310 ns, :1310468 ps, 2500 ps );
#    Time: 1310468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1309531 ps, :1310468 ps, 7 ns );
#    Time: 1310468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1310468 ps, :1310937 ps, 2500 ps );
#    Time: 1310937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1310 ns, :1310937 ps, 7 ns );
#    Time: 1310937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1310937 ps, :1311406 ps, 2500 ps );
#    Time: 1311406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1310468 ps, :1311406 ps, 7 ns );
#    Time: 1311406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1311406 ps, :1311875 ps, 2500 ps );
#    Time: 1311875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1310937 ps, :1311875 ps, 7 ns );
#    Time: 1311875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1311875 ps, :1312343 ps, 2500 ps );
#    Time: 1312343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1311406 ps, :1312343 ps, 7 ns );
#    Time: 1312343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1312343 ps, :1312812 ps, 2500 ps );
#    Time: 1312812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1311875 ps, :1312812 ps, 7 ns );
#    Time: 1312812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1312812 ps, :1313281 ps, 2500 ps );
#    Time: 1313281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1312343 ps, :1313281 ps, 7 ns );
#    Time: 1313281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1313281 ps, :1313750 ps, 2500 ps );
#    Time: 1313750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1312812 ps, :1313750 ps, 7 ns );
#    Time: 1313750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1313750 ps, :1314218 ps, 2500 ps );
#    Time: 1314218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1313281 ps, :1314218 ps, 7 ns );
#    Time: 1314218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1314218 ps, :1314687 ps, 2500 ps );
#    Time: 1314687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1313750 ps, :1314687 ps, 7 ns );
#    Time: 1314687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1314687 ps, :1315156 ps, 2500 ps );
#    Time: 1315156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1314218 ps, :1315156 ps, 7 ns );
#    Time: 1315156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1315156 ps, :1315625 ps, 2500 ps );
#    Time: 1315625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1314687 ps, :1315625 ps, 7 ns );
#    Time: 1315625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1315625 ps, :1316093 ps, 2500 ps );
#    Time: 1316093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1315156 ps, :1316093 ps, 7 ns );
#    Time: 1316093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1316093 ps, :1316562 ps, 2500 ps );
#    Time: 1316562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1315625 ps, :1316562 ps, 7 ns );
#    Time: 1316562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1316562 ps, :1317031 ps, 2500 ps );
#    Time: 1317031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1316093 ps, :1317031 ps, 7 ns );
#    Time: 1317031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1317031 ps, :1317500 ps, 2500 ps );
#    Time: 1317500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1316562 ps, :1317500 ps, 7 ns );
#    Time: 1317500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1317500 ps, :1317968 ps, 2500 ps );
#    Time: 1317968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1317031 ps, :1317968 ps, 7 ns );
#    Time: 1317968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1317968 ps, :1318437 ps, 2500 ps );
#    Time: 1318437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1317500 ps, :1318437 ps, 7 ns );
#    Time: 1318437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1318437 ps, :1318906 ps, 2500 ps );
#    Time: 1318906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1317968 ps, :1318906 ps, 7 ns );
#    Time: 1318906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1318906 ps, :1319375 ps, 2500 ps );
#    Time: 1319375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1318437 ps, :1319375 ps, 7 ns );
#    Time: 1319375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1319375 ps, :1319843 ps, 2500 ps );
#    Time: 1319843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1318906 ps, :1319843 ps, 7 ns );
#    Time: 1319843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1319843 ps, :1320312 ps, 2500 ps );
#    Time: 1320312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1319375 ps, :1320312 ps, 7 ns );
#    Time: 1320312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1320312 ps, :1320781 ps, 2500 ps );
#    Time: 1320781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1319843 ps, :1320781 ps, 7 ns );
#    Time: 1320781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1320781 ps, :1321250 ps, 2500 ps );
#    Time: 1321250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1320312 ps, :1321250 ps, 7 ns );
#    Time: 1321250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1321250 ps, :1321718 ps, 2500 ps );
#    Time: 1321718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1320781 ps, :1321718 ps, 7 ns );
#    Time: 1321718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1321718 ps, :1322187 ps, 2500 ps );
#    Time: 1322187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1321250 ps, :1322187 ps, 7 ns );
#    Time: 1322187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1322187 ps, :1322656 ps, 2500 ps );
#    Time: 1322656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1321718 ps, :1322656 ps, 7 ns );
#    Time: 1322656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1322656 ps, :1323125 ps, 2500 ps );
#    Time: 1323125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1322187 ps, :1323125 ps, 7 ns );
#    Time: 1323125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1323125 ps, :1323593 ps, 2500 ps );
#    Time: 1323593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1322656 ps, :1323593 ps, 7 ns );
#    Time: 1323593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1323593 ps, :1324062 ps, 2500 ps );
#    Time: 1324062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1323125 ps, :1324062 ps, 7 ns );
#    Time: 1324062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1324062 ps, :1324531 ps, 2500 ps );
#    Time: 1324531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1323593 ps, :1324531 ps, 7 ns );
#    Time: 1324531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1324531 ps, :1325 ns, 2500 ps );
#    Time: 1325 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1324062 ps, :1325 ns, 7 ns );
#    Time: 1325 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1325 ns, :1325468 ps, 2500 ps );
#    Time: 1325468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1324531 ps, :1325468 ps, 7 ns );
#    Time: 1325468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1325468 ps, :1325937 ps, 2500 ps );
#    Time: 1325937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1325 ns, :1325937 ps, 7 ns );
#    Time: 1325937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1325937 ps, :1326406 ps, 2500 ps );
#    Time: 1326406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1325468 ps, :1326406 ps, 7 ns );
#    Time: 1326406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1326406 ps, :1326875 ps, 2500 ps );
#    Time: 1326875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1325937 ps, :1326875 ps, 7 ns );
#    Time: 1326875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1326875 ps, :1327343 ps, 2500 ps );
#    Time: 1327343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1326406 ps, :1327343 ps, 7 ns );
#    Time: 1327343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1327343 ps, :1327812 ps, 2500 ps );
#    Time: 1327812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1326875 ps, :1327812 ps, 7 ns );
#    Time: 1327812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1327812 ps, :1328281 ps, 2500 ps );
#    Time: 1328281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1327343 ps, :1328281 ps, 7 ns );
#    Time: 1328281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1328281 ps, :1328750 ps, 2500 ps );
#    Time: 1328750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1327812 ps, :1328750 ps, 7 ns );
#    Time: 1328750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1328750 ps, :1329218 ps, 2500 ps );
#    Time: 1329218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1328281 ps, :1329218 ps, 7 ns );
#    Time: 1329218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1329218 ps, :1329687 ps, 2500 ps );
#    Time: 1329687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1328750 ps, :1329687 ps, 7 ns );
#    Time: 1329687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1329687 ps, :1330156 ps, 2500 ps );
#    Time: 1330156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1329218 ps, :1330156 ps, 7 ns );
#    Time: 1330156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1330156 ps, :1330625 ps, 2500 ps );
#    Time: 1330625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1329687 ps, :1330625 ps, 7 ns );
#    Time: 1330625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1330625 ps, :1331093 ps, 2500 ps );
#    Time: 1331093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1330156 ps, :1331093 ps, 7 ns );
#    Time: 1331093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1331093 ps, :1331562 ps, 2500 ps );
#    Time: 1331562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1330625 ps, :1331562 ps, 7 ns );
#    Time: 1331562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1331562 ps, :1332031 ps, 2500 ps );
#    Time: 1332031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1331093 ps, :1332031 ps, 7 ns );
#    Time: 1332031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1332031 ps, :1332500 ps, 2500 ps );
#    Time: 1332500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1331562 ps, :1332500 ps, 7 ns );
#    Time: 1332500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1332500 ps, :1332968 ps, 2500 ps );
#    Time: 1332968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1332031 ps, :1332968 ps, 7 ns );
#    Time: 1332968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1332968 ps, :1333437 ps, 2500 ps );
#    Time: 1333437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1332500 ps, :1333437 ps, 7 ns );
#    Time: 1333437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1333437 ps, :1333906 ps, 2500 ps );
#    Time: 1333906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1332968 ps, :1333906 ps, 7 ns );
#    Time: 1333906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1333906 ps, :1334375 ps, 2500 ps );
#    Time: 1334375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1333437 ps, :1334375 ps, 7 ns );
#    Time: 1334375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1334375 ps, :1334843 ps, 2500 ps );
#    Time: 1334843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1333906 ps, :1334843 ps, 7 ns );
#    Time: 1334843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1334843 ps, :1335312 ps, 2500 ps );
#    Time: 1335312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1334375 ps, :1335312 ps, 7 ns );
#    Time: 1335312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1335312 ps, :1335781 ps, 2500 ps );
#    Time: 1335781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1334843 ps, :1335781 ps, 7 ns );
#    Time: 1335781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1335781 ps, :1336250 ps, 2500 ps );
#    Time: 1336250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1335312 ps, :1336250 ps, 7 ns );
#    Time: 1336250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1336250 ps, :1336718 ps, 2500 ps );
#    Time: 1336718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1335781 ps, :1336718 ps, 7 ns );
#    Time: 1336718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1336718 ps, :1337187 ps, 2500 ps );
#    Time: 1337187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1336250 ps, :1337187 ps, 7 ns );
#    Time: 1337187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1337187 ps, :1337656 ps, 2500 ps );
#    Time: 1337656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1336718 ps, :1337656 ps, 7 ns );
#    Time: 1337656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1337656 ps, :1338125 ps, 2500 ps );
#    Time: 1338125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1337187 ps, :1338125 ps, 7 ns );
#    Time: 1338125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1338125 ps, :1338593 ps, 2500 ps );
#    Time: 1338593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1337656 ps, :1338593 ps, 7 ns );
#    Time: 1338593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1338593 ps, :1339062 ps, 2500 ps );
#    Time: 1339062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1338125 ps, :1339062 ps, 7 ns );
#    Time: 1339062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1339062 ps, :1339531 ps, 2500 ps );
#    Time: 1339531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1338593 ps, :1339531 ps, 7 ns );
#    Time: 1339531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1339531 ps, :1340 ns, 2500 ps );
#    Time: 1340 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1339062 ps, :1340 ns, 7 ns );
#    Time: 1340 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1340 ns, :1340468 ps, 2500 ps );
#    Time: 1340468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1339531 ps, :1340468 ps, 7 ns );
#    Time: 1340468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1340468 ps, :1340937 ps, 2500 ps );
#    Time: 1340937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1340 ns, :1340937 ps, 7 ns );
#    Time: 1340937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1340937 ps, :1341406 ps, 2500 ps );
#    Time: 1341406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1340468 ps, :1341406 ps, 7 ns );
#    Time: 1341406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1341406 ps, :1341875 ps, 2500 ps );
#    Time: 1341875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1340937 ps, :1341875 ps, 7 ns );
#    Time: 1341875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1341875 ps, :1342343 ps, 2500 ps );
#    Time: 1342343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1341406 ps, :1342343 ps, 7 ns );
#    Time: 1342343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1342343 ps, :1342812 ps, 2500 ps );
#    Time: 1342812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1341875 ps, :1342812 ps, 7 ns );
#    Time: 1342812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1342812 ps, :1343281 ps, 2500 ps );
#    Time: 1343281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1342343 ps, :1343281 ps, 7 ns );
#    Time: 1343281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1343281 ps, :1343750 ps, 2500 ps );
#    Time: 1343750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1342812 ps, :1343750 ps, 7 ns );
#    Time: 1343750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1343750 ps, :1344218 ps, 2500 ps );
#    Time: 1344218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1343281 ps, :1344218 ps, 7 ns );
#    Time: 1344218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1344218 ps, :1344687 ps, 2500 ps );
#    Time: 1344687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1343750 ps, :1344687 ps, 7 ns );
#    Time: 1344687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1344687 ps, :1345156 ps, 2500 ps );
#    Time: 1345156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1344218 ps, :1345156 ps, 7 ns );
#    Time: 1345156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1345156 ps, :1345625 ps, 2500 ps );
#    Time: 1345625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1344687 ps, :1345625 ps, 7 ns );
#    Time: 1345625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1345625 ps, :1346093 ps, 2500 ps );
#    Time: 1346093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1345156 ps, :1346093 ps, 7 ns );
#    Time: 1346093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1346093 ps, :1346562 ps, 2500 ps );
#    Time: 1346562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1345625 ps, :1346562 ps, 7 ns );
#    Time: 1346562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1346562 ps, :1347031 ps, 2500 ps );
#    Time: 1347031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1346093 ps, :1347031 ps, 7 ns );
#    Time: 1347031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1347031 ps, :1347500 ps, 2500 ps );
#    Time: 1347500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1346562 ps, :1347500 ps, 7 ns );
#    Time: 1347500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1347500 ps, :1347968 ps, 2500 ps );
#    Time: 1347968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1347031 ps, :1347968 ps, 7 ns );
#    Time: 1347968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1347968 ps, :1348437 ps, 2500 ps );
#    Time: 1348437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1347500 ps, :1348437 ps, 7 ns );
#    Time: 1348437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1348437 ps, :1348906 ps, 2500 ps );
#    Time: 1348906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1347968 ps, :1348906 ps, 7 ns );
#    Time: 1348906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1348906 ps, :1349375 ps, 2500 ps );
#    Time: 1349375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1348437 ps, :1349375 ps, 7 ns );
#    Time: 1349375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1349375 ps, :1349843 ps, 2500 ps );
#    Time: 1349843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1348906 ps, :1349843 ps, 7 ns );
#    Time: 1349843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1349843 ps, :1350312 ps, 2500 ps );
#    Time: 1350312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1349375 ps, :1350312 ps, 7 ns );
#    Time: 1350312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1350312 ps, :1350781 ps, 2500 ps );
#    Time: 1350781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1349843 ps, :1350781 ps, 7 ns );
#    Time: 1350781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1350781 ps, :1351250 ps, 2500 ps );
#    Time: 1351250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1350312 ps, :1351250 ps, 7 ns );
#    Time: 1351250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1351250 ps, :1351718 ps, 2500 ps );
#    Time: 1351718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1350781 ps, :1351718 ps, 7 ns );
#    Time: 1351718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1351718 ps, :1352187 ps, 2500 ps );
#    Time: 1352187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1351250 ps, :1352187 ps, 7 ns );
#    Time: 1352187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1352187 ps, :1352656 ps, 2500 ps );
#    Time: 1352656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1351718 ps, :1352656 ps, 7 ns );
#    Time: 1352656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1352656 ps, :1353125 ps, 2500 ps );
#    Time: 1353125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1352187 ps, :1353125 ps, 7 ns );
#    Time: 1353125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1353125 ps, :1353593 ps, 2500 ps );
#    Time: 1353593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1352656 ps, :1353593 ps, 7 ns );
#    Time: 1353593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1353593 ps, :1354062 ps, 2500 ps );
#    Time: 1354062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1353125 ps, :1354062 ps, 7 ns );
#    Time: 1354062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1354062 ps, :1354531 ps, 2500 ps );
#    Time: 1354531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1353593 ps, :1354531 ps, 7 ns );
#    Time: 1354531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1354531 ps, :1355 ns, 2500 ps );
#    Time: 1355 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1354062 ps, :1355 ns, 7 ns );
#    Time: 1355 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1355 ns, :1355468 ps, 2500 ps );
#    Time: 1355468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1354531 ps, :1355468 ps, 7 ns );
#    Time: 1355468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1355468 ps, :1355937 ps, 2500 ps );
#    Time: 1355937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1355 ns, :1355937 ps, 7 ns );
#    Time: 1355937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1355937 ps, :1356406 ps, 2500 ps );
#    Time: 1356406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1355468 ps, :1356406 ps, 7 ns );
#    Time: 1356406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1356406 ps, :1356875 ps, 2500 ps );
#    Time: 1356875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1355937 ps, :1356875 ps, 7 ns );
#    Time: 1356875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1356875 ps, :1357343 ps, 2500 ps );
#    Time: 1357343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1356406 ps, :1357343 ps, 7 ns );
#    Time: 1357343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1357343 ps, :1357812 ps, 2500 ps );
#    Time: 1357812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1356875 ps, :1357812 ps, 7 ns );
#    Time: 1357812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1357812 ps, :1358281 ps, 2500 ps );
#    Time: 1358281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1357343 ps, :1358281 ps, 7 ns );
#    Time: 1358281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1358281 ps, :1358750 ps, 2500 ps );
#    Time: 1358750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1357812 ps, :1358750 ps, 7 ns );
#    Time: 1358750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1358750 ps, :1359218 ps, 2500 ps );
#    Time: 1359218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1358281 ps, :1359218 ps, 7 ns );
#    Time: 1359218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1359218 ps, :1359687 ps, 2500 ps );
#    Time: 1359687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1358750 ps, :1359687 ps, 7 ns );
#    Time: 1359687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1359687 ps, :1360156 ps, 2500 ps );
#    Time: 1360156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1359218 ps, :1360156 ps, 7 ns );
#    Time: 1360156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1360156 ps, :1360625 ps, 2500 ps );
#    Time: 1360625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1359687 ps, :1360625 ps, 7 ns );
#    Time: 1360625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1360625 ps, :1361093 ps, 2500 ps );
#    Time: 1361093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1360156 ps, :1361093 ps, 7 ns );
#    Time: 1361093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1361093 ps, :1361562 ps, 2500 ps );
#    Time: 1361562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1360625 ps, :1361562 ps, 7 ns );
#    Time: 1361562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1361562 ps, :1362031 ps, 2500 ps );
#    Time: 1362031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1361093 ps, :1362031 ps, 7 ns );
#    Time: 1362031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1362031 ps, :1362500 ps, 2500 ps );
#    Time: 1362500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1361562 ps, :1362500 ps, 7 ns );
#    Time: 1362500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1362500 ps, :1362968 ps, 2500 ps );
#    Time: 1362968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1362031 ps, :1362968 ps, 7 ns );
#    Time: 1362968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1362968 ps, :1363437 ps, 2500 ps );
#    Time: 1363437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1362500 ps, :1363437 ps, 7 ns );
#    Time: 1363437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1363437 ps, :1363906 ps, 2500 ps );
#    Time: 1363906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1362968 ps, :1363906 ps, 7 ns );
#    Time: 1363906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1363906 ps, :1364375 ps, 2500 ps );
#    Time: 1364375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1363437 ps, :1364375 ps, 7 ns );
#    Time: 1364375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1364375 ps, :1364843 ps, 2500 ps );
#    Time: 1364843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1363906 ps, :1364843 ps, 7 ns );
#    Time: 1364843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1364843 ps, :1365312 ps, 2500 ps );
#    Time: 1365312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1364375 ps, :1365312 ps, 7 ns );
#    Time: 1365312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1365312 ps, :1365781 ps, 2500 ps );
#    Time: 1365781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1364843 ps, :1365781 ps, 7 ns );
#    Time: 1365781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1365781 ps, :1366250 ps, 2500 ps );
#    Time: 1366250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1365312 ps, :1366250 ps, 7 ns );
#    Time: 1366250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1366250 ps, :1366718 ps, 2500 ps );
#    Time: 1366718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1365781 ps, :1366718 ps, 7 ns );
#    Time: 1366718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1366718 ps, :1367187 ps, 2500 ps );
#    Time: 1367187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1366250 ps, :1367187 ps, 7 ns );
#    Time: 1367187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1367187 ps, :1367656 ps, 2500 ps );
#    Time: 1367656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1366718 ps, :1367656 ps, 7 ns );
#    Time: 1367656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1367656 ps, :1368125 ps, 2500 ps );
#    Time: 1368125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1367187 ps, :1368125 ps, 7 ns );
#    Time: 1368125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1368125 ps, :1368593 ps, 2500 ps );
#    Time: 1368593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1367656 ps, :1368593 ps, 7 ns );
#    Time: 1368593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1368593 ps, :1369062 ps, 2500 ps );
#    Time: 1369062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1368125 ps, :1369062 ps, 7 ns );
#    Time: 1369062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1369062 ps, :1369531 ps, 2500 ps );
#    Time: 1369531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1368593 ps, :1369531 ps, 7 ns );
#    Time: 1369531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1369531 ps, :1370 ns, 2500 ps );
#    Time: 1370 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1369062 ps, :1370 ns, 7 ns );
#    Time: 1370 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1370 ns, :1370468 ps, 2500 ps );
#    Time: 1370468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1369531 ps, :1370468 ps, 7 ns );
#    Time: 1370468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1370468 ps, :1370937 ps, 2500 ps );
#    Time: 1370937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1370 ns, :1370937 ps, 7 ns );
#    Time: 1370937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1370937 ps, :1371406 ps, 2500 ps );
#    Time: 1371406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1370468 ps, :1371406 ps, 7 ns );
#    Time: 1371406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1371406 ps, :1371875 ps, 2500 ps );
#    Time: 1371875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1370937 ps, :1371875 ps, 7 ns );
#    Time: 1371875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1371875 ps, :1372343 ps, 2500 ps );
#    Time: 1372343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1371406 ps, :1372343 ps, 7 ns );
#    Time: 1372343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1372343 ps, :1372812 ps, 2500 ps );
#    Time: 1372812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1371875 ps, :1372812 ps, 7 ns );
#    Time: 1372812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1372812 ps, :1373281 ps, 2500 ps );
#    Time: 1373281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1372343 ps, :1373281 ps, 7 ns );
#    Time: 1373281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1373281 ps, :1373750 ps, 2500 ps );
#    Time: 1373750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1372812 ps, :1373750 ps, 7 ns );
#    Time: 1373750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1373750 ps, :1374218 ps, 2500 ps );
#    Time: 1374218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1373281 ps, :1374218 ps, 7 ns );
#    Time: 1374218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1374218 ps, :1374687 ps, 2500 ps );
#    Time: 1374687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1373750 ps, :1374687 ps, 7 ns );
#    Time: 1374687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1374687 ps, :1375156 ps, 2500 ps );
#    Time: 1375156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1374218 ps, :1375156 ps, 7 ns );
#    Time: 1375156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1375156 ps, :1375625 ps, 2500 ps );
#    Time: 1375625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1374687 ps, :1375625 ps, 7 ns );
#    Time: 1375625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1375625 ps, :1376093 ps, 2500 ps );
#    Time: 1376093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1375156 ps, :1376093 ps, 7 ns );
#    Time: 1376093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1376093 ps, :1376562 ps, 2500 ps );
#    Time: 1376562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1375625 ps, :1376562 ps, 7 ns );
#    Time: 1376562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1376562 ps, :1377031 ps, 2500 ps );
#    Time: 1377031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1376093 ps, :1377031 ps, 7 ns );
#    Time: 1377031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1377031 ps, :1377500 ps, 2500 ps );
#    Time: 1377500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1376562 ps, :1377500 ps, 7 ns );
#    Time: 1377500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1377500 ps, :1377968 ps, 2500 ps );
#    Time: 1377968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1377031 ps, :1377968 ps, 7 ns );
#    Time: 1377968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1377968 ps, :1378437 ps, 2500 ps );
#    Time: 1378437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1377500 ps, :1378437 ps, 7 ns );
#    Time: 1378437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1378437 ps, :1378906 ps, 2500 ps );
#    Time: 1378906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1377968 ps, :1378906 ps, 7 ns );
#    Time: 1378906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1378906 ps, :1379375 ps, 2500 ps );
#    Time: 1379375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1378437 ps, :1379375 ps, 7 ns );
#    Time: 1379375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1379375 ps, :1379843 ps, 2500 ps );
#    Time: 1379843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1378906 ps, :1379843 ps, 7 ns );
#    Time: 1379843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1379843 ps, :1380312 ps, 2500 ps );
#    Time: 1380312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1379375 ps, :1380312 ps, 7 ns );
#    Time: 1380312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1380312 ps, :1380781 ps, 2500 ps );
#    Time: 1380781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1379843 ps, :1380781 ps, 7 ns );
#    Time: 1380781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1380781 ps, :1381250 ps, 2500 ps );
#    Time: 1381250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1380312 ps, :1381250 ps, 7 ns );
#    Time: 1381250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1381250 ps, :1381718 ps, 2500 ps );
#    Time: 1381718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1380781 ps, :1381718 ps, 7 ns );
#    Time: 1381718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1381718 ps, :1382187 ps, 2500 ps );
#    Time: 1382187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1381250 ps, :1382187 ps, 7 ns );
#    Time: 1382187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1382187 ps, :1382656 ps, 2500 ps );
#    Time: 1382656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1381718 ps, :1382656 ps, 7 ns );
#    Time: 1382656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1382656 ps, :1383125 ps, 2500 ps );
#    Time: 1383125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1382187 ps, :1383125 ps, 7 ns );
#    Time: 1383125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1383125 ps, :1383593 ps, 2500 ps );
#    Time: 1383593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1382656 ps, :1383593 ps, 7 ns );
#    Time: 1383593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1383593 ps, :1384062 ps, 2500 ps );
#    Time: 1384062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1383125 ps, :1384062 ps, 7 ns );
#    Time: 1384062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1384062 ps, :1384531 ps, 2500 ps );
#    Time: 1384531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1383593 ps, :1384531 ps, 7 ns );
#    Time: 1384531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1384531 ps, :1385 ns, 2500 ps );
#    Time: 1385 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1384062 ps, :1385 ns, 7 ns );
#    Time: 1385 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1385 ns, :1385468 ps, 2500 ps );
#    Time: 1385468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1384531 ps, :1385468 ps, 7 ns );
#    Time: 1385468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1385468 ps, :1385937 ps, 2500 ps );
#    Time: 1385937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1385 ns, :1385937 ps, 7 ns );
#    Time: 1385937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1385937 ps, :1386406 ps, 2500 ps );
#    Time: 1386406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1385468 ps, :1386406 ps, 7 ns );
#    Time: 1386406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1386406 ps, :1386875 ps, 2500 ps );
#    Time: 1386875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1385937 ps, :1386875 ps, 7 ns );
#    Time: 1386875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1386875 ps, :1387343 ps, 2500 ps );
#    Time: 1387343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1386406 ps, :1387343 ps, 7 ns );
#    Time: 1387343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1387343 ps, :1387812 ps, 2500 ps );
#    Time: 1387812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1386875 ps, :1387812 ps, 7 ns );
#    Time: 1387812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1387812 ps, :1388281 ps, 2500 ps );
#    Time: 1388281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1387343 ps, :1388281 ps, 7 ns );
#    Time: 1388281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1388281 ps, :1388750 ps, 2500 ps );
#    Time: 1388750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1387812 ps, :1388750 ps, 7 ns );
#    Time: 1388750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1388750 ps, :1389218 ps, 2500 ps );
#    Time: 1389218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1388281 ps, :1389218 ps, 7 ns );
#    Time: 1389218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1389218 ps, :1389687 ps, 2500 ps );
#    Time: 1389687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1388750 ps, :1389687 ps, 7 ns );
#    Time: 1389687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1389687 ps, :1390156 ps, 2500 ps );
#    Time: 1390156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1389218 ps, :1390156 ps, 7 ns );
#    Time: 1390156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1390156 ps, :1390625 ps, 2500 ps );
#    Time: 1390625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1389687 ps, :1390625 ps, 7 ns );
#    Time: 1390625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1390625 ps, :1391093 ps, 2500 ps );
#    Time: 1391093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1390156 ps, :1391093 ps, 7 ns );
#    Time: 1391093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1391093 ps, :1391562 ps, 2500 ps );
#    Time: 1391562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1390625 ps, :1391562 ps, 7 ns );
#    Time: 1391562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1391562 ps, :1392031 ps, 2500 ps );
#    Time: 1392031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1391093 ps, :1392031 ps, 7 ns );
#    Time: 1392031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1392031 ps, :1392500 ps, 2500 ps );
#    Time: 1392500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1391562 ps, :1392500 ps, 7 ns );
#    Time: 1392500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1392500 ps, :1392968 ps, 2500 ps );
#    Time: 1392968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1392031 ps, :1392968 ps, 7 ns );
#    Time: 1392968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1392968 ps, :1393437 ps, 2500 ps );
#    Time: 1393437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1392500 ps, :1393437 ps, 7 ns );
#    Time: 1393437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1393437 ps, :1393906 ps, 2500 ps );
#    Time: 1393906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1392968 ps, :1393906 ps, 7 ns );
#    Time: 1393906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1393906 ps, :1394375 ps, 2500 ps );
#    Time: 1394375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1393437 ps, :1394375 ps, 7 ns );
#    Time: 1394375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1394375 ps, :1394843 ps, 2500 ps );
#    Time: 1394843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1393906 ps, :1394843 ps, 7 ns );
#    Time: 1394843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1394843 ps, :1395312 ps, 2500 ps );
#    Time: 1395312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1394375 ps, :1395312 ps, 7 ns );
#    Time: 1395312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1395312 ps, :1395781 ps, 2500 ps );
#    Time: 1395781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1394843 ps, :1395781 ps, 7 ns );
#    Time: 1395781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1395781 ps, :1396250 ps, 2500 ps );
#    Time: 1396250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1395312 ps, :1396250 ps, 7 ns );
#    Time: 1396250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1396250 ps, :1396718 ps, 2500 ps );
#    Time: 1396718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1395781 ps, :1396718 ps, 7 ns );
#    Time: 1396718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1396718 ps, :1397187 ps, 2500 ps );
#    Time: 1397187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1396250 ps, :1397187 ps, 7 ns );
#    Time: 1397187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1397187 ps, :1397656 ps, 2500 ps );
#    Time: 1397656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1396718 ps, :1397656 ps, 7 ns );
#    Time: 1397656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1397656 ps, :1398125 ps, 2500 ps );
#    Time: 1398125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1397187 ps, :1398125 ps, 7 ns );
#    Time: 1398125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1398125 ps, :1398593 ps, 2500 ps );
#    Time: 1398593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1397656 ps, :1398593 ps, 7 ns );
#    Time: 1398593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1398593 ps, :1399062 ps, 2500 ps );
#    Time: 1399062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1398125 ps, :1399062 ps, 7 ns );
#    Time: 1399062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1399062 ps, :1399531 ps, 2500 ps );
#    Time: 1399531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1398593 ps, :1399531 ps, 7 ns );
#    Time: 1399531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1399531 ps, :1400 ns, 2500 ps );
#    Time: 1400 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1399062 ps, :1400 ns, 7 ns );
#    Time: 1400 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1400 ns, :1400468 ps, 2500 ps );
#    Time: 1400468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1399531 ps, :1400468 ps, 7 ns );
#    Time: 1400468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1400468 ps, :1400937 ps, 2500 ps );
#    Time: 1400937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1400 ns, :1400937 ps, 7 ns );
#    Time: 1400937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1400937 ps, :1401406 ps, 2500 ps );
#    Time: 1401406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1400468 ps, :1401406 ps, 7 ns );
#    Time: 1401406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1401406 ps, :1401875 ps, 2500 ps );
#    Time: 1401875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1400937 ps, :1401875 ps, 7 ns );
#    Time: 1401875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1401875 ps, :1402343 ps, 2500 ps );
#    Time: 1402343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1401406 ps, :1402343 ps, 7 ns );
#    Time: 1402343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1402343 ps, :1402812 ps, 2500 ps );
#    Time: 1402812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1401875 ps, :1402812 ps, 7 ns );
#    Time: 1402812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1402812 ps, :1403281 ps, 2500 ps );
#    Time: 1403281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1402343 ps, :1403281 ps, 7 ns );
#    Time: 1403281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1403281 ps, :1403750 ps, 2500 ps );
#    Time: 1403750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1402812 ps, :1403750 ps, 7 ns );
#    Time: 1403750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1403750 ps, :1404218 ps, 2500 ps );
#    Time: 1404218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1403281 ps, :1404218 ps, 7 ns );
#    Time: 1404218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1404218 ps, :1404687 ps, 2500 ps );
#    Time: 1404687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1403750 ps, :1404687 ps, 7 ns );
#    Time: 1404687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1404687 ps, :1405156 ps, 2500 ps );
#    Time: 1405156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1404218 ps, :1405156 ps, 7 ns );
#    Time: 1405156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1405156 ps, :1405625 ps, 2500 ps );
#    Time: 1405625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1404687 ps, :1405625 ps, 7 ns );
#    Time: 1405625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1405625 ps, :1406093 ps, 2500 ps );
#    Time: 1406093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1405156 ps, :1406093 ps, 7 ns );
#    Time: 1406093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1406093 ps, :1406562 ps, 2500 ps );
#    Time: 1406562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1405625 ps, :1406562 ps, 7 ns );
#    Time: 1406562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1406562 ps, :1407031 ps, 2500 ps );
#    Time: 1407031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1406093 ps, :1407031 ps, 7 ns );
#    Time: 1407031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1407031 ps, :1407500 ps, 2500 ps );
#    Time: 1407500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1406562 ps, :1407500 ps, 7 ns );
#    Time: 1407500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1407500 ps, :1407968 ps, 2500 ps );
#    Time: 1407968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1407031 ps, :1407968 ps, 7 ns );
#    Time: 1407968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1407968 ps, :1408437 ps, 2500 ps );
#    Time: 1408437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1407500 ps, :1408437 ps, 7 ns );
#    Time: 1408437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1408437 ps, :1408906 ps, 2500 ps );
#    Time: 1408906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1407968 ps, :1408906 ps, 7 ns );
#    Time: 1408906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1408906 ps, :1409375 ps, 2500 ps );
#    Time: 1409375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1408437 ps, :1409375 ps, 7 ns );
#    Time: 1409375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1409375 ps, :1409843 ps, 2500 ps );
#    Time: 1409843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1408906 ps, :1409843 ps, 7 ns );
#    Time: 1409843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1409843 ps, :1410312 ps, 2500 ps );
#    Time: 1410312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1409375 ps, :1410312 ps, 7 ns );
#    Time: 1410312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1410312 ps, :1410781 ps, 2500 ps );
#    Time: 1410781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1409843 ps, :1410781 ps, 7 ns );
#    Time: 1410781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1410781 ps, :1411250 ps, 2500 ps );
#    Time: 1411250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1410312 ps, :1411250 ps, 7 ns );
#    Time: 1411250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1411250 ps, :1411718 ps, 2500 ps );
#    Time: 1411718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1410781 ps, :1411718 ps, 7 ns );
#    Time: 1411718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1411718 ps, :1412187 ps, 2500 ps );
#    Time: 1412187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1411250 ps, :1412187 ps, 7 ns );
#    Time: 1412187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1412187 ps, :1412656 ps, 2500 ps );
#    Time: 1412656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1411718 ps, :1412656 ps, 7 ns );
#    Time: 1412656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1412656 ps, :1413125 ps, 2500 ps );
#    Time: 1413125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1412187 ps, :1413125 ps, 7 ns );
#    Time: 1413125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1413125 ps, :1413593 ps, 2500 ps );
#    Time: 1413593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1412656 ps, :1413593 ps, 7 ns );
#    Time: 1413593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1413593 ps, :1414062 ps, 2500 ps );
#    Time: 1414062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1413125 ps, :1414062 ps, 7 ns );
#    Time: 1414062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1414062 ps, :1414531 ps, 2500 ps );
#    Time: 1414531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1413593 ps, :1414531 ps, 7 ns );
#    Time: 1414531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1414531 ps, :1415 ns, 2500 ps );
#    Time: 1415 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1414062 ps, :1415 ns, 7 ns );
#    Time: 1415 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1415 ns, :1415468 ps, 2500 ps );
#    Time: 1415468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1414531 ps, :1415468 ps, 7 ns );
#    Time: 1415468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1415468 ps, :1415937 ps, 2500 ps );
#    Time: 1415937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1415 ns, :1415937 ps, 7 ns );
#    Time: 1415937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1415937 ps, :1416406 ps, 2500 ps );
#    Time: 1416406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1415468 ps, :1416406 ps, 7 ns );
#    Time: 1416406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1416406 ps, :1416875 ps, 2500 ps );
#    Time: 1416875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1415937 ps, :1416875 ps, 7 ns );
#    Time: 1416875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1416875 ps, :1417343 ps, 2500 ps );
#    Time: 1417343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1416406 ps, :1417343 ps, 7 ns );
#    Time: 1417343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1417343 ps, :1417812 ps, 2500 ps );
#    Time: 1417812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1416875 ps, :1417812 ps, 7 ns );
#    Time: 1417812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1417812 ps, :1418281 ps, 2500 ps );
#    Time: 1418281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1417343 ps, :1418281 ps, 7 ns );
#    Time: 1418281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1418281 ps, :1418750 ps, 2500 ps );
#    Time: 1418750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1417812 ps, :1418750 ps, 7 ns );
#    Time: 1418750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1418750 ps, :1419218 ps, 2500 ps );
#    Time: 1419218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1418281 ps, :1419218 ps, 7 ns );
#    Time: 1419218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1419218 ps, :1419687 ps, 2500 ps );
#    Time: 1419687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1418750 ps, :1419687 ps, 7 ns );
#    Time: 1419687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1419687 ps, :1420156 ps, 2500 ps );
#    Time: 1420156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1419218 ps, :1420156 ps, 7 ns );
#    Time: 1420156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1420156 ps, :1420625 ps, 2500 ps );
#    Time: 1420625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1419687 ps, :1420625 ps, 7 ns );
#    Time: 1420625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1420625 ps, :1421093 ps, 2500 ps );
#    Time: 1421093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1420156 ps, :1421093 ps, 7 ns );
#    Time: 1421093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1421093 ps, :1421562 ps, 2500 ps );
#    Time: 1421562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1420625 ps, :1421562 ps, 7 ns );
#    Time: 1421562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1421562 ps, :1422031 ps, 2500 ps );
#    Time: 1422031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1421093 ps, :1422031 ps, 7 ns );
#    Time: 1422031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1422031 ps, :1422500 ps, 2500 ps );
#    Time: 1422500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1421562 ps, :1422500 ps, 7 ns );
#    Time: 1422500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1422500 ps, :1422968 ps, 2500 ps );
#    Time: 1422968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1422031 ps, :1422968 ps, 7 ns );
#    Time: 1422968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1422968 ps, :1423437 ps, 2500 ps );
#    Time: 1423437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1422500 ps, :1423437 ps, 7 ns );
#    Time: 1423437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1423437 ps, :1423906 ps, 2500 ps );
#    Time: 1423906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1422968 ps, :1423906 ps, 7 ns );
#    Time: 1423906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1423906 ps, :1424375 ps, 2500 ps );
#    Time: 1424375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1423437 ps, :1424375 ps, 7 ns );
#    Time: 1424375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1424375 ps, :1424843 ps, 2500 ps );
#    Time: 1424843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1423906 ps, :1424843 ps, 7 ns );
#    Time: 1424843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1424843 ps, :1425312 ps, 2500 ps );
#    Time: 1425312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1424375 ps, :1425312 ps, 7 ns );
#    Time: 1425312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1425312 ps, :1425781 ps, 2500 ps );
#    Time: 1425781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1424843 ps, :1425781 ps, 7 ns );
#    Time: 1425781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1425781 ps, :1426250 ps, 2500 ps );
#    Time: 1426250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1425312 ps, :1426250 ps, 7 ns );
#    Time: 1426250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1426250 ps, :1426718 ps, 2500 ps );
#    Time: 1426718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1425781 ps, :1426718 ps, 7 ns );
#    Time: 1426718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1426718 ps, :1427187 ps, 2500 ps );
#    Time: 1427187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1426250 ps, :1427187 ps, 7 ns );
#    Time: 1427187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1427187 ps, :1427656 ps, 2500 ps );
#    Time: 1427656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1426718 ps, :1427656 ps, 7 ns );
#    Time: 1427656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1427656 ps, :1428125 ps, 2500 ps );
#    Time: 1428125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1427187 ps, :1428125 ps, 7 ns );
#    Time: 1428125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1428125 ps, :1428593 ps, 2500 ps );
#    Time: 1428593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1427656 ps, :1428593 ps, 7 ns );
#    Time: 1428593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1428593 ps, :1429062 ps, 2500 ps );
#    Time: 1429062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1428125 ps, :1429062 ps, 7 ns );
#    Time: 1429062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1429062 ps, :1429531 ps, 2500 ps );
#    Time: 1429531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1428593 ps, :1429531 ps, 7 ns );
#    Time: 1429531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1429531 ps, :1430 ns, 2500 ps );
#    Time: 1430 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1429062 ps, :1430 ns, 7 ns );
#    Time: 1430 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1430 ns, :1430468 ps, 2500 ps );
#    Time: 1430468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1429531 ps, :1430468 ps, 7 ns );
#    Time: 1430468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1430468 ps, :1430937 ps, 2500 ps );
#    Time: 1430937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1430 ns, :1430937 ps, 7 ns );
#    Time: 1430937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1430937 ps, :1431406 ps, 2500 ps );
#    Time: 1431406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1430468 ps, :1431406 ps, 7 ns );
#    Time: 1431406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1431406 ps, :1431875 ps, 2500 ps );
#    Time: 1431875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1430937 ps, :1431875 ps, 7 ns );
#    Time: 1431875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1431875 ps, :1432343 ps, 2500 ps );
#    Time: 1432343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1431406 ps, :1432343 ps, 7 ns );
#    Time: 1432343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1432343 ps, :1432812 ps, 2500 ps );
#    Time: 1432812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1431875 ps, :1432812 ps, 7 ns );
#    Time: 1432812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1432812 ps, :1433281 ps, 2500 ps );
#    Time: 1433281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1432343 ps, :1433281 ps, 7 ns );
#    Time: 1433281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1433281 ps, :1433750 ps, 2500 ps );
#    Time: 1433750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1432812 ps, :1433750 ps, 7 ns );
#    Time: 1433750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1433750 ps, :1434218 ps, 2500 ps );
#    Time: 1434218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1433281 ps, :1434218 ps, 7 ns );
#    Time: 1434218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1434218 ps, :1434687 ps, 2500 ps );
#    Time: 1434687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1433750 ps, :1434687 ps, 7 ns );
#    Time: 1434687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1434687 ps, :1435156 ps, 2500 ps );
#    Time: 1435156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1434218 ps, :1435156 ps, 7 ns );
#    Time: 1435156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1435156 ps, :1435625 ps, 2500 ps );
#    Time: 1435625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1434687 ps, :1435625 ps, 7 ns );
#    Time: 1435625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1435625 ps, :1436093 ps, 2500 ps );
#    Time: 1436093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1435156 ps, :1436093 ps, 7 ns );
#    Time: 1436093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1436093 ps, :1436562 ps, 2500 ps );
#    Time: 1436562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1435625 ps, :1436562 ps, 7 ns );
#    Time: 1436562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1436562 ps, :1437031 ps, 2500 ps );
#    Time: 1437031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1436093 ps, :1437031 ps, 7 ns );
#    Time: 1437031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1437031 ps, :1437500 ps, 2500 ps );
#    Time: 1437500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1436562 ps, :1437500 ps, 7 ns );
#    Time: 1437500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1437500 ps, :1437968 ps, 2500 ps );
#    Time: 1437968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1437031 ps, :1437968 ps, 7 ns );
#    Time: 1437968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1437968 ps, :1438437 ps, 2500 ps );
#    Time: 1438437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1437500 ps, :1438437 ps, 7 ns );
#    Time: 1438437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1438437 ps, :1438906 ps, 2500 ps );
#    Time: 1438906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1437968 ps, :1438906 ps, 7 ns );
#    Time: 1438906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1438906 ps, :1439375 ps, 2500 ps );
#    Time: 1439375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1438437 ps, :1439375 ps, 7 ns );
#    Time: 1439375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1439375 ps, :1439843 ps, 2500 ps );
#    Time: 1439843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1438906 ps, :1439843 ps, 7 ns );
#    Time: 1439843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1439843 ps, :1440312 ps, 2500 ps );
#    Time: 1440312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1439375 ps, :1440312 ps, 7 ns );
#    Time: 1440312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1440312 ps, :1440781 ps, 2500 ps );
#    Time: 1440781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1439843 ps, :1440781 ps, 7 ns );
#    Time: 1440781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1440781 ps, :1441250 ps, 2500 ps );
#    Time: 1441250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1440312 ps, :1441250 ps, 7 ns );
#    Time: 1441250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1441250 ps, :1441718 ps, 2500 ps );
#    Time: 1441718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1440781 ps, :1441718 ps, 7 ns );
#    Time: 1441718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1441718 ps, :1442187 ps, 2500 ps );
#    Time: 1442187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1441250 ps, :1442187 ps, 7 ns );
#    Time: 1442187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1442187 ps, :1442656 ps, 2500 ps );
#    Time: 1442656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1441718 ps, :1442656 ps, 7 ns );
#    Time: 1442656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1442656 ps, :1443125 ps, 2500 ps );
#    Time: 1443125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1442187 ps, :1443125 ps, 7 ns );
#    Time: 1443125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1443125 ps, :1443593 ps, 2500 ps );
#    Time: 1443593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1442656 ps, :1443593 ps, 7 ns );
#    Time: 1443593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1443593 ps, :1444062 ps, 2500 ps );
#    Time: 1444062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1443125 ps, :1444062 ps, 7 ns );
#    Time: 1444062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1444062 ps, :1444531 ps, 2500 ps );
#    Time: 1444531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1443593 ps, :1444531 ps, 7 ns );
#    Time: 1444531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1444531 ps, :1445 ns, 2500 ps );
#    Time: 1445 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1444062 ps, :1445 ns, 7 ns );
#    Time: 1445 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1445 ns, :1445468 ps, 2500 ps );
#    Time: 1445468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1444531 ps, :1445468 ps, 7 ns );
#    Time: 1445468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1445468 ps, :1445937 ps, 2500 ps );
#    Time: 1445937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1445 ns, :1445937 ps, 7 ns );
#    Time: 1445937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1445937 ps, :1446406 ps, 2500 ps );
#    Time: 1446406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1445468 ps, :1446406 ps, 7 ns );
#    Time: 1446406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1446406 ps, :1446875 ps, 2500 ps );
#    Time: 1446875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1445937 ps, :1446875 ps, 7 ns );
#    Time: 1446875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1446875 ps, :1447343 ps, 2500 ps );
#    Time: 1447343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1446406 ps, :1447343 ps, 7 ns );
#    Time: 1447343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1447343 ps, :1447812 ps, 2500 ps );
#    Time: 1447812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1446875 ps, :1447812 ps, 7 ns );
#    Time: 1447812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1447812 ps, :1448281 ps, 2500 ps );
#    Time: 1448281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1447343 ps, :1448281 ps, 7 ns );
#    Time: 1448281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1448281 ps, :1448750 ps, 2500 ps );
#    Time: 1448750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1447812 ps, :1448750 ps, 7 ns );
#    Time: 1448750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1448750 ps, :1449218 ps, 2500 ps );
#    Time: 1449218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1448281 ps, :1449218 ps, 7 ns );
#    Time: 1449218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1449218 ps, :1449687 ps, 2500 ps );
#    Time: 1449687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1448750 ps, :1449687 ps, 7 ns );
#    Time: 1449687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1449687 ps, :1450156 ps, 2500 ps );
#    Time: 1450156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1449218 ps, :1450156 ps, 7 ns );
#    Time: 1450156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1450156 ps, :1450625 ps, 2500 ps );
#    Time: 1450625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1449687 ps, :1450625 ps, 7 ns );
#    Time: 1450625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1450625 ps, :1451093 ps, 2500 ps );
#    Time: 1451093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1450156 ps, :1451093 ps, 7 ns );
#    Time: 1451093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1451093 ps, :1451562 ps, 2500 ps );
#    Time: 1451562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1450625 ps, :1451562 ps, 7 ns );
#    Time: 1451562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1451562 ps, :1452031 ps, 2500 ps );
#    Time: 1452031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1451093 ps, :1452031 ps, 7 ns );
#    Time: 1452031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1452031 ps, :1452500 ps, 2500 ps );
#    Time: 1452500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1451562 ps, :1452500 ps, 7 ns );
#    Time: 1452500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1452500 ps, :1452968 ps, 2500 ps );
#    Time: 1452968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1452031 ps, :1452968 ps, 7 ns );
#    Time: 1452968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1452968 ps, :1453437 ps, 2500 ps );
#    Time: 1453437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1452500 ps, :1453437 ps, 7 ns );
#    Time: 1453437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1453437 ps, :1453906 ps, 2500 ps );
#    Time: 1453906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1452968 ps, :1453906 ps, 7 ns );
#    Time: 1453906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1453906 ps, :1454375 ps, 2500 ps );
#    Time: 1454375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1453437 ps, :1454375 ps, 7 ns );
#    Time: 1454375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1454375 ps, :1454843 ps, 2500 ps );
#    Time: 1454843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1453906 ps, :1454843 ps, 7 ns );
#    Time: 1454843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1454843 ps, :1455312 ps, 2500 ps );
#    Time: 1455312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1454375 ps, :1455312 ps, 7 ns );
#    Time: 1455312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1455312 ps, :1455781 ps, 2500 ps );
#    Time: 1455781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1454843 ps, :1455781 ps, 7 ns );
#    Time: 1455781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1455781 ps, :1456250 ps, 2500 ps );
#    Time: 1456250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1455312 ps, :1456250 ps, 7 ns );
#    Time: 1456250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1456250 ps, :1456718 ps, 2500 ps );
#    Time: 1456718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1455781 ps, :1456718 ps, 7 ns );
#    Time: 1456718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1456718 ps, :1457187 ps, 2500 ps );
#    Time: 1457187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1456250 ps, :1457187 ps, 7 ns );
#    Time: 1457187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1457187 ps, :1457656 ps, 2500 ps );
#    Time: 1457656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1456718 ps, :1457656 ps, 7 ns );
#    Time: 1457656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1457656 ps, :1458125 ps, 2500 ps );
#    Time: 1458125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1457187 ps, :1458125 ps, 7 ns );
#    Time: 1458125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1458125 ps, :1458593 ps, 2500 ps );
#    Time: 1458593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1457656 ps, :1458593 ps, 7 ns );
#    Time: 1458593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1458593 ps, :1459062 ps, 2500 ps );
#    Time: 1459062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1458125 ps, :1459062 ps, 7 ns );
#    Time: 1459062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1459062 ps, :1459531 ps, 2500 ps );
#    Time: 1459531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1458593 ps, :1459531 ps, 7 ns );
#    Time: 1459531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1459531 ps, :1460 ns, 2500 ps );
#    Time: 1460 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1459062 ps, :1460 ns, 7 ns );
#    Time: 1460 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1460 ns, :1460468 ps, 2500 ps );
#    Time: 1460468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1459531 ps, :1460468 ps, 7 ns );
#    Time: 1460468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1460468 ps, :1460937 ps, 2500 ps );
#    Time: 1460937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1460 ns, :1460937 ps, 7 ns );
#    Time: 1460937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1460937 ps, :1461406 ps, 2500 ps );
#    Time: 1461406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1460468 ps, :1461406 ps, 7 ns );
#    Time: 1461406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1461406 ps, :1461875 ps, 2500 ps );
#    Time: 1461875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1460937 ps, :1461875 ps, 7 ns );
#    Time: 1461875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1461875 ps, :1462343 ps, 2500 ps );
#    Time: 1462343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1461406 ps, :1462343 ps, 7 ns );
#    Time: 1462343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1462343 ps, :1462812 ps, 2500 ps );
#    Time: 1462812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1461875 ps, :1462812 ps, 7 ns );
#    Time: 1462812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1462812 ps, :1463281 ps, 2500 ps );
#    Time: 1463281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1462343 ps, :1463281 ps, 7 ns );
#    Time: 1463281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1463281 ps, :1463750 ps, 2500 ps );
#    Time: 1463750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1462812 ps, :1463750 ps, 7 ns );
#    Time: 1463750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1463750 ps, :1464218 ps, 2500 ps );
#    Time: 1464218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1463281 ps, :1464218 ps, 7 ns );
#    Time: 1464218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1464218 ps, :1464687 ps, 2500 ps );
#    Time: 1464687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1463750 ps, :1464687 ps, 7 ns );
#    Time: 1464687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1464687 ps, :1465156 ps, 2500 ps );
#    Time: 1465156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1464218 ps, :1465156 ps, 7 ns );
#    Time: 1465156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1465156 ps, :1465625 ps, 2500 ps );
#    Time: 1465625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1464687 ps, :1465625 ps, 7 ns );
#    Time: 1465625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1465625 ps, :1466093 ps, 2500 ps );
#    Time: 1466093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1465156 ps, :1466093 ps, 7 ns );
#    Time: 1466093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1466093 ps, :1466562 ps, 2500 ps );
#    Time: 1466562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1465625 ps, :1466562 ps, 7 ns );
#    Time: 1466562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1466562 ps, :1467031 ps, 2500 ps );
#    Time: 1467031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1466093 ps, :1467031 ps, 7 ns );
#    Time: 1467031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1467031 ps, :1467500 ps, 2500 ps );
#    Time: 1467500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1466562 ps, :1467500 ps, 7 ns );
#    Time: 1467500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1467500 ps, :1467968 ps, 2500 ps );
#    Time: 1467968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1467031 ps, :1467968 ps, 7 ns );
#    Time: 1467968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1467968 ps, :1468437 ps, 2500 ps );
#    Time: 1468437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1467500 ps, :1468437 ps, 7 ns );
#    Time: 1468437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1468437 ps, :1468906 ps, 2500 ps );
#    Time: 1468906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1467968 ps, :1468906 ps, 7 ns );
#    Time: 1468906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1468906 ps, :1469375 ps, 2500 ps );
#    Time: 1469375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1468437 ps, :1469375 ps, 7 ns );
#    Time: 1469375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1469375 ps, :1469843 ps, 2500 ps );
#    Time: 1469843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1468906 ps, :1469843 ps, 7 ns );
#    Time: 1469843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1469843 ps, :1470312 ps, 2500 ps );
#    Time: 1470312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1469375 ps, :1470312 ps, 7 ns );
#    Time: 1470312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1470312 ps, :1470781 ps, 2500 ps );
#    Time: 1470781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1469843 ps, :1470781 ps, 7 ns );
#    Time: 1470781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1470781 ps, :1471250 ps, 2500 ps );
#    Time: 1471250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1470312 ps, :1471250 ps, 7 ns );
#    Time: 1471250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1471250 ps, :1471718 ps, 2500 ps );
#    Time: 1471718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1470781 ps, :1471718 ps, 7 ns );
#    Time: 1471718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1471718 ps, :1472187 ps, 2500 ps );
#    Time: 1472187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1471250 ps, :1472187 ps, 7 ns );
#    Time: 1472187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1472187 ps, :1472656 ps, 2500 ps );
#    Time: 1472656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1471718 ps, :1472656 ps, 7 ns );
#    Time: 1472656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1472656 ps, :1473125 ps, 2500 ps );
#    Time: 1473125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1472187 ps, :1473125 ps, 7 ns );
#    Time: 1473125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1473125 ps, :1473593 ps, 2500 ps );
#    Time: 1473593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1472656 ps, :1473593 ps, 7 ns );
#    Time: 1473593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1473593 ps, :1474062 ps, 2500 ps );
#    Time: 1474062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1473125 ps, :1474062 ps, 7 ns );
#    Time: 1474062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1474062 ps, :1474531 ps, 2500 ps );
#    Time: 1474531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1473593 ps, :1474531 ps, 7 ns );
#    Time: 1474531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1474531 ps, :1475 ns, 2500 ps );
#    Time: 1475 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1474062 ps, :1475 ns, 7 ns );
#    Time: 1475 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1475 ns, :1475468 ps, 2500 ps );
#    Time: 1475468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1474531 ps, :1475468 ps, 7 ns );
#    Time: 1475468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1475468 ps, :1475937 ps, 2500 ps );
#    Time: 1475937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1475 ns, :1475937 ps, 7 ns );
#    Time: 1475937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1475937 ps, :1476406 ps, 2500 ps );
#    Time: 1476406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1475468 ps, :1476406 ps, 7 ns );
#    Time: 1476406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1476406 ps, :1476875 ps, 2500 ps );
#    Time: 1476875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1475937 ps, :1476875 ps, 7 ns );
#    Time: 1476875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1476875 ps, :1477343 ps, 2500 ps );
#    Time: 1477343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1476406 ps, :1477343 ps, 7 ns );
#    Time: 1477343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1477343 ps, :1477812 ps, 2500 ps );
#    Time: 1477812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1476875 ps, :1477812 ps, 7 ns );
#    Time: 1477812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1477812 ps, :1478281 ps, 2500 ps );
#    Time: 1478281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1477343 ps, :1478281 ps, 7 ns );
#    Time: 1478281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1478281 ps, :1478750 ps, 2500 ps );
#    Time: 1478750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1477812 ps, :1478750 ps, 7 ns );
#    Time: 1478750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1478750 ps, :1479218 ps, 2500 ps );
#    Time: 1479218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1478281 ps, :1479218 ps, 7 ns );
#    Time: 1479218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1479218 ps, :1479687 ps, 2500 ps );
#    Time: 1479687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1478750 ps, :1479687 ps, 7 ns );
#    Time: 1479687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1479687 ps, :1480156 ps, 2500 ps );
#    Time: 1480156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1479218 ps, :1480156 ps, 7 ns );
#    Time: 1480156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1480156 ps, :1480625 ps, 2500 ps );
#    Time: 1480625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1479687 ps, :1480625 ps, 7 ns );
#    Time: 1480625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1480625 ps, :1481093 ps, 2500 ps );
#    Time: 1481093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1480156 ps, :1481093 ps, 7 ns );
#    Time: 1481093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1481093 ps, :1481562 ps, 2500 ps );
#    Time: 1481562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1480625 ps, :1481562 ps, 7 ns );
#    Time: 1481562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1481562 ps, :1482031 ps, 2500 ps );
#    Time: 1482031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1481093 ps, :1482031 ps, 7 ns );
#    Time: 1482031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1482031 ps, :1482500 ps, 2500 ps );
#    Time: 1482500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1481562 ps, :1482500 ps, 7 ns );
#    Time: 1482500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1482500 ps, :1482968 ps, 2500 ps );
#    Time: 1482968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1482031 ps, :1482968 ps, 7 ns );
#    Time: 1482968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1482968 ps, :1483437 ps, 2500 ps );
#    Time: 1483437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1482500 ps, :1483437 ps, 7 ns );
#    Time: 1483437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1483437 ps, :1483906 ps, 2500 ps );
#    Time: 1483906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1482968 ps, :1483906 ps, 7 ns );
#    Time: 1483906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1483906 ps, :1484375 ps, 2500 ps );
#    Time: 1484375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1483437 ps, :1484375 ps, 7 ns );
#    Time: 1484375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1484375 ps, :1484843 ps, 2500 ps );
#    Time: 1484843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1483906 ps, :1484843 ps, 7 ns );
#    Time: 1484843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1484843 ps, :1485312 ps, 2500 ps );
#    Time: 1485312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1484375 ps, :1485312 ps, 7 ns );
#    Time: 1485312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1485312 ps, :1485781 ps, 2500 ps );
#    Time: 1485781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1484843 ps, :1485781 ps, 7 ns );
#    Time: 1485781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1485781 ps, :1486250 ps, 2500 ps );
#    Time: 1486250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1485312 ps, :1486250 ps, 7 ns );
#    Time: 1486250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1486250 ps, :1486718 ps, 2500 ps );
#    Time: 1486718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1485781 ps, :1486718 ps, 7 ns );
#    Time: 1486718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1486718 ps, :1487187 ps, 2500 ps );
#    Time: 1487187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1486250 ps, :1487187 ps, 7 ns );
#    Time: 1487187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1487187 ps, :1487656 ps, 2500 ps );
#    Time: 1487656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1486718 ps, :1487656 ps, 7 ns );
#    Time: 1487656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1487656 ps, :1488125 ps, 2500 ps );
#    Time: 1488125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1487187 ps, :1488125 ps, 7 ns );
#    Time: 1488125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1488125 ps, :1488593 ps, 2500 ps );
#    Time: 1488593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1487656 ps, :1488593 ps, 7 ns );
#    Time: 1488593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1488593 ps, :1489062 ps, 2500 ps );
#    Time: 1489062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1488125 ps, :1489062 ps, 7 ns );
#    Time: 1489062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1489062 ps, :1489531 ps, 2500 ps );
#    Time: 1489531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1488593 ps, :1489531 ps, 7 ns );
#    Time: 1489531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1489531 ps, :1490 ns, 2500 ps );
#    Time: 1490 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1489062 ps, :1490 ns, 7 ns );
#    Time: 1490 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1490 ns, :1490468 ps, 2500 ps );
#    Time: 1490468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1489531 ps, :1490468 ps, 7 ns );
#    Time: 1490468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1490468 ps, :1490937 ps, 2500 ps );
#    Time: 1490937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1490 ns, :1490937 ps, 7 ns );
#    Time: 1490937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1490937 ps, :1491406 ps, 2500 ps );
#    Time: 1491406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1490468 ps, :1491406 ps, 7 ns );
#    Time: 1491406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1491406 ps, :1491875 ps, 2500 ps );
#    Time: 1491875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1490937 ps, :1491875 ps, 7 ns );
#    Time: 1491875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1491875 ps, :1492343 ps, 2500 ps );
#    Time: 1492343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1491406 ps, :1492343 ps, 7 ns );
#    Time: 1492343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1492343 ps, :1492812 ps, 2500 ps );
#    Time: 1492812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1491875 ps, :1492812 ps, 7 ns );
#    Time: 1492812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1492812 ps, :1493281 ps, 2500 ps );
#    Time: 1493281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1492343 ps, :1493281 ps, 7 ns );
#    Time: 1493281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1493281 ps, :1493750 ps, 2500 ps );
#    Time: 1493750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1492812 ps, :1493750 ps, 7 ns );
#    Time: 1493750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1493750 ps, :1494218 ps, 2500 ps );
#    Time: 1494218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1493281 ps, :1494218 ps, 7 ns );
#    Time: 1494218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1494218 ps, :1494687 ps, 2500 ps );
#    Time: 1494687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1493750 ps, :1494687 ps, 7 ns );
#    Time: 1494687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1494687 ps, :1495156 ps, 2500 ps );
#    Time: 1495156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1494218 ps, :1495156 ps, 7 ns );
#    Time: 1495156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1495156 ps, :1495625 ps, 2500 ps );
#    Time: 1495625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1494687 ps, :1495625 ps, 7 ns );
#    Time: 1495625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1495625 ps, :1496093 ps, 2500 ps );
#    Time: 1496093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1495156 ps, :1496093 ps, 7 ns );
#    Time: 1496093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1496093 ps, :1496562 ps, 2500 ps );
#    Time: 1496562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1495625 ps, :1496562 ps, 7 ns );
#    Time: 1496562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1496562 ps, :1497031 ps, 2500 ps );
#    Time: 1497031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1496093 ps, :1497031 ps, 7 ns );
#    Time: 1497031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1497031 ps, :1497500 ps, 2500 ps );
#    Time: 1497500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1496562 ps, :1497500 ps, 7 ns );
#    Time: 1497500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1497500 ps, :1497968 ps, 2500 ps );
#    Time: 1497968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1497031 ps, :1497968 ps, 7 ns );
#    Time: 1497968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1497968 ps, :1498437 ps, 2500 ps );
#    Time: 1498437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1497500 ps, :1498437 ps, 7 ns );
#    Time: 1498437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1498437 ps, :1498906 ps, 2500 ps );
#    Time: 1498906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1497968 ps, :1498906 ps, 7 ns );
#    Time: 1498906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1498906 ps, :1499375 ps, 2500 ps );
#    Time: 1499375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1498437 ps, :1499375 ps, 7 ns );
#    Time: 1499375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1499375 ps, :1499843 ps, 2500 ps );
#    Time: 1499843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1498906 ps, :1499843 ps, 7 ns );
#    Time: 1499843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1499843 ps, :1500312 ps, 2500 ps );
#    Time: 1500312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1499375 ps, :1500312 ps, 7 ns );
#    Time: 1500312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1500312 ps, :1500781 ps, 2500 ps );
#    Time: 1500781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1499843 ps, :1500781 ps, 7 ns );
#    Time: 1500781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1500781 ps, :1501250 ps, 2500 ps );
#    Time: 1501250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1500312 ps, :1501250 ps, 7 ns );
#    Time: 1501250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1501250 ps, :1501718 ps, 2500 ps );
#    Time: 1501718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1500781 ps, :1501718 ps, 7 ns );
#    Time: 1501718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1501718 ps, :1502187 ps, 2500 ps );
#    Time: 1502187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1501250 ps, :1502187 ps, 7 ns );
#    Time: 1502187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1502187 ps, :1502656 ps, 2500 ps );
#    Time: 1502656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1501718 ps, :1502656 ps, 7 ns );
#    Time: 1502656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1502656 ps, :1503125 ps, 2500 ps );
#    Time: 1503125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1502187 ps, :1503125 ps, 7 ns );
#    Time: 1503125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1503125 ps, :1503593 ps, 2500 ps );
#    Time: 1503593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1502656 ps, :1503593 ps, 7 ns );
#    Time: 1503593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1503593 ps, :1504062 ps, 2500 ps );
#    Time: 1504062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1503125 ps, :1504062 ps, 7 ns );
#    Time: 1504062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1504062 ps, :1504531 ps, 2500 ps );
#    Time: 1504531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1503593 ps, :1504531 ps, 7 ns );
#    Time: 1504531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1504531 ps, :1505 ns, 2500 ps );
#    Time: 1505 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1504062 ps, :1505 ns, 7 ns );
#    Time: 1505 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1505 ns, :1505468 ps, 2500 ps );
#    Time: 1505468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1504531 ps, :1505468 ps, 7 ns );
#    Time: 1505468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1505468 ps, :1505937 ps, 2500 ps );
#    Time: 1505937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1505 ns, :1505937 ps, 7 ns );
#    Time: 1505937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1505937 ps, :1506406 ps, 2500 ps );
#    Time: 1506406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1505468 ps, :1506406 ps, 7 ns );
#    Time: 1506406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1506406 ps, :1506875 ps, 2500 ps );
#    Time: 1506875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1505937 ps, :1506875 ps, 7 ns );
#    Time: 1506875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1506875 ps, :1507343 ps, 2500 ps );
#    Time: 1507343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1506406 ps, :1507343 ps, 7 ns );
#    Time: 1507343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1507343 ps, :1507812 ps, 2500 ps );
#    Time: 1507812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1506875 ps, :1507812 ps, 7 ns );
#    Time: 1507812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1507812 ps, :1508281 ps, 2500 ps );
#    Time: 1508281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1507343 ps, :1508281 ps, 7 ns );
#    Time: 1508281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1508281 ps, :1508750 ps, 2500 ps );
#    Time: 1508750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1507812 ps, :1508750 ps, 7 ns );
#    Time: 1508750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1508750 ps, :1509218 ps, 2500 ps );
#    Time: 1509218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1508281 ps, :1509218 ps, 7 ns );
#    Time: 1509218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1509218 ps, :1509687 ps, 2500 ps );
#    Time: 1509687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1508750 ps, :1509687 ps, 7 ns );
#    Time: 1509687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1509687 ps, :1510156 ps, 2500 ps );
#    Time: 1510156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1509218 ps, :1510156 ps, 7 ns );
#    Time: 1510156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1510156 ps, :1510625 ps, 2500 ps );
#    Time: 1510625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1509687 ps, :1510625 ps, 7 ns );
#    Time: 1510625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1510625 ps, :1511093 ps, 2500 ps );
#    Time: 1511093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1510156 ps, :1511093 ps, 7 ns );
#    Time: 1511093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1511093 ps, :1511562 ps, 2500 ps );
#    Time: 1511562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1510625 ps, :1511562 ps, 7 ns );
#    Time: 1511562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1511562 ps, :1512031 ps, 2500 ps );
#    Time: 1512031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1511093 ps, :1512031 ps, 7 ns );
#    Time: 1512031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1512031 ps, :1512500 ps, 2500 ps );
#    Time: 1512500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1511562 ps, :1512500 ps, 7 ns );
#    Time: 1512500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1512500 ps, :1512968 ps, 2500 ps );
#    Time: 1512968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1512031 ps, :1512968 ps, 7 ns );
#    Time: 1512968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1512968 ps, :1513437 ps, 2500 ps );
#    Time: 1513437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1512500 ps, :1513437 ps, 7 ns );
#    Time: 1513437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1513437 ps, :1513906 ps, 2500 ps );
#    Time: 1513906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1512968 ps, :1513906 ps, 7 ns );
#    Time: 1513906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1513906 ps, :1514375 ps, 2500 ps );
#    Time: 1514375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1513437 ps, :1514375 ps, 7 ns );
#    Time: 1514375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1514375 ps, :1514843 ps, 2500 ps );
#    Time: 1514843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1513906 ps, :1514843 ps, 7 ns );
#    Time: 1514843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1514843 ps, :1515312 ps, 2500 ps );
#    Time: 1515312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1514375 ps, :1515312 ps, 7 ns );
#    Time: 1515312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1515312 ps, :1515781 ps, 2500 ps );
#    Time: 1515781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1514843 ps, :1515781 ps, 7 ns );
#    Time: 1515781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1515781 ps, :1516250 ps, 2500 ps );
#    Time: 1516250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1515312 ps, :1516250 ps, 7 ns );
#    Time: 1516250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1516250 ps, :1516718 ps, 2500 ps );
#    Time: 1516718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1515781 ps, :1516718 ps, 7 ns );
#    Time: 1516718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1516718 ps, :1517187 ps, 2500 ps );
#    Time: 1517187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1516250 ps, :1517187 ps, 7 ns );
#    Time: 1517187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1517187 ps, :1517656 ps, 2500 ps );
#    Time: 1517656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1516718 ps, :1517656 ps, 7 ns );
#    Time: 1517656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1517656 ps, :1518125 ps, 2500 ps );
#    Time: 1518125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1517187 ps, :1518125 ps, 7 ns );
#    Time: 1518125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1518125 ps, :1518593 ps, 2500 ps );
#    Time: 1518593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1517656 ps, :1518593 ps, 7 ns );
#    Time: 1518593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1518593 ps, :1519062 ps, 2500 ps );
#    Time: 1519062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1518125 ps, :1519062 ps, 7 ns );
#    Time: 1519062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1519062 ps, :1519531 ps, 2500 ps );
#    Time: 1519531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1518593 ps, :1519531 ps, 7 ns );
#    Time: 1519531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1519531 ps, :1520 ns, 2500 ps );
#    Time: 1520 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1519062 ps, :1520 ns, 7 ns );
#    Time: 1520 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1520 ns, :1520468 ps, 2500 ps );
#    Time: 1520468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1519531 ps, :1520468 ps, 7 ns );
#    Time: 1520468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1520468 ps, :1520937 ps, 2500 ps );
#    Time: 1520937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1520 ns, :1520937 ps, 7 ns );
#    Time: 1520937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1520937 ps, :1521406 ps, 2500 ps );
#    Time: 1521406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1520468 ps, :1521406 ps, 7 ns );
#    Time: 1521406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1521406 ps, :1521875 ps, 2500 ps );
#    Time: 1521875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1520937 ps, :1521875 ps, 7 ns );
#    Time: 1521875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1521875 ps, :1522343 ps, 2500 ps );
#    Time: 1522343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1521406 ps, :1522343 ps, 7 ns );
#    Time: 1522343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1522343 ps, :1522812 ps, 2500 ps );
#    Time: 1522812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1521875 ps, :1522812 ps, 7 ns );
#    Time: 1522812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1522812 ps, :1523281 ps, 2500 ps );
#    Time: 1523281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1522343 ps, :1523281 ps, 7 ns );
#    Time: 1523281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1523281 ps, :1523750 ps, 2500 ps );
#    Time: 1523750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1522812 ps, :1523750 ps, 7 ns );
#    Time: 1523750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1523750 ps, :1524218 ps, 2500 ps );
#    Time: 1524218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1523281 ps, :1524218 ps, 7 ns );
#    Time: 1524218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1524218 ps, :1524687 ps, 2500 ps );
#    Time: 1524687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1523750 ps, :1524687 ps, 7 ns );
#    Time: 1524687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1524687 ps, :1525156 ps, 2500 ps );
#    Time: 1525156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1524218 ps, :1525156 ps, 7 ns );
#    Time: 1525156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1525156 ps, :1525625 ps, 2500 ps );
#    Time: 1525625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1524687 ps, :1525625 ps, 7 ns );
#    Time: 1525625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1525625 ps, :1526093 ps, 2500 ps );
#    Time: 1526093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1525156 ps, :1526093 ps, 7 ns );
#    Time: 1526093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1526093 ps, :1526562 ps, 2500 ps );
#    Time: 1526562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1525625 ps, :1526562 ps, 7 ns );
#    Time: 1526562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1526562 ps, :1527031 ps, 2500 ps );
#    Time: 1527031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1526093 ps, :1527031 ps, 7 ns );
#    Time: 1527031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1527031 ps, :1527500 ps, 2500 ps );
#    Time: 1527500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1526562 ps, :1527500 ps, 7 ns );
#    Time: 1527500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1527500 ps, :1527968 ps, 2500 ps );
#    Time: 1527968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1527031 ps, :1527968 ps, 7 ns );
#    Time: 1527968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1527968 ps, :1528437 ps, 2500 ps );
#    Time: 1528437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1527500 ps, :1528437 ps, 7 ns );
#    Time: 1528437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1528437 ps, :1528906 ps, 2500 ps );
#    Time: 1528906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1527968 ps, :1528906 ps, 7 ns );
#    Time: 1528906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1528906 ps, :1529375 ps, 2500 ps );
#    Time: 1529375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1528437 ps, :1529375 ps, 7 ns );
#    Time: 1529375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1529375 ps, :1529843 ps, 2500 ps );
#    Time: 1529843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1528906 ps, :1529843 ps, 7 ns );
#    Time: 1529843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1529843 ps, :1530312 ps, 2500 ps );
#    Time: 1530312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1529375 ps, :1530312 ps, 7 ns );
#    Time: 1530312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1530312 ps, :1530781 ps, 2500 ps );
#    Time: 1530781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1529843 ps, :1530781 ps, 7 ns );
#    Time: 1530781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1530781 ps, :1531250 ps, 2500 ps );
#    Time: 1531250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1530312 ps, :1531250 ps, 7 ns );
#    Time: 1531250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1531250 ps, :1531718 ps, 2500 ps );
#    Time: 1531718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1530781 ps, :1531718 ps, 7 ns );
#    Time: 1531718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1531718 ps, :1532187 ps, 2500 ps );
#    Time: 1532187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1531250 ps, :1532187 ps, 7 ns );
#    Time: 1532187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1532187 ps, :1532656 ps, 2500 ps );
#    Time: 1532656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1531718 ps, :1532656 ps, 7 ns );
#    Time: 1532656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1532656 ps, :1533125 ps, 2500 ps );
#    Time: 1533125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1532187 ps, :1533125 ps, 7 ns );
#    Time: 1533125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1533125 ps, :1533593 ps, 2500 ps );
#    Time: 1533593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1532656 ps, :1533593 ps, 7 ns );
#    Time: 1533593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1533593 ps, :1534062 ps, 2500 ps );
#    Time: 1534062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1533125 ps, :1534062 ps, 7 ns );
#    Time: 1534062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1534062 ps, :1534531 ps, 2500 ps );
#    Time: 1534531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1533593 ps, :1534531 ps, 7 ns );
#    Time: 1534531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1534531 ps, :1535 ns, 2500 ps );
#    Time: 1535 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1534062 ps, :1535 ns, 7 ns );
#    Time: 1535 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1535 ns, :1535468 ps, 2500 ps );
#    Time: 1535468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1534531 ps, :1535468 ps, 7 ns );
#    Time: 1535468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1535468 ps, :1535937 ps, 2500 ps );
#    Time: 1535937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1535 ns, :1535937 ps, 7 ns );
#    Time: 1535937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1535937 ps, :1536406 ps, 2500 ps );
#    Time: 1536406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1535468 ps, :1536406 ps, 7 ns );
#    Time: 1536406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1536406 ps, :1536875 ps, 2500 ps );
#    Time: 1536875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1535937 ps, :1536875 ps, 7 ns );
#    Time: 1536875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1536875 ps, :1537343 ps, 2500 ps );
#    Time: 1537343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1536406 ps, :1537343 ps, 7 ns );
#    Time: 1537343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1537343 ps, :1537812 ps, 2500 ps );
#    Time: 1537812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1536875 ps, :1537812 ps, 7 ns );
#    Time: 1537812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1537812 ps, :1538281 ps, 2500 ps );
#    Time: 1538281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1537343 ps, :1538281 ps, 7 ns );
#    Time: 1538281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1538281 ps, :1538750 ps, 2500 ps );
#    Time: 1538750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1537812 ps, :1538750 ps, 7 ns );
#    Time: 1538750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1538750 ps, :1539218 ps, 2500 ps );
#    Time: 1539218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1538281 ps, :1539218 ps, 7 ns );
#    Time: 1539218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1539218 ps, :1539687 ps, 2500 ps );
#    Time: 1539687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1538750 ps, :1539687 ps, 7 ns );
#    Time: 1539687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1539687 ps, :1540156 ps, 2500 ps );
#    Time: 1540156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1539218 ps, :1540156 ps, 7 ns );
#    Time: 1540156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1540156 ps, :1540625 ps, 2500 ps );
#    Time: 1540625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1539687 ps, :1540625 ps, 7 ns );
#    Time: 1540625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1540625 ps, :1541093 ps, 2500 ps );
#    Time: 1541093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1540156 ps, :1541093 ps, 7 ns );
#    Time: 1541093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1541093 ps, :1541562 ps, 2500 ps );
#    Time: 1541562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1540625 ps, :1541562 ps, 7 ns );
#    Time: 1541562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1541562 ps, :1542031 ps, 2500 ps );
#    Time: 1542031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1541093 ps, :1542031 ps, 7 ns );
#    Time: 1542031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1542031 ps, :1542500 ps, 2500 ps );
#    Time: 1542500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1541562 ps, :1542500 ps, 7 ns );
#    Time: 1542500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1542500 ps, :1542968 ps, 2500 ps );
#    Time: 1542968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1542031 ps, :1542968 ps, 7 ns );
#    Time: 1542968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1542968 ps, :1543437 ps, 2500 ps );
#    Time: 1543437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1542500 ps, :1543437 ps, 7 ns );
#    Time: 1543437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1543437 ps, :1543906 ps, 2500 ps );
#    Time: 1543906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1542968 ps, :1543906 ps, 7 ns );
#    Time: 1543906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1543906 ps, :1544375 ps, 2500 ps );
#    Time: 1544375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1543437 ps, :1544375 ps, 7 ns );
#    Time: 1544375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1544375 ps, :1544843 ps, 2500 ps );
#    Time: 1544843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1543906 ps, :1544843 ps, 7 ns );
#    Time: 1544843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1544843 ps, :1545312 ps, 2500 ps );
#    Time: 1545312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1544375 ps, :1545312 ps, 7 ns );
#    Time: 1545312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1545312 ps, :1545781 ps, 2500 ps );
#    Time: 1545781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1544843 ps, :1545781 ps, 7 ns );
#    Time: 1545781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1545781 ps, :1546250 ps, 2500 ps );
#    Time: 1546250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1545312 ps, :1546250 ps, 7 ns );
#    Time: 1546250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1546250 ps, :1546718 ps, 2500 ps );
#    Time: 1546718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1545781 ps, :1546718 ps, 7 ns );
#    Time: 1546718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1546718 ps, :1547187 ps, 2500 ps );
#    Time: 1547187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1546250 ps, :1547187 ps, 7 ns );
#    Time: 1547187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1547187 ps, :1547656 ps, 2500 ps );
#    Time: 1547656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1546718 ps, :1547656 ps, 7 ns );
#    Time: 1547656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1547656 ps, :1548125 ps, 2500 ps );
#    Time: 1548125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1547187 ps, :1548125 ps, 7 ns );
#    Time: 1548125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1548125 ps, :1548593 ps, 2500 ps );
#    Time: 1548593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1547656 ps, :1548593 ps, 7 ns );
#    Time: 1548593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1548593 ps, :1549062 ps, 2500 ps );
#    Time: 1549062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1548125 ps, :1549062 ps, 7 ns );
#    Time: 1549062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1549062 ps, :1549531 ps, 2500 ps );
#    Time: 1549531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1548593 ps, :1549531 ps, 7 ns );
#    Time: 1549531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1549531 ps, :1550 ns, 2500 ps );
#    Time: 1550 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1549062 ps, :1550 ns, 7 ns );
#    Time: 1550 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1550 ns, :1550468 ps, 2500 ps );
#    Time: 1550468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1549531 ps, :1550468 ps, 7 ns );
#    Time: 1550468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1550468 ps, :1550937 ps, 2500 ps );
#    Time: 1550937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1550 ns, :1550937 ps, 7 ns );
#    Time: 1550937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1550937 ps, :1551406 ps, 2500 ps );
#    Time: 1551406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1550468 ps, :1551406 ps, 7 ns );
#    Time: 1551406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1551406 ps, :1551875 ps, 2500 ps );
#    Time: 1551875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1550937 ps, :1551875 ps, 7 ns );
#    Time: 1551875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1551875 ps, :1552343 ps, 2500 ps );
#    Time: 1552343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1551406 ps, :1552343 ps, 7 ns );
#    Time: 1552343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1552343 ps, :1552812 ps, 2500 ps );
#    Time: 1552812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1551875 ps, :1552812 ps, 7 ns );
#    Time: 1552812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1552812 ps, :1553281 ps, 2500 ps );
#    Time: 1553281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1552343 ps, :1553281 ps, 7 ns );
#    Time: 1553281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1553281 ps, :1553750 ps, 2500 ps );
#    Time: 1553750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1552812 ps, :1553750 ps, 7 ns );
#    Time: 1553750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1553750 ps, :1554218 ps, 2500 ps );
#    Time: 1554218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1553281 ps, :1554218 ps, 7 ns );
#    Time: 1554218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1554218 ps, :1554687 ps, 2500 ps );
#    Time: 1554687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1553750 ps, :1554687 ps, 7 ns );
#    Time: 1554687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1554687 ps, :1555156 ps, 2500 ps );
#    Time: 1555156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1554218 ps, :1555156 ps, 7 ns );
#    Time: 1555156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1555156 ps, :1555625 ps, 2500 ps );
#    Time: 1555625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1554687 ps, :1555625 ps, 7 ns );
#    Time: 1555625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1555625 ps, :1556093 ps, 2500 ps );
#    Time: 1556093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1555156 ps, :1556093 ps, 7 ns );
#    Time: 1556093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1556093 ps, :1556562 ps, 2500 ps );
#    Time: 1556562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1555625 ps, :1556562 ps, 7 ns );
#    Time: 1556562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1556562 ps, :1557031 ps, 2500 ps );
#    Time: 1557031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1556093 ps, :1557031 ps, 7 ns );
#    Time: 1557031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1557031 ps, :1557500 ps, 2500 ps );
#    Time: 1557500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1556562 ps, :1557500 ps, 7 ns );
#    Time: 1557500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1557500 ps, :1557968 ps, 2500 ps );
#    Time: 1557968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1557031 ps, :1557968 ps, 7 ns );
#    Time: 1557968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1557968 ps, :1558437 ps, 2500 ps );
#    Time: 1558437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1557500 ps, :1558437 ps, 7 ns );
#    Time: 1558437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1558437 ps, :1558906 ps, 2500 ps );
#    Time: 1558906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1557968 ps, :1558906 ps, 7 ns );
#    Time: 1558906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1558906 ps, :1559375 ps, 2500 ps );
#    Time: 1559375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1558437 ps, :1559375 ps, 7 ns );
#    Time: 1559375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1559375 ps, :1559843 ps, 2500 ps );
#    Time: 1559843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1558906 ps, :1559843 ps, 7 ns );
#    Time: 1559843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1559843 ps, :1560312 ps, 2500 ps );
#    Time: 1560312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1559375 ps, :1560312 ps, 7 ns );
#    Time: 1560312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1560312 ps, :1560781 ps, 2500 ps );
#    Time: 1560781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1559843 ps, :1560781 ps, 7 ns );
#    Time: 1560781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1560781 ps, :1561250 ps, 2500 ps );
#    Time: 1561250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1560312 ps, :1561250 ps, 7 ns );
#    Time: 1561250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1561250 ps, :1561718 ps, 2500 ps );
#    Time: 1561718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1560781 ps, :1561718 ps, 7 ns );
#    Time: 1561718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1561718 ps, :1562187 ps, 2500 ps );
#    Time: 1562187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1561250 ps, :1562187 ps, 7 ns );
#    Time: 1562187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1562187 ps, :1562656 ps, 2500 ps );
#    Time: 1562656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1561718 ps, :1562656 ps, 7 ns );
#    Time: 1562656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1562656 ps, :1563125 ps, 2500 ps );
#    Time: 1563125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1562187 ps, :1563125 ps, 7 ns );
#    Time: 1563125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1563125 ps, :1563593 ps, 2500 ps );
#    Time: 1563593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1562656 ps, :1563593 ps, 7 ns );
#    Time: 1563593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1563593 ps, :1564062 ps, 2500 ps );
#    Time: 1564062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1563125 ps, :1564062 ps, 7 ns );
#    Time: 1564062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1564062 ps, :1564531 ps, 2500 ps );
#    Time: 1564531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1563593 ps, :1564531 ps, 7 ns );
#    Time: 1564531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1564531 ps, :1565 ns, 2500 ps );
#    Time: 1565 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1564062 ps, :1565 ns, 7 ns );
#    Time: 1565 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1565 ns, :1565468 ps, 2500 ps );
#    Time: 1565468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1564531 ps, :1565468 ps, 7 ns );
#    Time: 1565468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1565468 ps, :1565937 ps, 2500 ps );
#    Time: 1565937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1565 ns, :1565937 ps, 7 ns );
#    Time: 1565937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1565937 ps, :1566406 ps, 2500 ps );
#    Time: 1566406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1565468 ps, :1566406 ps, 7 ns );
#    Time: 1566406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1566406 ps, :1566875 ps, 2500 ps );
#    Time: 1566875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1565937 ps, :1566875 ps, 7 ns );
#    Time: 1566875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1566875 ps, :1567343 ps, 2500 ps );
#    Time: 1567343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1566406 ps, :1567343 ps, 7 ns );
#    Time: 1567343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1567343 ps, :1567812 ps, 2500 ps );
#    Time: 1567812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1566875 ps, :1567812 ps, 7 ns );
#    Time: 1567812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1567812 ps, :1568281 ps, 2500 ps );
#    Time: 1568281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1567343 ps, :1568281 ps, 7 ns );
#    Time: 1568281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1568281 ps, :1568750 ps, 2500 ps );
#    Time: 1568750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1567812 ps, :1568750 ps, 7 ns );
#    Time: 1568750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1568750 ps, :1569218 ps, 2500 ps );
#    Time: 1569218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1568281 ps, :1569218 ps, 7 ns );
#    Time: 1569218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1569218 ps, :1569687 ps, 2500 ps );
#    Time: 1569687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1568750 ps, :1569687 ps, 7 ns );
#    Time: 1569687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1569687 ps, :1570156 ps, 2500 ps );
#    Time: 1570156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1569218 ps, :1570156 ps, 7 ns );
#    Time: 1570156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1570156 ps, :1570625 ps, 2500 ps );
#    Time: 1570625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1569687 ps, :1570625 ps, 7 ns );
#    Time: 1570625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1570625 ps, :1571093 ps, 2500 ps );
#    Time: 1571093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1570156 ps, :1571093 ps, 7 ns );
#    Time: 1571093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1571093 ps, :1571562 ps, 2500 ps );
#    Time: 1571562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1570625 ps, :1571562 ps, 7 ns );
#    Time: 1571562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1571562 ps, :1572031 ps, 2500 ps );
#    Time: 1572031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1571093 ps, :1572031 ps, 7 ns );
#    Time: 1572031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1572031 ps, :1572500 ps, 2500 ps );
#    Time: 1572500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1571562 ps, :1572500 ps, 7 ns );
#    Time: 1572500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1572500 ps, :1572968 ps, 2500 ps );
#    Time: 1572968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1572031 ps, :1572968 ps, 7 ns );
#    Time: 1572968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1572968 ps, :1573437 ps, 2500 ps );
#    Time: 1573437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1572500 ps, :1573437 ps, 7 ns );
#    Time: 1573437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1573437 ps, :1573906 ps, 2500 ps );
#    Time: 1573906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1572968 ps, :1573906 ps, 7 ns );
#    Time: 1573906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1573906 ps, :1574375 ps, 2500 ps );
#    Time: 1574375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1573437 ps, :1574375 ps, 7 ns );
#    Time: 1574375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1574375 ps, :1574843 ps, 2500 ps );
#    Time: 1574843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1573906 ps, :1574843 ps, 7 ns );
#    Time: 1574843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1574843 ps, :1575312 ps, 2500 ps );
#    Time: 1575312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1574375 ps, :1575312 ps, 7 ns );
#    Time: 1575312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1575312 ps, :1575781 ps, 2500 ps );
#    Time: 1575781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1574843 ps, :1575781 ps, 7 ns );
#    Time: 1575781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1575781 ps, :1576250 ps, 2500 ps );
#    Time: 1576250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1575312 ps, :1576250 ps, 7 ns );
#    Time: 1576250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1576250 ps, :1576718 ps, 2500 ps );
#    Time: 1576718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1575781 ps, :1576718 ps, 7 ns );
#    Time: 1576718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1576718 ps, :1577187 ps, 2500 ps );
#    Time: 1577187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1576250 ps, :1577187 ps, 7 ns );
#    Time: 1577187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1577187 ps, :1577656 ps, 2500 ps );
#    Time: 1577656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1576718 ps, :1577656 ps, 7 ns );
#    Time: 1577656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1577656 ps, :1578125 ps, 2500 ps );
#    Time: 1578125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1577187 ps, :1578125 ps, 7 ns );
#    Time: 1578125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1578125 ps, :1578593 ps, 2500 ps );
#    Time: 1578593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1577656 ps, :1578593 ps, 7 ns );
#    Time: 1578593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1578593 ps, :1579062 ps, 2500 ps );
#    Time: 1579062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1578125 ps, :1579062 ps, 7 ns );
#    Time: 1579062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1579062 ps, :1579531 ps, 2500 ps );
#    Time: 1579531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1578593 ps, :1579531 ps, 7 ns );
#    Time: 1579531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1579531 ps, :1580 ns, 2500 ps );
#    Time: 1580 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1579062 ps, :1580 ns, 7 ns );
#    Time: 1580 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1580 ns, :1580468 ps, 2500 ps );
#    Time: 1580468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1579531 ps, :1580468 ps, 7 ns );
#    Time: 1580468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1580468 ps, :1580937 ps, 2500 ps );
#    Time: 1580937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1580 ns, :1580937 ps, 7 ns );
#    Time: 1580937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1580937 ps, :1581406 ps, 2500 ps );
#    Time: 1581406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1580468 ps, :1581406 ps, 7 ns );
#    Time: 1581406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1581406 ps, :1581875 ps, 2500 ps );
#    Time: 1581875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1580937 ps, :1581875 ps, 7 ns );
#    Time: 1581875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1581875 ps, :1582343 ps, 2500 ps );
#    Time: 1582343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1581406 ps, :1582343 ps, 7 ns );
#    Time: 1582343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1582343 ps, :1582812 ps, 2500 ps );
#    Time: 1582812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1581875 ps, :1582812 ps, 7 ns );
#    Time: 1582812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1582812 ps, :1583281 ps, 2500 ps );
#    Time: 1583281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1582343 ps, :1583281 ps, 7 ns );
#    Time: 1583281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1583281 ps, :1583750 ps, 2500 ps );
#    Time: 1583750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1582812 ps, :1583750 ps, 7 ns );
#    Time: 1583750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1583750 ps, :1584218 ps, 2500 ps );
#    Time: 1584218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1583281 ps, :1584218 ps, 7 ns );
#    Time: 1584218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1584218 ps, :1584687 ps, 2500 ps );
#    Time: 1584687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1583750 ps, :1584687 ps, 7 ns );
#    Time: 1584687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1584687 ps, :1585156 ps, 2500 ps );
#    Time: 1585156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1584218 ps, :1585156 ps, 7 ns );
#    Time: 1585156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1585156 ps, :1585625 ps, 2500 ps );
#    Time: 1585625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1584687 ps, :1585625 ps, 7 ns );
#    Time: 1585625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1585625 ps, :1586093 ps, 2500 ps );
#    Time: 1586093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1585156 ps, :1586093 ps, 7 ns );
#    Time: 1586093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1586093 ps, :1586562 ps, 2500 ps );
#    Time: 1586562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1585625 ps, :1586562 ps, 7 ns );
#    Time: 1586562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1586562 ps, :1587031 ps, 2500 ps );
#    Time: 1587031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1586093 ps, :1587031 ps, 7 ns );
#    Time: 1587031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1587031 ps, :1587500 ps, 2500 ps );
#    Time: 1587500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1586562 ps, :1587500 ps, 7 ns );
#    Time: 1587500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1587500 ps, :1587968 ps, 2500 ps );
#    Time: 1587968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1587031 ps, :1587968 ps, 7 ns );
#    Time: 1587968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1587968 ps, :1588437 ps, 2500 ps );
#    Time: 1588437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1587500 ps, :1588437 ps, 7 ns );
#    Time: 1588437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1588437 ps, :1588906 ps, 2500 ps );
#    Time: 1588906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1587968 ps, :1588906 ps, 7 ns );
#    Time: 1588906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1588906 ps, :1589375 ps, 2500 ps );
#    Time: 1589375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1588437 ps, :1589375 ps, 7 ns );
#    Time: 1589375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1589375 ps, :1589843 ps, 2500 ps );
#    Time: 1589843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1588906 ps, :1589843 ps, 7 ns );
#    Time: 1589843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1589843 ps, :1590312 ps, 2500 ps );
#    Time: 1590312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1589375 ps, :1590312 ps, 7 ns );
#    Time: 1590312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1590312 ps, :1590781 ps, 2500 ps );
#    Time: 1590781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1589843 ps, :1590781 ps, 7 ns );
#    Time: 1590781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1590781 ps, :1591250 ps, 2500 ps );
#    Time: 1591250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1590312 ps, :1591250 ps, 7 ns );
#    Time: 1591250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1591250 ps, :1591718 ps, 2500 ps );
#    Time: 1591718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1590781 ps, :1591718 ps, 7 ns );
#    Time: 1591718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1591718 ps, :1592187 ps, 2500 ps );
#    Time: 1592187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1591250 ps, :1592187 ps, 7 ns );
#    Time: 1592187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1592187 ps, :1592656 ps, 2500 ps );
#    Time: 1592656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1591718 ps, :1592656 ps, 7 ns );
#    Time: 1592656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1592656 ps, :1593125 ps, 2500 ps );
#    Time: 1593125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1592187 ps, :1593125 ps, 7 ns );
#    Time: 1593125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1593125 ps, :1593593 ps, 2500 ps );
#    Time: 1593593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1592656 ps, :1593593 ps, 7 ns );
#    Time: 1593593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1593593 ps, :1594062 ps, 2500 ps );
#    Time: 1594062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1593125 ps, :1594062 ps, 7 ns );
#    Time: 1594062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1594062 ps, :1594531 ps, 2500 ps );
#    Time: 1594531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1593593 ps, :1594531 ps, 7 ns );
#    Time: 1594531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1594531 ps, :1595 ns, 2500 ps );
#    Time: 1595 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1594062 ps, :1595 ns, 7 ns );
#    Time: 1595 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1595 ns, :1595468 ps, 2500 ps );
#    Time: 1595468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1594531 ps, :1595468 ps, 7 ns );
#    Time: 1595468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1595468 ps, :1595937 ps, 2500 ps );
#    Time: 1595937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1595 ns, :1595937 ps, 7 ns );
#    Time: 1595937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1595937 ps, :1596406 ps, 2500 ps );
#    Time: 1596406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1595468 ps, :1596406 ps, 7 ns );
#    Time: 1596406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1596406 ps, :1596875 ps, 2500 ps );
#    Time: 1596875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1595937 ps, :1596875 ps, 7 ns );
#    Time: 1596875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1596875 ps, :1597343 ps, 2500 ps );
#    Time: 1597343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1596406 ps, :1597343 ps, 7 ns );
#    Time: 1597343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1597343 ps, :1597812 ps, 2500 ps );
#    Time: 1597812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1596875 ps, :1597812 ps, 7 ns );
#    Time: 1597812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1597812 ps, :1598281 ps, 2500 ps );
#    Time: 1598281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1597343 ps, :1598281 ps, 7 ns );
#    Time: 1598281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1598281 ps, :1598750 ps, 2500 ps );
#    Time: 1598750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1597812 ps, :1598750 ps, 7 ns );
#    Time: 1598750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1598750 ps, :1599218 ps, 2500 ps );
#    Time: 1599218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1598281 ps, :1599218 ps, 7 ns );
#    Time: 1599218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1599218 ps, :1599687 ps, 2500 ps );
#    Time: 1599687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1598750 ps, :1599687 ps, 7 ns );
#    Time: 1599687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1599687 ps, :1600156 ps, 2500 ps );
#    Time: 1600156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1599218 ps, :1600156 ps, 7 ns );
#    Time: 1600156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1600156 ps, :1600625 ps, 2500 ps );
#    Time: 1600625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1599687 ps, :1600625 ps, 7 ns );
#    Time: 1600625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1600625 ps, :1601093 ps, 2500 ps );
#    Time: 1601093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1600156 ps, :1601093 ps, 7 ns );
#    Time: 1601093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1601093 ps, :1601562 ps, 2500 ps );
#    Time: 1601562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1600625 ps, :1601562 ps, 7 ns );
#    Time: 1601562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1601562 ps, :1602031 ps, 2500 ps );
#    Time: 1602031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1601093 ps, :1602031 ps, 7 ns );
#    Time: 1602031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1602031 ps, :1602500 ps, 2500 ps );
#    Time: 1602500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1601562 ps, :1602500 ps, 7 ns );
#    Time: 1602500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1602500 ps, :1602968 ps, 2500 ps );
#    Time: 1602968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1602031 ps, :1602968 ps, 7 ns );
#    Time: 1602968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1602968 ps, :1603437 ps, 2500 ps );
#    Time: 1603437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1602500 ps, :1603437 ps, 7 ns );
#    Time: 1603437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1603437 ps, :1603906 ps, 2500 ps );
#    Time: 1603906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1602968 ps, :1603906 ps, 7 ns );
#    Time: 1603906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1603906 ps, :1604375 ps, 2500 ps );
#    Time: 1604375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1603437 ps, :1604375 ps, 7 ns );
#    Time: 1604375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1604375 ps, :1604843 ps, 2500 ps );
#    Time: 1604843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1603906 ps, :1604843 ps, 7 ns );
#    Time: 1604843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1604843 ps, :1605312 ps, 2500 ps );
#    Time: 1605312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1604375 ps, :1605312 ps, 7 ns );
#    Time: 1605312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1605312 ps, :1605781 ps, 2500 ps );
#    Time: 1605781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1604843 ps, :1605781 ps, 7 ns );
#    Time: 1605781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1605781 ps, :1606250 ps, 2500 ps );
#    Time: 1606250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1605312 ps, :1606250 ps, 7 ns );
#    Time: 1606250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1606250 ps, :1606718 ps, 2500 ps );
#    Time: 1606718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1605781 ps, :1606718 ps, 7 ns );
#    Time: 1606718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1606718 ps, :1607187 ps, 2500 ps );
#    Time: 1607187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1606250 ps, :1607187 ps, 7 ns );
#    Time: 1607187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1607187 ps, :1607656 ps, 2500 ps );
#    Time: 1607656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1606718 ps, :1607656 ps, 7 ns );
#    Time: 1607656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1607656 ps, :1608125 ps, 2500 ps );
#    Time: 1608125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1607187 ps, :1608125 ps, 7 ns );
#    Time: 1608125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1608125 ps, :1608593 ps, 2500 ps );
#    Time: 1608593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1607656 ps, :1608593 ps, 7 ns );
#    Time: 1608593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1608593 ps, :1609062 ps, 2500 ps );
#    Time: 1609062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1608125 ps, :1609062 ps, 7 ns );
#    Time: 1609062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1609062 ps, :1609531 ps, 2500 ps );
#    Time: 1609531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1608593 ps, :1609531 ps, 7 ns );
#    Time: 1609531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1609531 ps, :1610 ns, 2500 ps );
#    Time: 1610 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1609062 ps, :1610 ns, 7 ns );
#    Time: 1610 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1610 ns, :1610468 ps, 2500 ps );
#    Time: 1610468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1609531 ps, :1610468 ps, 7 ns );
#    Time: 1610468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1610468 ps, :1610937 ps, 2500 ps );
#    Time: 1610937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1610 ns, :1610937 ps, 7 ns );
#    Time: 1610937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1610937 ps, :1611406 ps, 2500 ps );
#    Time: 1611406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1610468 ps, :1611406 ps, 7 ns );
#    Time: 1611406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1611406 ps, :1611875 ps, 2500 ps );
#    Time: 1611875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1610937 ps, :1611875 ps, 7 ns );
#    Time: 1611875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1611875 ps, :1612343 ps, 2500 ps );
#    Time: 1612343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1611406 ps, :1612343 ps, 7 ns );
#    Time: 1612343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1612343 ps, :1612812 ps, 2500 ps );
#    Time: 1612812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1611875 ps, :1612812 ps, 7 ns );
#    Time: 1612812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1612812 ps, :1613281 ps, 2500 ps );
#    Time: 1613281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1612343 ps, :1613281 ps, 7 ns );
#    Time: 1613281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1613281 ps, :1613750 ps, 2500 ps );
#    Time: 1613750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1612812 ps, :1613750 ps, 7 ns );
#    Time: 1613750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1613750 ps, :1614218 ps, 2500 ps );
#    Time: 1614218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1613281 ps, :1614218 ps, 7 ns );
#    Time: 1614218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1614218 ps, :1614687 ps, 2500 ps );
#    Time: 1614687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1613750 ps, :1614687 ps, 7 ns );
#    Time: 1614687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1614687 ps, :1615156 ps, 2500 ps );
#    Time: 1615156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1614218 ps, :1615156 ps, 7 ns );
#    Time: 1615156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1615156 ps, :1615625 ps, 2500 ps );
#    Time: 1615625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1614687 ps, :1615625 ps, 7 ns );
#    Time: 1615625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1615625 ps, :1616093 ps, 2500 ps );
#    Time: 1616093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1615156 ps, :1616093 ps, 7 ns );
#    Time: 1616093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1616093 ps, :1616562 ps, 2500 ps );
#    Time: 1616562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1615625 ps, :1616562 ps, 7 ns );
#    Time: 1616562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1616562 ps, :1617031 ps, 2500 ps );
#    Time: 1617031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1616093 ps, :1617031 ps, 7 ns );
#    Time: 1617031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1617031 ps, :1617500 ps, 2500 ps );
#    Time: 1617500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1616562 ps, :1617500 ps, 7 ns );
#    Time: 1617500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1617500 ps, :1617968 ps, 2500 ps );
#    Time: 1617968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1617031 ps, :1617968 ps, 7 ns );
#    Time: 1617968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1617968 ps, :1618437 ps, 2500 ps );
#    Time: 1618437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1617500 ps, :1618437 ps, 7 ns );
#    Time: 1618437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1618437 ps, :1618906 ps, 2500 ps );
#    Time: 1618906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1617968 ps, :1618906 ps, 7 ns );
#    Time: 1618906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1618906 ps, :1619375 ps, 2500 ps );
#    Time: 1619375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1618437 ps, :1619375 ps, 7 ns );
#    Time: 1619375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1619375 ps, :1619843 ps, 2500 ps );
#    Time: 1619843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1618906 ps, :1619843 ps, 7 ns );
#    Time: 1619843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1619843 ps, :1620312 ps, 2500 ps );
#    Time: 1620312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1619375 ps, :1620312 ps, 7 ns );
#    Time: 1620312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1620312 ps, :1620781 ps, 2500 ps );
#    Time: 1620781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1619843 ps, :1620781 ps, 7 ns );
#    Time: 1620781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1620781 ps, :1621250 ps, 2500 ps );
#    Time: 1621250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1620312 ps, :1621250 ps, 7 ns );
#    Time: 1621250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1621250 ps, :1621718 ps, 2500 ps );
#    Time: 1621718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1620781 ps, :1621718 ps, 7 ns );
#    Time: 1621718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1621718 ps, :1622187 ps, 2500 ps );
#    Time: 1622187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1621250 ps, :1622187 ps, 7 ns );
#    Time: 1622187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1622187 ps, :1622656 ps, 2500 ps );
#    Time: 1622656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1621718 ps, :1622656 ps, 7 ns );
#    Time: 1622656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1622656 ps, :1623125 ps, 2500 ps );
#    Time: 1623125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1622187 ps, :1623125 ps, 7 ns );
#    Time: 1623125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1623125 ps, :1623593 ps, 2500 ps );
#    Time: 1623593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1622656 ps, :1623593 ps, 7 ns );
#    Time: 1623593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1623593 ps, :1624062 ps, 2500 ps );
#    Time: 1624062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1623125 ps, :1624062 ps, 7 ns );
#    Time: 1624062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1624062 ps, :1624531 ps, 2500 ps );
#    Time: 1624531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1623593 ps, :1624531 ps, 7 ns );
#    Time: 1624531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1624531 ps, :1625 ns, 2500 ps );
#    Time: 1625 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1624062 ps, :1625 ns, 7 ns );
#    Time: 1625 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1625 ns, :1625468 ps, 2500 ps );
#    Time: 1625468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1624531 ps, :1625468 ps, 7 ns );
#    Time: 1625468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1625468 ps, :1625937 ps, 2500 ps );
#    Time: 1625937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1625 ns, :1625937 ps, 7 ns );
#    Time: 1625937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1625937 ps, :1626406 ps, 2500 ps );
#    Time: 1626406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1625468 ps, :1626406 ps, 7 ns );
#    Time: 1626406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1626406 ps, :1626875 ps, 2500 ps );
#    Time: 1626875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1625937 ps, :1626875 ps, 7 ns );
#    Time: 1626875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1626875 ps, :1627343 ps, 2500 ps );
#    Time: 1627343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1626406 ps, :1627343 ps, 7 ns );
#    Time: 1627343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1627343 ps, :1627812 ps, 2500 ps );
#    Time: 1627812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1626875 ps, :1627812 ps, 7 ns );
#    Time: 1627812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1627812 ps, :1628281 ps, 2500 ps );
#    Time: 1628281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1627343 ps, :1628281 ps, 7 ns );
#    Time: 1628281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1628281 ps, :1628750 ps, 2500 ps );
#    Time: 1628750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1627812 ps, :1628750 ps, 7 ns );
#    Time: 1628750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1628750 ps, :1629218 ps, 2500 ps );
#    Time: 1629218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1628281 ps, :1629218 ps, 7 ns );
#    Time: 1629218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1629218 ps, :1629687 ps, 2500 ps );
#    Time: 1629687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1628750 ps, :1629687 ps, 7 ns );
#    Time: 1629687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1629687 ps, :1630156 ps, 2500 ps );
#    Time: 1630156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1629218 ps, :1630156 ps, 7 ns );
#    Time: 1630156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1630156 ps, :1630625 ps, 2500 ps );
#    Time: 1630625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1629687 ps, :1630625 ps, 7 ns );
#    Time: 1630625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1630625 ps, :1631093 ps, 2500 ps );
#    Time: 1631093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1630156 ps, :1631093 ps, 7 ns );
#    Time: 1631093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1631093 ps, :1631562 ps, 2500 ps );
#    Time: 1631562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1630625 ps, :1631562 ps, 7 ns );
#    Time: 1631562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1631562 ps, :1632031 ps, 2500 ps );
#    Time: 1632031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1631093 ps, :1632031 ps, 7 ns );
#    Time: 1632031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1632031 ps, :1632500 ps, 2500 ps );
#    Time: 1632500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1631562 ps, :1632500 ps, 7 ns );
#    Time: 1632500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1632500 ps, :1632968 ps, 2500 ps );
#    Time: 1632968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1632031 ps, :1632968 ps, 7 ns );
#    Time: 1632968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1632968 ps, :1633437 ps, 2500 ps );
#    Time: 1633437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1632500 ps, :1633437 ps, 7 ns );
#    Time: 1633437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1633437 ps, :1633906 ps, 2500 ps );
#    Time: 1633906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1632968 ps, :1633906 ps, 7 ns );
#    Time: 1633906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1633906 ps, :1634375 ps, 2500 ps );
#    Time: 1634375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1633437 ps, :1634375 ps, 7 ns );
#    Time: 1634375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1634375 ps, :1634843 ps, 2500 ps );
#    Time: 1634843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1633906 ps, :1634843 ps, 7 ns );
#    Time: 1634843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1634843 ps, :1635312 ps, 2500 ps );
#    Time: 1635312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1634375 ps, :1635312 ps, 7 ns );
#    Time: 1635312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1635312 ps, :1635781 ps, 2500 ps );
#    Time: 1635781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1634843 ps, :1635781 ps, 7 ns );
#    Time: 1635781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1635781 ps, :1636250 ps, 2500 ps );
#    Time: 1636250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1635312 ps, :1636250 ps, 7 ns );
#    Time: 1636250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1636250 ps, :1636718 ps, 2500 ps );
#    Time: 1636718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1635781 ps, :1636718 ps, 7 ns );
#    Time: 1636718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1636718 ps, :1637187 ps, 2500 ps );
#    Time: 1637187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1636250 ps, :1637187 ps, 7 ns );
#    Time: 1637187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1637187 ps, :1637656 ps, 2500 ps );
#    Time: 1637656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1636718 ps, :1637656 ps, 7 ns );
#    Time: 1637656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1637656 ps, :1638125 ps, 2500 ps );
#    Time: 1638125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1637187 ps, :1638125 ps, 7 ns );
#    Time: 1638125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1638125 ps, :1638593 ps, 2500 ps );
#    Time: 1638593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1637656 ps, :1638593 ps, 7 ns );
#    Time: 1638593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1638593 ps, :1639062 ps, 2500 ps );
#    Time: 1639062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1638125 ps, :1639062 ps, 7 ns );
#    Time: 1639062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1639062 ps, :1639531 ps, 2500 ps );
#    Time: 1639531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1638593 ps, :1639531 ps, 7 ns );
#    Time: 1639531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1639531 ps, :1640 ns, 2500 ps );
#    Time: 1640 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1639062 ps, :1640 ns, 7 ns );
#    Time: 1640 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1640 ns, :1640468 ps, 2500 ps );
#    Time: 1640468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1639531 ps, :1640468 ps, 7 ns );
#    Time: 1640468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1640468 ps, :1640937 ps, 2500 ps );
#    Time: 1640937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1640 ns, :1640937 ps, 7 ns );
#    Time: 1640937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1640937 ps, :1641406 ps, 2500 ps );
#    Time: 1641406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1640468 ps, :1641406 ps, 7 ns );
#    Time: 1641406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1641406 ps, :1641875 ps, 2500 ps );
#    Time: 1641875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1640937 ps, :1641875 ps, 7 ns );
#    Time: 1641875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1641875 ps, :1642343 ps, 2500 ps );
#    Time: 1642343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1641406 ps, :1642343 ps, 7 ns );
#    Time: 1642343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1642343 ps, :1642812 ps, 2500 ps );
#    Time: 1642812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1641875 ps, :1642812 ps, 7 ns );
#    Time: 1642812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1642812 ps, :1643281 ps, 2500 ps );
#    Time: 1643281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1642343 ps, :1643281 ps, 7 ns );
#    Time: 1643281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1643281 ps, :1643750 ps, 2500 ps );
#    Time: 1643750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1642812 ps, :1643750 ps, 7 ns );
#    Time: 1643750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1643750 ps, :1644218 ps, 2500 ps );
#    Time: 1644218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1643281 ps, :1644218 ps, 7 ns );
#    Time: 1644218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1644218 ps, :1644687 ps, 2500 ps );
#    Time: 1644687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1643750 ps, :1644687 ps, 7 ns );
#    Time: 1644687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1644687 ps, :1645156 ps, 2500 ps );
#    Time: 1645156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1644218 ps, :1645156 ps, 7 ns );
#    Time: 1645156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1645156 ps, :1645625 ps, 2500 ps );
#    Time: 1645625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1644687 ps, :1645625 ps, 7 ns );
#    Time: 1645625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1645625 ps, :1646093 ps, 2500 ps );
#    Time: 1646093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1645156 ps, :1646093 ps, 7 ns );
#    Time: 1646093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1646093 ps, :1646562 ps, 2500 ps );
#    Time: 1646562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1645625 ps, :1646562 ps, 7 ns );
#    Time: 1646562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1646562 ps, :1647031 ps, 2500 ps );
#    Time: 1647031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1646093 ps, :1647031 ps, 7 ns );
#    Time: 1647031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1647031 ps, :1647500 ps, 2500 ps );
#    Time: 1647500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1646562 ps, :1647500 ps, 7 ns );
#    Time: 1647500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1647500 ps, :1647968 ps, 2500 ps );
#    Time: 1647968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1647031 ps, :1647968 ps, 7 ns );
#    Time: 1647968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1647968 ps, :1648437 ps, 2500 ps );
#    Time: 1648437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1647500 ps, :1648437 ps, 7 ns );
#    Time: 1648437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1648437 ps, :1648906 ps, 2500 ps );
#    Time: 1648906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1647968 ps, :1648906 ps, 7 ns );
#    Time: 1648906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1648906 ps, :1649375 ps, 2500 ps );
#    Time: 1649375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1648437 ps, :1649375 ps, 7 ns );
#    Time: 1649375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1649375 ps, :1649843 ps, 2500 ps );
#    Time: 1649843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1648906 ps, :1649843 ps, 7 ns );
#    Time: 1649843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1649843 ps, :1650312 ps, 2500 ps );
#    Time: 1650312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1649375 ps, :1650312 ps, 7 ns );
#    Time: 1650312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1650312 ps, :1650781 ps, 2500 ps );
#    Time: 1650781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1649843 ps, :1650781 ps, 7 ns );
#    Time: 1650781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1650781 ps, :1651250 ps, 2500 ps );
#    Time: 1651250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1650312 ps, :1651250 ps, 7 ns );
#    Time: 1651250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1651250 ps, :1651718 ps, 2500 ps );
#    Time: 1651718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1650781 ps, :1651718 ps, 7 ns );
#    Time: 1651718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1651718 ps, :1652187 ps, 2500 ps );
#    Time: 1652187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1651250 ps, :1652187 ps, 7 ns );
#    Time: 1652187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1652187 ps, :1652656 ps, 2500 ps );
#    Time: 1652656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1651718 ps, :1652656 ps, 7 ns );
#    Time: 1652656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1652656 ps, :1653125 ps, 2500 ps );
#    Time: 1653125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1652187 ps, :1653125 ps, 7 ns );
#    Time: 1653125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1653125 ps, :1653593 ps, 2500 ps );
#    Time: 1653593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1652656 ps, :1653593 ps, 7 ns );
#    Time: 1653593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1653593 ps, :1654062 ps, 2500 ps );
#    Time: 1654062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1653125 ps, :1654062 ps, 7 ns );
#    Time: 1654062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1654062 ps, :1654531 ps, 2500 ps );
#    Time: 1654531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1653593 ps, :1654531 ps, 7 ns );
#    Time: 1654531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1654531 ps, :1655 ns, 2500 ps );
#    Time: 1655 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1654062 ps, :1655 ns, 7 ns );
#    Time: 1655 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1655 ns, :1655468 ps, 2500 ps );
#    Time: 1655468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1654531 ps, :1655468 ps, 7 ns );
#    Time: 1655468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1655468 ps, :1655937 ps, 2500 ps );
#    Time: 1655937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1655 ns, :1655937 ps, 7 ns );
#    Time: 1655937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1655937 ps, :1656406 ps, 2500 ps );
#    Time: 1656406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1655468 ps, :1656406 ps, 7 ns );
#    Time: 1656406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1656406 ps, :1656875 ps, 2500 ps );
#    Time: 1656875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1655937 ps, :1656875 ps, 7 ns );
#    Time: 1656875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1656875 ps, :1657343 ps, 2500 ps );
#    Time: 1657343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1656406 ps, :1657343 ps, 7 ns );
#    Time: 1657343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1657343 ps, :1657812 ps, 2500 ps );
#    Time: 1657812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1656875 ps, :1657812 ps, 7 ns );
#    Time: 1657812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1657812 ps, :1658281 ps, 2500 ps );
#    Time: 1658281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1657343 ps, :1658281 ps, 7 ns );
#    Time: 1658281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1658281 ps, :1658750 ps, 2500 ps );
#    Time: 1658750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1657812 ps, :1658750 ps, 7 ns );
#    Time: 1658750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1658750 ps, :1659218 ps, 2500 ps );
#    Time: 1659218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1658281 ps, :1659218 ps, 7 ns );
#    Time: 1659218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1659218 ps, :1659687 ps, 2500 ps );
#    Time: 1659687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1658750 ps, :1659687 ps, 7 ns );
#    Time: 1659687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1659687 ps, :1660156 ps, 2500 ps );
#    Time: 1660156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1659218 ps, :1660156 ps, 7 ns );
#    Time: 1660156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1660156 ps, :1660625 ps, 2500 ps );
#    Time: 1660625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1659687 ps, :1660625 ps, 7 ns );
#    Time: 1660625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1660625 ps, :1661093 ps, 2500 ps );
#    Time: 1661093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1660156 ps, :1661093 ps, 7 ns );
#    Time: 1661093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1661093 ps, :1661562 ps, 2500 ps );
#    Time: 1661562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1660625 ps, :1661562 ps, 7 ns );
#    Time: 1661562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1661562 ps, :1662031 ps, 2500 ps );
#    Time: 1662031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1661093 ps, :1662031 ps, 7 ns );
#    Time: 1662031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1662031 ps, :1662500 ps, 2500 ps );
#    Time: 1662500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1661562 ps, :1662500 ps, 7 ns );
#    Time: 1662500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1662500 ps, :1662968 ps, 2500 ps );
#    Time: 1662968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1662031 ps, :1662968 ps, 7 ns );
#    Time: 1662968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1662968 ps, :1663437 ps, 2500 ps );
#    Time: 1663437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1662500 ps, :1663437 ps, 7 ns );
#    Time: 1663437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1663437 ps, :1663906 ps, 2500 ps );
#    Time: 1663906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1662968 ps, :1663906 ps, 7 ns );
#    Time: 1663906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1663906 ps, :1664375 ps, 2500 ps );
#    Time: 1664375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1663437 ps, :1664375 ps, 7 ns );
#    Time: 1664375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1664375 ps, :1664843 ps, 2500 ps );
#    Time: 1664843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1663906 ps, :1664843 ps, 7 ns );
#    Time: 1664843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1664843 ps, :1665312 ps, 2500 ps );
#    Time: 1665312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1664375 ps, :1665312 ps, 7 ns );
#    Time: 1665312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1665312 ps, :1665781 ps, 2500 ps );
#    Time: 1665781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1664843 ps, :1665781 ps, 7 ns );
#    Time: 1665781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1665781 ps, :1666250 ps, 2500 ps );
#    Time: 1666250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1665312 ps, :1666250 ps, 7 ns );
#    Time: 1666250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1666250 ps, :1666718 ps, 2500 ps );
#    Time: 1666718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1665781 ps, :1666718 ps, 7 ns );
#    Time: 1666718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1666718 ps, :1667187 ps, 2500 ps );
#    Time: 1667187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1666250 ps, :1667187 ps, 7 ns );
#    Time: 1667187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1667187 ps, :1667656 ps, 2500 ps );
#    Time: 1667656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1666718 ps, :1667656 ps, 7 ns );
#    Time: 1667656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1667656 ps, :1668125 ps, 2500 ps );
#    Time: 1668125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1667187 ps, :1668125 ps, 7 ns );
#    Time: 1668125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1668125 ps, :1668593 ps, 2500 ps );
#    Time: 1668593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1667656 ps, :1668593 ps, 7 ns );
#    Time: 1668593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1668593 ps, :1669062 ps, 2500 ps );
#    Time: 1669062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1668125 ps, :1669062 ps, 7 ns );
#    Time: 1669062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1669062 ps, :1669531 ps, 2500 ps );
#    Time: 1669531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1668593 ps, :1669531 ps, 7 ns );
#    Time: 1669531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1669531 ps, :1670 ns, 2500 ps );
#    Time: 1670 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1669062 ps, :1670 ns, 7 ns );
#    Time: 1670 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1670 ns, :1670468 ps, 2500 ps );
#    Time: 1670468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1669531 ps, :1670468 ps, 7 ns );
#    Time: 1670468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1670468 ps, :1670937 ps, 2500 ps );
#    Time: 1670937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1670 ns, :1670937 ps, 7 ns );
#    Time: 1670937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1670937 ps, :1671406 ps, 2500 ps );
#    Time: 1671406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1670468 ps, :1671406 ps, 7 ns );
#    Time: 1671406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1671406 ps, :1671875 ps, 2500 ps );
#    Time: 1671875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1670937 ps, :1671875 ps, 7 ns );
#    Time: 1671875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1671875 ps, :1672343 ps, 2500 ps );
#    Time: 1672343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1671406 ps, :1672343 ps, 7 ns );
#    Time: 1672343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1672343 ps, :1672812 ps, 2500 ps );
#    Time: 1672812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1671875 ps, :1672812 ps, 7 ns );
#    Time: 1672812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1672812 ps, :1673281 ps, 2500 ps );
#    Time: 1673281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1672343 ps, :1673281 ps, 7 ns );
#    Time: 1673281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1673281 ps, :1673750 ps, 2500 ps );
#    Time: 1673750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1672812 ps, :1673750 ps, 7 ns );
#    Time: 1673750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1673750 ps, :1674218 ps, 2500 ps );
#    Time: 1674218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1673281 ps, :1674218 ps, 7 ns );
#    Time: 1674218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1674218 ps, :1674687 ps, 2500 ps );
#    Time: 1674687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1673750 ps, :1674687 ps, 7 ns );
#    Time: 1674687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1674687 ps, :1675156 ps, 2500 ps );
#    Time: 1675156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1674218 ps, :1675156 ps, 7 ns );
#    Time: 1675156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1675156 ps, :1675625 ps, 2500 ps );
#    Time: 1675625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1674687 ps, :1675625 ps, 7 ns );
#    Time: 1675625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1675625 ps, :1676093 ps, 2500 ps );
#    Time: 1676093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1675156 ps, :1676093 ps, 7 ns );
#    Time: 1676093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1676093 ps, :1676562 ps, 2500 ps );
#    Time: 1676562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1675625 ps, :1676562 ps, 7 ns );
#    Time: 1676562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1676562 ps, :1677031 ps, 2500 ps );
#    Time: 1677031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1676093 ps, :1677031 ps, 7 ns );
#    Time: 1677031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1677031 ps, :1677500 ps, 2500 ps );
#    Time: 1677500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1676562 ps, :1677500 ps, 7 ns );
#    Time: 1677500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1677500 ps, :1677968 ps, 2500 ps );
#    Time: 1677968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1677031 ps, :1677968 ps, 7 ns );
#    Time: 1677968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1677968 ps, :1678437 ps, 2500 ps );
#    Time: 1678437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1677500 ps, :1678437 ps, 7 ns );
#    Time: 1678437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1678437 ps, :1678906 ps, 2500 ps );
#    Time: 1678906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1677968 ps, :1678906 ps, 7 ns );
#    Time: 1678906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1678906 ps, :1679375 ps, 2500 ps );
#    Time: 1679375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1678437 ps, :1679375 ps, 7 ns );
#    Time: 1679375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1679375 ps, :1679843 ps, 2500 ps );
#    Time: 1679843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1678906 ps, :1679843 ps, 7 ns );
#    Time: 1679843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1679843 ps, :1680312 ps, 2500 ps );
#    Time: 1680312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1679375 ps, :1680312 ps, 7 ns );
#    Time: 1680312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1680312 ps, :1680781 ps, 2500 ps );
#    Time: 1680781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1679843 ps, :1680781 ps, 7 ns );
#    Time: 1680781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1680781 ps, :1681250 ps, 2500 ps );
#    Time: 1681250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1680312 ps, :1681250 ps, 7 ns );
#    Time: 1681250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1681250 ps, :1681718 ps, 2500 ps );
#    Time: 1681718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1680781 ps, :1681718 ps, 7 ns );
#    Time: 1681718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1681718 ps, :1682187 ps, 2500 ps );
#    Time: 1682187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1681250 ps, :1682187 ps, 7 ns );
#    Time: 1682187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1682187 ps, :1682656 ps, 2500 ps );
#    Time: 1682656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1681718 ps, :1682656 ps, 7 ns );
#    Time: 1682656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1682656 ps, :1683125 ps, 2500 ps );
#    Time: 1683125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1682187 ps, :1683125 ps, 7 ns );
#    Time: 1683125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1683125 ps, :1683593 ps, 2500 ps );
#    Time: 1683593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1682656 ps, :1683593 ps, 7 ns );
#    Time: 1683593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1683593 ps, :1684062 ps, 2500 ps );
#    Time: 1684062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1683125 ps, :1684062 ps, 7 ns );
#    Time: 1684062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1684062 ps, :1684531 ps, 2500 ps );
#    Time: 1684531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1683593 ps, :1684531 ps, 7 ns );
#    Time: 1684531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1684531 ps, :1685 ns, 2500 ps );
#    Time: 1685 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1684062 ps, :1685 ns, 7 ns );
#    Time: 1685 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1685 ns, :1685468 ps, 2500 ps );
#    Time: 1685468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1684531 ps, :1685468 ps, 7 ns );
#    Time: 1685468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1685468 ps, :1685937 ps, 2500 ps );
#    Time: 1685937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1685 ns, :1685937 ps, 7 ns );
#    Time: 1685937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1685937 ps, :1686406 ps, 2500 ps );
#    Time: 1686406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1685468 ps, :1686406 ps, 7 ns );
#    Time: 1686406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1686406 ps, :1686875 ps, 2500 ps );
#    Time: 1686875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1685937 ps, :1686875 ps, 7 ns );
#    Time: 1686875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1686875 ps, :1687343 ps, 2500 ps );
#    Time: 1687343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1686406 ps, :1687343 ps, 7 ns );
#    Time: 1687343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1687343 ps, :1687812 ps, 2500 ps );
#    Time: 1687812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1686875 ps, :1687812 ps, 7 ns );
#    Time: 1687812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1687812 ps, :1688281 ps, 2500 ps );
#    Time: 1688281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1687343 ps, :1688281 ps, 7 ns );
#    Time: 1688281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1688281 ps, :1688750 ps, 2500 ps );
#    Time: 1688750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1687812 ps, :1688750 ps, 7 ns );
#    Time: 1688750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1688750 ps, :1689218 ps, 2500 ps );
#    Time: 1689218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1688281 ps, :1689218 ps, 7 ns );
#    Time: 1689218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1689218 ps, :1689687 ps, 2500 ps );
#    Time: 1689687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1688750 ps, :1689687 ps, 7 ns );
#    Time: 1689687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1689687 ps, :1690156 ps, 2500 ps );
#    Time: 1690156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1689218 ps, :1690156 ps, 7 ns );
#    Time: 1690156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1690156 ps, :1690625 ps, 2500 ps );
#    Time: 1690625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1689687 ps, :1690625 ps, 7 ns );
#    Time: 1690625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1690625 ps, :1691093 ps, 2500 ps );
#    Time: 1691093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1690156 ps, :1691093 ps, 7 ns );
#    Time: 1691093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1691093 ps, :1691562 ps, 2500 ps );
#    Time: 1691562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1690625 ps, :1691562 ps, 7 ns );
#    Time: 1691562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1691562 ps, :1692031 ps, 2500 ps );
#    Time: 1692031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1691093 ps, :1692031 ps, 7 ns );
#    Time: 1692031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1692031 ps, :1692500 ps, 2500 ps );
#    Time: 1692500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1691562 ps, :1692500 ps, 7 ns );
#    Time: 1692500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1692500 ps, :1692968 ps, 2500 ps );
#    Time: 1692968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1692031 ps, :1692968 ps, 7 ns );
#    Time: 1692968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1692968 ps, :1693437 ps, 2500 ps );
#    Time: 1693437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1692500 ps, :1693437 ps, 7 ns );
#    Time: 1693437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1693437 ps, :1693906 ps, 2500 ps );
#    Time: 1693906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1692968 ps, :1693906 ps, 7 ns );
#    Time: 1693906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1693906 ps, :1694375 ps, 2500 ps );
#    Time: 1694375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1693437 ps, :1694375 ps, 7 ns );
#    Time: 1694375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1694375 ps, :1694843 ps, 2500 ps );
#    Time: 1694843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1693906 ps, :1694843 ps, 7 ns );
#    Time: 1694843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1694843 ps, :1695312 ps, 2500 ps );
#    Time: 1695312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1694375 ps, :1695312 ps, 7 ns );
#    Time: 1695312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1695312 ps, :1695781 ps, 2500 ps );
#    Time: 1695781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1694843 ps, :1695781 ps, 7 ns );
#    Time: 1695781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1695781 ps, :1696250 ps, 2500 ps );
#    Time: 1696250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1695312 ps, :1696250 ps, 7 ns );
#    Time: 1696250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1696250 ps, :1696718 ps, 2500 ps );
#    Time: 1696718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1695781 ps, :1696718 ps, 7 ns );
#    Time: 1696718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1696718 ps, :1697187 ps, 2500 ps );
#    Time: 1697187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1696250 ps, :1697187 ps, 7 ns );
#    Time: 1697187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1697187 ps, :1697656 ps, 2500 ps );
#    Time: 1697656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1696718 ps, :1697656 ps, 7 ns );
#    Time: 1697656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1697656 ps, :1698125 ps, 2500 ps );
#    Time: 1698125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1697187 ps, :1698125 ps, 7 ns );
#    Time: 1698125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1698125 ps, :1698593 ps, 2500 ps );
#    Time: 1698593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1697656 ps, :1698593 ps, 7 ns );
#    Time: 1698593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1698593 ps, :1699062 ps, 2500 ps );
#    Time: 1699062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1698125 ps, :1699062 ps, 7 ns );
#    Time: 1699062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1699062 ps, :1699531 ps, 2500 ps );
#    Time: 1699531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1698593 ps, :1699531 ps, 7 ns );
#    Time: 1699531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1699531 ps, :1700 ns, 2500 ps );
#    Time: 1700 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1699062 ps, :1700 ns, 7 ns );
#    Time: 1700 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1700 ns, :1700468 ps, 2500 ps );
#    Time: 1700468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1699531 ps, :1700468 ps, 7 ns );
#    Time: 1700468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1700468 ps, :1700937 ps, 2500 ps );
#    Time: 1700937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1700 ns, :1700937 ps, 7 ns );
#    Time: 1700937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1700937 ps, :1701406 ps, 2500 ps );
#    Time: 1701406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1700468 ps, :1701406 ps, 7 ns );
#    Time: 1701406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1701406 ps, :1701875 ps, 2500 ps );
#    Time: 1701875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1700937 ps, :1701875 ps, 7 ns );
#    Time: 1701875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1701875 ps, :1702343 ps, 2500 ps );
#    Time: 1702343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1701406 ps, :1702343 ps, 7 ns );
#    Time: 1702343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1702343 ps, :1702812 ps, 2500 ps );
#    Time: 1702812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1701875 ps, :1702812 ps, 7 ns );
#    Time: 1702812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1702812 ps, :1703281 ps, 2500 ps );
#    Time: 1703281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1702343 ps, :1703281 ps, 7 ns );
#    Time: 1703281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1703281 ps, :1703750 ps, 2500 ps );
#    Time: 1703750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1702812 ps, :1703750 ps, 7 ns );
#    Time: 1703750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1703750 ps, :1704218 ps, 2500 ps );
#    Time: 1704218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1703281 ps, :1704218 ps, 7 ns );
#    Time: 1704218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1704218 ps, :1704687 ps, 2500 ps );
#    Time: 1704687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1703750 ps, :1704687 ps, 7 ns );
#    Time: 1704687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1704687 ps, :1705156 ps, 2500 ps );
#    Time: 1705156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1704218 ps, :1705156 ps, 7 ns );
#    Time: 1705156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1705156 ps, :1705625 ps, 2500 ps );
#    Time: 1705625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1704687 ps, :1705625 ps, 7 ns );
#    Time: 1705625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1705625 ps, :1706093 ps, 2500 ps );
#    Time: 1706093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1705156 ps, :1706093 ps, 7 ns );
#    Time: 1706093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1706093 ps, :1706562 ps, 2500 ps );
#    Time: 1706562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1705625 ps, :1706562 ps, 7 ns );
#    Time: 1706562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1706562 ps, :1707031 ps, 2500 ps );
#    Time: 1707031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1706093 ps, :1707031 ps, 7 ns );
#    Time: 1707031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1707031 ps, :1707500 ps, 2500 ps );
#    Time: 1707500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1706562 ps, :1707500 ps, 7 ns );
#    Time: 1707500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1707500 ps, :1707968 ps, 2500 ps );
#    Time: 1707968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1707031 ps, :1707968 ps, 7 ns );
#    Time: 1707968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1707968 ps, :1708437 ps, 2500 ps );
#    Time: 1708437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1707500 ps, :1708437 ps, 7 ns );
#    Time: 1708437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1708437 ps, :1708906 ps, 2500 ps );
#    Time: 1708906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1707968 ps, :1708906 ps, 7 ns );
#    Time: 1708906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1708906 ps, :1709375 ps, 2500 ps );
#    Time: 1709375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1708437 ps, :1709375 ps, 7 ns );
#    Time: 1709375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1709375 ps, :1709843 ps, 2500 ps );
#    Time: 1709843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1708906 ps, :1709843 ps, 7 ns );
#    Time: 1709843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1709843 ps, :1710312 ps, 2500 ps );
#    Time: 1710312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1709375 ps, :1710312 ps, 7 ns );
#    Time: 1710312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1710312 ps, :1710781 ps, 2500 ps );
#    Time: 1710781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1709843 ps, :1710781 ps, 7 ns );
#    Time: 1710781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1710781 ps, :1711250 ps, 2500 ps );
#    Time: 1711250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1710312 ps, :1711250 ps, 7 ns );
#    Time: 1711250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1711250 ps, :1711718 ps, 2500 ps );
#    Time: 1711718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1710781 ps, :1711718 ps, 7 ns );
#    Time: 1711718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1711718 ps, :1712187 ps, 2500 ps );
#    Time: 1712187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1711250 ps, :1712187 ps, 7 ns );
#    Time: 1712187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1712187 ps, :1712656 ps, 2500 ps );
#    Time: 1712656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1711718 ps, :1712656 ps, 7 ns );
#    Time: 1712656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1712656 ps, :1713125 ps, 2500 ps );
#    Time: 1713125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1712187 ps, :1713125 ps, 7 ns );
#    Time: 1713125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1713125 ps, :1713593 ps, 2500 ps );
#    Time: 1713593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1712656 ps, :1713593 ps, 7 ns );
#    Time: 1713593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1713593 ps, :1714062 ps, 2500 ps );
#    Time: 1714062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1713125 ps, :1714062 ps, 7 ns );
#    Time: 1714062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1714062 ps, :1714531 ps, 2500 ps );
#    Time: 1714531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1713593 ps, :1714531 ps, 7 ns );
#    Time: 1714531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1714531 ps, :1715 ns, 2500 ps );
#    Time: 1715 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1714062 ps, :1715 ns, 7 ns );
#    Time: 1715 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1715 ns, :1715468 ps, 2500 ps );
#    Time: 1715468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1714531 ps, :1715468 ps, 7 ns );
#    Time: 1715468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1715468 ps, :1715937 ps, 2500 ps );
#    Time: 1715937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1715 ns, :1715937 ps, 7 ns );
#    Time: 1715937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1715937 ps, :1716406 ps, 2500 ps );
#    Time: 1716406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1715468 ps, :1716406 ps, 7 ns );
#    Time: 1716406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1716406 ps, :1716875 ps, 2500 ps );
#    Time: 1716875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1715937 ps, :1716875 ps, 7 ns );
#    Time: 1716875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1716875 ps, :1717343 ps, 2500 ps );
#    Time: 1717343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1716406 ps, :1717343 ps, 7 ns );
#    Time: 1717343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1717343 ps, :1717812 ps, 2500 ps );
#    Time: 1717812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1716875 ps, :1717812 ps, 7 ns );
#    Time: 1717812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1717812 ps, :1718281 ps, 2500 ps );
#    Time: 1718281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1717343 ps, :1718281 ps, 7 ns );
#    Time: 1718281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1718281 ps, :1718750 ps, 2500 ps );
#    Time: 1718750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1717812 ps, :1718750 ps, 7 ns );
#    Time: 1718750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1718750 ps, :1719218 ps, 2500 ps );
#    Time: 1719218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1718281 ps, :1719218 ps, 7 ns );
#    Time: 1719218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1719218 ps, :1719687 ps, 2500 ps );
#    Time: 1719687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1718750 ps, :1719687 ps, 7 ns );
#    Time: 1719687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1719687 ps, :1720156 ps, 2500 ps );
#    Time: 1720156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1719218 ps, :1720156 ps, 7 ns );
#    Time: 1720156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1720156 ps, :1720625 ps, 2500 ps );
#    Time: 1720625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1719687 ps, :1720625 ps, 7 ns );
#    Time: 1720625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1720625 ps, :1721093 ps, 2500 ps );
#    Time: 1721093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1720156 ps, :1721093 ps, 7 ns );
#    Time: 1721093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1721093 ps, :1721562 ps, 2500 ps );
#    Time: 1721562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1720625 ps, :1721562 ps, 7 ns );
#    Time: 1721562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1721562 ps, :1722031 ps, 2500 ps );
#    Time: 1722031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1721093 ps, :1722031 ps, 7 ns );
#    Time: 1722031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1722031 ps, :1722500 ps, 2500 ps );
#    Time: 1722500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1721562 ps, :1722500 ps, 7 ns );
#    Time: 1722500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1722500 ps, :1722968 ps, 2500 ps );
#    Time: 1722968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1722031 ps, :1722968 ps, 7 ns );
#    Time: 1722968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1722968 ps, :1723437 ps, 2500 ps );
#    Time: 1723437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1722500 ps, :1723437 ps, 7 ns );
#    Time: 1723437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1723437 ps, :1723906 ps, 2500 ps );
#    Time: 1723906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1722968 ps, :1723906 ps, 7 ns );
#    Time: 1723906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1723906 ps, :1724375 ps, 2500 ps );
#    Time: 1724375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1723437 ps, :1724375 ps, 7 ns );
#    Time: 1724375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1724375 ps, :1724843 ps, 2500 ps );
#    Time: 1724843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1723906 ps, :1724843 ps, 7 ns );
#    Time: 1724843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1724843 ps, :1725312 ps, 2500 ps );
#    Time: 1725312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1724375 ps, :1725312 ps, 7 ns );
#    Time: 1725312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1725312 ps, :1725781 ps, 2500 ps );
#    Time: 1725781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1724843 ps, :1725781 ps, 7 ns );
#    Time: 1725781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1725781 ps, :1726250 ps, 2500 ps );
#    Time: 1726250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1725312 ps, :1726250 ps, 7 ns );
#    Time: 1726250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1726250 ps, :1726718 ps, 2500 ps );
#    Time: 1726718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1725781 ps, :1726718 ps, 7 ns );
#    Time: 1726718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1726718 ps, :1727187 ps, 2500 ps );
#    Time: 1727187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1726250 ps, :1727187 ps, 7 ns );
#    Time: 1727187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1727187 ps, :1727656 ps, 2500 ps );
#    Time: 1727656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1726718 ps, :1727656 ps, 7 ns );
#    Time: 1727656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1727656 ps, :1728125 ps, 2500 ps );
#    Time: 1728125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1727187 ps, :1728125 ps, 7 ns );
#    Time: 1728125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1728125 ps, :1728593 ps, 2500 ps );
#    Time: 1728593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1727656 ps, :1728593 ps, 7 ns );
#    Time: 1728593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1728593 ps, :1729062 ps, 2500 ps );
#    Time: 1729062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1728125 ps, :1729062 ps, 7 ns );
#    Time: 1729062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1729062 ps, :1729531 ps, 2500 ps );
#    Time: 1729531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1728593 ps, :1729531 ps, 7 ns );
#    Time: 1729531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1729531 ps, :1730 ns, 2500 ps );
#    Time: 1730 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1729062 ps, :1730 ns, 7 ns );
#    Time: 1730 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1730 ns, :1730468 ps, 2500 ps );
#    Time: 1730468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1729531 ps, :1730468 ps, 7 ns );
#    Time: 1730468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1730468 ps, :1730937 ps, 2500 ps );
#    Time: 1730937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1730 ns, :1730937 ps, 7 ns );
#    Time: 1730937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1730937 ps, :1731406 ps, 2500 ps );
#    Time: 1731406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1730468 ps, :1731406 ps, 7 ns );
#    Time: 1731406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1731406 ps, :1731875 ps, 2500 ps );
#    Time: 1731875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1730937 ps, :1731875 ps, 7 ns );
#    Time: 1731875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1731875 ps, :1732343 ps, 2500 ps );
#    Time: 1732343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1731406 ps, :1732343 ps, 7 ns );
#    Time: 1732343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1732343 ps, :1732812 ps, 2500 ps );
#    Time: 1732812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1731875 ps, :1732812 ps, 7 ns );
#    Time: 1732812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1732812 ps, :1733281 ps, 2500 ps );
#    Time: 1733281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1732343 ps, :1733281 ps, 7 ns );
#    Time: 1733281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1733281 ps, :1733750 ps, 2500 ps );
#    Time: 1733750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1732812 ps, :1733750 ps, 7 ns );
#    Time: 1733750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1733750 ps, :1734218 ps, 2500 ps );
#    Time: 1734218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1733281 ps, :1734218 ps, 7 ns );
#    Time: 1734218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1734218 ps, :1734687 ps, 2500 ps );
#    Time: 1734687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1733750 ps, :1734687 ps, 7 ns );
#    Time: 1734687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1734687 ps, :1735156 ps, 2500 ps );
#    Time: 1735156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1734218 ps, :1735156 ps, 7 ns );
#    Time: 1735156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1735156 ps, :1735625 ps, 2500 ps );
#    Time: 1735625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1734687 ps, :1735625 ps, 7 ns );
#    Time: 1735625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1735625 ps, :1736093 ps, 2500 ps );
#    Time: 1736093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1735156 ps, :1736093 ps, 7 ns );
#    Time: 1736093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1736093 ps, :1736562 ps, 2500 ps );
#    Time: 1736562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1735625 ps, :1736562 ps, 7 ns );
#    Time: 1736562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1736562 ps, :1737031 ps, 2500 ps );
#    Time: 1737031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1736093 ps, :1737031 ps, 7 ns );
#    Time: 1737031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1737031 ps, :1737500 ps, 2500 ps );
#    Time: 1737500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1736562 ps, :1737500 ps, 7 ns );
#    Time: 1737500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1737500 ps, :1737968 ps, 2500 ps );
#    Time: 1737968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1737031 ps, :1737968 ps, 7 ns );
#    Time: 1737968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1737968 ps, :1738437 ps, 2500 ps );
#    Time: 1738437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1737500 ps, :1738437 ps, 7 ns );
#    Time: 1738437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1738437 ps, :1738906 ps, 2500 ps );
#    Time: 1738906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1737968 ps, :1738906 ps, 7 ns );
#    Time: 1738906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1738906 ps, :1739375 ps, 2500 ps );
#    Time: 1739375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1738437 ps, :1739375 ps, 7 ns );
#    Time: 1739375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1739375 ps, :1739843 ps, 2500 ps );
#    Time: 1739843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1738906 ps, :1739843 ps, 7 ns );
#    Time: 1739843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1739843 ps, :1740312 ps, 2500 ps );
#    Time: 1740312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1739375 ps, :1740312 ps, 7 ns );
#    Time: 1740312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1740312 ps, :1740781 ps, 2500 ps );
#    Time: 1740781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1739843 ps, :1740781 ps, 7 ns );
#    Time: 1740781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1740781 ps, :1741250 ps, 2500 ps );
#    Time: 1741250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1740312 ps, :1741250 ps, 7 ns );
#    Time: 1741250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1741250 ps, :1741718 ps, 2500 ps );
#    Time: 1741718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1740781 ps, :1741718 ps, 7 ns );
#    Time: 1741718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1741718 ps, :1742187 ps, 2500 ps );
#    Time: 1742187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1741250 ps, :1742187 ps, 7 ns );
#    Time: 1742187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1742187 ps, :1742656 ps, 2500 ps );
#    Time: 1742656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1741718 ps, :1742656 ps, 7 ns );
#    Time: 1742656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1742656 ps, :1743125 ps, 2500 ps );
#    Time: 1743125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1742187 ps, :1743125 ps, 7 ns );
#    Time: 1743125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1743125 ps, :1743593 ps, 2500 ps );
#    Time: 1743593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1742656 ps, :1743593 ps, 7 ns );
#    Time: 1743593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1743593 ps, :1744062 ps, 2500 ps );
#    Time: 1744062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1743125 ps, :1744062 ps, 7 ns );
#    Time: 1744062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1744062 ps, :1744531 ps, 2500 ps );
#    Time: 1744531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1743593 ps, :1744531 ps, 7 ns );
#    Time: 1744531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1744531 ps, :1745 ns, 2500 ps );
#    Time: 1745 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1744062 ps, :1745 ns, 7 ns );
#    Time: 1745 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1745 ns, :1745468 ps, 2500 ps );
#    Time: 1745468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1744531 ps, :1745468 ps, 7 ns );
#    Time: 1745468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1745468 ps, :1745937 ps, 2500 ps );
#    Time: 1745937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1745 ns, :1745937 ps, 7 ns );
#    Time: 1745937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1745937 ps, :1746406 ps, 2500 ps );
#    Time: 1746406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1745468 ps, :1746406 ps, 7 ns );
#    Time: 1746406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1746406 ps, :1746875 ps, 2500 ps );
#    Time: 1746875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1745937 ps, :1746875 ps, 7 ns );
#    Time: 1746875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1746875 ps, :1747343 ps, 2500 ps );
#    Time: 1747343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1746406 ps, :1747343 ps, 7 ns );
#    Time: 1747343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1747343 ps, :1747812 ps, 2500 ps );
#    Time: 1747812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1746875 ps, :1747812 ps, 7 ns );
#    Time: 1747812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1747812 ps, :1748281 ps, 2500 ps );
#    Time: 1748281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1747343 ps, :1748281 ps, 7 ns );
#    Time: 1748281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1748281 ps, :1748750 ps, 2500 ps );
#    Time: 1748750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1747812 ps, :1748750 ps, 7 ns );
#    Time: 1748750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1748750 ps, :1749218 ps, 2500 ps );
#    Time: 1749218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1748281 ps, :1749218 ps, 7 ns );
#    Time: 1749218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1749218 ps, :1749687 ps, 2500 ps );
#    Time: 1749687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1748750 ps, :1749687 ps, 7 ns );
#    Time: 1749687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1749687 ps, :1750156 ps, 2500 ps );
#    Time: 1750156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1749218 ps, :1750156 ps, 7 ns );
#    Time: 1750156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1750156 ps, :1750625 ps, 2500 ps );
#    Time: 1750625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1749687 ps, :1750625 ps, 7 ns );
#    Time: 1750625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1750625 ps, :1751093 ps, 2500 ps );
#    Time: 1751093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1750156 ps, :1751093 ps, 7 ns );
#    Time: 1751093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1751093 ps, :1751562 ps, 2500 ps );
#    Time: 1751562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1750625 ps, :1751562 ps, 7 ns );
#    Time: 1751562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1751562 ps, :1752031 ps, 2500 ps );
#    Time: 1752031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1751093 ps, :1752031 ps, 7 ns );
#    Time: 1752031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1752031 ps, :1752500 ps, 2500 ps );
#    Time: 1752500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1751562 ps, :1752500 ps, 7 ns );
#    Time: 1752500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1752500 ps, :1752968 ps, 2500 ps );
#    Time: 1752968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1752031 ps, :1752968 ps, 7 ns );
#    Time: 1752968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1752968 ps, :1753437 ps, 2500 ps );
#    Time: 1753437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1752500 ps, :1753437 ps, 7 ns );
#    Time: 1753437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1753437 ps, :1753906 ps, 2500 ps );
#    Time: 1753906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1752968 ps, :1753906 ps, 7 ns );
#    Time: 1753906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1753906 ps, :1754375 ps, 2500 ps );
#    Time: 1754375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1753437 ps, :1754375 ps, 7 ns );
#    Time: 1754375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1754375 ps, :1754843 ps, 2500 ps );
#    Time: 1754843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1753906 ps, :1754843 ps, 7 ns );
#    Time: 1754843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1754843 ps, :1755312 ps, 2500 ps );
#    Time: 1755312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1754375 ps, :1755312 ps, 7 ns );
#    Time: 1755312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1755312 ps, :1755781 ps, 2500 ps );
#    Time: 1755781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1754843 ps, :1755781 ps, 7 ns );
#    Time: 1755781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1755781 ps, :1756250 ps, 2500 ps );
#    Time: 1756250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1755312 ps, :1756250 ps, 7 ns );
#    Time: 1756250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1756250 ps, :1756718 ps, 2500 ps );
#    Time: 1756718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1755781 ps, :1756718 ps, 7 ns );
#    Time: 1756718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1756718 ps, :1757187 ps, 2500 ps );
#    Time: 1757187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1756250 ps, :1757187 ps, 7 ns );
#    Time: 1757187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1757187 ps, :1757656 ps, 2500 ps );
#    Time: 1757656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1756718 ps, :1757656 ps, 7 ns );
#    Time: 1757656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1757656 ps, :1758125 ps, 2500 ps );
#    Time: 1758125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1757187 ps, :1758125 ps, 7 ns );
#    Time: 1758125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1758125 ps, :1758593 ps, 2500 ps );
#    Time: 1758593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1757656 ps, :1758593 ps, 7 ns );
#    Time: 1758593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1758593 ps, :1759062 ps, 2500 ps );
#    Time: 1759062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1758125 ps, :1759062 ps, 7 ns );
#    Time: 1759062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1759062 ps, :1759531 ps, 2500 ps );
#    Time: 1759531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1758593 ps, :1759531 ps, 7 ns );
#    Time: 1759531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1759531 ps, :1760 ns, 2500 ps );
#    Time: 1760 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1759062 ps, :1760 ns, 7 ns );
#    Time: 1760 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1760 ns, :1760468 ps, 2500 ps );
#    Time: 1760468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1759531 ps, :1760468 ps, 7 ns );
#    Time: 1760468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1760468 ps, :1760937 ps, 2500 ps );
#    Time: 1760937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1760 ns, :1760937 ps, 7 ns );
#    Time: 1760937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1760937 ps, :1761406 ps, 2500 ps );
#    Time: 1761406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1760468 ps, :1761406 ps, 7 ns );
#    Time: 1761406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1761406 ps, :1761875 ps, 2500 ps );
#    Time: 1761875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1760937 ps, :1761875 ps, 7 ns );
#    Time: 1761875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1761875 ps, :1762343 ps, 2500 ps );
#    Time: 1762343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1761406 ps, :1762343 ps, 7 ns );
#    Time: 1762343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1762343 ps, :1762812 ps, 2500 ps );
#    Time: 1762812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1761875 ps, :1762812 ps, 7 ns );
#    Time: 1762812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1762812 ps, :1763281 ps, 2500 ps );
#    Time: 1763281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1762343 ps, :1763281 ps, 7 ns );
#    Time: 1763281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1763281 ps, :1763750 ps, 2500 ps );
#    Time: 1763750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1762812 ps, :1763750 ps, 7 ns );
#    Time: 1763750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1763750 ps, :1764218 ps, 2500 ps );
#    Time: 1764218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1763281 ps, :1764218 ps, 7 ns );
#    Time: 1764218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1764218 ps, :1764687 ps, 2500 ps );
#    Time: 1764687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1763750 ps, :1764687 ps, 7 ns );
#    Time: 1764687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1764687 ps, :1765156 ps, 2500 ps );
#    Time: 1765156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1764218 ps, :1765156 ps, 7 ns );
#    Time: 1765156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1765156 ps, :1765625 ps, 2500 ps );
#    Time: 1765625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1764687 ps, :1765625 ps, 7 ns );
#    Time: 1765625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1765625 ps, :1766093 ps, 2500 ps );
#    Time: 1766093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1765156 ps, :1766093 ps, 7 ns );
#    Time: 1766093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1766093 ps, :1766562 ps, 2500 ps );
#    Time: 1766562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1765625 ps, :1766562 ps, 7 ns );
#    Time: 1766562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1766562 ps, :1767031 ps, 2500 ps );
#    Time: 1767031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1766093 ps, :1767031 ps, 7 ns );
#    Time: 1767031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1767031 ps, :1767500 ps, 2500 ps );
#    Time: 1767500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1766562 ps, :1767500 ps, 7 ns );
#    Time: 1767500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1767500 ps, :1767968 ps, 2500 ps );
#    Time: 1767968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1767031 ps, :1767968 ps, 7 ns );
#    Time: 1767968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1767968 ps, :1768437 ps, 2500 ps );
#    Time: 1768437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1767500 ps, :1768437 ps, 7 ns );
#    Time: 1768437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1768437 ps, :1768906 ps, 2500 ps );
#    Time: 1768906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1767968 ps, :1768906 ps, 7 ns );
#    Time: 1768906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1768906 ps, :1769375 ps, 2500 ps );
#    Time: 1769375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1768437 ps, :1769375 ps, 7 ns );
#    Time: 1769375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1769375 ps, :1769843 ps, 2500 ps );
#    Time: 1769843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1768906 ps, :1769843 ps, 7 ns );
#    Time: 1769843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1769843 ps, :1770312 ps, 2500 ps );
#    Time: 1770312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1769375 ps, :1770312 ps, 7 ns );
#    Time: 1770312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1770312 ps, :1770781 ps, 2500 ps );
#    Time: 1770781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1769843 ps, :1770781 ps, 7 ns );
#    Time: 1770781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1770781 ps, :1771250 ps, 2500 ps );
#    Time: 1771250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1770312 ps, :1771250 ps, 7 ns );
#    Time: 1771250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1771250 ps, :1771718 ps, 2500 ps );
#    Time: 1771718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1770781 ps, :1771718 ps, 7 ns );
#    Time: 1771718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1771718 ps, :1772187 ps, 2500 ps );
#    Time: 1772187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1771250 ps, :1772187 ps, 7 ns );
#    Time: 1772187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1772187 ps, :1772656 ps, 2500 ps );
#    Time: 1772656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1771718 ps, :1772656 ps, 7 ns );
#    Time: 1772656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1772656 ps, :1773125 ps, 2500 ps );
#    Time: 1773125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1772187 ps, :1773125 ps, 7 ns );
#    Time: 1773125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1773125 ps, :1773593 ps, 2500 ps );
#    Time: 1773593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1772656 ps, :1773593 ps, 7 ns );
#    Time: 1773593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1773593 ps, :1774062 ps, 2500 ps );
#    Time: 1774062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1773125 ps, :1774062 ps, 7 ns );
#    Time: 1774062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1774062 ps, :1774531 ps, 2500 ps );
#    Time: 1774531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1773593 ps, :1774531 ps, 7 ns );
#    Time: 1774531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1774531 ps, :1775 ns, 2500 ps );
#    Time: 1775 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1774062 ps, :1775 ns, 7 ns );
#    Time: 1775 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1775 ns, :1775468 ps, 2500 ps );
#    Time: 1775468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1774531 ps, :1775468 ps, 7 ns );
#    Time: 1775468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1775468 ps, :1775937 ps, 2500 ps );
#    Time: 1775937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1775 ns, :1775937 ps, 7 ns );
#    Time: 1775937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1775937 ps, :1776406 ps, 2500 ps );
#    Time: 1776406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1775468 ps, :1776406 ps, 7 ns );
#    Time: 1776406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1776406 ps, :1776875 ps, 2500 ps );
#    Time: 1776875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1775937 ps, :1776875 ps, 7 ns );
#    Time: 1776875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1776875 ps, :1777343 ps, 2500 ps );
#    Time: 1777343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1776406 ps, :1777343 ps, 7 ns );
#    Time: 1777343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1777343 ps, :1777812 ps, 2500 ps );
#    Time: 1777812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1776875 ps, :1777812 ps, 7 ns );
#    Time: 1777812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1777812 ps, :1778281 ps, 2500 ps );
#    Time: 1778281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1777343 ps, :1778281 ps, 7 ns );
#    Time: 1778281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1778281 ps, :1778750 ps, 2500 ps );
#    Time: 1778750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1777812 ps, :1778750 ps, 7 ns );
#    Time: 1778750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1778750 ps, :1779218 ps, 2500 ps );
#    Time: 1779218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1778281 ps, :1779218 ps, 7 ns );
#    Time: 1779218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1779218 ps, :1779687 ps, 2500 ps );
#    Time: 1779687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1778750 ps, :1779687 ps, 7 ns );
#    Time: 1779687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1779687 ps, :1780156 ps, 2500 ps );
#    Time: 1780156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1779218 ps, :1780156 ps, 7 ns );
#    Time: 1780156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1780156 ps, :1780625 ps, 2500 ps );
#    Time: 1780625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1779687 ps, :1780625 ps, 7 ns );
#    Time: 1780625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1780625 ps, :1781093 ps, 2500 ps );
#    Time: 1781093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1780156 ps, :1781093 ps, 7 ns );
#    Time: 1781093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1781093 ps, :1781562 ps, 2500 ps );
#    Time: 1781562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1780625 ps, :1781562 ps, 7 ns );
#    Time: 1781562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1781562 ps, :1782031 ps, 2500 ps );
#    Time: 1782031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1781093 ps, :1782031 ps, 7 ns );
#    Time: 1782031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1782031 ps, :1782500 ps, 2500 ps );
#    Time: 1782500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1781562 ps, :1782500 ps, 7 ns );
#    Time: 1782500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1782500 ps, :1782968 ps, 2500 ps );
#    Time: 1782968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1782031 ps, :1782968 ps, 7 ns );
#    Time: 1782968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1782968 ps, :1783437 ps, 2500 ps );
#    Time: 1783437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1782500 ps, :1783437 ps, 7 ns );
#    Time: 1783437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1783437 ps, :1783906 ps, 2500 ps );
#    Time: 1783906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1782968 ps, :1783906 ps, 7 ns );
#    Time: 1783906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1783906 ps, :1784375 ps, 2500 ps );
#    Time: 1784375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1783437 ps, :1784375 ps, 7 ns );
#    Time: 1784375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1784375 ps, :1784843 ps, 2500 ps );
#    Time: 1784843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1783906 ps, :1784843 ps, 7 ns );
#    Time: 1784843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1784843 ps, :1785312 ps, 2500 ps );
#    Time: 1785312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1784375 ps, :1785312 ps, 7 ns );
#    Time: 1785312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1785312 ps, :1785781 ps, 2500 ps );
#    Time: 1785781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1784843 ps, :1785781 ps, 7 ns );
#    Time: 1785781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1785781 ps, :1786250 ps, 2500 ps );
#    Time: 1786250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1785312 ps, :1786250 ps, 7 ns );
#    Time: 1786250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1786250 ps, :1786718 ps, 2500 ps );
#    Time: 1786718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1785781 ps, :1786718 ps, 7 ns );
#    Time: 1786718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1786718 ps, :1787187 ps, 2500 ps );
#    Time: 1787187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1786250 ps, :1787187 ps, 7 ns );
#    Time: 1787187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1787187 ps, :1787656 ps, 2500 ps );
#    Time: 1787656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1786718 ps, :1787656 ps, 7 ns );
#    Time: 1787656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1787656 ps, :1788125 ps, 2500 ps );
#    Time: 1788125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1787187 ps, :1788125 ps, 7 ns );
#    Time: 1788125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1788125 ps, :1788593 ps, 2500 ps );
#    Time: 1788593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1787656 ps, :1788593 ps, 7 ns );
#    Time: 1788593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1788593 ps, :1789062 ps, 2500 ps );
#    Time: 1789062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1788125 ps, :1789062 ps, 7 ns );
#    Time: 1789062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1789062 ps, :1789531 ps, 2500 ps );
#    Time: 1789531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1788593 ps, :1789531 ps, 7 ns );
#    Time: 1789531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1789531 ps, :1790 ns, 2500 ps );
#    Time: 1790 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1789062 ps, :1790 ns, 7 ns );
#    Time: 1790 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1790 ns, :1790468 ps, 2500 ps );
#    Time: 1790468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1789531 ps, :1790468 ps, 7 ns );
#    Time: 1790468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1790468 ps, :1790937 ps, 2500 ps );
#    Time: 1790937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1790 ns, :1790937 ps, 7 ns );
#    Time: 1790937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1790937 ps, :1791406 ps, 2500 ps );
#    Time: 1791406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1790468 ps, :1791406 ps, 7 ns );
#    Time: 1791406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1791406 ps, :1791875 ps, 2500 ps );
#    Time: 1791875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1790937 ps, :1791875 ps, 7 ns );
#    Time: 1791875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1791875 ps, :1792343 ps, 2500 ps );
#    Time: 1792343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1791406 ps, :1792343 ps, 7 ns );
#    Time: 1792343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1792343 ps, :1792812 ps, 2500 ps );
#    Time: 1792812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1791875 ps, :1792812 ps, 7 ns );
#    Time: 1792812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1792812 ps, :1793281 ps, 2500 ps );
#    Time: 1793281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1792343 ps, :1793281 ps, 7 ns );
#    Time: 1793281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1793281 ps, :1793750 ps, 2500 ps );
#    Time: 1793750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1792812 ps, :1793750 ps, 7 ns );
#    Time: 1793750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1793750 ps, :1794218 ps, 2500 ps );
#    Time: 1794218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1793281 ps, :1794218 ps, 7 ns );
#    Time: 1794218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1794218 ps, :1794687 ps, 2500 ps );
#    Time: 1794687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1793750 ps, :1794687 ps, 7 ns );
#    Time: 1794687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1794687 ps, :1795156 ps, 2500 ps );
#    Time: 1795156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1794218 ps, :1795156 ps, 7 ns );
#    Time: 1795156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1795156 ps, :1795625 ps, 2500 ps );
#    Time: 1795625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1794687 ps, :1795625 ps, 7 ns );
#    Time: 1795625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1795625 ps, :1796093 ps, 2500 ps );
#    Time: 1796093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1795156 ps, :1796093 ps, 7 ns );
#    Time: 1796093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1796093 ps, :1796562 ps, 2500 ps );
#    Time: 1796562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1795625 ps, :1796562 ps, 7 ns );
#    Time: 1796562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1796562 ps, :1797031 ps, 2500 ps );
#    Time: 1797031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1796093 ps, :1797031 ps, 7 ns );
#    Time: 1797031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1797031 ps, :1797500 ps, 2500 ps );
#    Time: 1797500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1796562 ps, :1797500 ps, 7 ns );
#    Time: 1797500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1797500 ps, :1797968 ps, 2500 ps );
#    Time: 1797968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1797031 ps, :1797968 ps, 7 ns );
#    Time: 1797968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1797968 ps, :1798437 ps, 2500 ps );
#    Time: 1798437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1797500 ps, :1798437 ps, 7 ns );
#    Time: 1798437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1798437 ps, :1798906 ps, 2500 ps );
#    Time: 1798906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1797968 ps, :1798906 ps, 7 ns );
#    Time: 1798906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1798906 ps, :1799375 ps, 2500 ps );
#    Time: 1799375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1798437 ps, :1799375 ps, 7 ns );
#    Time: 1799375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1799375 ps, :1799843 ps, 2500 ps );
#    Time: 1799843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1798906 ps, :1799843 ps, 7 ns );
#    Time: 1799843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1799843 ps, :1800312 ps, 2500 ps );
#    Time: 1800312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1799375 ps, :1800312 ps, 7 ns );
#    Time: 1800312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1800312 ps, :1800781 ps, 2500 ps );
#    Time: 1800781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1799843 ps, :1800781 ps, 7 ns );
#    Time: 1800781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1800781 ps, :1801250 ps, 2500 ps );
#    Time: 1801250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1800312 ps, :1801250 ps, 7 ns );
#    Time: 1801250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1801250 ps, :1801718 ps, 2500 ps );
#    Time: 1801718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1800781 ps, :1801718 ps, 7 ns );
#    Time: 1801718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1801718 ps, :1802187 ps, 2500 ps );
#    Time: 1802187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1801250 ps, :1802187 ps, 7 ns );
#    Time: 1802187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1802187 ps, :1802656 ps, 2500 ps );
#    Time: 1802656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1801718 ps, :1802656 ps, 7 ns );
#    Time: 1802656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1802656 ps, :1803125 ps, 2500 ps );
#    Time: 1803125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1802187 ps, :1803125 ps, 7 ns );
#    Time: 1803125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1803125 ps, :1803593 ps, 2500 ps );
#    Time: 1803593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1802656 ps, :1803593 ps, 7 ns );
#    Time: 1803593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1803593 ps, :1804062 ps, 2500 ps );
#    Time: 1804062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1803125 ps, :1804062 ps, 7 ns );
#    Time: 1804062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1804062 ps, :1804531 ps, 2500 ps );
#    Time: 1804531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1803593 ps, :1804531 ps, 7 ns );
#    Time: 1804531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1804531 ps, :1805 ns, 2500 ps );
#    Time: 1805 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1804062 ps, :1805 ns, 7 ns );
#    Time: 1805 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1805 ns, :1805468 ps, 2500 ps );
#    Time: 1805468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1804531 ps, :1805468 ps, 7 ns );
#    Time: 1805468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1805468 ps, :1805937 ps, 2500 ps );
#    Time: 1805937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1805 ns, :1805937 ps, 7 ns );
#    Time: 1805937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1805937 ps, :1806406 ps, 2500 ps );
#    Time: 1806406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1805468 ps, :1806406 ps, 7 ns );
#    Time: 1806406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1806406 ps, :1806875 ps, 2500 ps );
#    Time: 1806875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1805937 ps, :1806875 ps, 7 ns );
#    Time: 1806875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1806875 ps, :1807343 ps, 2500 ps );
#    Time: 1807343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1806406 ps, :1807343 ps, 7 ns );
#    Time: 1807343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1807343 ps, :1807812 ps, 2500 ps );
#    Time: 1807812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1806875 ps, :1807812 ps, 7 ns );
#    Time: 1807812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1807812 ps, :1808281 ps, 2500 ps );
#    Time: 1808281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1807343 ps, :1808281 ps, 7 ns );
#    Time: 1808281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1808281 ps, :1808750 ps, 2500 ps );
#    Time: 1808750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1807812 ps, :1808750 ps, 7 ns );
#    Time: 1808750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1808750 ps, :1809218 ps, 2500 ps );
#    Time: 1809218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1808281 ps, :1809218 ps, 7 ns );
#    Time: 1809218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1809218 ps, :1809687 ps, 2500 ps );
#    Time: 1809687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1808750 ps, :1809687 ps, 7 ns );
#    Time: 1809687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1809687 ps, :1810156 ps, 2500 ps );
#    Time: 1810156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1809218 ps, :1810156 ps, 7 ns );
#    Time: 1810156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1810156 ps, :1810625 ps, 2500 ps );
#    Time: 1810625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1809687 ps, :1810625 ps, 7 ns );
#    Time: 1810625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1810625 ps, :1811093 ps, 2500 ps );
#    Time: 1811093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1810156 ps, :1811093 ps, 7 ns );
#    Time: 1811093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1811093 ps, :1811562 ps, 2500 ps );
#    Time: 1811562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1810625 ps, :1811562 ps, 7 ns );
#    Time: 1811562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1811562 ps, :1812031 ps, 2500 ps );
#    Time: 1812031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1811093 ps, :1812031 ps, 7 ns );
#    Time: 1812031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1812031 ps, :1812500 ps, 2500 ps );
#    Time: 1812500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1811562 ps, :1812500 ps, 7 ns );
#    Time: 1812500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1812500 ps, :1812968 ps, 2500 ps );
#    Time: 1812968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1812031 ps, :1812968 ps, 7 ns );
#    Time: 1812968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1812968 ps, :1813437 ps, 2500 ps );
#    Time: 1813437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1812500 ps, :1813437 ps, 7 ns );
#    Time: 1813437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1813437 ps, :1813906 ps, 2500 ps );
#    Time: 1813906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1812968 ps, :1813906 ps, 7 ns );
#    Time: 1813906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1813906 ps, :1814375 ps, 2500 ps );
#    Time: 1814375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1813437 ps, :1814375 ps, 7 ns );
#    Time: 1814375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1814375 ps, :1814843 ps, 2500 ps );
#    Time: 1814843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1813906 ps, :1814843 ps, 7 ns );
#    Time: 1814843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1814843 ps, :1815312 ps, 2500 ps );
#    Time: 1815312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1814375 ps, :1815312 ps, 7 ns );
#    Time: 1815312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1815312 ps, :1815781 ps, 2500 ps );
#    Time: 1815781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1814843 ps, :1815781 ps, 7 ns );
#    Time: 1815781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1815781 ps, :1816250 ps, 2500 ps );
#    Time: 1816250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1815312 ps, :1816250 ps, 7 ns );
#    Time: 1816250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1816250 ps, :1816718 ps, 2500 ps );
#    Time: 1816718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1815781 ps, :1816718 ps, 7 ns );
#    Time: 1816718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1816718 ps, :1817187 ps, 2500 ps );
#    Time: 1817187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1816250 ps, :1817187 ps, 7 ns );
#    Time: 1817187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1817187 ps, :1817656 ps, 2500 ps );
#    Time: 1817656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1816718 ps, :1817656 ps, 7 ns );
#    Time: 1817656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1817656 ps, :1818125 ps, 2500 ps );
#    Time: 1818125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1817187 ps, :1818125 ps, 7 ns );
#    Time: 1818125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1818125 ps, :1818593 ps, 2500 ps );
#    Time: 1818593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1817656 ps, :1818593 ps, 7 ns );
#    Time: 1818593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1818593 ps, :1819062 ps, 2500 ps );
#    Time: 1819062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1818125 ps, :1819062 ps, 7 ns );
#    Time: 1819062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1819062 ps, :1819531 ps, 2500 ps );
#    Time: 1819531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1818593 ps, :1819531 ps, 7 ns );
#    Time: 1819531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1819531 ps, :1820 ns, 2500 ps );
#    Time: 1820 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1819062 ps, :1820 ns, 7 ns );
#    Time: 1820 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1820 ns, :1820468 ps, 2500 ps );
#    Time: 1820468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1819531 ps, :1820468 ps, 7 ns );
#    Time: 1820468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1820468 ps, :1820937 ps, 2500 ps );
#    Time: 1820937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1820 ns, :1820937 ps, 7 ns );
#    Time: 1820937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1820937 ps, :1821406 ps, 2500 ps );
#    Time: 1821406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1820468 ps, :1821406 ps, 7 ns );
#    Time: 1821406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1821406 ps, :1821875 ps, 2500 ps );
#    Time: 1821875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1820937 ps, :1821875 ps, 7 ns );
#    Time: 1821875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1821875 ps, :1822343 ps, 2500 ps );
#    Time: 1822343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1821406 ps, :1822343 ps, 7 ns );
#    Time: 1822343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1822343 ps, :1822812 ps, 2500 ps );
#    Time: 1822812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1821875 ps, :1822812 ps, 7 ns );
#    Time: 1822812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1822812 ps, :1823281 ps, 2500 ps );
#    Time: 1823281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1822343 ps, :1823281 ps, 7 ns );
#    Time: 1823281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1823281 ps, :1823750 ps, 2500 ps );
#    Time: 1823750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1822812 ps, :1823750 ps, 7 ns );
#    Time: 1823750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1823750 ps, :1824218 ps, 2500 ps );
#    Time: 1824218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1823281 ps, :1824218 ps, 7 ns );
#    Time: 1824218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1824218 ps, :1824687 ps, 2500 ps );
#    Time: 1824687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1823750 ps, :1824687 ps, 7 ns );
#    Time: 1824687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1824687 ps, :1825156 ps, 2500 ps );
#    Time: 1825156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1824218 ps, :1825156 ps, 7 ns );
#    Time: 1825156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1825156 ps, :1825625 ps, 2500 ps );
#    Time: 1825625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1824687 ps, :1825625 ps, 7 ns );
#    Time: 1825625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1825625 ps, :1826093 ps, 2500 ps );
#    Time: 1826093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1825156 ps, :1826093 ps, 7 ns );
#    Time: 1826093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1826093 ps, :1826562 ps, 2500 ps );
#    Time: 1826562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1825625 ps, :1826562 ps, 7 ns );
#    Time: 1826562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1826562 ps, :1827031 ps, 2500 ps );
#    Time: 1827031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1826093 ps, :1827031 ps, 7 ns );
#    Time: 1827031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1827031 ps, :1827500 ps, 2500 ps );
#    Time: 1827500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1826562 ps, :1827500 ps, 7 ns );
#    Time: 1827500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1827500 ps, :1827968 ps, 2500 ps );
#    Time: 1827968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1827031 ps, :1827968 ps, 7 ns );
#    Time: 1827968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1827968 ps, :1828437 ps, 2500 ps );
#    Time: 1828437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1827500 ps, :1828437 ps, 7 ns );
#    Time: 1828437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1828437 ps, :1828906 ps, 2500 ps );
#    Time: 1828906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1827968 ps, :1828906 ps, 7 ns );
#    Time: 1828906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1828906 ps, :1829375 ps, 2500 ps );
#    Time: 1829375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1828437 ps, :1829375 ps, 7 ns );
#    Time: 1829375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1829375 ps, :1829843 ps, 2500 ps );
#    Time: 1829843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1828906 ps, :1829843 ps, 7 ns );
#    Time: 1829843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1829843 ps, :1830312 ps, 2500 ps );
#    Time: 1830312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1829375 ps, :1830312 ps, 7 ns );
#    Time: 1830312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1830312 ps, :1830781 ps, 2500 ps );
#    Time: 1830781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1829843 ps, :1830781 ps, 7 ns );
#    Time: 1830781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1830781 ps, :1831250 ps, 2500 ps );
#    Time: 1831250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1830312 ps, :1831250 ps, 7 ns );
#    Time: 1831250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1831250 ps, :1831718 ps, 2500 ps );
#    Time: 1831718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1830781 ps, :1831718 ps, 7 ns );
#    Time: 1831718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1831718 ps, :1832187 ps, 2500 ps );
#    Time: 1832187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1831250 ps, :1832187 ps, 7 ns );
#    Time: 1832187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1832187 ps, :1832656 ps, 2500 ps );
#    Time: 1832656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1831718 ps, :1832656 ps, 7 ns );
#    Time: 1832656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1832656 ps, :1833125 ps, 2500 ps );
#    Time: 1833125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1832187 ps, :1833125 ps, 7 ns );
#    Time: 1833125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1833125 ps, :1833593 ps, 2500 ps );
#    Time: 1833593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1832656 ps, :1833593 ps, 7 ns );
#    Time: 1833593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1833593 ps, :1834062 ps, 2500 ps );
#    Time: 1834062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1833125 ps, :1834062 ps, 7 ns );
#    Time: 1834062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1834062 ps, :1834531 ps, 2500 ps );
#    Time: 1834531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1833593 ps, :1834531 ps, 7 ns );
#    Time: 1834531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1834531 ps, :1835 ns, 2500 ps );
#    Time: 1835 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1834062 ps, :1835 ns, 7 ns );
#    Time: 1835 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1835 ns, :1835468 ps, 2500 ps );
#    Time: 1835468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1834531 ps, :1835468 ps, 7 ns );
#    Time: 1835468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1835468 ps, :1835937 ps, 2500 ps );
#    Time: 1835937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1835 ns, :1835937 ps, 7 ns );
#    Time: 1835937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1835937 ps, :1836406 ps, 2500 ps );
#    Time: 1836406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1835468 ps, :1836406 ps, 7 ns );
#    Time: 1836406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1836406 ps, :1836875 ps, 2500 ps );
#    Time: 1836875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1835937 ps, :1836875 ps, 7 ns );
#    Time: 1836875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1836875 ps, :1837343 ps, 2500 ps );
#    Time: 1837343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1836406 ps, :1837343 ps, 7 ns );
#    Time: 1837343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1837343 ps, :1837812 ps, 2500 ps );
#    Time: 1837812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1836875 ps, :1837812 ps, 7 ns );
#    Time: 1837812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1837812 ps, :1838281 ps, 2500 ps );
#    Time: 1838281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1837343 ps, :1838281 ps, 7 ns );
#    Time: 1838281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1838281 ps, :1838750 ps, 2500 ps );
#    Time: 1838750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1837812 ps, :1838750 ps, 7 ns );
#    Time: 1838750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1838750 ps, :1839218 ps, 2500 ps );
#    Time: 1839218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1838281 ps, :1839218 ps, 7 ns );
#    Time: 1839218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1839218 ps, :1839687 ps, 2500 ps );
#    Time: 1839687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1838750 ps, :1839687 ps, 7 ns );
#    Time: 1839687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1839687 ps, :1840156 ps, 2500 ps );
#    Time: 1840156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1839218 ps, :1840156 ps, 7 ns );
#    Time: 1840156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1840156 ps, :1840625 ps, 2500 ps );
#    Time: 1840625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1839687 ps, :1840625 ps, 7 ns );
#    Time: 1840625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1840625 ps, :1841093 ps, 2500 ps );
#    Time: 1841093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1840156 ps, :1841093 ps, 7 ns );
#    Time: 1841093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1841093 ps, :1841562 ps, 2500 ps );
#    Time: 1841562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1840625 ps, :1841562 ps, 7 ns );
#    Time: 1841562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1841562 ps, :1842031 ps, 2500 ps );
#    Time: 1842031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1841093 ps, :1842031 ps, 7 ns );
#    Time: 1842031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1842031 ps, :1842500 ps, 2500 ps );
#    Time: 1842500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1841562 ps, :1842500 ps, 7 ns );
#    Time: 1842500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1842500 ps, :1842968 ps, 2500 ps );
#    Time: 1842968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1842031 ps, :1842968 ps, 7 ns );
#    Time: 1842968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1842968 ps, :1843437 ps, 2500 ps );
#    Time: 1843437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1842500 ps, :1843437 ps, 7 ns );
#    Time: 1843437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1843437 ps, :1843906 ps, 2500 ps );
#    Time: 1843906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1842968 ps, :1843906 ps, 7 ns );
#    Time: 1843906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1843906 ps, :1844375 ps, 2500 ps );
#    Time: 1844375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1843437 ps, :1844375 ps, 7 ns );
#    Time: 1844375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1844375 ps, :1844843 ps, 2500 ps );
#    Time: 1844843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1843906 ps, :1844843 ps, 7 ns );
#    Time: 1844843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1844843 ps, :1845312 ps, 2500 ps );
#    Time: 1845312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1844375 ps, :1845312 ps, 7 ns );
#    Time: 1845312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1845312 ps, :1845781 ps, 2500 ps );
#    Time: 1845781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1844843 ps, :1845781 ps, 7 ns );
#    Time: 1845781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1845781 ps, :1846250 ps, 2500 ps );
#    Time: 1846250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1845312 ps, :1846250 ps, 7 ns );
#    Time: 1846250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1846250 ps, :1846718 ps, 2500 ps );
#    Time: 1846718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1845781 ps, :1846718 ps, 7 ns );
#    Time: 1846718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1846718 ps, :1847187 ps, 2500 ps );
#    Time: 1847187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1846250 ps, :1847187 ps, 7 ns );
#    Time: 1847187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1847187 ps, :1847656 ps, 2500 ps );
#    Time: 1847656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1846718 ps, :1847656 ps, 7 ns );
#    Time: 1847656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1847656 ps, :1848125 ps, 2500 ps );
#    Time: 1848125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1847187 ps, :1848125 ps, 7 ns );
#    Time: 1848125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1848125 ps, :1848593 ps, 2500 ps );
#    Time: 1848593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1847656 ps, :1848593 ps, 7 ns );
#    Time: 1848593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1848593 ps, :1849062 ps, 2500 ps );
#    Time: 1849062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1848125 ps, :1849062 ps, 7 ns );
#    Time: 1849062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1849062 ps, :1849531 ps, 2500 ps );
#    Time: 1849531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1848593 ps, :1849531 ps, 7 ns );
#    Time: 1849531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1849531 ps, :1850 ns, 2500 ps );
#    Time: 1850 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1849062 ps, :1850 ns, 7 ns );
#    Time: 1850 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1850 ns, :1850468 ps, 2500 ps );
#    Time: 1850468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1849531 ps, :1850468 ps, 7 ns );
#    Time: 1850468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1850468 ps, :1850937 ps, 2500 ps );
#    Time: 1850937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1850 ns, :1850937 ps, 7 ns );
#    Time: 1850937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1850937 ps, :1851406 ps, 2500 ps );
#    Time: 1851406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1850468 ps, :1851406 ps, 7 ns );
#    Time: 1851406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1851406 ps, :1851875 ps, 2500 ps );
#    Time: 1851875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1850937 ps, :1851875 ps, 7 ns );
#    Time: 1851875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1851875 ps, :1852343 ps, 2500 ps );
#    Time: 1852343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1851406 ps, :1852343 ps, 7 ns );
#    Time: 1852343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1852343 ps, :1852812 ps, 2500 ps );
#    Time: 1852812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1851875 ps, :1852812 ps, 7 ns );
#    Time: 1852812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1852812 ps, :1853281 ps, 2500 ps );
#    Time: 1853281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1852343 ps, :1853281 ps, 7 ns );
#    Time: 1853281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1853281 ps, :1853750 ps, 2500 ps );
#    Time: 1853750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1852812 ps, :1853750 ps, 7 ns );
#    Time: 1853750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1853750 ps, :1854218 ps, 2500 ps );
#    Time: 1854218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1853281 ps, :1854218 ps, 7 ns );
#    Time: 1854218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1854218 ps, :1854687 ps, 2500 ps );
#    Time: 1854687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1853750 ps, :1854687 ps, 7 ns );
#    Time: 1854687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1854687 ps, :1855156 ps, 2500 ps );
#    Time: 1855156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1854218 ps, :1855156 ps, 7 ns );
#    Time: 1855156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1855156 ps, :1855625 ps, 2500 ps );
#    Time: 1855625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1854687 ps, :1855625 ps, 7 ns );
#    Time: 1855625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1855625 ps, :1856093 ps, 2500 ps );
#    Time: 1856093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1855156 ps, :1856093 ps, 7 ns );
#    Time: 1856093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1856093 ps, :1856562 ps, 2500 ps );
#    Time: 1856562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1855625 ps, :1856562 ps, 7 ns );
#    Time: 1856562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1856562 ps, :1857031 ps, 2500 ps );
#    Time: 1857031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1856093 ps, :1857031 ps, 7 ns );
#    Time: 1857031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1857031 ps, :1857500 ps, 2500 ps );
#    Time: 1857500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1856562 ps, :1857500 ps, 7 ns );
#    Time: 1857500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1857500 ps, :1857968 ps, 2500 ps );
#    Time: 1857968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1857031 ps, :1857968 ps, 7 ns );
#    Time: 1857968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1857968 ps, :1858437 ps, 2500 ps );
#    Time: 1858437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1857500 ps, :1858437 ps, 7 ns );
#    Time: 1858437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1858437 ps, :1858906 ps, 2500 ps );
#    Time: 1858906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1857968 ps, :1858906 ps, 7 ns );
#    Time: 1858906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1858906 ps, :1859375 ps, 2500 ps );
#    Time: 1859375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1858437 ps, :1859375 ps, 7 ns );
#    Time: 1859375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1859375 ps, :1859843 ps, 2500 ps );
#    Time: 1859843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1858906 ps, :1859843 ps, 7 ns );
#    Time: 1859843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1859843 ps, :1860312 ps, 2500 ps );
#    Time: 1860312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1859375 ps, :1860312 ps, 7 ns );
#    Time: 1860312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1860312 ps, :1860781 ps, 2500 ps );
#    Time: 1860781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1859843 ps, :1860781 ps, 7 ns );
#    Time: 1860781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1860781 ps, :1861250 ps, 2500 ps );
#    Time: 1861250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1860312 ps, :1861250 ps, 7 ns );
#    Time: 1861250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1861250 ps, :1861718 ps, 2500 ps );
#    Time: 1861718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1860781 ps, :1861718 ps, 7 ns );
#    Time: 1861718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1861718 ps, :1862187 ps, 2500 ps );
#    Time: 1862187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1861250 ps, :1862187 ps, 7 ns );
#    Time: 1862187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1862187 ps, :1862656 ps, 2500 ps );
#    Time: 1862656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1861718 ps, :1862656 ps, 7 ns );
#    Time: 1862656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1862656 ps, :1863125 ps, 2500 ps );
#    Time: 1863125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1862187 ps, :1863125 ps, 7 ns );
#    Time: 1863125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1863125 ps, :1863593 ps, 2500 ps );
#    Time: 1863593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1862656 ps, :1863593 ps, 7 ns );
#    Time: 1863593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1863593 ps, :1864062 ps, 2500 ps );
#    Time: 1864062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1863125 ps, :1864062 ps, 7 ns );
#    Time: 1864062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1864062 ps, :1864531 ps, 2500 ps );
#    Time: 1864531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1863593 ps, :1864531 ps, 7 ns );
#    Time: 1864531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1864531 ps, :1865 ns, 2500 ps );
#    Time: 1865 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1864062 ps, :1865 ns, 7 ns );
#    Time: 1865 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1865 ns, :1865468 ps, 2500 ps );
#    Time: 1865468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1864531 ps, :1865468 ps, 7 ns );
#    Time: 1865468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1865468 ps, :1865937 ps, 2500 ps );
#    Time: 1865937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1865 ns, :1865937 ps, 7 ns );
#    Time: 1865937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1865937 ps, :1866406 ps, 2500 ps );
#    Time: 1866406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1865468 ps, :1866406 ps, 7 ns );
#    Time: 1866406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1866406 ps, :1866875 ps, 2500 ps );
#    Time: 1866875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1865937 ps, :1866875 ps, 7 ns );
#    Time: 1866875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1866875 ps, :1867343 ps, 2500 ps );
#    Time: 1867343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1866406 ps, :1867343 ps, 7 ns );
#    Time: 1867343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1867343 ps, :1867812 ps, 2500 ps );
#    Time: 1867812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1866875 ps, :1867812 ps, 7 ns );
#    Time: 1867812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1867812 ps, :1868281 ps, 2500 ps );
#    Time: 1868281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1867343 ps, :1868281 ps, 7 ns );
#    Time: 1868281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1868281 ps, :1868750 ps, 2500 ps );
#    Time: 1868750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1867812 ps, :1868750 ps, 7 ns );
#    Time: 1868750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1868750 ps, :1869218 ps, 2500 ps );
#    Time: 1869218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1868281 ps, :1869218 ps, 7 ns );
#    Time: 1869218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1869218 ps, :1869687 ps, 2500 ps );
#    Time: 1869687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1868750 ps, :1869687 ps, 7 ns );
#    Time: 1869687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1869687 ps, :1870156 ps, 2500 ps );
#    Time: 1870156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1869218 ps, :1870156 ps, 7 ns );
#    Time: 1870156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1870156 ps, :1870625 ps, 2500 ps );
#    Time: 1870625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1869687 ps, :1870625 ps, 7 ns );
#    Time: 1870625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1870625 ps, :1871093 ps, 2500 ps );
#    Time: 1871093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1870156 ps, :1871093 ps, 7 ns );
#    Time: 1871093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1871093 ps, :1871562 ps, 2500 ps );
#    Time: 1871562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1870625 ps, :1871562 ps, 7 ns );
#    Time: 1871562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1871562 ps, :1872031 ps, 2500 ps );
#    Time: 1872031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1871093 ps, :1872031 ps, 7 ns );
#    Time: 1872031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1872031 ps, :1872500 ps, 2500 ps );
#    Time: 1872500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1871562 ps, :1872500 ps, 7 ns );
#    Time: 1872500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1872500 ps, :1872968 ps, 2500 ps );
#    Time: 1872968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1872031 ps, :1872968 ps, 7 ns );
#    Time: 1872968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1872968 ps, :1873437 ps, 2500 ps );
#    Time: 1873437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1872500 ps, :1873437 ps, 7 ns );
#    Time: 1873437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1873437 ps, :1873906 ps, 2500 ps );
#    Time: 1873906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1872968 ps, :1873906 ps, 7 ns );
#    Time: 1873906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1873906 ps, :1874375 ps, 2500 ps );
#    Time: 1874375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1873437 ps, :1874375 ps, 7 ns );
#    Time: 1874375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1874375 ps, :1874843 ps, 2500 ps );
#    Time: 1874843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1873906 ps, :1874843 ps, 7 ns );
#    Time: 1874843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1874843 ps, :1875312 ps, 2500 ps );
#    Time: 1875312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1874375 ps, :1875312 ps, 7 ns );
#    Time: 1875312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1875312 ps, :1875781 ps, 2500 ps );
#    Time: 1875781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1874843 ps, :1875781 ps, 7 ns );
#    Time: 1875781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1875781 ps, :1876250 ps, 2500 ps );
#    Time: 1876250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1875312 ps, :1876250 ps, 7 ns );
#    Time: 1876250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1876250 ps, :1876718 ps, 2500 ps );
#    Time: 1876718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1875781 ps, :1876718 ps, 7 ns );
#    Time: 1876718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1876718 ps, :1877187 ps, 2500 ps );
#    Time: 1877187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1876250 ps, :1877187 ps, 7 ns );
#    Time: 1877187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1877187 ps, :1877656 ps, 2500 ps );
#    Time: 1877656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1876718 ps, :1877656 ps, 7 ns );
#    Time: 1877656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1877656 ps, :1878125 ps, 2500 ps );
#    Time: 1878125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1877187 ps, :1878125 ps, 7 ns );
#    Time: 1878125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1878125 ps, :1878593 ps, 2500 ps );
#    Time: 1878593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1877656 ps, :1878593 ps, 7 ns );
#    Time: 1878593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1878593 ps, :1879062 ps, 2500 ps );
#    Time: 1879062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1878125 ps, :1879062 ps, 7 ns );
#    Time: 1879062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1879062 ps, :1879531 ps, 2500 ps );
#    Time: 1879531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1878593 ps, :1879531 ps, 7 ns );
#    Time: 1879531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1879531 ps, :1880 ns, 2500 ps );
#    Time: 1880 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1879062 ps, :1880 ns, 7 ns );
#    Time: 1880 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1880 ns, :1880468 ps, 2500 ps );
#    Time: 1880468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1879531 ps, :1880468 ps, 7 ns );
#    Time: 1880468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1880468 ps, :1880937 ps, 2500 ps );
#    Time: 1880937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1880 ns, :1880937 ps, 7 ns );
#    Time: 1880937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1880937 ps, :1881406 ps, 2500 ps );
#    Time: 1881406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1880468 ps, :1881406 ps, 7 ns );
#    Time: 1881406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1881406 ps, :1881875 ps, 2500 ps );
#    Time: 1881875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1880937 ps, :1881875 ps, 7 ns );
#    Time: 1881875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1881875 ps, :1882343 ps, 2500 ps );
#    Time: 1882343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1881406 ps, :1882343 ps, 7 ns );
#    Time: 1882343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1882343 ps, :1882812 ps, 2500 ps );
#    Time: 1882812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1881875 ps, :1882812 ps, 7 ns );
#    Time: 1882812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1882812 ps, :1883281 ps, 2500 ps );
#    Time: 1883281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1882343 ps, :1883281 ps, 7 ns );
#    Time: 1883281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1883281 ps, :1883750 ps, 2500 ps );
#    Time: 1883750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1882812 ps, :1883750 ps, 7 ns );
#    Time: 1883750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1883750 ps, :1884218 ps, 2500 ps );
#    Time: 1884218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1883281 ps, :1884218 ps, 7 ns );
#    Time: 1884218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1884218 ps, :1884687 ps, 2500 ps );
#    Time: 1884687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1883750 ps, :1884687 ps, 7 ns );
#    Time: 1884687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1884687 ps, :1885156 ps, 2500 ps );
#    Time: 1885156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1884218 ps, :1885156 ps, 7 ns );
#    Time: 1885156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1885156 ps, :1885625 ps, 2500 ps );
#    Time: 1885625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1884687 ps, :1885625 ps, 7 ns );
#    Time: 1885625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1885625 ps, :1886093 ps, 2500 ps );
#    Time: 1886093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1885156 ps, :1886093 ps, 7 ns );
#    Time: 1886093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1886093 ps, :1886562 ps, 2500 ps );
#    Time: 1886562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1885625 ps, :1886562 ps, 7 ns );
#    Time: 1886562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1886562 ps, :1887031 ps, 2500 ps );
#    Time: 1887031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1886093 ps, :1887031 ps, 7 ns );
#    Time: 1887031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1887031 ps, :1887500 ps, 2500 ps );
#    Time: 1887500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1886562 ps, :1887500 ps, 7 ns );
#    Time: 1887500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1887500 ps, :1887968 ps, 2500 ps );
#    Time: 1887968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1887031 ps, :1887968 ps, 7 ns );
#    Time: 1887968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1887968 ps, :1888437 ps, 2500 ps );
#    Time: 1888437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1887500 ps, :1888437 ps, 7 ns );
#    Time: 1888437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1888437 ps, :1888906 ps, 2500 ps );
#    Time: 1888906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1887968 ps, :1888906 ps, 7 ns );
#    Time: 1888906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1888906 ps, :1889375 ps, 2500 ps );
#    Time: 1889375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1888437 ps, :1889375 ps, 7 ns );
#    Time: 1889375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1889375 ps, :1889843 ps, 2500 ps );
#    Time: 1889843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1888906 ps, :1889843 ps, 7 ns );
#    Time: 1889843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1889843 ps, :1890312 ps, 2500 ps );
#    Time: 1890312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1889375 ps, :1890312 ps, 7 ns );
#    Time: 1890312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1890312 ps, :1890781 ps, 2500 ps );
#    Time: 1890781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1889843 ps, :1890781 ps, 7 ns );
#    Time: 1890781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1890781 ps, :1891250 ps, 2500 ps );
#    Time: 1891250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1890312 ps, :1891250 ps, 7 ns );
#    Time: 1891250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1891250 ps, :1891718 ps, 2500 ps );
#    Time: 1891718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1890781 ps, :1891718 ps, 7 ns );
#    Time: 1891718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1891718 ps, :1892187 ps, 2500 ps );
#    Time: 1892187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1891250 ps, :1892187 ps, 7 ns );
#    Time: 1892187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1892187 ps, :1892656 ps, 2500 ps );
#    Time: 1892656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1891718 ps, :1892656 ps, 7 ns );
#    Time: 1892656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1892656 ps, :1893125 ps, 2500 ps );
#    Time: 1893125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1892187 ps, :1893125 ps, 7 ns );
#    Time: 1893125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1893125 ps, :1893593 ps, 2500 ps );
#    Time: 1893593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1892656 ps, :1893593 ps, 7 ns );
#    Time: 1893593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1893593 ps, :1894062 ps, 2500 ps );
#    Time: 1894062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1893125 ps, :1894062 ps, 7 ns );
#    Time: 1894062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1894062 ps, :1894531 ps, 2500 ps );
#    Time: 1894531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1893593 ps, :1894531 ps, 7 ns );
#    Time: 1894531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1894531 ps, :1895 ns, 2500 ps );
#    Time: 1895 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1894062 ps, :1895 ns, 7 ns );
#    Time: 1895 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1895 ns, :1895468 ps, 2500 ps );
#    Time: 1895468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1894531 ps, :1895468 ps, 7 ns );
#    Time: 1895468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1895468 ps, :1895937 ps, 2500 ps );
#    Time: 1895937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1895 ns, :1895937 ps, 7 ns );
#    Time: 1895937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1895937 ps, :1896406 ps, 2500 ps );
#    Time: 1896406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1895468 ps, :1896406 ps, 7 ns );
#    Time: 1896406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1896406 ps, :1896875 ps, 2500 ps );
#    Time: 1896875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1895937 ps, :1896875 ps, 7 ns );
#    Time: 1896875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1896875 ps, :1897343 ps, 2500 ps );
#    Time: 1897343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1896406 ps, :1897343 ps, 7 ns );
#    Time: 1897343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1897343 ps, :1897812 ps, 2500 ps );
#    Time: 1897812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1896875 ps, :1897812 ps, 7 ns );
#    Time: 1897812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1897812 ps, :1898281 ps, 2500 ps );
#    Time: 1898281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1897343 ps, :1898281 ps, 7 ns );
#    Time: 1898281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1898281 ps, :1898750 ps, 2500 ps );
#    Time: 1898750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1897812 ps, :1898750 ps, 7 ns );
#    Time: 1898750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1898750 ps, :1899218 ps, 2500 ps );
#    Time: 1899218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1898281 ps, :1899218 ps, 7 ns );
#    Time: 1899218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1899218 ps, :1899687 ps, 2500 ps );
#    Time: 1899687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1898750 ps, :1899687 ps, 7 ns );
#    Time: 1899687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1899687 ps, :1900156 ps, 2500 ps );
#    Time: 1900156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1899218 ps, :1900156 ps, 7 ns );
#    Time: 1900156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1900156 ps, :1900625 ps, 2500 ps );
#    Time: 1900625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1899687 ps, :1900625 ps, 7 ns );
#    Time: 1900625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1900625 ps, :1901093 ps, 2500 ps );
#    Time: 1901093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1900156 ps, :1901093 ps, 7 ns );
#    Time: 1901093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1901093 ps, :1901562 ps, 2500 ps );
#    Time: 1901562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1900625 ps, :1901562 ps, 7 ns );
#    Time: 1901562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1901562 ps, :1902031 ps, 2500 ps );
#    Time: 1902031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1901093 ps, :1902031 ps, 7 ns );
#    Time: 1902031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1902031 ps, :1902500 ps, 2500 ps );
#    Time: 1902500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1901562 ps, :1902500 ps, 7 ns );
#    Time: 1902500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1902500 ps, :1902968 ps, 2500 ps );
#    Time: 1902968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1902031 ps, :1902968 ps, 7 ns );
#    Time: 1902968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1902968 ps, :1903437 ps, 2500 ps );
#    Time: 1903437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1902500 ps, :1903437 ps, 7 ns );
#    Time: 1903437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1903437 ps, :1903906 ps, 2500 ps );
#    Time: 1903906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1902968 ps, :1903906 ps, 7 ns );
#    Time: 1903906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1903906 ps, :1904375 ps, 2500 ps );
#    Time: 1904375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1903437 ps, :1904375 ps, 7 ns );
#    Time: 1904375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1904375 ps, :1904843 ps, 2500 ps );
#    Time: 1904843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1903906 ps, :1904843 ps, 7 ns );
#    Time: 1904843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1904843 ps, :1905312 ps, 2500 ps );
#    Time: 1905312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1904375 ps, :1905312 ps, 7 ns );
#    Time: 1905312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1905312 ps, :1905781 ps, 2500 ps );
#    Time: 1905781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1904843 ps, :1905781 ps, 7 ns );
#    Time: 1905781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1905781 ps, :1906250 ps, 2500 ps );
#    Time: 1906250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1905312 ps, :1906250 ps, 7 ns );
#    Time: 1906250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1906250 ps, :1906718 ps, 2500 ps );
#    Time: 1906718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1905781 ps, :1906718 ps, 7 ns );
#    Time: 1906718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1906718 ps, :1907187 ps, 2500 ps );
#    Time: 1907187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1906250 ps, :1907187 ps, 7 ns );
#    Time: 1907187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1907187 ps, :1907656 ps, 2500 ps );
#    Time: 1907656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1906718 ps, :1907656 ps, 7 ns );
#    Time: 1907656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1907656 ps, :1908125 ps, 2500 ps );
#    Time: 1908125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1907187 ps, :1908125 ps, 7 ns );
#    Time: 1908125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1908125 ps, :1908593 ps, 2500 ps );
#    Time: 1908593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1907656 ps, :1908593 ps, 7 ns );
#    Time: 1908593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1908593 ps, :1909062 ps, 2500 ps );
#    Time: 1909062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1908125 ps, :1909062 ps, 7 ns );
#    Time: 1909062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1909062 ps, :1909531 ps, 2500 ps );
#    Time: 1909531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1908593 ps, :1909531 ps, 7 ns );
#    Time: 1909531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1909531 ps, :1910 ns, 2500 ps );
#    Time: 1910 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1909062 ps, :1910 ns, 7 ns );
#    Time: 1910 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1910 ns, :1910468 ps, 2500 ps );
#    Time: 1910468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1909531 ps, :1910468 ps, 7 ns );
#    Time: 1910468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1910468 ps, :1910937 ps, 2500 ps );
#    Time: 1910937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1910 ns, :1910937 ps, 7 ns );
#    Time: 1910937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1910937 ps, :1911406 ps, 2500 ps );
#    Time: 1911406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1910468 ps, :1911406 ps, 7 ns );
#    Time: 1911406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1911406 ps, :1911875 ps, 2500 ps );
#    Time: 1911875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1910937 ps, :1911875 ps, 7 ns );
#    Time: 1911875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1911875 ps, :1912343 ps, 2500 ps );
#    Time: 1912343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1911406 ps, :1912343 ps, 7 ns );
#    Time: 1912343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1912343 ps, :1912812 ps, 2500 ps );
#    Time: 1912812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1911875 ps, :1912812 ps, 7 ns );
#    Time: 1912812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1912812 ps, :1913281 ps, 2500 ps );
#    Time: 1913281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1912343 ps, :1913281 ps, 7 ns );
#    Time: 1913281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1913281 ps, :1913750 ps, 2500 ps );
#    Time: 1913750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1912812 ps, :1913750 ps, 7 ns );
#    Time: 1913750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1913750 ps, :1914218 ps, 2500 ps );
#    Time: 1914218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1913281 ps, :1914218 ps, 7 ns );
#    Time: 1914218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1914218 ps, :1914687 ps, 2500 ps );
#    Time: 1914687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1913750 ps, :1914687 ps, 7 ns );
#    Time: 1914687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1914687 ps, :1915156 ps, 2500 ps );
#    Time: 1915156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1914218 ps, :1915156 ps, 7 ns );
#    Time: 1915156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1915156 ps, :1915625 ps, 2500 ps );
#    Time: 1915625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1914687 ps, :1915625 ps, 7 ns );
#    Time: 1915625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1915625 ps, :1916093 ps, 2500 ps );
#    Time: 1916093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1915156 ps, :1916093 ps, 7 ns );
#    Time: 1916093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1916093 ps, :1916562 ps, 2500 ps );
#    Time: 1916562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1915625 ps, :1916562 ps, 7 ns );
#    Time: 1916562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1916562 ps, :1917031 ps, 2500 ps );
#    Time: 1917031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1916093 ps, :1917031 ps, 7 ns );
#    Time: 1917031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1917031 ps, :1917500 ps, 2500 ps );
#    Time: 1917500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1916562 ps, :1917500 ps, 7 ns );
#    Time: 1917500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1917500 ps, :1917968 ps, 2500 ps );
#    Time: 1917968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1917031 ps, :1917968 ps, 7 ns );
#    Time: 1917968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1917968 ps, :1918437 ps, 2500 ps );
#    Time: 1918437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1917500 ps, :1918437 ps, 7 ns );
#    Time: 1918437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1918437 ps, :1918906 ps, 2500 ps );
#    Time: 1918906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1917968 ps, :1918906 ps, 7 ns );
#    Time: 1918906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1918906 ps, :1919375 ps, 2500 ps );
#    Time: 1919375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1918437 ps, :1919375 ps, 7 ns );
#    Time: 1919375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1919375 ps, :1919843 ps, 2500 ps );
#    Time: 1919843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1918906 ps, :1919843 ps, 7 ns );
#    Time: 1919843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1919843 ps, :1920312 ps, 2500 ps );
#    Time: 1920312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1919375 ps, :1920312 ps, 7 ns );
#    Time: 1920312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1920312 ps, :1920781 ps, 2500 ps );
#    Time: 1920781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1919843 ps, :1920781 ps, 7 ns );
#    Time: 1920781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1920781 ps, :1921250 ps, 2500 ps );
#    Time: 1921250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1920312 ps, :1921250 ps, 7 ns );
#    Time: 1921250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1921250 ps, :1921718 ps, 2500 ps );
#    Time: 1921718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1920781 ps, :1921718 ps, 7 ns );
#    Time: 1921718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1921718 ps, :1922187 ps, 2500 ps );
#    Time: 1922187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1921250 ps, :1922187 ps, 7 ns );
#    Time: 1922187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1922187 ps, :1922656 ps, 2500 ps );
#    Time: 1922656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1921718 ps, :1922656 ps, 7 ns );
#    Time: 1922656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1922656 ps, :1923125 ps, 2500 ps );
#    Time: 1923125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1922187 ps, :1923125 ps, 7 ns );
#    Time: 1923125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1923125 ps, :1923593 ps, 2500 ps );
#    Time: 1923593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1922656 ps, :1923593 ps, 7 ns );
#    Time: 1923593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1923593 ps, :1924062 ps, 2500 ps );
#    Time: 1924062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1923125 ps, :1924062 ps, 7 ns );
#    Time: 1924062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1924062 ps, :1924531 ps, 2500 ps );
#    Time: 1924531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1923593 ps, :1924531 ps, 7 ns );
#    Time: 1924531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1924531 ps, :1925 ns, 2500 ps );
#    Time: 1925 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1924062 ps, :1925 ns, 7 ns );
#    Time: 1925 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1925 ns, :1925468 ps, 2500 ps );
#    Time: 1925468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1924531 ps, :1925468 ps, 7 ns );
#    Time: 1925468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1925468 ps, :1925937 ps, 2500 ps );
#    Time: 1925937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1925 ns, :1925937 ps, 7 ns );
#    Time: 1925937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1925937 ps, :1926406 ps, 2500 ps );
#    Time: 1926406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1925468 ps, :1926406 ps, 7 ns );
#    Time: 1926406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1926406 ps, :1926875 ps, 2500 ps );
#    Time: 1926875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1925937 ps, :1926875 ps, 7 ns );
#    Time: 1926875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1926875 ps, :1927343 ps, 2500 ps );
#    Time: 1927343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1926406 ps, :1927343 ps, 7 ns );
#    Time: 1927343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1927343 ps, :1927812 ps, 2500 ps );
#    Time: 1927812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1926875 ps, :1927812 ps, 7 ns );
#    Time: 1927812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1927812 ps, :1928281 ps, 2500 ps );
#    Time: 1928281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1927343 ps, :1928281 ps, 7 ns );
#    Time: 1928281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1928281 ps, :1928750 ps, 2500 ps );
#    Time: 1928750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1927812 ps, :1928750 ps, 7 ns );
#    Time: 1928750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1928750 ps, :1929218 ps, 2500 ps );
#    Time: 1929218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1928281 ps, :1929218 ps, 7 ns );
#    Time: 1929218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1929218 ps, :1929687 ps, 2500 ps );
#    Time: 1929687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1928750 ps, :1929687 ps, 7 ns );
#    Time: 1929687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1929687 ps, :1930156 ps, 2500 ps );
#    Time: 1930156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1929218 ps, :1930156 ps, 7 ns );
#    Time: 1930156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1930156 ps, :1930625 ps, 2500 ps );
#    Time: 1930625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1929687 ps, :1930625 ps, 7 ns );
#    Time: 1930625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1930625 ps, :1931093 ps, 2500 ps );
#    Time: 1931093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1930156 ps, :1931093 ps, 7 ns );
#    Time: 1931093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1931093 ps, :1931562 ps, 2500 ps );
#    Time: 1931562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1930625 ps, :1931562 ps, 7 ns );
#    Time: 1931562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1931562 ps, :1932031 ps, 2500 ps );
#    Time: 1932031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1931093 ps, :1932031 ps, 7 ns );
#    Time: 1932031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1932031 ps, :1932500 ps, 2500 ps );
#    Time: 1932500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1931562 ps, :1932500 ps, 7 ns );
#    Time: 1932500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1932500 ps, :1932968 ps, 2500 ps );
#    Time: 1932968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1932031 ps, :1932968 ps, 7 ns );
#    Time: 1932968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1932968 ps, :1933437 ps, 2500 ps );
#    Time: 1933437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1932500 ps, :1933437 ps, 7 ns );
#    Time: 1933437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1933437 ps, :1933906 ps, 2500 ps );
#    Time: 1933906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1932968 ps, :1933906 ps, 7 ns );
#    Time: 1933906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1933906 ps, :1934375 ps, 2500 ps );
#    Time: 1934375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1933437 ps, :1934375 ps, 7 ns );
#    Time: 1934375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1934375 ps, :1934843 ps, 2500 ps );
#    Time: 1934843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1933906 ps, :1934843 ps, 7 ns );
#    Time: 1934843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1934843 ps, :1935312 ps, 2500 ps );
#    Time: 1935312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1934375 ps, :1935312 ps, 7 ns );
#    Time: 1935312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1935312 ps, :1935781 ps, 2500 ps );
#    Time: 1935781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1934843 ps, :1935781 ps, 7 ns );
#    Time: 1935781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1935781 ps, :1936250 ps, 2500 ps );
#    Time: 1936250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1935312 ps, :1936250 ps, 7 ns );
#    Time: 1936250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1936250 ps, :1936718 ps, 2500 ps );
#    Time: 1936718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1935781 ps, :1936718 ps, 7 ns );
#    Time: 1936718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1936718 ps, :1937187 ps, 2500 ps );
#    Time: 1937187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1936250 ps, :1937187 ps, 7 ns );
#    Time: 1937187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1937187 ps, :1937656 ps, 2500 ps );
#    Time: 1937656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1936718 ps, :1937656 ps, 7 ns );
#    Time: 1937656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1937656 ps, :1938125 ps, 2500 ps );
#    Time: 1938125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1937187 ps, :1938125 ps, 7 ns );
#    Time: 1938125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1938125 ps, :1938593 ps, 2500 ps );
#    Time: 1938593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1937656 ps, :1938593 ps, 7 ns );
#    Time: 1938593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1938593 ps, :1939062 ps, 2500 ps );
#    Time: 1939062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1938125 ps, :1939062 ps, 7 ns );
#    Time: 1939062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1939062 ps, :1939531 ps, 2500 ps );
#    Time: 1939531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1938593 ps, :1939531 ps, 7 ns );
#    Time: 1939531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1939531 ps, :1940 ns, 2500 ps );
#    Time: 1940 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1939062 ps, :1940 ns, 7 ns );
#    Time: 1940 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1940 ns, :1940468 ps, 2500 ps );
#    Time: 1940468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1939531 ps, :1940468 ps, 7 ns );
#    Time: 1940468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1940468 ps, :1940937 ps, 2500 ps );
#    Time: 1940937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1940 ns, :1940937 ps, 7 ns );
#    Time: 1940937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1940937 ps, :1941406 ps, 2500 ps );
#    Time: 1941406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1940468 ps, :1941406 ps, 7 ns );
#    Time: 1941406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1941406 ps, :1941875 ps, 2500 ps );
#    Time: 1941875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1940937 ps, :1941875 ps, 7 ns );
#    Time: 1941875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1941875 ps, :1942343 ps, 2500 ps );
#    Time: 1942343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1941406 ps, :1942343 ps, 7 ns );
#    Time: 1942343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1942343 ps, :1942812 ps, 2500 ps );
#    Time: 1942812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1941875 ps, :1942812 ps, 7 ns );
#    Time: 1942812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1942812 ps, :1943281 ps, 2500 ps );
#    Time: 1943281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1942343 ps, :1943281 ps, 7 ns );
#    Time: 1943281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1943281 ps, :1943750 ps, 2500 ps );
#    Time: 1943750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1942812 ps, :1943750 ps, 7 ns );
#    Time: 1943750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1943750 ps, :1944218 ps, 2500 ps );
#    Time: 1944218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1943281 ps, :1944218 ps, 7 ns );
#    Time: 1944218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1944218 ps, :1944687 ps, 2500 ps );
#    Time: 1944687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1943750 ps, :1944687 ps, 7 ns );
#    Time: 1944687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1944687 ps, :1945156 ps, 2500 ps );
#    Time: 1945156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1944218 ps, :1945156 ps, 7 ns );
#    Time: 1945156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1945156 ps, :1945625 ps, 2500 ps );
#    Time: 1945625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1944687 ps, :1945625 ps, 7 ns );
#    Time: 1945625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1945625 ps, :1946093 ps, 2500 ps );
#    Time: 1946093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1945156 ps, :1946093 ps, 7 ns );
#    Time: 1946093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1946093 ps, :1946562 ps, 2500 ps );
#    Time: 1946562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1945625 ps, :1946562 ps, 7 ns );
#    Time: 1946562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1946562 ps, :1947031 ps, 2500 ps );
#    Time: 1947031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1946093 ps, :1947031 ps, 7 ns );
#    Time: 1947031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1947031 ps, :1947500 ps, 2500 ps );
#    Time: 1947500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1946562 ps, :1947500 ps, 7 ns );
#    Time: 1947500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1947500 ps, :1947968 ps, 2500 ps );
#    Time: 1947968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1947031 ps, :1947968 ps, 7 ns );
#    Time: 1947968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1947968 ps, :1948437 ps, 2500 ps );
#    Time: 1948437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1947500 ps, :1948437 ps, 7 ns );
#    Time: 1948437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1948437 ps, :1948906 ps, 2500 ps );
#    Time: 1948906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1947968 ps, :1948906 ps, 7 ns );
#    Time: 1948906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1948906 ps, :1949375 ps, 2500 ps );
#    Time: 1949375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1948437 ps, :1949375 ps, 7 ns );
#    Time: 1949375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1949375 ps, :1949843 ps, 2500 ps );
#    Time: 1949843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1948906 ps, :1949843 ps, 7 ns );
#    Time: 1949843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1949843 ps, :1950312 ps, 2500 ps );
#    Time: 1950312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1949375 ps, :1950312 ps, 7 ns );
#    Time: 1950312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1950312 ps, :1950781 ps, 2500 ps );
#    Time: 1950781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1949843 ps, :1950781 ps, 7 ns );
#    Time: 1950781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1950781 ps, :1951250 ps, 2500 ps );
#    Time: 1951250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1950312 ps, :1951250 ps, 7 ns );
#    Time: 1951250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1951250 ps, :1951718 ps, 2500 ps );
#    Time: 1951718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1950781 ps, :1951718 ps, 7 ns );
#    Time: 1951718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1951718 ps, :1952187 ps, 2500 ps );
#    Time: 1952187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1951250 ps, :1952187 ps, 7 ns );
#    Time: 1952187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1952187 ps, :1952656 ps, 2500 ps );
#    Time: 1952656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1951718 ps, :1952656 ps, 7 ns );
#    Time: 1952656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1952656 ps, :1953125 ps, 2500 ps );
#    Time: 1953125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1952187 ps, :1953125 ps, 7 ns );
#    Time: 1953125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1953125 ps, :1953593 ps, 2500 ps );
#    Time: 1953593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1952656 ps, :1953593 ps, 7 ns );
#    Time: 1953593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1953593 ps, :1954062 ps, 2500 ps );
#    Time: 1954062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1953125 ps, :1954062 ps, 7 ns );
#    Time: 1954062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1954062 ps, :1954531 ps, 2500 ps );
#    Time: 1954531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1953593 ps, :1954531 ps, 7 ns );
#    Time: 1954531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1954531 ps, :1955 ns, 2500 ps );
#    Time: 1955 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1954062 ps, :1955 ns, 7 ns );
#    Time: 1955 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1955 ns, :1955468 ps, 2500 ps );
#    Time: 1955468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1954531 ps, :1955468 ps, 7 ns );
#    Time: 1955468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1955468 ps, :1955937 ps, 2500 ps );
#    Time: 1955937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1955 ns, :1955937 ps, 7 ns );
#    Time: 1955937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1955937 ps, :1956406 ps, 2500 ps );
#    Time: 1956406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1955468 ps, :1956406 ps, 7 ns );
#    Time: 1956406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1956406 ps, :1956875 ps, 2500 ps );
#    Time: 1956875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1955937 ps, :1956875 ps, 7 ns );
#    Time: 1956875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1956875 ps, :1957343 ps, 2500 ps );
#    Time: 1957343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1956406 ps, :1957343 ps, 7 ns );
#    Time: 1957343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1957343 ps, :1957812 ps, 2500 ps );
#    Time: 1957812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1956875 ps, :1957812 ps, 7 ns );
#    Time: 1957812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1957812 ps, :1958281 ps, 2500 ps );
#    Time: 1958281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1957343 ps, :1958281 ps, 7 ns );
#    Time: 1958281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1958281 ps, :1958750 ps, 2500 ps );
#    Time: 1958750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1957812 ps, :1958750 ps, 7 ns );
#    Time: 1958750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1958750 ps, :1959218 ps, 2500 ps );
#    Time: 1959218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1958281 ps, :1959218 ps, 7 ns );
#    Time: 1959218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1959218 ps, :1959687 ps, 2500 ps );
#    Time: 1959687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1958750 ps, :1959687 ps, 7 ns );
#    Time: 1959687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1959687 ps, :1960156 ps, 2500 ps );
#    Time: 1960156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1959218 ps, :1960156 ps, 7 ns );
#    Time: 1960156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1960156 ps, :1960625 ps, 2500 ps );
#    Time: 1960625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1959687 ps, :1960625 ps, 7 ns );
#    Time: 1960625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1960625 ps, :1961093 ps, 2500 ps );
#    Time: 1961093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1960156 ps, :1961093 ps, 7 ns );
#    Time: 1961093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1961093 ps, :1961562 ps, 2500 ps );
#    Time: 1961562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1960625 ps, :1961562 ps, 7 ns );
#    Time: 1961562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1961562 ps, :1962031 ps, 2500 ps );
#    Time: 1962031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1961093 ps, :1962031 ps, 7 ns );
#    Time: 1962031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1962031 ps, :1962500 ps, 2500 ps );
#    Time: 1962500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1961562 ps, :1962500 ps, 7 ns );
#    Time: 1962500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1962500 ps, :1962968 ps, 2500 ps );
#    Time: 1962968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1962031 ps, :1962968 ps, 7 ns );
#    Time: 1962968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1962968 ps, :1963437 ps, 2500 ps );
#    Time: 1963437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1962500 ps, :1963437 ps, 7 ns );
#    Time: 1963437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1963437 ps, :1963906 ps, 2500 ps );
#    Time: 1963906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1962968 ps, :1963906 ps, 7 ns );
#    Time: 1963906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1963906 ps, :1964375 ps, 2500 ps );
#    Time: 1964375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1963437 ps, :1964375 ps, 7 ns );
#    Time: 1964375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1964375 ps, :1964843 ps, 2500 ps );
#    Time: 1964843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1963906 ps, :1964843 ps, 7 ns );
#    Time: 1964843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1964843 ps, :1965312 ps, 2500 ps );
#    Time: 1965312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1964375 ps, :1965312 ps, 7 ns );
#    Time: 1965312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1965312 ps, :1965781 ps, 2500 ps );
#    Time: 1965781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1964843 ps, :1965781 ps, 7 ns );
#    Time: 1965781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1965781 ps, :1966250 ps, 2500 ps );
#    Time: 1966250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1965312 ps, :1966250 ps, 7 ns );
#    Time: 1966250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1966250 ps, :1966718 ps, 2500 ps );
#    Time: 1966718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1965781 ps, :1966718 ps, 7 ns );
#    Time: 1966718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1966718 ps, :1967187 ps, 2500 ps );
#    Time: 1967187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1966250 ps, :1967187 ps, 7 ns );
#    Time: 1967187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1967187 ps, :1967656 ps, 2500 ps );
#    Time: 1967656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1966718 ps, :1967656 ps, 7 ns );
#    Time: 1967656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1967656 ps, :1968125 ps, 2500 ps );
#    Time: 1968125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1967187 ps, :1968125 ps, 7 ns );
#    Time: 1968125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1968125 ps, :1968593 ps, 2500 ps );
#    Time: 1968593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1967656 ps, :1968593 ps, 7 ns );
#    Time: 1968593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1968593 ps, :1969062 ps, 2500 ps );
#    Time: 1969062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1968125 ps, :1969062 ps, 7 ns );
#    Time: 1969062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1969062 ps, :1969531 ps, 2500 ps );
#    Time: 1969531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1968593 ps, :1969531 ps, 7 ns );
#    Time: 1969531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1969531 ps, :1970 ns, 2500 ps );
#    Time: 1970 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1969062 ps, :1970 ns, 7 ns );
#    Time: 1970 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1970 ns, :1970468 ps, 2500 ps );
#    Time: 1970468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1969531 ps, :1970468 ps, 7 ns );
#    Time: 1970468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1970468 ps, :1970937 ps, 2500 ps );
#    Time: 1970937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1970 ns, :1970937 ps, 7 ns );
#    Time: 1970937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1970937 ps, :1971406 ps, 2500 ps );
#    Time: 1971406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1970468 ps, :1971406 ps, 7 ns );
#    Time: 1971406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1971406 ps, :1971875 ps, 2500 ps );
#    Time: 1971875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1970937 ps, :1971875 ps, 7 ns );
#    Time: 1971875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1971875 ps, :1972343 ps, 2500 ps );
#    Time: 1972343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1971406 ps, :1972343 ps, 7 ns );
#    Time: 1972343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1972343 ps, :1972812 ps, 2500 ps );
#    Time: 1972812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1971875 ps, :1972812 ps, 7 ns );
#    Time: 1972812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1972812 ps, :1973281 ps, 2500 ps );
#    Time: 1973281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1972343 ps, :1973281 ps, 7 ns );
#    Time: 1973281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1973281 ps, :1973750 ps, 2500 ps );
#    Time: 1973750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1972812 ps, :1973750 ps, 7 ns );
#    Time: 1973750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1973750 ps, :1974218 ps, 2500 ps );
#    Time: 1974218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1973281 ps, :1974218 ps, 7 ns );
#    Time: 1974218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1974218 ps, :1974687 ps, 2500 ps );
#    Time: 1974687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1973750 ps, :1974687 ps, 7 ns );
#    Time: 1974687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1974687 ps, :1975156 ps, 2500 ps );
#    Time: 1975156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1974218 ps, :1975156 ps, 7 ns );
#    Time: 1975156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1975156 ps, :1975625 ps, 2500 ps );
#    Time: 1975625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1974687 ps, :1975625 ps, 7 ns );
#    Time: 1975625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1975625 ps, :1976093 ps, 2500 ps );
#    Time: 1976093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1975156 ps, :1976093 ps, 7 ns );
#    Time: 1976093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1976093 ps, :1976562 ps, 2500 ps );
#    Time: 1976562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1975625 ps, :1976562 ps, 7 ns );
#    Time: 1976562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1976562 ps, :1977031 ps, 2500 ps );
#    Time: 1977031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1976093 ps, :1977031 ps, 7 ns );
#    Time: 1977031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1977031 ps, :1977500 ps, 2500 ps );
#    Time: 1977500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1976562 ps, :1977500 ps, 7 ns );
#    Time: 1977500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1977500 ps, :1977968 ps, 2500 ps );
#    Time: 1977968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1977031 ps, :1977968 ps, 7 ns );
#    Time: 1977968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1977968 ps, :1978437 ps, 2500 ps );
#    Time: 1978437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1977500 ps, :1978437 ps, 7 ns );
#    Time: 1978437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1978437 ps, :1978906 ps, 2500 ps );
#    Time: 1978906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1977968 ps, :1978906 ps, 7 ns );
#    Time: 1978906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1978906 ps, :1979375 ps, 2500 ps );
#    Time: 1979375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1978437 ps, :1979375 ps, 7 ns );
#    Time: 1979375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1979375 ps, :1979843 ps, 2500 ps );
#    Time: 1979843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1978906 ps, :1979843 ps, 7 ns );
#    Time: 1979843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1979843 ps, :1980312 ps, 2500 ps );
#    Time: 1980312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1979375 ps, :1980312 ps, 7 ns );
#    Time: 1980312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1980312 ps, :1980781 ps, 2500 ps );
#    Time: 1980781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1979843 ps, :1980781 ps, 7 ns );
#    Time: 1980781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1980781 ps, :1981250 ps, 2500 ps );
#    Time: 1981250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1980312 ps, :1981250 ps, 7 ns );
#    Time: 1981250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1981250 ps, :1981718 ps, 2500 ps );
#    Time: 1981718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1980781 ps, :1981718 ps, 7 ns );
#    Time: 1981718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1981718 ps, :1982187 ps, 2500 ps );
#    Time: 1982187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1981250 ps, :1982187 ps, 7 ns );
#    Time: 1982187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1982187 ps, :1982656 ps, 2500 ps );
#    Time: 1982656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1981718 ps, :1982656 ps, 7 ns );
#    Time: 1982656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1982656 ps, :1983125 ps, 2500 ps );
#    Time: 1983125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1982187 ps, :1983125 ps, 7 ns );
#    Time: 1983125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1983125 ps, :1983593 ps, 2500 ps );
#    Time: 1983593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1982656 ps, :1983593 ps, 7 ns );
#    Time: 1983593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1983593 ps, :1984062 ps, 2500 ps );
#    Time: 1984062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1983125 ps, :1984062 ps, 7 ns );
#    Time: 1984062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1984062 ps, :1984531 ps, 2500 ps );
#    Time: 1984531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1983593 ps, :1984531 ps, 7 ns );
#    Time: 1984531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1984531 ps, :1985 ns, 2500 ps );
#    Time: 1985 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1984062 ps, :1985 ns, 7 ns );
#    Time: 1985 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1985 ns, :1985468 ps, 2500 ps );
#    Time: 1985468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1984531 ps, :1985468 ps, 7 ns );
#    Time: 1985468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1985468 ps, :1985937 ps, 2500 ps );
#    Time: 1985937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1985 ns, :1985937 ps, 7 ns );
#    Time: 1985937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1985937 ps, :1986406 ps, 2500 ps );
#    Time: 1986406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1985468 ps, :1986406 ps, 7 ns );
#    Time: 1986406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1986406 ps, :1986875 ps, 2500 ps );
#    Time: 1986875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1985937 ps, :1986875 ps, 7 ns );
#    Time: 1986875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1986875 ps, :1987343 ps, 2500 ps );
#    Time: 1987343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1986406 ps, :1987343 ps, 7 ns );
#    Time: 1987343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1987343 ps, :1987812 ps, 2500 ps );
#    Time: 1987812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1986875 ps, :1987812 ps, 7 ns );
#    Time: 1987812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1987812 ps, :1988281 ps, 2500 ps );
#    Time: 1988281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1987343 ps, :1988281 ps, 7 ns );
#    Time: 1988281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1988281 ps, :1988750 ps, 2500 ps );
#    Time: 1988750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1987812 ps, :1988750 ps, 7 ns );
#    Time: 1988750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1988750 ps, :1989218 ps, 2500 ps );
#    Time: 1989218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1988281 ps, :1989218 ps, 7 ns );
#    Time: 1989218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1989218 ps, :1989687 ps, 2500 ps );
#    Time: 1989687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1988750 ps, :1989687 ps, 7 ns );
#    Time: 1989687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1989687 ps, :1990156 ps, 2500 ps );
#    Time: 1990156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1989218 ps, :1990156 ps, 7 ns );
#    Time: 1990156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1990156 ps, :1990625 ps, 2500 ps );
#    Time: 1990625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1989687 ps, :1990625 ps, 7 ns );
#    Time: 1990625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1990625 ps, :1991093 ps, 2500 ps );
#    Time: 1991093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1990156 ps, :1991093 ps, 7 ns );
#    Time: 1991093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1991093 ps, :1991562 ps, 2500 ps );
#    Time: 1991562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1990625 ps, :1991562 ps, 7 ns );
#    Time: 1991562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1991562 ps, :1992031 ps, 2500 ps );
#    Time: 1992031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1991093 ps, :1992031 ps, 7 ns );
#    Time: 1992031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1992031 ps, :1992500 ps, 2500 ps );
#    Time: 1992500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1991562 ps, :1992500 ps, 7 ns );
#    Time: 1992500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1992500 ps, :1992968 ps, 2500 ps );
#    Time: 1992968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1992031 ps, :1992968 ps, 7 ns );
#    Time: 1992968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1992968 ps, :1993437 ps, 2500 ps );
#    Time: 1993437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1992500 ps, :1993437 ps, 7 ns );
#    Time: 1993437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1993437 ps, :1993906 ps, 2500 ps );
#    Time: 1993906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1992968 ps, :1993906 ps, 7 ns );
#    Time: 1993906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1993906 ps, :1994375 ps, 2500 ps );
#    Time: 1994375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1993437 ps, :1994375 ps, 7 ns );
#    Time: 1994375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1994375 ps, :1994843 ps, 2500 ps );
#    Time: 1994843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1993906 ps, :1994843 ps, 7 ns );
#    Time: 1994843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1994843 ps, :1995312 ps, 2500 ps );
#    Time: 1995312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1994375 ps, :1995312 ps, 7 ns );
#    Time: 1995312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1995312 ps, :1995781 ps, 2500 ps );
#    Time: 1995781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1994843 ps, :1995781 ps, 7 ns );
#    Time: 1995781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1995781 ps, :1996250 ps, 2500 ps );
#    Time: 1996250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1995312 ps, :1996250 ps, 7 ns );
#    Time: 1996250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1996250 ps, :1996718 ps, 2500 ps );
#    Time: 1996718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1995781 ps, :1996718 ps, 7 ns );
#    Time: 1996718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1996718 ps, :1997187 ps, 2500 ps );
#    Time: 1997187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1996250 ps, :1997187 ps, 7 ns );
#    Time: 1997187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1997187 ps, :1997656 ps, 2500 ps );
#    Time: 1997656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1996718 ps, :1997656 ps, 7 ns );
#    Time: 1997656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1997656 ps, :1998125 ps, 2500 ps );
#    Time: 1998125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1997187 ps, :1998125 ps, 7 ns );
#    Time: 1998125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1998125 ps, :1998593 ps, 2500 ps );
#    Time: 1998593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1997656 ps, :1998593 ps, 7 ns );
#    Time: 1998593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1998593 ps, :1999062 ps, 2500 ps );
#    Time: 1999062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1998125 ps, :1999062 ps, 7 ns );
#    Time: 1999062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:1999062 ps, :1999531 ps, 2500 ps );
#    Time: 1999531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1998593 ps, :1999531 ps, 7 ns );
#    Time: 1999531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:1999531 ps, :2 us, 2500 ps );
#    Time: 2 us  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:1999062 ps, :2 us, 7 ns );
#    Time: 2 us  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2 us, :2000468 ps, 2500 ps );
#    Time: 2000468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:1999531 ps, :2000468 ps, 7 ns );
#    Time: 2000468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2000468 ps, :2000937 ps, 2500 ps );
#    Time: 2000937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2 us, :2000937 ps, 7 ns );
#    Time: 2000937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2000937 ps, :2001406 ps, 2500 ps );
#    Time: 2001406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2000468 ps, :2001406 ps, 7 ns );
#    Time: 2001406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2001406 ps, :2001875 ps, 2500 ps );
#    Time: 2001875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2000937 ps, :2001875 ps, 7 ns );
#    Time: 2001875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2001875 ps, :2002343 ps, 2500 ps );
#    Time: 2002343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2001406 ps, :2002343 ps, 7 ns );
#    Time: 2002343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2002343 ps, :2002812 ps, 2500 ps );
#    Time: 2002812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2001875 ps, :2002812 ps, 7 ns );
#    Time: 2002812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2002812 ps, :2003281 ps, 2500 ps );
#    Time: 2003281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2002343 ps, :2003281 ps, 7 ns );
#    Time: 2003281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2003281 ps, :2003750 ps, 2500 ps );
#    Time: 2003750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2002812 ps, :2003750 ps, 7 ns );
#    Time: 2003750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2003750 ps, :2004218 ps, 2500 ps );
#    Time: 2004218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2003281 ps, :2004218 ps, 7 ns );
#    Time: 2004218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2004218 ps, :2004687 ps, 2500 ps );
#    Time: 2004687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2003750 ps, :2004687 ps, 7 ns );
#    Time: 2004687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2004687 ps, :2005156 ps, 2500 ps );
#    Time: 2005156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2004218 ps, :2005156 ps, 7 ns );
#    Time: 2005156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2005156 ps, :2005625 ps, 2500 ps );
#    Time: 2005625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2004687 ps, :2005625 ps, 7 ns );
#    Time: 2005625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2005625 ps, :2006093 ps, 2500 ps );
#    Time: 2006093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2005156 ps, :2006093 ps, 7 ns );
#    Time: 2006093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2006093 ps, :2006562 ps, 2500 ps );
#    Time: 2006562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2005625 ps, :2006562 ps, 7 ns );
#    Time: 2006562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2006562 ps, :2007031 ps, 2500 ps );
#    Time: 2007031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2006093 ps, :2007031 ps, 7 ns );
#    Time: 2007031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2007031 ps, :2007500 ps, 2500 ps );
#    Time: 2007500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2006562 ps, :2007500 ps, 7 ns );
#    Time: 2007500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2007500 ps, :2007968 ps, 2500 ps );
#    Time: 2007968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2007031 ps, :2007968 ps, 7 ns );
#    Time: 2007968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2007968 ps, :2008437 ps, 2500 ps );
#    Time: 2008437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2007500 ps, :2008437 ps, 7 ns );
#    Time: 2008437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2008437 ps, :2008906 ps, 2500 ps );
#    Time: 2008906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2007968 ps, :2008906 ps, 7 ns );
#    Time: 2008906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2008906 ps, :2009375 ps, 2500 ps );
#    Time: 2009375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2008437 ps, :2009375 ps, 7 ns );
#    Time: 2009375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2009375 ps, :2009843 ps, 2500 ps );
#    Time: 2009843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2008906 ps, :2009843 ps, 7 ns );
#    Time: 2009843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2009843 ps, :2010312 ps, 2500 ps );
#    Time: 2010312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2009375 ps, :2010312 ps, 7 ns );
#    Time: 2010312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2010312 ps, :2010781 ps, 2500 ps );
#    Time: 2010781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2009843 ps, :2010781 ps, 7 ns );
#    Time: 2010781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2010781 ps, :2011250 ps, 2500 ps );
#    Time: 2011250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2010312 ps, :2011250 ps, 7 ns );
#    Time: 2011250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2011250 ps, :2011718 ps, 2500 ps );
#    Time: 2011718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2010781 ps, :2011718 ps, 7 ns );
#    Time: 2011718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2011718 ps, :2012187 ps, 2500 ps );
#    Time: 2012187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2011250 ps, :2012187 ps, 7 ns );
#    Time: 2012187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2012187 ps, :2012656 ps, 2500 ps );
#    Time: 2012656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2011718 ps, :2012656 ps, 7 ns );
#    Time: 2012656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2012656 ps, :2013125 ps, 2500 ps );
#    Time: 2013125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2012187 ps, :2013125 ps, 7 ns );
#    Time: 2013125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2013125 ps, :2013593 ps, 2500 ps );
#    Time: 2013593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2012656 ps, :2013593 ps, 7 ns );
#    Time: 2013593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2013593 ps, :2014062 ps, 2500 ps );
#    Time: 2014062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2013125 ps, :2014062 ps, 7 ns );
#    Time: 2014062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2014062 ps, :2014531 ps, 2500 ps );
#    Time: 2014531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2013593 ps, :2014531 ps, 7 ns );
#    Time: 2014531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2014531 ps, :2015 ns, 2500 ps );
#    Time: 2015 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2014062 ps, :2015 ns, 7 ns );
#    Time: 2015 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2015 ns, :2015468 ps, 2500 ps );
#    Time: 2015468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2014531 ps, :2015468 ps, 7 ns );
#    Time: 2015468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2015468 ps, :2015937 ps, 2500 ps );
#    Time: 2015937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2015 ns, :2015937 ps, 7 ns );
#    Time: 2015937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2015937 ps, :2016406 ps, 2500 ps );
#    Time: 2016406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2015468 ps, :2016406 ps, 7 ns );
#    Time: 2016406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2016406 ps, :2016875 ps, 2500 ps );
#    Time: 2016875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2015937 ps, :2016875 ps, 7 ns );
#    Time: 2016875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2016875 ps, :2017343 ps, 2500 ps );
#    Time: 2017343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2016406 ps, :2017343 ps, 7 ns );
#    Time: 2017343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2017343 ps, :2017812 ps, 2500 ps );
#    Time: 2017812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2016875 ps, :2017812 ps, 7 ns );
#    Time: 2017812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2017812 ps, :2018281 ps, 2500 ps );
#    Time: 2018281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2017343 ps, :2018281 ps, 7 ns );
#    Time: 2018281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2018281 ps, :2018750 ps, 2500 ps );
#    Time: 2018750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2017812 ps, :2018750 ps, 7 ns );
#    Time: 2018750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2018750 ps, :2019218 ps, 2500 ps );
#    Time: 2019218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2018281 ps, :2019218 ps, 7 ns );
#    Time: 2019218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2019218 ps, :2019687 ps, 2500 ps );
#    Time: 2019687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2018750 ps, :2019687 ps, 7 ns );
#    Time: 2019687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2019687 ps, :2020156 ps, 2500 ps );
#    Time: 2020156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2019218 ps, :2020156 ps, 7 ns );
#    Time: 2020156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2020156 ps, :2020625 ps, 2500 ps );
#    Time: 2020625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2019687 ps, :2020625 ps, 7 ns );
#    Time: 2020625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2020625 ps, :2021093 ps, 2500 ps );
#    Time: 2021093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2020156 ps, :2021093 ps, 7 ns );
#    Time: 2021093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2021093 ps, :2021562 ps, 2500 ps );
#    Time: 2021562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2020625 ps, :2021562 ps, 7 ns );
#    Time: 2021562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2021562 ps, :2022031 ps, 2500 ps );
#    Time: 2022031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2021093 ps, :2022031 ps, 7 ns );
#    Time: 2022031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2022031 ps, :2022500 ps, 2500 ps );
#    Time: 2022500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2021562 ps, :2022500 ps, 7 ns );
#    Time: 2022500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2022500 ps, :2022968 ps, 2500 ps );
#    Time: 2022968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2022031 ps, :2022968 ps, 7 ns );
#    Time: 2022968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2022968 ps, :2023437 ps, 2500 ps );
#    Time: 2023437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2022500 ps, :2023437 ps, 7 ns );
#    Time: 2023437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2023437 ps, :2023906 ps, 2500 ps );
#    Time: 2023906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2022968 ps, :2023906 ps, 7 ns );
#    Time: 2023906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2023906 ps, :2024375 ps, 2500 ps );
#    Time: 2024375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2023437 ps, :2024375 ps, 7 ns );
#    Time: 2024375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2024375 ps, :2024843 ps, 2500 ps );
#    Time: 2024843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2023906 ps, :2024843 ps, 7 ns );
#    Time: 2024843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2024843 ps, :2025312 ps, 2500 ps );
#    Time: 2025312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2024375 ps, :2025312 ps, 7 ns );
#    Time: 2025312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2025312 ps, :2025781 ps, 2500 ps );
#    Time: 2025781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2024843 ps, :2025781 ps, 7 ns );
#    Time: 2025781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2025781 ps, :2026250 ps, 2500 ps );
#    Time: 2026250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2025312 ps, :2026250 ps, 7 ns );
#    Time: 2026250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2026250 ps, :2026718 ps, 2500 ps );
#    Time: 2026718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2025781 ps, :2026718 ps, 7 ns );
#    Time: 2026718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2026718 ps, :2027187 ps, 2500 ps );
#    Time: 2027187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2026250 ps, :2027187 ps, 7 ns );
#    Time: 2027187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2027187 ps, :2027656 ps, 2500 ps );
#    Time: 2027656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2026718 ps, :2027656 ps, 7 ns );
#    Time: 2027656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2027656 ps, :2028125 ps, 2500 ps );
#    Time: 2028125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2027187 ps, :2028125 ps, 7 ns );
#    Time: 2028125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2028125 ps, :2028593 ps, 2500 ps );
#    Time: 2028593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2027656 ps, :2028593 ps, 7 ns );
#    Time: 2028593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2028593 ps, :2029062 ps, 2500 ps );
#    Time: 2029062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2028125 ps, :2029062 ps, 7 ns );
#    Time: 2029062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2029062 ps, :2029531 ps, 2500 ps );
#    Time: 2029531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2028593 ps, :2029531 ps, 7 ns );
#    Time: 2029531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2029531 ps, :2030 ns, 2500 ps );
#    Time: 2030 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2029062 ps, :2030 ns, 7 ns );
#    Time: 2030 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2030 ns, :2030468 ps, 2500 ps );
#    Time: 2030468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2029531 ps, :2030468 ps, 7 ns );
#    Time: 2030468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2030468 ps, :2030937 ps, 2500 ps );
#    Time: 2030937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2030 ns, :2030937 ps, 7 ns );
#    Time: 2030937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2030937 ps, :2031406 ps, 2500 ps );
#    Time: 2031406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2030468 ps, :2031406 ps, 7 ns );
#    Time: 2031406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2031406 ps, :2031875 ps, 2500 ps );
#    Time: 2031875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2030937 ps, :2031875 ps, 7 ns );
#    Time: 2031875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2031875 ps, :2032343 ps, 2500 ps );
#    Time: 2032343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2031406 ps, :2032343 ps, 7 ns );
#    Time: 2032343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2032343 ps, :2032812 ps, 2500 ps );
#    Time: 2032812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2031875 ps, :2032812 ps, 7 ns );
#    Time: 2032812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2032812 ps, :2033281 ps, 2500 ps );
#    Time: 2033281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2032343 ps, :2033281 ps, 7 ns );
#    Time: 2033281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2033281 ps, :2033750 ps, 2500 ps );
#    Time: 2033750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2032812 ps, :2033750 ps, 7 ns );
#    Time: 2033750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2033750 ps, :2034218 ps, 2500 ps );
#    Time: 2034218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2033281 ps, :2034218 ps, 7 ns );
#    Time: 2034218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2034218 ps, :2034687 ps, 2500 ps );
#    Time: 2034687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2033750 ps, :2034687 ps, 7 ns );
#    Time: 2034687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2034687 ps, :2035156 ps, 2500 ps );
#    Time: 2035156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2034218 ps, :2035156 ps, 7 ns );
#    Time: 2035156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2035156 ps, :2035625 ps, 2500 ps );
#    Time: 2035625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2034687 ps, :2035625 ps, 7 ns );
#    Time: 2035625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2035625 ps, :2036093 ps, 2500 ps );
#    Time: 2036093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2035156 ps, :2036093 ps, 7 ns );
#    Time: 2036093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2036093 ps, :2036562 ps, 2500 ps );
#    Time: 2036562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2035625 ps, :2036562 ps, 7 ns );
#    Time: 2036562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2036562 ps, :2037031 ps, 2500 ps );
#    Time: 2037031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2036093 ps, :2037031 ps, 7 ns );
#    Time: 2037031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2037031 ps, :2037500 ps, 2500 ps );
#    Time: 2037500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2036562 ps, :2037500 ps, 7 ns );
#    Time: 2037500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2037500 ps, :2037968 ps, 2500 ps );
#    Time: 2037968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2037031 ps, :2037968 ps, 7 ns );
#    Time: 2037968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2037968 ps, :2038437 ps, 2500 ps );
#    Time: 2038437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2037500 ps, :2038437 ps, 7 ns );
#    Time: 2038437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2038437 ps, :2038906 ps, 2500 ps );
#    Time: 2038906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2037968 ps, :2038906 ps, 7 ns );
#    Time: 2038906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2038906 ps, :2039375 ps, 2500 ps );
#    Time: 2039375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2038437 ps, :2039375 ps, 7 ns );
#    Time: 2039375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2039375 ps, :2039843 ps, 2500 ps );
#    Time: 2039843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2038906 ps, :2039843 ps, 7 ns );
#    Time: 2039843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2039843 ps, :2040312 ps, 2500 ps );
#    Time: 2040312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2039375 ps, :2040312 ps, 7 ns );
#    Time: 2040312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2040312 ps, :2040781 ps, 2500 ps );
#    Time: 2040781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2039843 ps, :2040781 ps, 7 ns );
#    Time: 2040781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2040781 ps, :2041250 ps, 2500 ps );
#    Time: 2041250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2040312 ps, :2041250 ps, 7 ns );
#    Time: 2041250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2041250 ps, :2041718 ps, 2500 ps );
#    Time: 2041718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2040781 ps, :2041718 ps, 7 ns );
#    Time: 2041718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2041718 ps, :2042187 ps, 2500 ps );
#    Time: 2042187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2041250 ps, :2042187 ps, 7 ns );
#    Time: 2042187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2042187 ps, :2042656 ps, 2500 ps );
#    Time: 2042656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2041718 ps, :2042656 ps, 7 ns );
#    Time: 2042656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2042656 ps, :2043125 ps, 2500 ps );
#    Time: 2043125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2042187 ps, :2043125 ps, 7 ns );
#    Time: 2043125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2043125 ps, :2043593 ps, 2500 ps );
#    Time: 2043593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2042656 ps, :2043593 ps, 7 ns );
#    Time: 2043593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2043593 ps, :2044062 ps, 2500 ps );
#    Time: 2044062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2043125 ps, :2044062 ps, 7 ns );
#    Time: 2044062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2044062 ps, :2044531 ps, 2500 ps );
#    Time: 2044531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2043593 ps, :2044531 ps, 7 ns );
#    Time: 2044531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2044531 ps, :2045 ns, 2500 ps );
#    Time: 2045 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2044062 ps, :2045 ns, 7 ns );
#    Time: 2045 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2045 ns, :2045468 ps, 2500 ps );
#    Time: 2045468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2044531 ps, :2045468 ps, 7 ns );
#    Time: 2045468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2045468 ps, :2045937 ps, 2500 ps );
#    Time: 2045937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2045 ns, :2045937 ps, 7 ns );
#    Time: 2045937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2045937 ps, :2046406 ps, 2500 ps );
#    Time: 2046406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2045468 ps, :2046406 ps, 7 ns );
#    Time: 2046406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2046406 ps, :2046875 ps, 2500 ps );
#    Time: 2046875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2045937 ps, :2046875 ps, 7 ns );
#    Time: 2046875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2046875 ps, :2047343 ps, 2500 ps );
#    Time: 2047343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2046406 ps, :2047343 ps, 7 ns );
#    Time: 2047343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2047343 ps, :2047812 ps, 2500 ps );
#    Time: 2047812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2046875 ps, :2047812 ps, 7 ns );
#    Time: 2047812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2047812 ps, :2048281 ps, 2500 ps );
#    Time: 2048281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2047343 ps, :2048281 ps, 7 ns );
#    Time: 2048281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2048281 ps, :2048750 ps, 2500 ps );
#    Time: 2048750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2047812 ps, :2048750 ps, 7 ns );
#    Time: 2048750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2048750 ps, :2049218 ps, 2500 ps );
#    Time: 2049218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2048281 ps, :2049218 ps, 7 ns );
#    Time: 2049218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2049218 ps, :2049687 ps, 2500 ps );
#    Time: 2049687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2048750 ps, :2049687 ps, 7 ns );
#    Time: 2049687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2049687 ps, :2050156 ps, 2500 ps );
#    Time: 2050156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2049218 ps, :2050156 ps, 7 ns );
#    Time: 2050156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2050156 ps, :2050625 ps, 2500 ps );
#    Time: 2050625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2049687 ps, :2050625 ps, 7 ns );
#    Time: 2050625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2050625 ps, :2051093 ps, 2500 ps );
#    Time: 2051093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2050156 ps, :2051093 ps, 7 ns );
#    Time: 2051093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2051093 ps, :2051562 ps, 2500 ps );
#    Time: 2051562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2050625 ps, :2051562 ps, 7 ns );
#    Time: 2051562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2051562 ps, :2052031 ps, 2500 ps );
#    Time: 2052031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2051093 ps, :2052031 ps, 7 ns );
#    Time: 2052031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2052031 ps, :2052500 ps, 2500 ps );
#    Time: 2052500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2051562 ps, :2052500 ps, 7 ns );
#    Time: 2052500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2052500 ps, :2052968 ps, 2500 ps );
#    Time: 2052968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2052031 ps, :2052968 ps, 7 ns );
#    Time: 2052968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2052968 ps, :2053437 ps, 2500 ps );
#    Time: 2053437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2052500 ps, :2053437 ps, 7 ns );
#    Time: 2053437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2053437 ps, :2053906 ps, 2500 ps );
#    Time: 2053906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2052968 ps, :2053906 ps, 7 ns );
#    Time: 2053906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2053906 ps, :2054375 ps, 2500 ps );
#    Time: 2054375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2053437 ps, :2054375 ps, 7 ns );
#    Time: 2054375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2054375 ps, :2054843 ps, 2500 ps );
#    Time: 2054843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2053906 ps, :2054843 ps, 7 ns );
#    Time: 2054843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2054843 ps, :2055312 ps, 2500 ps );
#    Time: 2055312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2054375 ps, :2055312 ps, 7 ns );
#    Time: 2055312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2055312 ps, :2055781 ps, 2500 ps );
#    Time: 2055781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2054843 ps, :2055781 ps, 7 ns );
#    Time: 2055781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2055781 ps, :2056250 ps, 2500 ps );
#    Time: 2056250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2055312 ps, :2056250 ps, 7 ns );
#    Time: 2056250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2056250 ps, :2056718 ps, 2500 ps );
#    Time: 2056718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2055781 ps, :2056718 ps, 7 ns );
#    Time: 2056718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2056718 ps, :2057187 ps, 2500 ps );
#    Time: 2057187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2056250 ps, :2057187 ps, 7 ns );
#    Time: 2057187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2057187 ps, :2057656 ps, 2500 ps );
#    Time: 2057656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2056718 ps, :2057656 ps, 7 ns );
#    Time: 2057656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2057656 ps, :2058125 ps, 2500 ps );
#    Time: 2058125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2057187 ps, :2058125 ps, 7 ns );
#    Time: 2058125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2058125 ps, :2058593 ps, 2500 ps );
#    Time: 2058593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2057656 ps, :2058593 ps, 7 ns );
#    Time: 2058593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2058593 ps, :2059062 ps, 2500 ps );
#    Time: 2059062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2058125 ps, :2059062 ps, 7 ns );
#    Time: 2059062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2059062 ps, :2059531 ps, 2500 ps );
#    Time: 2059531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2058593 ps, :2059531 ps, 7 ns );
#    Time: 2059531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2059531 ps, :2060 ns, 2500 ps );
#    Time: 2060 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2059062 ps, :2060 ns, 7 ns );
#    Time: 2060 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2060 ns, :2060468 ps, 2500 ps );
#    Time: 2060468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2059531 ps, :2060468 ps, 7 ns );
#    Time: 2060468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2060468 ps, :2060937 ps, 2500 ps );
#    Time: 2060937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2060 ns, :2060937 ps, 7 ns );
#    Time: 2060937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2060937 ps, :2061406 ps, 2500 ps );
#    Time: 2061406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2060468 ps, :2061406 ps, 7 ns );
#    Time: 2061406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2061406 ps, :2061875 ps, 2500 ps );
#    Time: 2061875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2060937 ps, :2061875 ps, 7 ns );
#    Time: 2061875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2061875 ps, :2062343 ps, 2500 ps );
#    Time: 2062343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2061406 ps, :2062343 ps, 7 ns );
#    Time: 2062343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2062343 ps, :2062812 ps, 2500 ps );
#    Time: 2062812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2061875 ps, :2062812 ps, 7 ns );
#    Time: 2062812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2062812 ps, :2063281 ps, 2500 ps );
#    Time: 2063281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2062343 ps, :2063281 ps, 7 ns );
#    Time: 2063281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2063281 ps, :2063750 ps, 2500 ps );
#    Time: 2063750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2062812 ps, :2063750 ps, 7 ns );
#    Time: 2063750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2063750 ps, :2064218 ps, 2500 ps );
#    Time: 2064218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2063281 ps, :2064218 ps, 7 ns );
#    Time: 2064218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2064218 ps, :2064687 ps, 2500 ps );
#    Time: 2064687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2063750 ps, :2064687 ps, 7 ns );
#    Time: 2064687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2064687 ps, :2065156 ps, 2500 ps );
#    Time: 2065156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2064218 ps, :2065156 ps, 7 ns );
#    Time: 2065156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2065156 ps, :2065625 ps, 2500 ps );
#    Time: 2065625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2064687 ps, :2065625 ps, 7 ns );
#    Time: 2065625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2065625 ps, :2066093 ps, 2500 ps );
#    Time: 2066093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2065156 ps, :2066093 ps, 7 ns );
#    Time: 2066093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2066093 ps, :2066562 ps, 2500 ps );
#    Time: 2066562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2065625 ps, :2066562 ps, 7 ns );
#    Time: 2066562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2066562 ps, :2067031 ps, 2500 ps );
#    Time: 2067031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2066093 ps, :2067031 ps, 7 ns );
#    Time: 2067031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2067031 ps, :2067500 ps, 2500 ps );
#    Time: 2067500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2066562 ps, :2067500 ps, 7 ns );
#    Time: 2067500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2067500 ps, :2067968 ps, 2500 ps );
#    Time: 2067968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2067031 ps, :2067968 ps, 7 ns );
#    Time: 2067968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2067968 ps, :2068437 ps, 2500 ps );
#    Time: 2068437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2067500 ps, :2068437 ps, 7 ns );
#    Time: 2068437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2068437 ps, :2068906 ps, 2500 ps );
#    Time: 2068906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2067968 ps, :2068906 ps, 7 ns );
#    Time: 2068906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2068906 ps, :2069375 ps, 2500 ps );
#    Time: 2069375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2068437 ps, :2069375 ps, 7 ns );
#    Time: 2069375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2069375 ps, :2069843 ps, 2500 ps );
#    Time: 2069843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2068906 ps, :2069843 ps, 7 ns );
#    Time: 2069843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2069843 ps, :2070312 ps, 2500 ps );
#    Time: 2070312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2069375 ps, :2070312 ps, 7 ns );
#    Time: 2070312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2070312 ps, :2070781 ps, 2500 ps );
#    Time: 2070781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2069843 ps, :2070781 ps, 7 ns );
#    Time: 2070781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2070781 ps, :2071250 ps, 2500 ps );
#    Time: 2071250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2070312 ps, :2071250 ps, 7 ns );
#    Time: 2071250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2071250 ps, :2071718 ps, 2500 ps );
#    Time: 2071718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2070781 ps, :2071718 ps, 7 ns );
#    Time: 2071718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2071718 ps, :2072187 ps, 2500 ps );
#    Time: 2072187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2071250 ps, :2072187 ps, 7 ns );
#    Time: 2072187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2072187 ps, :2072656 ps, 2500 ps );
#    Time: 2072656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2071718 ps, :2072656 ps, 7 ns );
#    Time: 2072656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2072656 ps, :2073125 ps, 2500 ps );
#    Time: 2073125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2072187 ps, :2073125 ps, 7 ns );
#    Time: 2073125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2073125 ps, :2073593 ps, 2500 ps );
#    Time: 2073593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2072656 ps, :2073593 ps, 7 ns );
#    Time: 2073593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2073593 ps, :2074062 ps, 2500 ps );
#    Time: 2074062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2073125 ps, :2074062 ps, 7 ns );
#    Time: 2074062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2074062 ps, :2074531 ps, 2500 ps );
#    Time: 2074531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2073593 ps, :2074531 ps, 7 ns );
#    Time: 2074531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2074531 ps, :2075 ns, 2500 ps );
#    Time: 2075 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2074062 ps, :2075 ns, 7 ns );
#    Time: 2075 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2075 ns, :2075468 ps, 2500 ps );
#    Time: 2075468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2074531 ps, :2075468 ps, 7 ns );
#    Time: 2075468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2075468 ps, :2075937 ps, 2500 ps );
#    Time: 2075937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2075 ns, :2075937 ps, 7 ns );
#    Time: 2075937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2075937 ps, :2076406 ps, 2500 ps );
#    Time: 2076406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2075468 ps, :2076406 ps, 7 ns );
#    Time: 2076406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2076406 ps, :2076875 ps, 2500 ps );
#    Time: 2076875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2075937 ps, :2076875 ps, 7 ns );
#    Time: 2076875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2076875 ps, :2077343 ps, 2500 ps );
#    Time: 2077343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2076406 ps, :2077343 ps, 7 ns );
#    Time: 2077343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2077343 ps, :2077812 ps, 2500 ps );
#    Time: 2077812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2076875 ps, :2077812 ps, 7 ns );
#    Time: 2077812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2077812 ps, :2078281 ps, 2500 ps );
#    Time: 2078281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2077343 ps, :2078281 ps, 7 ns );
#    Time: 2078281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2078281 ps, :2078750 ps, 2500 ps );
#    Time: 2078750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2077812 ps, :2078750 ps, 7 ns );
#    Time: 2078750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2078750 ps, :2079218 ps, 2500 ps );
#    Time: 2079218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2078281 ps, :2079218 ps, 7 ns );
#    Time: 2079218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2079218 ps, :2079687 ps, 2500 ps );
#    Time: 2079687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2078750 ps, :2079687 ps, 7 ns );
#    Time: 2079687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2079687 ps, :2080156 ps, 2500 ps );
#    Time: 2080156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2079218 ps, :2080156 ps, 7 ns );
#    Time: 2080156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2080156 ps, :2080625 ps, 2500 ps );
#    Time: 2080625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2079687 ps, :2080625 ps, 7 ns );
#    Time: 2080625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2080625 ps, :2081093 ps, 2500 ps );
#    Time: 2081093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2080156 ps, :2081093 ps, 7 ns );
#    Time: 2081093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2081093 ps, :2081562 ps, 2500 ps );
#    Time: 2081562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2080625 ps, :2081562 ps, 7 ns );
#    Time: 2081562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2081562 ps, :2082031 ps, 2500 ps );
#    Time: 2082031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2081093 ps, :2082031 ps, 7 ns );
#    Time: 2082031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2082031 ps, :2082500 ps, 2500 ps );
#    Time: 2082500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2081562 ps, :2082500 ps, 7 ns );
#    Time: 2082500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2082500 ps, :2082968 ps, 2500 ps );
#    Time: 2082968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2082031 ps, :2082968 ps, 7 ns );
#    Time: 2082968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2082968 ps, :2083437 ps, 2500 ps );
#    Time: 2083437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2082500 ps, :2083437 ps, 7 ns );
#    Time: 2083437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2083437 ps, :2083906 ps, 2500 ps );
#    Time: 2083906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2082968 ps, :2083906 ps, 7 ns );
#    Time: 2083906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2083906 ps, :2084375 ps, 2500 ps );
#    Time: 2084375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2083437 ps, :2084375 ps, 7 ns );
#    Time: 2084375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2084375 ps, :2084843 ps, 2500 ps );
#    Time: 2084843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2083906 ps, :2084843 ps, 7 ns );
#    Time: 2084843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2084843 ps, :2085312 ps, 2500 ps );
#    Time: 2085312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2084375 ps, :2085312 ps, 7 ns );
#    Time: 2085312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2085312 ps, :2085781 ps, 2500 ps );
#    Time: 2085781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2084843 ps, :2085781 ps, 7 ns );
#    Time: 2085781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2085781 ps, :2086250 ps, 2500 ps );
#    Time: 2086250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2085312 ps, :2086250 ps, 7 ns );
#    Time: 2086250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2086250 ps, :2086718 ps, 2500 ps );
#    Time: 2086718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2085781 ps, :2086718 ps, 7 ns );
#    Time: 2086718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2086718 ps, :2087187 ps, 2500 ps );
#    Time: 2087187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2086250 ps, :2087187 ps, 7 ns );
#    Time: 2087187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2087187 ps, :2087656 ps, 2500 ps );
#    Time: 2087656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2086718 ps, :2087656 ps, 7 ns );
#    Time: 2087656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2087656 ps, :2088125 ps, 2500 ps );
#    Time: 2088125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2087187 ps, :2088125 ps, 7 ns );
#    Time: 2088125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2088125 ps, :2088593 ps, 2500 ps );
#    Time: 2088593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2087656 ps, :2088593 ps, 7 ns );
#    Time: 2088593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2088593 ps, :2089062 ps, 2500 ps );
#    Time: 2089062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2088125 ps, :2089062 ps, 7 ns );
#    Time: 2089062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2089062 ps, :2089531 ps, 2500 ps );
#    Time: 2089531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2088593 ps, :2089531 ps, 7 ns );
#    Time: 2089531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2089531 ps, :2090 ns, 2500 ps );
#    Time: 2090 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2089062 ps, :2090 ns, 7 ns );
#    Time: 2090 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2090 ns, :2090468 ps, 2500 ps );
#    Time: 2090468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2089531 ps, :2090468 ps, 7 ns );
#    Time: 2090468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2090468 ps, :2090937 ps, 2500 ps );
#    Time: 2090937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2090 ns, :2090937 ps, 7 ns );
#    Time: 2090937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2090937 ps, :2091406 ps, 2500 ps );
#    Time: 2091406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2090468 ps, :2091406 ps, 7 ns );
#    Time: 2091406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2091406 ps, :2091875 ps, 2500 ps );
#    Time: 2091875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2090937 ps, :2091875 ps, 7 ns );
#    Time: 2091875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2091875 ps, :2092343 ps, 2500 ps );
#    Time: 2092343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2091406 ps, :2092343 ps, 7 ns );
#    Time: 2092343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2092343 ps, :2092812 ps, 2500 ps );
#    Time: 2092812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2091875 ps, :2092812 ps, 7 ns );
#    Time: 2092812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2092812 ps, :2093281 ps, 2500 ps );
#    Time: 2093281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2092343 ps, :2093281 ps, 7 ns );
#    Time: 2093281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2093281 ps, :2093750 ps, 2500 ps );
#    Time: 2093750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2092812 ps, :2093750 ps, 7 ns );
#    Time: 2093750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2093750 ps, :2094218 ps, 2500 ps );
#    Time: 2094218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2093281 ps, :2094218 ps, 7 ns );
#    Time: 2094218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2094218 ps, :2094687 ps, 2500 ps );
#    Time: 2094687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2093750 ps, :2094687 ps, 7 ns );
#    Time: 2094687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2094687 ps, :2095156 ps, 2500 ps );
#    Time: 2095156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2094218 ps, :2095156 ps, 7 ns );
#    Time: 2095156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2095156 ps, :2095625 ps, 2500 ps );
#    Time: 2095625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2094687 ps, :2095625 ps, 7 ns );
#    Time: 2095625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2095625 ps, :2096093 ps, 2500 ps );
#    Time: 2096093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2095156 ps, :2096093 ps, 7 ns );
#    Time: 2096093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2096093 ps, :2096562 ps, 2500 ps );
#    Time: 2096562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2095625 ps, :2096562 ps, 7 ns );
#    Time: 2096562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2096562 ps, :2097031 ps, 2500 ps );
#    Time: 2097031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2096093 ps, :2097031 ps, 7 ns );
#    Time: 2097031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2097031 ps, :2097500 ps, 2500 ps );
#    Time: 2097500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2096562 ps, :2097500 ps, 7 ns );
#    Time: 2097500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2097500 ps, :2097968 ps, 2500 ps );
#    Time: 2097968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2097031 ps, :2097968 ps, 7 ns );
#    Time: 2097968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2097968 ps, :2098437 ps, 2500 ps );
#    Time: 2098437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2097500 ps, :2098437 ps, 7 ns );
#    Time: 2098437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2098437 ps, :2098906 ps, 2500 ps );
#    Time: 2098906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2097968 ps, :2098906 ps, 7 ns );
#    Time: 2098906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2098906 ps, :2099375 ps, 2500 ps );
#    Time: 2099375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2098437 ps, :2099375 ps, 7 ns );
#    Time: 2099375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2099375 ps, :2099843 ps, 2500 ps );
#    Time: 2099843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2098906 ps, :2099843 ps, 7 ns );
#    Time: 2099843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2099843 ps, :2100312 ps, 2500 ps );
#    Time: 2100312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2099375 ps, :2100312 ps, 7 ns );
#    Time: 2100312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2100312 ps, :2100781 ps, 2500 ps );
#    Time: 2100781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2099843 ps, :2100781 ps, 7 ns );
#    Time: 2100781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2100781 ps, :2101250 ps, 2500 ps );
#    Time: 2101250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2100312 ps, :2101250 ps, 7 ns );
#    Time: 2101250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2101250 ps, :2101718 ps, 2500 ps );
#    Time: 2101718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2100781 ps, :2101718 ps, 7 ns );
#    Time: 2101718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2101718 ps, :2102187 ps, 2500 ps );
#    Time: 2102187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2101250 ps, :2102187 ps, 7 ns );
#    Time: 2102187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2102187 ps, :2102656 ps, 2500 ps );
#    Time: 2102656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2101718 ps, :2102656 ps, 7 ns );
#    Time: 2102656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2102656 ps, :2103125 ps, 2500 ps );
#    Time: 2103125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2102187 ps, :2103125 ps, 7 ns );
#    Time: 2103125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2103125 ps, :2103593 ps, 2500 ps );
#    Time: 2103593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2102656 ps, :2103593 ps, 7 ns );
#    Time: 2103593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2103593 ps, :2104062 ps, 2500 ps );
#    Time: 2104062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2103125 ps, :2104062 ps, 7 ns );
#    Time: 2104062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2104062 ps, :2104531 ps, 2500 ps );
#    Time: 2104531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2103593 ps, :2104531 ps, 7 ns );
#    Time: 2104531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2104531 ps, :2105 ns, 2500 ps );
#    Time: 2105 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2104062 ps, :2105 ns, 7 ns );
#    Time: 2105 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2105 ns, :2105468 ps, 2500 ps );
#    Time: 2105468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2104531 ps, :2105468 ps, 7 ns );
#    Time: 2105468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2105468 ps, :2105937 ps, 2500 ps );
#    Time: 2105937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2105 ns, :2105937 ps, 7 ns );
#    Time: 2105937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2105937 ps, :2106406 ps, 2500 ps );
#    Time: 2106406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2105468 ps, :2106406 ps, 7 ns );
#    Time: 2106406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2106406 ps, :2106875 ps, 2500 ps );
#    Time: 2106875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2105937 ps, :2106875 ps, 7 ns );
#    Time: 2106875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2106875 ps, :2107343 ps, 2500 ps );
#    Time: 2107343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2106406 ps, :2107343 ps, 7 ns );
#    Time: 2107343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2107343 ps, :2107812 ps, 2500 ps );
#    Time: 2107812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2106875 ps, :2107812 ps, 7 ns );
#    Time: 2107812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2107812 ps, :2108281 ps, 2500 ps );
#    Time: 2108281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2107343 ps, :2108281 ps, 7 ns );
#    Time: 2108281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2108281 ps, :2108750 ps, 2500 ps );
#    Time: 2108750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2107812 ps, :2108750 ps, 7 ns );
#    Time: 2108750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2108750 ps, :2109218 ps, 2500 ps );
#    Time: 2109218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2108281 ps, :2109218 ps, 7 ns );
#    Time: 2109218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2109218 ps, :2109687 ps, 2500 ps );
#    Time: 2109687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2108750 ps, :2109687 ps, 7 ns );
#    Time: 2109687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2109687 ps, :2110156 ps, 2500 ps );
#    Time: 2110156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2109218 ps, :2110156 ps, 7 ns );
#    Time: 2110156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2110156 ps, :2110625 ps, 2500 ps );
#    Time: 2110625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2109687 ps, :2110625 ps, 7 ns );
#    Time: 2110625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2110625 ps, :2111093 ps, 2500 ps );
#    Time: 2111093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2110156 ps, :2111093 ps, 7 ns );
#    Time: 2111093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2111093 ps, :2111562 ps, 2500 ps );
#    Time: 2111562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2110625 ps, :2111562 ps, 7 ns );
#    Time: 2111562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2111562 ps, :2112031 ps, 2500 ps );
#    Time: 2112031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2111093 ps, :2112031 ps, 7 ns );
#    Time: 2112031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2112031 ps, :2112500 ps, 2500 ps );
#    Time: 2112500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2111562 ps, :2112500 ps, 7 ns );
#    Time: 2112500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2112500 ps, :2112968 ps, 2500 ps );
#    Time: 2112968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2112031 ps, :2112968 ps, 7 ns );
#    Time: 2112968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2112968 ps, :2113437 ps, 2500 ps );
#    Time: 2113437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2112500 ps, :2113437 ps, 7 ns );
#    Time: 2113437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2113437 ps, :2113906 ps, 2500 ps );
#    Time: 2113906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2112968 ps, :2113906 ps, 7 ns );
#    Time: 2113906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2113906 ps, :2114375 ps, 2500 ps );
#    Time: 2114375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2113437 ps, :2114375 ps, 7 ns );
#    Time: 2114375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2114375 ps, :2114843 ps, 2500 ps );
#    Time: 2114843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2113906 ps, :2114843 ps, 7 ns );
#    Time: 2114843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2114843 ps, :2115312 ps, 2500 ps );
#    Time: 2115312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2114375 ps, :2115312 ps, 7 ns );
#    Time: 2115312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2115312 ps, :2115781 ps, 2500 ps );
#    Time: 2115781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2114843 ps, :2115781 ps, 7 ns );
#    Time: 2115781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2115781 ps, :2116250 ps, 2500 ps );
#    Time: 2116250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2115312 ps, :2116250 ps, 7 ns );
#    Time: 2116250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2116250 ps, :2116718 ps, 2500 ps );
#    Time: 2116718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2115781 ps, :2116718 ps, 7 ns );
#    Time: 2116718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2116718 ps, :2117187 ps, 2500 ps );
#    Time: 2117187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2116250 ps, :2117187 ps, 7 ns );
#    Time: 2117187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2117187 ps, :2117656 ps, 2500 ps );
#    Time: 2117656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2116718 ps, :2117656 ps, 7 ns );
#    Time: 2117656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2117656 ps, :2118125 ps, 2500 ps );
#    Time: 2118125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2117187 ps, :2118125 ps, 7 ns );
#    Time: 2118125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2118125 ps, :2118593 ps, 2500 ps );
#    Time: 2118593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2117656 ps, :2118593 ps, 7 ns );
#    Time: 2118593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2118593 ps, :2119062 ps, 2500 ps );
#    Time: 2119062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2118125 ps, :2119062 ps, 7 ns );
#    Time: 2119062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2119062 ps, :2119531 ps, 2500 ps );
#    Time: 2119531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2118593 ps, :2119531 ps, 7 ns );
#    Time: 2119531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2119531 ps, :2120 ns, 2500 ps );
#    Time: 2120 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2119062 ps, :2120 ns, 7 ns );
#    Time: 2120 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2120 ns, :2120468 ps, 2500 ps );
#    Time: 2120468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2119531 ps, :2120468 ps, 7 ns );
#    Time: 2120468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2120468 ps, :2120937 ps, 2500 ps );
#    Time: 2120937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2120 ns, :2120937 ps, 7 ns );
#    Time: 2120937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2120937 ps, :2121406 ps, 2500 ps );
#    Time: 2121406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2120468 ps, :2121406 ps, 7 ns );
#    Time: 2121406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2121406 ps, :2121875 ps, 2500 ps );
#    Time: 2121875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2120937 ps, :2121875 ps, 7 ns );
#    Time: 2121875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2121875 ps, :2122343 ps, 2500 ps );
#    Time: 2122343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2121406 ps, :2122343 ps, 7 ns );
#    Time: 2122343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2122343 ps, :2122812 ps, 2500 ps );
#    Time: 2122812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2121875 ps, :2122812 ps, 7 ns );
#    Time: 2122812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2122812 ps, :2123281 ps, 2500 ps );
#    Time: 2123281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2122343 ps, :2123281 ps, 7 ns );
#    Time: 2123281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2123281 ps, :2123750 ps, 2500 ps );
#    Time: 2123750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2122812 ps, :2123750 ps, 7 ns );
#    Time: 2123750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2123750 ps, :2124218 ps, 2500 ps );
#    Time: 2124218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2123281 ps, :2124218 ps, 7 ns );
#    Time: 2124218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2124218 ps, :2124687 ps, 2500 ps );
#    Time: 2124687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2123750 ps, :2124687 ps, 7 ns );
#    Time: 2124687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2124687 ps, :2125156 ps, 2500 ps );
#    Time: 2125156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2124218 ps, :2125156 ps, 7 ns );
#    Time: 2125156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2125156 ps, :2125625 ps, 2500 ps );
#    Time: 2125625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2124687 ps, :2125625 ps, 7 ns );
#    Time: 2125625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2125625 ps, :2126093 ps, 2500 ps );
#    Time: 2126093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2125156 ps, :2126093 ps, 7 ns );
#    Time: 2126093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2126093 ps, :2126562 ps, 2500 ps );
#    Time: 2126562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2125625 ps, :2126562 ps, 7 ns );
#    Time: 2126562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2126562 ps, :2127031 ps, 2500 ps );
#    Time: 2127031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2126093 ps, :2127031 ps, 7 ns );
#    Time: 2127031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2127031 ps, :2127500 ps, 2500 ps );
#    Time: 2127500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2126562 ps, :2127500 ps, 7 ns );
#    Time: 2127500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2127500 ps, :2127968 ps, 2500 ps );
#    Time: 2127968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2127031 ps, :2127968 ps, 7 ns );
#    Time: 2127968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2127968 ps, :2128437 ps, 2500 ps );
#    Time: 2128437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2127500 ps, :2128437 ps, 7 ns );
#    Time: 2128437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2128437 ps, :2128906 ps, 2500 ps );
#    Time: 2128906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2127968 ps, :2128906 ps, 7 ns );
#    Time: 2128906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2128906 ps, :2129375 ps, 2500 ps );
#    Time: 2129375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2128437 ps, :2129375 ps, 7 ns );
#    Time: 2129375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2129375 ps, :2129843 ps, 2500 ps );
#    Time: 2129843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2128906 ps, :2129843 ps, 7 ns );
#    Time: 2129843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2129843 ps, :2130312 ps, 2500 ps );
#    Time: 2130312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2129375 ps, :2130312 ps, 7 ns );
#    Time: 2130312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2130312 ps, :2130781 ps, 2500 ps );
#    Time: 2130781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2129843 ps, :2130781 ps, 7 ns );
#    Time: 2130781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2130781 ps, :2131250 ps, 2500 ps );
#    Time: 2131250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2130312 ps, :2131250 ps, 7 ns );
#    Time: 2131250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2131250 ps, :2131718 ps, 2500 ps );
#    Time: 2131718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2130781 ps, :2131718 ps, 7 ns );
#    Time: 2131718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2131718 ps, :2132187 ps, 2500 ps );
#    Time: 2132187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2131250 ps, :2132187 ps, 7 ns );
#    Time: 2132187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2132187 ps, :2132656 ps, 2500 ps );
#    Time: 2132656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2131718 ps, :2132656 ps, 7 ns );
#    Time: 2132656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2132656 ps, :2133125 ps, 2500 ps );
#    Time: 2133125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2132187 ps, :2133125 ps, 7 ns );
#    Time: 2133125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2133125 ps, :2133593 ps, 2500 ps );
#    Time: 2133593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2132656 ps, :2133593 ps, 7 ns );
#    Time: 2133593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2133593 ps, :2134062 ps, 2500 ps );
#    Time: 2134062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2133125 ps, :2134062 ps, 7 ns );
#    Time: 2134062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2134062 ps, :2134531 ps, 2500 ps );
#    Time: 2134531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2133593 ps, :2134531 ps, 7 ns );
#    Time: 2134531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2134531 ps, :2135 ns, 2500 ps );
#    Time: 2135 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2134062 ps, :2135 ns, 7 ns );
#    Time: 2135 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2135 ns, :2135468 ps, 2500 ps );
#    Time: 2135468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2134531 ps, :2135468 ps, 7 ns );
#    Time: 2135468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2135468 ps, :2135937 ps, 2500 ps );
#    Time: 2135937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2135 ns, :2135937 ps, 7 ns );
#    Time: 2135937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2135937 ps, :2136406 ps, 2500 ps );
#    Time: 2136406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2135468 ps, :2136406 ps, 7 ns );
#    Time: 2136406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2136406 ps, :2136875 ps, 2500 ps );
#    Time: 2136875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2135937 ps, :2136875 ps, 7 ns );
#    Time: 2136875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2136875 ps, :2137343 ps, 2500 ps );
#    Time: 2137343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2136406 ps, :2137343 ps, 7 ns );
#    Time: 2137343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2137343 ps, :2137812 ps, 2500 ps );
#    Time: 2137812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2136875 ps, :2137812 ps, 7 ns );
#    Time: 2137812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2137812 ps, :2138281 ps, 2500 ps );
#    Time: 2138281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2137343 ps, :2138281 ps, 7 ns );
#    Time: 2138281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2138281 ps, :2138750 ps, 2500 ps );
#    Time: 2138750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2137812 ps, :2138750 ps, 7 ns );
#    Time: 2138750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2138750 ps, :2139218 ps, 2500 ps );
#    Time: 2139218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2138281 ps, :2139218 ps, 7 ns );
#    Time: 2139218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2139218 ps, :2139687 ps, 2500 ps );
#    Time: 2139687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2138750 ps, :2139687 ps, 7 ns );
#    Time: 2139687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2139687 ps, :2140156 ps, 2500 ps );
#    Time: 2140156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2139218 ps, :2140156 ps, 7 ns );
#    Time: 2140156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2140156 ps, :2140625 ps, 2500 ps );
#    Time: 2140625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2139687 ps, :2140625 ps, 7 ns );
#    Time: 2140625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2140625 ps, :2141093 ps, 2500 ps );
#    Time: 2141093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2140156 ps, :2141093 ps, 7 ns );
#    Time: 2141093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2141093 ps, :2141562 ps, 2500 ps );
#    Time: 2141562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2140625 ps, :2141562 ps, 7 ns );
#    Time: 2141562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2141562 ps, :2142031 ps, 2500 ps );
#    Time: 2142031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2141093 ps, :2142031 ps, 7 ns );
#    Time: 2142031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2142031 ps, :2142500 ps, 2500 ps );
#    Time: 2142500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2141562 ps, :2142500 ps, 7 ns );
#    Time: 2142500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2142500 ps, :2142968 ps, 2500 ps );
#    Time: 2142968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2142031 ps, :2142968 ps, 7 ns );
#    Time: 2142968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2142968 ps, :2143437 ps, 2500 ps );
#    Time: 2143437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2142500 ps, :2143437 ps, 7 ns );
#    Time: 2143437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2143437 ps, :2143906 ps, 2500 ps );
#    Time: 2143906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2142968 ps, :2143906 ps, 7 ns );
#    Time: 2143906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2143906 ps, :2144375 ps, 2500 ps );
#    Time: 2144375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2143437 ps, :2144375 ps, 7 ns );
#    Time: 2144375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2144375 ps, :2144843 ps, 2500 ps );
#    Time: 2144843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2143906 ps, :2144843 ps, 7 ns );
#    Time: 2144843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2144843 ps, :2145312 ps, 2500 ps );
#    Time: 2145312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2144375 ps, :2145312 ps, 7 ns );
#    Time: 2145312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2145312 ps, :2145781 ps, 2500 ps );
#    Time: 2145781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2144843 ps, :2145781 ps, 7 ns );
#    Time: 2145781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2145781 ps, :2146250 ps, 2500 ps );
#    Time: 2146250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2145312 ps, :2146250 ps, 7 ns );
#    Time: 2146250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2146250 ps, :2146718 ps, 2500 ps );
#    Time: 2146718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2145781 ps, :2146718 ps, 7 ns );
#    Time: 2146718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2146718 ps, :2147187 ps, 2500 ps );
#    Time: 2147187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2146250 ps, :2147187 ps, 7 ns );
#    Time: 2147187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2147187 ps, :2147656 ps, 2500 ps );
#    Time: 2147656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2146718 ps, :2147656 ps, 7 ns );
#    Time: 2147656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2147656 ps, :2148125 ps, 2500 ps );
#    Time: 2148125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2147187 ps, :2148125 ps, 7 ns );
#    Time: 2148125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2148125 ps, :2148593 ps, 2500 ps );
#    Time: 2148593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2147656 ps, :2148593 ps, 7 ns );
#    Time: 2148593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2148593 ps, :2149062 ps, 2500 ps );
#    Time: 2149062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2148125 ps, :2149062 ps, 7 ns );
#    Time: 2149062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2149062 ps, :2149531 ps, 2500 ps );
#    Time: 2149531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2148593 ps, :2149531 ps, 7 ns );
#    Time: 2149531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2149531 ps, :2150 ns, 2500 ps );
#    Time: 2150 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2149062 ps, :2150 ns, 7 ns );
#    Time: 2150 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2150 ns, :2150468 ps, 2500 ps );
#    Time: 2150468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2149531 ps, :2150468 ps, 7 ns );
#    Time: 2150468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2150468 ps, :2150937 ps, 2500 ps );
#    Time: 2150937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2150 ns, :2150937 ps, 7 ns );
#    Time: 2150937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2150937 ps, :2151406 ps, 2500 ps );
#    Time: 2151406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2150468 ps, :2151406 ps, 7 ns );
#    Time: 2151406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2151406 ps, :2151875 ps, 2500 ps );
#    Time: 2151875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2150937 ps, :2151875 ps, 7 ns );
#    Time: 2151875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2151875 ps, :2152343 ps, 2500 ps );
#    Time: 2152343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2151406 ps, :2152343 ps, 7 ns );
#    Time: 2152343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2152343 ps, :2152812 ps, 2500 ps );
#    Time: 2152812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2151875 ps, :2152812 ps, 7 ns );
#    Time: 2152812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2152812 ps, :2153281 ps, 2500 ps );
#    Time: 2153281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2152343 ps, :2153281 ps, 7 ns );
#    Time: 2153281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2153281 ps, :2153750 ps, 2500 ps );
#    Time: 2153750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2152812 ps, :2153750 ps, 7 ns );
#    Time: 2153750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2153750 ps, :2154218 ps, 2500 ps );
#    Time: 2154218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2153281 ps, :2154218 ps, 7 ns );
#    Time: 2154218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2154218 ps, :2154687 ps, 2500 ps );
#    Time: 2154687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2153750 ps, :2154687 ps, 7 ns );
#    Time: 2154687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2154687 ps, :2155156 ps, 2500 ps );
#    Time: 2155156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2154218 ps, :2155156 ps, 7 ns );
#    Time: 2155156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2155156 ps, :2155625 ps, 2500 ps );
#    Time: 2155625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2154687 ps, :2155625 ps, 7 ns );
#    Time: 2155625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2155625 ps, :2156093 ps, 2500 ps );
#    Time: 2156093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2155156 ps, :2156093 ps, 7 ns );
#    Time: 2156093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2156093 ps, :2156562 ps, 2500 ps );
#    Time: 2156562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2155625 ps, :2156562 ps, 7 ns );
#    Time: 2156562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2156562 ps, :2157031 ps, 2500 ps );
#    Time: 2157031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2156093 ps, :2157031 ps, 7 ns );
#    Time: 2157031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2157031 ps, :2157500 ps, 2500 ps );
#    Time: 2157500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2156562 ps, :2157500 ps, 7 ns );
#    Time: 2157500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2157500 ps, :2157968 ps, 2500 ps );
#    Time: 2157968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2157031 ps, :2157968 ps, 7 ns );
#    Time: 2157968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2157968 ps, :2158437 ps, 2500 ps );
#    Time: 2158437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2157500 ps, :2158437 ps, 7 ns );
#    Time: 2158437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2158437 ps, :2158906 ps, 2500 ps );
#    Time: 2158906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2157968 ps, :2158906 ps, 7 ns );
#    Time: 2158906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2158906 ps, :2159375 ps, 2500 ps );
#    Time: 2159375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2158437 ps, :2159375 ps, 7 ns );
#    Time: 2159375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2159375 ps, :2159843 ps, 2500 ps );
#    Time: 2159843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2158906 ps, :2159843 ps, 7 ns );
#    Time: 2159843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2159843 ps, :2160312 ps, 2500 ps );
#    Time: 2160312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2159375 ps, :2160312 ps, 7 ns );
#    Time: 2160312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2160312 ps, :2160781 ps, 2500 ps );
#    Time: 2160781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2159843 ps, :2160781 ps, 7 ns );
#    Time: 2160781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2160781 ps, :2161250 ps, 2500 ps );
#    Time: 2161250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2160312 ps, :2161250 ps, 7 ns );
#    Time: 2161250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2161250 ps, :2161718 ps, 2500 ps );
#    Time: 2161718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2160781 ps, :2161718 ps, 7 ns );
#    Time: 2161718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2161718 ps, :2162187 ps, 2500 ps );
#    Time: 2162187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2161250 ps, :2162187 ps, 7 ns );
#    Time: 2162187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2162187 ps, :2162656 ps, 2500 ps );
#    Time: 2162656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2161718 ps, :2162656 ps, 7 ns );
#    Time: 2162656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2162656 ps, :2163125 ps, 2500 ps );
#    Time: 2163125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2162187 ps, :2163125 ps, 7 ns );
#    Time: 2163125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2163125 ps, :2163593 ps, 2500 ps );
#    Time: 2163593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2162656 ps, :2163593 ps, 7 ns );
#    Time: 2163593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2163593 ps, :2164062 ps, 2500 ps );
#    Time: 2164062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2163125 ps, :2164062 ps, 7 ns );
#    Time: 2164062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2164062 ps, :2164531 ps, 2500 ps );
#    Time: 2164531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2163593 ps, :2164531 ps, 7 ns );
#    Time: 2164531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2164531 ps, :2165 ns, 2500 ps );
#    Time: 2165 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2164062 ps, :2165 ns, 7 ns );
#    Time: 2165 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2165 ns, :2165468 ps, 2500 ps );
#    Time: 2165468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2164531 ps, :2165468 ps, 7 ns );
#    Time: 2165468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2165468 ps, :2165937 ps, 2500 ps );
#    Time: 2165937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2165 ns, :2165937 ps, 7 ns );
#    Time: 2165937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2165937 ps, :2166406 ps, 2500 ps );
#    Time: 2166406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2165468 ps, :2166406 ps, 7 ns );
#    Time: 2166406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2166406 ps, :2166875 ps, 2500 ps );
#    Time: 2166875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2165937 ps, :2166875 ps, 7 ns );
#    Time: 2166875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2166875 ps, :2167343 ps, 2500 ps );
#    Time: 2167343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2166406 ps, :2167343 ps, 7 ns );
#    Time: 2167343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2167343 ps, :2167812 ps, 2500 ps );
#    Time: 2167812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2166875 ps, :2167812 ps, 7 ns );
#    Time: 2167812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2167812 ps, :2168281 ps, 2500 ps );
#    Time: 2168281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2167343 ps, :2168281 ps, 7 ns );
#    Time: 2168281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2168281 ps, :2168750 ps, 2500 ps );
#    Time: 2168750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2167812 ps, :2168750 ps, 7 ns );
#    Time: 2168750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2168750 ps, :2169218 ps, 2500 ps );
#    Time: 2169218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2168281 ps, :2169218 ps, 7 ns );
#    Time: 2169218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2169218 ps, :2169687 ps, 2500 ps );
#    Time: 2169687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2168750 ps, :2169687 ps, 7 ns );
#    Time: 2169687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2169687 ps, :2170156 ps, 2500 ps );
#    Time: 2170156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2169218 ps, :2170156 ps, 7 ns );
#    Time: 2170156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2170156 ps, :2170625 ps, 2500 ps );
#    Time: 2170625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2169687 ps, :2170625 ps, 7 ns );
#    Time: 2170625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2170625 ps, :2171093 ps, 2500 ps );
#    Time: 2171093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2170156 ps, :2171093 ps, 7 ns );
#    Time: 2171093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2171093 ps, :2171562 ps, 2500 ps );
#    Time: 2171562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2170625 ps, :2171562 ps, 7 ns );
#    Time: 2171562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2171562 ps, :2172031 ps, 2500 ps );
#    Time: 2172031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2171093 ps, :2172031 ps, 7 ns );
#    Time: 2172031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2172031 ps, :2172500 ps, 2500 ps );
#    Time: 2172500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2171562 ps, :2172500 ps, 7 ns );
#    Time: 2172500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2172500 ps, :2172968 ps, 2500 ps );
#    Time: 2172968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2172031 ps, :2172968 ps, 7 ns );
#    Time: 2172968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2172968 ps, :2173437 ps, 2500 ps );
#    Time: 2173437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2172500 ps, :2173437 ps, 7 ns );
#    Time: 2173437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2173437 ps, :2173906 ps, 2500 ps );
#    Time: 2173906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2172968 ps, :2173906 ps, 7 ns );
#    Time: 2173906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2173906 ps, :2174375 ps, 2500 ps );
#    Time: 2174375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2173437 ps, :2174375 ps, 7 ns );
#    Time: 2174375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2174375 ps, :2174843 ps, 2500 ps );
#    Time: 2174843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2173906 ps, :2174843 ps, 7 ns );
#    Time: 2174843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2174843 ps, :2175312 ps, 2500 ps );
#    Time: 2175312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2174375 ps, :2175312 ps, 7 ns );
#    Time: 2175312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2175312 ps, :2175781 ps, 2500 ps );
#    Time: 2175781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2174843 ps, :2175781 ps, 7 ns );
#    Time: 2175781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2175781 ps, :2176250 ps, 2500 ps );
#    Time: 2176250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2175312 ps, :2176250 ps, 7 ns );
#    Time: 2176250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2176250 ps, :2176718 ps, 2500 ps );
#    Time: 2176718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2175781 ps, :2176718 ps, 7 ns );
#    Time: 2176718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2176718 ps, :2177187 ps, 2500 ps );
#    Time: 2177187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2176250 ps, :2177187 ps, 7 ns );
#    Time: 2177187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2177187 ps, :2177656 ps, 2500 ps );
#    Time: 2177656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2176718 ps, :2177656 ps, 7 ns );
#    Time: 2177656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2177656 ps, :2178125 ps, 2500 ps );
#    Time: 2178125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2177187 ps, :2178125 ps, 7 ns );
#    Time: 2178125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2178125 ps, :2178593 ps, 2500 ps );
#    Time: 2178593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2177656 ps, :2178593 ps, 7 ns );
#    Time: 2178593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2178593 ps, :2179062 ps, 2500 ps );
#    Time: 2179062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2178125 ps, :2179062 ps, 7 ns );
#    Time: 2179062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2179062 ps, :2179531 ps, 2500 ps );
#    Time: 2179531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2178593 ps, :2179531 ps, 7 ns );
#    Time: 2179531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2179531 ps, :2180 ns, 2500 ps );
#    Time: 2180 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2179062 ps, :2180 ns, 7 ns );
#    Time: 2180 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2180 ns, :2180468 ps, 2500 ps );
#    Time: 2180468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2179531 ps, :2180468 ps, 7 ns );
#    Time: 2180468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2180468 ps, :2180937 ps, 2500 ps );
#    Time: 2180937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2180 ns, :2180937 ps, 7 ns );
#    Time: 2180937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2180937 ps, :2181406 ps, 2500 ps );
#    Time: 2181406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2180468 ps, :2181406 ps, 7 ns );
#    Time: 2181406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2181406 ps, :2181875 ps, 2500 ps );
#    Time: 2181875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2180937 ps, :2181875 ps, 7 ns );
#    Time: 2181875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2181875 ps, :2182343 ps, 2500 ps );
#    Time: 2182343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2181406 ps, :2182343 ps, 7 ns );
#    Time: 2182343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2182343 ps, :2182812 ps, 2500 ps );
#    Time: 2182812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2181875 ps, :2182812 ps, 7 ns );
#    Time: 2182812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2182812 ps, :2183281 ps, 2500 ps );
#    Time: 2183281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2182343 ps, :2183281 ps, 7 ns );
#    Time: 2183281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2183281 ps, :2183750 ps, 2500 ps );
#    Time: 2183750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2182812 ps, :2183750 ps, 7 ns );
#    Time: 2183750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2183750 ps, :2184218 ps, 2500 ps );
#    Time: 2184218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2183281 ps, :2184218 ps, 7 ns );
#    Time: 2184218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2184218 ps, :2184687 ps, 2500 ps );
#    Time: 2184687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2183750 ps, :2184687 ps, 7 ns );
#    Time: 2184687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2184687 ps, :2185156 ps, 2500 ps );
#    Time: 2185156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2184218 ps, :2185156 ps, 7 ns );
#    Time: 2185156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2185156 ps, :2185625 ps, 2500 ps );
#    Time: 2185625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2184687 ps, :2185625 ps, 7 ns );
#    Time: 2185625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2185625 ps, :2186093 ps, 2500 ps );
#    Time: 2186093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2185156 ps, :2186093 ps, 7 ns );
#    Time: 2186093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2186093 ps, :2186562 ps, 2500 ps );
#    Time: 2186562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2185625 ps, :2186562 ps, 7 ns );
#    Time: 2186562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2186562 ps, :2187031 ps, 2500 ps );
#    Time: 2187031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2186093 ps, :2187031 ps, 7 ns );
#    Time: 2187031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2187031 ps, :2187500 ps, 2500 ps );
#    Time: 2187500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2186562 ps, :2187500 ps, 7 ns );
#    Time: 2187500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2187500 ps, :2187968 ps, 2500 ps );
#    Time: 2187968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2187031 ps, :2187968 ps, 7 ns );
#    Time: 2187968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2187968 ps, :2188437 ps, 2500 ps );
#    Time: 2188437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2187500 ps, :2188437 ps, 7 ns );
#    Time: 2188437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2188437 ps, :2188906 ps, 2500 ps );
#    Time: 2188906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2187968 ps, :2188906 ps, 7 ns );
#    Time: 2188906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2188906 ps, :2189375 ps, 2500 ps );
#    Time: 2189375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2188437 ps, :2189375 ps, 7 ns );
#    Time: 2189375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2189375 ps, :2189843 ps, 2500 ps );
#    Time: 2189843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2188906 ps, :2189843 ps, 7 ns );
#    Time: 2189843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2189843 ps, :2190312 ps, 2500 ps );
#    Time: 2190312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2189375 ps, :2190312 ps, 7 ns );
#    Time: 2190312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2190312 ps, :2190781 ps, 2500 ps );
#    Time: 2190781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2189843 ps, :2190781 ps, 7 ns );
#    Time: 2190781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2190781 ps, :2191250 ps, 2500 ps );
#    Time: 2191250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2190312 ps, :2191250 ps, 7 ns );
#    Time: 2191250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2191250 ps, :2191718 ps, 2500 ps );
#    Time: 2191718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2190781 ps, :2191718 ps, 7 ns );
#    Time: 2191718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2191718 ps, :2192187 ps, 2500 ps );
#    Time: 2192187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2191250 ps, :2192187 ps, 7 ns );
#    Time: 2192187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2192187 ps, :2192656 ps, 2500 ps );
#    Time: 2192656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2191718 ps, :2192656 ps, 7 ns );
#    Time: 2192656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2192656 ps, :2193125 ps, 2500 ps );
#    Time: 2193125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2192187 ps, :2193125 ps, 7 ns );
#    Time: 2193125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2193125 ps, :2193593 ps, 2500 ps );
#    Time: 2193593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2192656 ps, :2193593 ps, 7 ns );
#    Time: 2193593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2193593 ps, :2194062 ps, 2500 ps );
#    Time: 2194062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2193125 ps, :2194062 ps, 7 ns );
#    Time: 2194062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2194062 ps, :2194531 ps, 2500 ps );
#    Time: 2194531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2193593 ps, :2194531 ps, 7 ns );
#    Time: 2194531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2194531 ps, :2195 ns, 2500 ps );
#    Time: 2195 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2194062 ps, :2195 ns, 7 ns );
#    Time: 2195 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2195 ns, :2195468 ps, 2500 ps );
#    Time: 2195468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2194531 ps, :2195468 ps, 7 ns );
#    Time: 2195468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2195468 ps, :2195937 ps, 2500 ps );
#    Time: 2195937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2195 ns, :2195937 ps, 7 ns );
#    Time: 2195937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2195937 ps, :2196406 ps, 2500 ps );
#    Time: 2196406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2195468 ps, :2196406 ps, 7 ns );
#    Time: 2196406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2196406 ps, :2196875 ps, 2500 ps );
#    Time: 2196875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2195937 ps, :2196875 ps, 7 ns );
#    Time: 2196875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2196875 ps, :2197343 ps, 2500 ps );
#    Time: 2197343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2196406 ps, :2197343 ps, 7 ns );
#    Time: 2197343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2197343 ps, :2197812 ps, 2500 ps );
#    Time: 2197812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2196875 ps, :2197812 ps, 7 ns );
#    Time: 2197812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2197812 ps, :2198281 ps, 2500 ps );
#    Time: 2198281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2197343 ps, :2198281 ps, 7 ns );
#    Time: 2198281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2198281 ps, :2198750 ps, 2500 ps );
#    Time: 2198750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2197812 ps, :2198750 ps, 7 ns );
#    Time: 2198750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2198750 ps, :2199218 ps, 2500 ps );
#    Time: 2199218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2198281 ps, :2199218 ps, 7 ns );
#    Time: 2199218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2199218 ps, :2199687 ps, 2500 ps );
#    Time: 2199687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2198750 ps, :2199687 ps, 7 ns );
#    Time: 2199687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2199687 ps, :2200156 ps, 2500 ps );
#    Time: 2200156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2199218 ps, :2200156 ps, 7 ns );
#    Time: 2200156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2200156 ps, :2200625 ps, 2500 ps );
#    Time: 2200625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2199687 ps, :2200625 ps, 7 ns );
#    Time: 2200625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2200625 ps, :2201093 ps, 2500 ps );
#    Time: 2201093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2200156 ps, :2201093 ps, 7 ns );
#    Time: 2201093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2201093 ps, :2201562 ps, 2500 ps );
#    Time: 2201562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2200625 ps, :2201562 ps, 7 ns );
#    Time: 2201562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2201562 ps, :2202031 ps, 2500 ps );
#    Time: 2202031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2201093 ps, :2202031 ps, 7 ns );
#    Time: 2202031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2202031 ps, :2202500 ps, 2500 ps );
#    Time: 2202500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2201562 ps, :2202500 ps, 7 ns );
#    Time: 2202500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2202500 ps, :2202968 ps, 2500 ps );
#    Time: 2202968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2202031 ps, :2202968 ps, 7 ns );
#    Time: 2202968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2202968 ps, :2203437 ps, 2500 ps );
#    Time: 2203437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2202500 ps, :2203437 ps, 7 ns );
#    Time: 2203437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2203437 ps, :2203906 ps, 2500 ps );
#    Time: 2203906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2202968 ps, :2203906 ps, 7 ns );
#    Time: 2203906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2203906 ps, :2204375 ps, 2500 ps );
#    Time: 2204375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2203437 ps, :2204375 ps, 7 ns );
#    Time: 2204375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2204375 ps, :2204843 ps, 2500 ps );
#    Time: 2204843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2203906 ps, :2204843 ps, 7 ns );
#    Time: 2204843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2204843 ps, :2205312 ps, 2500 ps );
#    Time: 2205312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2204375 ps, :2205312 ps, 7 ns );
#    Time: 2205312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2205312 ps, :2205781 ps, 2500 ps );
#    Time: 2205781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2204843 ps, :2205781 ps, 7 ns );
#    Time: 2205781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2205781 ps, :2206250 ps, 2500 ps );
#    Time: 2206250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2205312 ps, :2206250 ps, 7 ns );
#    Time: 2206250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2206250 ps, :2206718 ps, 2500 ps );
#    Time: 2206718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2205781 ps, :2206718 ps, 7 ns );
#    Time: 2206718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2206718 ps, :2207187 ps, 2500 ps );
#    Time: 2207187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2206250 ps, :2207187 ps, 7 ns );
#    Time: 2207187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2207187 ps, :2207656 ps, 2500 ps );
#    Time: 2207656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2206718 ps, :2207656 ps, 7 ns );
#    Time: 2207656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2207656 ps, :2208125 ps, 2500 ps );
#    Time: 2208125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2207187 ps, :2208125 ps, 7 ns );
#    Time: 2208125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2208125 ps, :2208593 ps, 2500 ps );
#    Time: 2208593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2207656 ps, :2208593 ps, 7 ns );
#    Time: 2208593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2208593 ps, :2209062 ps, 2500 ps );
#    Time: 2209062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2208125 ps, :2209062 ps, 7 ns );
#    Time: 2209062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2209062 ps, :2209531 ps, 2500 ps );
#    Time: 2209531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2208593 ps, :2209531 ps, 7 ns );
#    Time: 2209531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2209531 ps, :2210 ns, 2500 ps );
#    Time: 2210 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2209062 ps, :2210 ns, 7 ns );
#    Time: 2210 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2210 ns, :2210468 ps, 2500 ps );
#    Time: 2210468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2209531 ps, :2210468 ps, 7 ns );
#    Time: 2210468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2210468 ps, :2210937 ps, 2500 ps );
#    Time: 2210937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2210 ns, :2210937 ps, 7 ns );
#    Time: 2210937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2210937 ps, :2211406 ps, 2500 ps );
#    Time: 2211406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2210468 ps, :2211406 ps, 7 ns );
#    Time: 2211406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2211406 ps, :2211875 ps, 2500 ps );
#    Time: 2211875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2210937 ps, :2211875 ps, 7 ns );
#    Time: 2211875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2211875 ps, :2212343 ps, 2500 ps );
#    Time: 2212343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2211406 ps, :2212343 ps, 7 ns );
#    Time: 2212343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2212343 ps, :2212812 ps, 2500 ps );
#    Time: 2212812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2211875 ps, :2212812 ps, 7 ns );
#    Time: 2212812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2212812 ps, :2213281 ps, 2500 ps );
#    Time: 2213281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2212343 ps, :2213281 ps, 7 ns );
#    Time: 2213281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2213281 ps, :2213750 ps, 2500 ps );
#    Time: 2213750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2212812 ps, :2213750 ps, 7 ns );
#    Time: 2213750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2213750 ps, :2214218 ps, 2500 ps );
#    Time: 2214218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2213281 ps, :2214218 ps, 7 ns );
#    Time: 2214218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2214218 ps, :2214687 ps, 2500 ps );
#    Time: 2214687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2213750 ps, :2214687 ps, 7 ns );
#    Time: 2214687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2214687 ps, :2215156 ps, 2500 ps );
#    Time: 2215156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2214218 ps, :2215156 ps, 7 ns );
#    Time: 2215156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2215156 ps, :2215625 ps, 2500 ps );
#    Time: 2215625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2214687 ps, :2215625 ps, 7 ns );
#    Time: 2215625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2215625 ps, :2216093 ps, 2500 ps );
#    Time: 2216093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2215156 ps, :2216093 ps, 7 ns );
#    Time: 2216093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2216093 ps, :2216562 ps, 2500 ps );
#    Time: 2216562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2215625 ps, :2216562 ps, 7 ns );
#    Time: 2216562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2216562 ps, :2217031 ps, 2500 ps );
#    Time: 2217031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2216093 ps, :2217031 ps, 7 ns );
#    Time: 2217031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2217031 ps, :2217500 ps, 2500 ps );
#    Time: 2217500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2216562 ps, :2217500 ps, 7 ns );
#    Time: 2217500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2217500 ps, :2217968 ps, 2500 ps );
#    Time: 2217968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2217031 ps, :2217968 ps, 7 ns );
#    Time: 2217968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2217968 ps, :2218437 ps, 2500 ps );
#    Time: 2218437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2217500 ps, :2218437 ps, 7 ns );
#    Time: 2218437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2218437 ps, :2218906 ps, 2500 ps );
#    Time: 2218906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2217968 ps, :2218906 ps, 7 ns );
#    Time: 2218906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2218906 ps, :2219375 ps, 2500 ps );
#    Time: 2219375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2218437 ps, :2219375 ps, 7 ns );
#    Time: 2219375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2219375 ps, :2219843 ps, 2500 ps );
#    Time: 2219843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2218906 ps, :2219843 ps, 7 ns );
#    Time: 2219843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2219843 ps, :2220312 ps, 2500 ps );
#    Time: 2220312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2219375 ps, :2220312 ps, 7 ns );
#    Time: 2220312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2220312 ps, :2220781 ps, 2500 ps );
#    Time: 2220781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2219843 ps, :2220781 ps, 7 ns );
#    Time: 2220781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2220781 ps, :2221250 ps, 2500 ps );
#    Time: 2221250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2220312 ps, :2221250 ps, 7 ns );
#    Time: 2221250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2221250 ps, :2221718 ps, 2500 ps );
#    Time: 2221718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2220781 ps, :2221718 ps, 7 ns );
#    Time: 2221718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2221718 ps, :2222187 ps, 2500 ps );
#    Time: 2222187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2221250 ps, :2222187 ps, 7 ns );
#    Time: 2222187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2222187 ps, :2222656 ps, 2500 ps );
#    Time: 2222656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2221718 ps, :2222656 ps, 7 ns );
#    Time: 2222656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2222656 ps, :2223125 ps, 2500 ps );
#    Time: 2223125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2222187 ps, :2223125 ps, 7 ns );
#    Time: 2223125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2223125 ps, :2223593 ps, 2500 ps );
#    Time: 2223593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2222656 ps, :2223593 ps, 7 ns );
#    Time: 2223593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2223593 ps, :2224062 ps, 2500 ps );
#    Time: 2224062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2223125 ps, :2224062 ps, 7 ns );
#    Time: 2224062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2224062 ps, :2224531 ps, 2500 ps );
#    Time: 2224531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2223593 ps, :2224531 ps, 7 ns );
#    Time: 2224531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2224531 ps, :2225 ns, 2500 ps );
#    Time: 2225 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2224062 ps, :2225 ns, 7 ns );
#    Time: 2225 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2225 ns, :2225468 ps, 2500 ps );
#    Time: 2225468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2224531 ps, :2225468 ps, 7 ns );
#    Time: 2225468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2225468 ps, :2225937 ps, 2500 ps );
#    Time: 2225937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2225 ns, :2225937 ps, 7 ns );
#    Time: 2225937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2225937 ps, :2226406 ps, 2500 ps );
#    Time: 2226406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2225468 ps, :2226406 ps, 7 ns );
#    Time: 2226406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2226406 ps, :2226875 ps, 2500 ps );
#    Time: 2226875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2225937 ps, :2226875 ps, 7 ns );
#    Time: 2226875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2226875 ps, :2227343 ps, 2500 ps );
#    Time: 2227343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2226406 ps, :2227343 ps, 7 ns );
#    Time: 2227343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2227343 ps, :2227812 ps, 2500 ps );
#    Time: 2227812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2226875 ps, :2227812 ps, 7 ns );
#    Time: 2227812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2227812 ps, :2228281 ps, 2500 ps );
#    Time: 2228281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2227343 ps, :2228281 ps, 7 ns );
#    Time: 2228281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2228281 ps, :2228750 ps, 2500 ps );
#    Time: 2228750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2227812 ps, :2228750 ps, 7 ns );
#    Time: 2228750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2228750 ps, :2229218 ps, 2500 ps );
#    Time: 2229218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2228281 ps, :2229218 ps, 7 ns );
#    Time: 2229218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2229218 ps, :2229687 ps, 2500 ps );
#    Time: 2229687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2228750 ps, :2229687 ps, 7 ns );
#    Time: 2229687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2229687 ps, :2230156 ps, 2500 ps );
#    Time: 2230156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2229218 ps, :2230156 ps, 7 ns );
#    Time: 2230156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2230156 ps, :2230625 ps, 2500 ps );
#    Time: 2230625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2229687 ps, :2230625 ps, 7 ns );
#    Time: 2230625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2230625 ps, :2231093 ps, 2500 ps );
#    Time: 2231093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2230156 ps, :2231093 ps, 7 ns );
#    Time: 2231093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2231093 ps, :2231562 ps, 2500 ps );
#    Time: 2231562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2230625 ps, :2231562 ps, 7 ns );
#    Time: 2231562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2231562 ps, :2232031 ps, 2500 ps );
#    Time: 2232031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2231093 ps, :2232031 ps, 7 ns );
#    Time: 2232031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2232031 ps, :2232500 ps, 2500 ps );
#    Time: 2232500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2231562 ps, :2232500 ps, 7 ns );
#    Time: 2232500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2232500 ps, :2232968 ps, 2500 ps );
#    Time: 2232968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2232031 ps, :2232968 ps, 7 ns );
#    Time: 2232968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2232968 ps, :2233437 ps, 2500 ps );
#    Time: 2233437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2232500 ps, :2233437 ps, 7 ns );
#    Time: 2233437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2233437 ps, :2233906 ps, 2500 ps );
#    Time: 2233906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2232968 ps, :2233906 ps, 7 ns );
#    Time: 2233906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2233906 ps, :2234375 ps, 2500 ps );
#    Time: 2234375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2233437 ps, :2234375 ps, 7 ns );
#    Time: 2234375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2234375 ps, :2234843 ps, 2500 ps );
#    Time: 2234843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2233906 ps, :2234843 ps, 7 ns );
#    Time: 2234843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2234843 ps, :2235312 ps, 2500 ps );
#    Time: 2235312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2234375 ps, :2235312 ps, 7 ns );
#    Time: 2235312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2235312 ps, :2235781 ps, 2500 ps );
#    Time: 2235781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2234843 ps, :2235781 ps, 7 ns );
#    Time: 2235781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2235781 ps, :2236250 ps, 2500 ps );
#    Time: 2236250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2235312 ps, :2236250 ps, 7 ns );
#    Time: 2236250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2236250 ps, :2236718 ps, 2500 ps );
#    Time: 2236718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2235781 ps, :2236718 ps, 7 ns );
#    Time: 2236718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2236718 ps, :2237187 ps, 2500 ps );
#    Time: 2237187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2236250 ps, :2237187 ps, 7 ns );
#    Time: 2237187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2237187 ps, :2237656 ps, 2500 ps );
#    Time: 2237656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2236718 ps, :2237656 ps, 7 ns );
#    Time: 2237656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2237656 ps, :2238125 ps, 2500 ps );
#    Time: 2238125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2237187 ps, :2238125 ps, 7 ns );
#    Time: 2238125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2238125 ps, :2238593 ps, 2500 ps );
#    Time: 2238593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2237656 ps, :2238593 ps, 7 ns );
#    Time: 2238593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2238593 ps, :2239062 ps, 2500 ps );
#    Time: 2239062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2238125 ps, :2239062 ps, 7 ns );
#    Time: 2239062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2239062 ps, :2239531 ps, 2500 ps );
#    Time: 2239531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2238593 ps, :2239531 ps, 7 ns );
#    Time: 2239531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2239531 ps, :2240 ns, 2500 ps );
#    Time: 2240 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2239062 ps, :2240 ns, 7 ns );
#    Time: 2240 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2240 ns, :2240468 ps, 2500 ps );
#    Time: 2240468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2239531 ps, :2240468 ps, 7 ns );
#    Time: 2240468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2240468 ps, :2240937 ps, 2500 ps );
#    Time: 2240937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2240 ns, :2240937 ps, 7 ns );
#    Time: 2240937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2240937 ps, :2241406 ps, 2500 ps );
#    Time: 2241406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2240468 ps, :2241406 ps, 7 ns );
#    Time: 2241406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2241406 ps, :2241875 ps, 2500 ps );
#    Time: 2241875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2240937 ps, :2241875 ps, 7 ns );
#    Time: 2241875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2241875 ps, :2242343 ps, 2500 ps );
#    Time: 2242343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2241406 ps, :2242343 ps, 7 ns );
#    Time: 2242343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2242343 ps, :2242812 ps, 2500 ps );
#    Time: 2242812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2241875 ps, :2242812 ps, 7 ns );
#    Time: 2242812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2242812 ps, :2243281 ps, 2500 ps );
#    Time: 2243281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2242343 ps, :2243281 ps, 7 ns );
#    Time: 2243281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2243281 ps, :2243750 ps, 2500 ps );
#    Time: 2243750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2242812 ps, :2243750 ps, 7 ns );
#    Time: 2243750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2243750 ps, :2244218 ps, 2500 ps );
#    Time: 2244218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2243281 ps, :2244218 ps, 7 ns );
#    Time: 2244218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2244218 ps, :2244687 ps, 2500 ps );
#    Time: 2244687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2243750 ps, :2244687 ps, 7 ns );
#    Time: 2244687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2244687 ps, :2245156 ps, 2500 ps );
#    Time: 2245156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2244218 ps, :2245156 ps, 7 ns );
#    Time: 2245156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2245156 ps, :2245625 ps, 2500 ps );
#    Time: 2245625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2244687 ps, :2245625 ps, 7 ns );
#    Time: 2245625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2245625 ps, :2246093 ps, 2500 ps );
#    Time: 2246093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2245156 ps, :2246093 ps, 7 ns );
#    Time: 2246093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2246093 ps, :2246562 ps, 2500 ps );
#    Time: 2246562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2245625 ps, :2246562 ps, 7 ns );
#    Time: 2246562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2246562 ps, :2247031 ps, 2500 ps );
#    Time: 2247031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2246093 ps, :2247031 ps, 7 ns );
#    Time: 2247031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2247031 ps, :2247500 ps, 2500 ps );
#    Time: 2247500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2246562 ps, :2247500 ps, 7 ns );
#    Time: 2247500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2247500 ps, :2247968 ps, 2500 ps );
#    Time: 2247968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2247031 ps, :2247968 ps, 7 ns );
#    Time: 2247968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2247968 ps, :2248437 ps, 2500 ps );
#    Time: 2248437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2247500 ps, :2248437 ps, 7 ns );
#    Time: 2248437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2248437 ps, :2248906 ps, 2500 ps );
#    Time: 2248906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2247968 ps, :2248906 ps, 7 ns );
#    Time: 2248906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2248906 ps, :2249375 ps, 2500 ps );
#    Time: 2249375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2248437 ps, :2249375 ps, 7 ns );
#    Time: 2249375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2249375 ps, :2249843 ps, 2500 ps );
#    Time: 2249843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2248906 ps, :2249843 ps, 7 ns );
#    Time: 2249843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2249843 ps, :2250312 ps, 2500 ps );
#    Time: 2250312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2249375 ps, :2250312 ps, 7 ns );
#    Time: 2250312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2250312 ps, :2250781 ps, 2500 ps );
#    Time: 2250781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2249843 ps, :2250781 ps, 7 ns );
#    Time: 2250781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2250781 ps, :2251250 ps, 2500 ps );
#    Time: 2251250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2250312 ps, :2251250 ps, 7 ns );
#    Time: 2251250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2251250 ps, :2251718 ps, 2500 ps );
#    Time: 2251718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2250781 ps, :2251718 ps, 7 ns );
#    Time: 2251718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2251718 ps, :2252187 ps, 2500 ps );
#    Time: 2252187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2251250 ps, :2252187 ps, 7 ns );
#    Time: 2252187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2252187 ps, :2252656 ps, 2500 ps );
#    Time: 2252656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2251718 ps, :2252656 ps, 7 ns );
#    Time: 2252656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2252656 ps, :2253125 ps, 2500 ps );
#    Time: 2253125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2252187 ps, :2253125 ps, 7 ns );
#    Time: 2253125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2253125 ps, :2253593 ps, 2500 ps );
#    Time: 2253593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2252656 ps, :2253593 ps, 7 ns );
#    Time: 2253593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2253593 ps, :2254062 ps, 2500 ps );
#    Time: 2254062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2253125 ps, :2254062 ps, 7 ns );
#    Time: 2254062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2254062 ps, :2254531 ps, 2500 ps );
#    Time: 2254531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2253593 ps, :2254531 ps, 7 ns );
#    Time: 2254531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2254531 ps, :2255 ns, 2500 ps );
#    Time: 2255 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2254062 ps, :2255 ns, 7 ns );
#    Time: 2255 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2255 ns, :2255468 ps, 2500 ps );
#    Time: 2255468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2254531 ps, :2255468 ps, 7 ns );
#    Time: 2255468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2255468 ps, :2255937 ps, 2500 ps );
#    Time: 2255937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2255 ns, :2255937 ps, 7 ns );
#    Time: 2255937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2255937 ps, :2256406 ps, 2500 ps );
#    Time: 2256406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2255468 ps, :2256406 ps, 7 ns );
#    Time: 2256406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2256406 ps, :2256875 ps, 2500 ps );
#    Time: 2256875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2255937 ps, :2256875 ps, 7 ns );
#    Time: 2256875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2256875 ps, :2257343 ps, 2500 ps );
#    Time: 2257343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2256406 ps, :2257343 ps, 7 ns );
#    Time: 2257343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2257343 ps, :2257812 ps, 2500 ps );
#    Time: 2257812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2256875 ps, :2257812 ps, 7 ns );
#    Time: 2257812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2257812 ps, :2258281 ps, 2500 ps );
#    Time: 2258281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2257343 ps, :2258281 ps, 7 ns );
#    Time: 2258281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2258281 ps, :2258750 ps, 2500 ps );
#    Time: 2258750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2257812 ps, :2258750 ps, 7 ns );
#    Time: 2258750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2258750 ps, :2259218 ps, 2500 ps );
#    Time: 2259218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2258281 ps, :2259218 ps, 7 ns );
#    Time: 2259218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2259218 ps, :2259687 ps, 2500 ps );
#    Time: 2259687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2258750 ps, :2259687 ps, 7 ns );
#    Time: 2259687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2259687 ps, :2260156 ps, 2500 ps );
#    Time: 2260156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2259218 ps, :2260156 ps, 7 ns );
#    Time: 2260156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2260156 ps, :2260625 ps, 2500 ps );
#    Time: 2260625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2259687 ps, :2260625 ps, 7 ns );
#    Time: 2260625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2260625 ps, :2261093 ps, 2500 ps );
#    Time: 2261093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2260156 ps, :2261093 ps, 7 ns );
#    Time: 2261093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2261093 ps, :2261562 ps, 2500 ps );
#    Time: 2261562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2260625 ps, :2261562 ps, 7 ns );
#    Time: 2261562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2261562 ps, :2262031 ps, 2500 ps );
#    Time: 2262031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2261093 ps, :2262031 ps, 7 ns );
#    Time: 2262031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2262031 ps, :2262500 ps, 2500 ps );
#    Time: 2262500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2261562 ps, :2262500 ps, 7 ns );
#    Time: 2262500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2262500 ps, :2262968 ps, 2500 ps );
#    Time: 2262968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2262031 ps, :2262968 ps, 7 ns );
#    Time: 2262968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2262968 ps, :2263437 ps, 2500 ps );
#    Time: 2263437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2262500 ps, :2263437 ps, 7 ns );
#    Time: 2263437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2263437 ps, :2263906 ps, 2500 ps );
#    Time: 2263906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2262968 ps, :2263906 ps, 7 ns );
#    Time: 2263906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2263906 ps, :2264375 ps, 2500 ps );
#    Time: 2264375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2263437 ps, :2264375 ps, 7 ns );
#    Time: 2264375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2264375 ps, :2264843 ps, 2500 ps );
#    Time: 2264843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2263906 ps, :2264843 ps, 7 ns );
#    Time: 2264843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2264843 ps, :2265312 ps, 2500 ps );
#    Time: 2265312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2264375 ps, :2265312 ps, 7 ns );
#    Time: 2265312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2265312 ps, :2265781 ps, 2500 ps );
#    Time: 2265781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2264843 ps, :2265781 ps, 7 ns );
#    Time: 2265781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2265781 ps, :2266250 ps, 2500 ps );
#    Time: 2266250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2265312 ps, :2266250 ps, 7 ns );
#    Time: 2266250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2266250 ps, :2266718 ps, 2500 ps );
#    Time: 2266718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2265781 ps, :2266718 ps, 7 ns );
#    Time: 2266718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2266718 ps, :2267187 ps, 2500 ps );
#    Time: 2267187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2266250 ps, :2267187 ps, 7 ns );
#    Time: 2267187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2267187 ps, :2267656 ps, 2500 ps );
#    Time: 2267656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2266718 ps, :2267656 ps, 7 ns );
#    Time: 2267656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2267656 ps, :2268125 ps, 2500 ps );
#    Time: 2268125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2267187 ps, :2268125 ps, 7 ns );
#    Time: 2268125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2268125 ps, :2268593 ps, 2500 ps );
#    Time: 2268593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2267656 ps, :2268593 ps, 7 ns );
#    Time: 2268593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2268593 ps, :2269062 ps, 2500 ps );
#    Time: 2269062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2268125 ps, :2269062 ps, 7 ns );
#    Time: 2269062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2269062 ps, :2269531 ps, 2500 ps );
#    Time: 2269531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2268593 ps, :2269531 ps, 7 ns );
#    Time: 2269531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2269531 ps, :2270 ns, 2500 ps );
#    Time: 2270 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2269062 ps, :2270 ns, 7 ns );
#    Time: 2270 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2270 ns, :2270468 ps, 2500 ps );
#    Time: 2270468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2269531 ps, :2270468 ps, 7 ns );
#    Time: 2270468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2270468 ps, :2270937 ps, 2500 ps );
#    Time: 2270937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2270 ns, :2270937 ps, 7 ns );
#    Time: 2270937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2270937 ps, :2271406 ps, 2500 ps );
#    Time: 2271406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2270468 ps, :2271406 ps, 7 ns );
#    Time: 2271406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2271406 ps, :2271875 ps, 2500 ps );
#    Time: 2271875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2270937 ps, :2271875 ps, 7 ns );
#    Time: 2271875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2271875 ps, :2272343 ps, 2500 ps );
#    Time: 2272343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2271406 ps, :2272343 ps, 7 ns );
#    Time: 2272343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2272343 ps, :2272812 ps, 2500 ps );
#    Time: 2272812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2271875 ps, :2272812 ps, 7 ns );
#    Time: 2272812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2272812 ps, :2273281 ps, 2500 ps );
#    Time: 2273281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2272343 ps, :2273281 ps, 7 ns );
#    Time: 2273281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2273281 ps, :2273750 ps, 2500 ps );
#    Time: 2273750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2272812 ps, :2273750 ps, 7 ns );
#    Time: 2273750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2273750 ps, :2274218 ps, 2500 ps );
#    Time: 2274218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2273281 ps, :2274218 ps, 7 ns );
#    Time: 2274218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2274218 ps, :2274687 ps, 2500 ps );
#    Time: 2274687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2273750 ps, :2274687 ps, 7 ns );
#    Time: 2274687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2274687 ps, :2275156 ps, 2500 ps );
#    Time: 2275156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2274218 ps, :2275156 ps, 7 ns );
#    Time: 2275156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2275156 ps, :2275625 ps, 2500 ps );
#    Time: 2275625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2274687 ps, :2275625 ps, 7 ns );
#    Time: 2275625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2275625 ps, :2276093 ps, 2500 ps );
#    Time: 2276093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2275156 ps, :2276093 ps, 7 ns );
#    Time: 2276093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2276093 ps, :2276562 ps, 2500 ps );
#    Time: 2276562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2275625 ps, :2276562 ps, 7 ns );
#    Time: 2276562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2276562 ps, :2277031 ps, 2500 ps );
#    Time: 2277031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2276093 ps, :2277031 ps, 7 ns );
#    Time: 2277031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2277031 ps, :2277500 ps, 2500 ps );
#    Time: 2277500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2276562 ps, :2277500 ps, 7 ns );
#    Time: 2277500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2277500 ps, :2277968 ps, 2500 ps );
#    Time: 2277968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2277031 ps, :2277968 ps, 7 ns );
#    Time: 2277968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2277968 ps, :2278437 ps, 2500 ps );
#    Time: 2278437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2277500 ps, :2278437 ps, 7 ns );
#    Time: 2278437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2278437 ps, :2278906 ps, 2500 ps );
#    Time: 2278906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2277968 ps, :2278906 ps, 7 ns );
#    Time: 2278906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2278906 ps, :2279375 ps, 2500 ps );
#    Time: 2279375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2278437 ps, :2279375 ps, 7 ns );
#    Time: 2279375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2279375 ps, :2279843 ps, 2500 ps );
#    Time: 2279843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2278906 ps, :2279843 ps, 7 ns );
#    Time: 2279843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2279843 ps, :2280312 ps, 2500 ps );
#    Time: 2280312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2279375 ps, :2280312 ps, 7 ns );
#    Time: 2280312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2280312 ps, :2280781 ps, 2500 ps );
#    Time: 2280781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2279843 ps, :2280781 ps, 7 ns );
#    Time: 2280781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2280781 ps, :2281250 ps, 2500 ps );
#    Time: 2281250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2280312 ps, :2281250 ps, 7 ns );
#    Time: 2281250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2281250 ps, :2281718 ps, 2500 ps );
#    Time: 2281718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2280781 ps, :2281718 ps, 7 ns );
#    Time: 2281718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2281718 ps, :2282187 ps, 2500 ps );
#    Time: 2282187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2281250 ps, :2282187 ps, 7 ns );
#    Time: 2282187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2282187 ps, :2282656 ps, 2500 ps );
#    Time: 2282656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2281718 ps, :2282656 ps, 7 ns );
#    Time: 2282656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2282656 ps, :2283125 ps, 2500 ps );
#    Time: 2283125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2282187 ps, :2283125 ps, 7 ns );
#    Time: 2283125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2283125 ps, :2283593 ps, 2500 ps );
#    Time: 2283593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2282656 ps, :2283593 ps, 7 ns );
#    Time: 2283593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2283593 ps, :2284062 ps, 2500 ps );
#    Time: 2284062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2283125 ps, :2284062 ps, 7 ns );
#    Time: 2284062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2284062 ps, :2284531 ps, 2500 ps );
#    Time: 2284531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2283593 ps, :2284531 ps, 7 ns );
#    Time: 2284531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2284531 ps, :2285 ns, 2500 ps );
#    Time: 2285 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2284062 ps, :2285 ns, 7 ns );
#    Time: 2285 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2285 ns, :2285468 ps, 2500 ps );
#    Time: 2285468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2284531 ps, :2285468 ps, 7 ns );
#    Time: 2285468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2285468 ps, :2285937 ps, 2500 ps );
#    Time: 2285937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2285 ns, :2285937 ps, 7 ns );
#    Time: 2285937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2285937 ps, :2286406 ps, 2500 ps );
#    Time: 2286406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2285468 ps, :2286406 ps, 7 ns );
#    Time: 2286406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2286406 ps, :2286875 ps, 2500 ps );
#    Time: 2286875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2285937 ps, :2286875 ps, 7 ns );
#    Time: 2286875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2286875 ps, :2287343 ps, 2500 ps );
#    Time: 2287343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2286406 ps, :2287343 ps, 7 ns );
#    Time: 2287343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2287343 ps, :2287812 ps, 2500 ps );
#    Time: 2287812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2286875 ps, :2287812 ps, 7 ns );
#    Time: 2287812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2287812 ps, :2288281 ps, 2500 ps );
#    Time: 2288281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2287343 ps, :2288281 ps, 7 ns );
#    Time: 2288281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2288281 ps, :2288750 ps, 2500 ps );
#    Time: 2288750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2287812 ps, :2288750 ps, 7 ns );
#    Time: 2288750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2288750 ps, :2289218 ps, 2500 ps );
#    Time: 2289218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2288281 ps, :2289218 ps, 7 ns );
#    Time: 2289218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2289218 ps, :2289687 ps, 2500 ps );
#    Time: 2289687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2288750 ps, :2289687 ps, 7 ns );
#    Time: 2289687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2289687 ps, :2290156 ps, 2500 ps );
#    Time: 2290156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2289218 ps, :2290156 ps, 7 ns );
#    Time: 2290156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2290156 ps, :2290625 ps, 2500 ps );
#    Time: 2290625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2289687 ps, :2290625 ps, 7 ns );
#    Time: 2290625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2290625 ps, :2291093 ps, 2500 ps );
#    Time: 2291093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2290156 ps, :2291093 ps, 7 ns );
#    Time: 2291093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2291093 ps, :2291562 ps, 2500 ps );
#    Time: 2291562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2290625 ps, :2291562 ps, 7 ns );
#    Time: 2291562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2291562 ps, :2292031 ps, 2500 ps );
#    Time: 2292031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2291093 ps, :2292031 ps, 7 ns );
#    Time: 2292031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2292031 ps, :2292500 ps, 2500 ps );
#    Time: 2292500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2291562 ps, :2292500 ps, 7 ns );
#    Time: 2292500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2292500 ps, :2292968 ps, 2500 ps );
#    Time: 2292968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2292031 ps, :2292968 ps, 7 ns );
#    Time: 2292968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2292968 ps, :2293437 ps, 2500 ps );
#    Time: 2293437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2292500 ps, :2293437 ps, 7 ns );
#    Time: 2293437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2293437 ps, :2293906 ps, 2500 ps );
#    Time: 2293906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2292968 ps, :2293906 ps, 7 ns );
#    Time: 2293906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2293906 ps, :2294375 ps, 2500 ps );
#    Time: 2294375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2293437 ps, :2294375 ps, 7 ns );
#    Time: 2294375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2294375 ps, :2294843 ps, 2500 ps );
#    Time: 2294843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2293906 ps, :2294843 ps, 7 ns );
#    Time: 2294843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2294843 ps, :2295312 ps, 2500 ps );
#    Time: 2295312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2294375 ps, :2295312 ps, 7 ns );
#    Time: 2295312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2295312 ps, :2295781 ps, 2500 ps );
#    Time: 2295781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2294843 ps, :2295781 ps, 7 ns );
#    Time: 2295781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2295781 ps, :2296250 ps, 2500 ps );
#    Time: 2296250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2295312 ps, :2296250 ps, 7 ns );
#    Time: 2296250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2296250 ps, :2296718 ps, 2500 ps );
#    Time: 2296718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2295781 ps, :2296718 ps, 7 ns );
#    Time: 2296718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2296718 ps, :2297187 ps, 2500 ps );
#    Time: 2297187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2296250 ps, :2297187 ps, 7 ns );
#    Time: 2297187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2297187 ps, :2297656 ps, 2500 ps );
#    Time: 2297656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2296718 ps, :2297656 ps, 7 ns );
#    Time: 2297656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2297656 ps, :2298125 ps, 2500 ps );
#    Time: 2298125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2297187 ps, :2298125 ps, 7 ns );
#    Time: 2298125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2298125 ps, :2298593 ps, 2500 ps );
#    Time: 2298593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2297656 ps, :2298593 ps, 7 ns );
#    Time: 2298593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2298593 ps, :2299062 ps, 2500 ps );
#    Time: 2299062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2298125 ps, :2299062 ps, 7 ns );
#    Time: 2299062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2299062 ps, :2299531 ps, 2500 ps );
#    Time: 2299531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2298593 ps, :2299531 ps, 7 ns );
#    Time: 2299531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2299531 ps, :2300 ns, 2500 ps );
#    Time: 2300 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2299062 ps, :2300 ns, 7 ns );
#    Time: 2300 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2300 ns, :2300468 ps, 2500 ps );
#    Time: 2300468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2299531 ps, :2300468 ps, 7 ns );
#    Time: 2300468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2300468 ps, :2300937 ps, 2500 ps );
#    Time: 2300937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2300 ns, :2300937 ps, 7 ns );
#    Time: 2300937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2300937 ps, :2301406 ps, 2500 ps );
#    Time: 2301406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2300468 ps, :2301406 ps, 7 ns );
#    Time: 2301406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2301406 ps, :2301875 ps, 2500 ps );
#    Time: 2301875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2300937 ps, :2301875 ps, 7 ns );
#    Time: 2301875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2301875 ps, :2302343 ps, 2500 ps );
#    Time: 2302343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2301406 ps, :2302343 ps, 7 ns );
#    Time: 2302343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2302343 ps, :2302812 ps, 2500 ps );
#    Time: 2302812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2301875 ps, :2302812 ps, 7 ns );
#    Time: 2302812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2302812 ps, :2303281 ps, 2500 ps );
#    Time: 2303281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2302343 ps, :2303281 ps, 7 ns );
#    Time: 2303281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2303281 ps, :2303750 ps, 2500 ps );
#    Time: 2303750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2302812 ps, :2303750 ps, 7 ns );
#    Time: 2303750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2303750 ps, :2304218 ps, 2500 ps );
#    Time: 2304218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2303281 ps, :2304218 ps, 7 ns );
#    Time: 2304218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2304218 ps, :2304687 ps, 2500 ps );
#    Time: 2304687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2303750 ps, :2304687 ps, 7 ns );
#    Time: 2304687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2304687 ps, :2305156 ps, 2500 ps );
#    Time: 2305156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2304218 ps, :2305156 ps, 7 ns );
#    Time: 2305156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2305156 ps, :2305625 ps, 2500 ps );
#    Time: 2305625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2304687 ps, :2305625 ps, 7 ns );
#    Time: 2305625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2305625 ps, :2306093 ps, 2500 ps );
#    Time: 2306093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2305156 ps, :2306093 ps, 7 ns );
#    Time: 2306093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2306093 ps, :2306562 ps, 2500 ps );
#    Time: 2306562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2305625 ps, :2306562 ps, 7 ns );
#    Time: 2306562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2306562 ps, :2307031 ps, 2500 ps );
#    Time: 2307031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2306093 ps, :2307031 ps, 7 ns );
#    Time: 2307031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2307031 ps, :2307500 ps, 2500 ps );
#    Time: 2307500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2306562 ps, :2307500 ps, 7 ns );
#    Time: 2307500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2307500 ps, :2307968 ps, 2500 ps );
#    Time: 2307968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2307031 ps, :2307968 ps, 7 ns );
#    Time: 2307968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2307968 ps, :2308437 ps, 2500 ps );
#    Time: 2308437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2307500 ps, :2308437 ps, 7 ns );
#    Time: 2308437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2308437 ps, :2308906 ps, 2500 ps );
#    Time: 2308906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2307968 ps, :2308906 ps, 7 ns );
#    Time: 2308906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2308906 ps, :2309375 ps, 2500 ps );
#    Time: 2309375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2308437 ps, :2309375 ps, 7 ns );
#    Time: 2309375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2309375 ps, :2309843 ps, 2500 ps );
#    Time: 2309843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2308906 ps, :2309843 ps, 7 ns );
#    Time: 2309843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2309843 ps, :2310312 ps, 2500 ps );
#    Time: 2310312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2309375 ps, :2310312 ps, 7 ns );
#    Time: 2310312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2310312 ps, :2310781 ps, 2500 ps );
#    Time: 2310781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2309843 ps, :2310781 ps, 7 ns );
#    Time: 2310781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2310781 ps, :2311250 ps, 2500 ps );
#    Time: 2311250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2310312 ps, :2311250 ps, 7 ns );
#    Time: 2311250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2311250 ps, :2311718 ps, 2500 ps );
#    Time: 2311718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2310781 ps, :2311718 ps, 7 ns );
#    Time: 2311718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2311718 ps, :2312187 ps, 2500 ps );
#    Time: 2312187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2311250 ps, :2312187 ps, 7 ns );
#    Time: 2312187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2312187 ps, :2312656 ps, 2500 ps );
#    Time: 2312656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2311718 ps, :2312656 ps, 7 ns );
#    Time: 2312656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2312656 ps, :2313125 ps, 2500 ps );
#    Time: 2313125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2312187 ps, :2313125 ps, 7 ns );
#    Time: 2313125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2313125 ps, :2313593 ps, 2500 ps );
#    Time: 2313593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2312656 ps, :2313593 ps, 7 ns );
#    Time: 2313593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2313593 ps, :2314062 ps, 2500 ps );
#    Time: 2314062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2313125 ps, :2314062 ps, 7 ns );
#    Time: 2314062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2314062 ps, :2314531 ps, 2500 ps );
#    Time: 2314531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2313593 ps, :2314531 ps, 7 ns );
#    Time: 2314531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2314531 ps, :2315 ns, 2500 ps );
#    Time: 2315 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2314062 ps, :2315 ns, 7 ns );
#    Time: 2315 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2315 ns, :2315468 ps, 2500 ps );
#    Time: 2315468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2314531 ps, :2315468 ps, 7 ns );
#    Time: 2315468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2315468 ps, :2315937 ps, 2500 ps );
#    Time: 2315937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2315 ns, :2315937 ps, 7 ns );
#    Time: 2315937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2315937 ps, :2316406 ps, 2500 ps );
#    Time: 2316406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2315468 ps, :2316406 ps, 7 ns );
#    Time: 2316406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2316406 ps, :2316875 ps, 2500 ps );
#    Time: 2316875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2315937 ps, :2316875 ps, 7 ns );
#    Time: 2316875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2316875 ps, :2317343 ps, 2500 ps );
#    Time: 2317343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2316406 ps, :2317343 ps, 7 ns );
#    Time: 2317343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2317343 ps, :2317812 ps, 2500 ps );
#    Time: 2317812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2316875 ps, :2317812 ps, 7 ns );
#    Time: 2317812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2317812 ps, :2318281 ps, 2500 ps );
#    Time: 2318281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2317343 ps, :2318281 ps, 7 ns );
#    Time: 2318281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2318281 ps, :2318750 ps, 2500 ps );
#    Time: 2318750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2317812 ps, :2318750 ps, 7 ns );
#    Time: 2318750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2318750 ps, :2319218 ps, 2500 ps );
#    Time: 2319218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2318281 ps, :2319218 ps, 7 ns );
#    Time: 2319218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2319218 ps, :2319687 ps, 2500 ps );
#    Time: 2319687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2318750 ps, :2319687 ps, 7 ns );
#    Time: 2319687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2319687 ps, :2320156 ps, 2500 ps );
#    Time: 2320156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2319218 ps, :2320156 ps, 7 ns );
#    Time: 2320156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2320156 ps, :2320625 ps, 2500 ps );
#    Time: 2320625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2319687 ps, :2320625 ps, 7 ns );
#    Time: 2320625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2320625 ps, :2321093 ps, 2500 ps );
#    Time: 2321093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2320156 ps, :2321093 ps, 7 ns );
#    Time: 2321093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2321093 ps, :2321562 ps, 2500 ps );
#    Time: 2321562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2320625 ps, :2321562 ps, 7 ns );
#    Time: 2321562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2321562 ps, :2322031 ps, 2500 ps );
#    Time: 2322031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2321093 ps, :2322031 ps, 7 ns );
#    Time: 2322031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2322031 ps, :2322500 ps, 2500 ps );
#    Time: 2322500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2321562 ps, :2322500 ps, 7 ns );
#    Time: 2322500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2322500 ps, :2322968 ps, 2500 ps );
#    Time: 2322968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2322031 ps, :2322968 ps, 7 ns );
#    Time: 2322968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2322968 ps, :2323437 ps, 2500 ps );
#    Time: 2323437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2322500 ps, :2323437 ps, 7 ns );
#    Time: 2323437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2323437 ps, :2323906 ps, 2500 ps );
#    Time: 2323906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2322968 ps, :2323906 ps, 7 ns );
#    Time: 2323906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2323906 ps, :2324375 ps, 2500 ps );
#    Time: 2324375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2323437 ps, :2324375 ps, 7 ns );
#    Time: 2324375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2324375 ps, :2324843 ps, 2500 ps );
#    Time: 2324843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2323906 ps, :2324843 ps, 7 ns );
#    Time: 2324843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2324843 ps, :2325312 ps, 2500 ps );
#    Time: 2325312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2324375 ps, :2325312 ps, 7 ns );
#    Time: 2325312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2325312 ps, :2325781 ps, 2500 ps );
#    Time: 2325781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2324843 ps, :2325781 ps, 7 ns );
#    Time: 2325781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2325781 ps, :2326250 ps, 2500 ps );
#    Time: 2326250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2325312 ps, :2326250 ps, 7 ns );
#    Time: 2326250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2326250 ps, :2326718 ps, 2500 ps );
#    Time: 2326718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2325781 ps, :2326718 ps, 7 ns );
#    Time: 2326718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2326718 ps, :2327187 ps, 2500 ps );
#    Time: 2327187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2326250 ps, :2327187 ps, 7 ns );
#    Time: 2327187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2327187 ps, :2327656 ps, 2500 ps );
#    Time: 2327656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2326718 ps, :2327656 ps, 7 ns );
#    Time: 2327656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2327656 ps, :2328125 ps, 2500 ps );
#    Time: 2328125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2327187 ps, :2328125 ps, 7 ns );
#    Time: 2328125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2328125 ps, :2328593 ps, 2500 ps );
#    Time: 2328593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2327656 ps, :2328593 ps, 7 ns );
#    Time: 2328593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2328593 ps, :2329062 ps, 2500 ps );
#    Time: 2329062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2328125 ps, :2329062 ps, 7 ns );
#    Time: 2329062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2329062 ps, :2329531 ps, 2500 ps );
#    Time: 2329531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2328593 ps, :2329531 ps, 7 ns );
#    Time: 2329531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2329531 ps, :2330 ns, 2500 ps );
#    Time: 2330 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2329062 ps, :2330 ns, 7 ns );
#    Time: 2330 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2330 ns, :2330468 ps, 2500 ps );
#    Time: 2330468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2329531 ps, :2330468 ps, 7 ns );
#    Time: 2330468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2330468 ps, :2330937 ps, 2500 ps );
#    Time: 2330937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2330 ns, :2330937 ps, 7 ns );
#    Time: 2330937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2330937 ps, :2331406 ps, 2500 ps );
#    Time: 2331406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2330468 ps, :2331406 ps, 7 ns );
#    Time: 2331406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2331406 ps, :2331875 ps, 2500 ps );
#    Time: 2331875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2330937 ps, :2331875 ps, 7 ns );
#    Time: 2331875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2331875 ps, :2332343 ps, 2500 ps );
#    Time: 2332343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2331406 ps, :2332343 ps, 7 ns );
#    Time: 2332343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2332343 ps, :2332812 ps, 2500 ps );
#    Time: 2332812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2331875 ps, :2332812 ps, 7 ns );
#    Time: 2332812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2332812 ps, :2333281 ps, 2500 ps );
#    Time: 2333281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2332343 ps, :2333281 ps, 7 ns );
#    Time: 2333281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2333281 ps, :2333750 ps, 2500 ps );
#    Time: 2333750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2332812 ps, :2333750 ps, 7 ns );
#    Time: 2333750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2333750 ps, :2334218 ps, 2500 ps );
#    Time: 2334218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2333281 ps, :2334218 ps, 7 ns );
#    Time: 2334218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2334218 ps, :2334687 ps, 2500 ps );
#    Time: 2334687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2333750 ps, :2334687 ps, 7 ns );
#    Time: 2334687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2334687 ps, :2335156 ps, 2500 ps );
#    Time: 2335156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2334218 ps, :2335156 ps, 7 ns );
#    Time: 2335156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2335156 ps, :2335625 ps, 2500 ps );
#    Time: 2335625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2334687 ps, :2335625 ps, 7 ns );
#    Time: 2335625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2335625 ps, :2336093 ps, 2500 ps );
#    Time: 2336093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2335156 ps, :2336093 ps, 7 ns );
#    Time: 2336093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2336093 ps, :2336562 ps, 2500 ps );
#    Time: 2336562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2335625 ps, :2336562 ps, 7 ns );
#    Time: 2336562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2336562 ps, :2337031 ps, 2500 ps );
#    Time: 2337031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2336093 ps, :2337031 ps, 7 ns );
#    Time: 2337031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2337031 ps, :2337500 ps, 2500 ps );
#    Time: 2337500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2336562 ps, :2337500 ps, 7 ns );
#    Time: 2337500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2337500 ps, :2337968 ps, 2500 ps );
#    Time: 2337968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2337031 ps, :2337968 ps, 7 ns );
#    Time: 2337968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2337968 ps, :2338437 ps, 2500 ps );
#    Time: 2338437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2337500 ps, :2338437 ps, 7 ns );
#    Time: 2338437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2338437 ps, :2338906 ps, 2500 ps );
#    Time: 2338906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2337968 ps, :2338906 ps, 7 ns );
#    Time: 2338906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2338906 ps, :2339375 ps, 2500 ps );
#    Time: 2339375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2338437 ps, :2339375 ps, 7 ns );
#    Time: 2339375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2339375 ps, :2339843 ps, 2500 ps );
#    Time: 2339843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2338906 ps, :2339843 ps, 7 ns );
#    Time: 2339843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2339843 ps, :2340312 ps, 2500 ps );
#    Time: 2340312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2339375 ps, :2340312 ps, 7 ns );
#    Time: 2340312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2340312 ps, :2340781 ps, 2500 ps );
#    Time: 2340781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2339843 ps, :2340781 ps, 7 ns );
#    Time: 2340781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2340781 ps, :2341250 ps, 2500 ps );
#    Time: 2341250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2340312 ps, :2341250 ps, 7 ns );
#    Time: 2341250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2341250 ps, :2341718 ps, 2500 ps );
#    Time: 2341718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2340781 ps, :2341718 ps, 7 ns );
#    Time: 2341718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2341718 ps, :2342187 ps, 2500 ps );
#    Time: 2342187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2341250 ps, :2342187 ps, 7 ns );
#    Time: 2342187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2342187 ps, :2342656 ps, 2500 ps );
#    Time: 2342656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2341718 ps, :2342656 ps, 7 ns );
#    Time: 2342656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2342656 ps, :2343125 ps, 2500 ps );
#    Time: 2343125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2342187 ps, :2343125 ps, 7 ns );
#    Time: 2343125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2343125 ps, :2343593 ps, 2500 ps );
#    Time: 2343593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2342656 ps, :2343593 ps, 7 ns );
#    Time: 2343593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2343593 ps, :2344062 ps, 2500 ps );
#    Time: 2344062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2343125 ps, :2344062 ps, 7 ns );
#    Time: 2344062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2344062 ps, :2344531 ps, 2500 ps );
#    Time: 2344531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2343593 ps, :2344531 ps, 7 ns );
#    Time: 2344531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2344531 ps, :2345 ns, 2500 ps );
#    Time: 2345 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2344062 ps, :2345 ns, 7 ns );
#    Time: 2345 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2345 ns, :2345468 ps, 2500 ps );
#    Time: 2345468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2344531 ps, :2345468 ps, 7 ns );
#    Time: 2345468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2345468 ps, :2345937 ps, 2500 ps );
#    Time: 2345937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2345 ns, :2345937 ps, 7 ns );
#    Time: 2345937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2345937 ps, :2346406 ps, 2500 ps );
#    Time: 2346406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2345468 ps, :2346406 ps, 7 ns );
#    Time: 2346406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2346406 ps, :2346875 ps, 2500 ps );
#    Time: 2346875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2345937 ps, :2346875 ps, 7 ns );
#    Time: 2346875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2346875 ps, :2347343 ps, 2500 ps );
#    Time: 2347343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2346406 ps, :2347343 ps, 7 ns );
#    Time: 2347343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2347343 ps, :2347812 ps, 2500 ps );
#    Time: 2347812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2346875 ps, :2347812 ps, 7 ns );
#    Time: 2347812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2347812 ps, :2348281 ps, 2500 ps );
#    Time: 2348281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2347343 ps, :2348281 ps, 7 ns );
#    Time: 2348281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2348281 ps, :2348750 ps, 2500 ps );
#    Time: 2348750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2347812 ps, :2348750 ps, 7 ns );
#    Time: 2348750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2348750 ps, :2349218 ps, 2500 ps );
#    Time: 2349218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2348281 ps, :2349218 ps, 7 ns );
#    Time: 2349218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2349218 ps, :2349687 ps, 2500 ps );
#    Time: 2349687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2348750 ps, :2349687 ps, 7 ns );
#    Time: 2349687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2349687 ps, :2350156 ps, 2500 ps );
#    Time: 2350156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2349218 ps, :2350156 ps, 7 ns );
#    Time: 2350156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2350156 ps, :2350625 ps, 2500 ps );
#    Time: 2350625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2349687 ps, :2350625 ps, 7 ns );
#    Time: 2350625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2350625 ps, :2351093 ps, 2500 ps );
#    Time: 2351093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2350156 ps, :2351093 ps, 7 ns );
#    Time: 2351093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2351093 ps, :2351562 ps, 2500 ps );
#    Time: 2351562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2350625 ps, :2351562 ps, 7 ns );
#    Time: 2351562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2351562 ps, :2352031 ps, 2500 ps );
#    Time: 2352031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2351093 ps, :2352031 ps, 7 ns );
#    Time: 2352031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2352031 ps, :2352500 ps, 2500 ps );
#    Time: 2352500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2351562 ps, :2352500 ps, 7 ns );
#    Time: 2352500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2352500 ps, :2352968 ps, 2500 ps );
#    Time: 2352968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2352031 ps, :2352968 ps, 7 ns );
#    Time: 2352968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2352968 ps, :2353437 ps, 2500 ps );
#    Time: 2353437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2352500 ps, :2353437 ps, 7 ns );
#    Time: 2353437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2353437 ps, :2353906 ps, 2500 ps );
#    Time: 2353906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2352968 ps, :2353906 ps, 7 ns );
#    Time: 2353906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2353906 ps, :2354375 ps, 2500 ps );
#    Time: 2354375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2353437 ps, :2354375 ps, 7 ns );
#    Time: 2354375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2354375 ps, :2354843 ps, 2500 ps );
#    Time: 2354843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2353906 ps, :2354843 ps, 7 ns );
#    Time: 2354843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2354843 ps, :2355312 ps, 2500 ps );
#    Time: 2355312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2354375 ps, :2355312 ps, 7 ns );
#    Time: 2355312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2355312 ps, :2355781 ps, 2500 ps );
#    Time: 2355781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2354843 ps, :2355781 ps, 7 ns );
#    Time: 2355781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2355781 ps, :2356250 ps, 2500 ps );
#    Time: 2356250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2355312 ps, :2356250 ps, 7 ns );
#    Time: 2356250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2356250 ps, :2356718 ps, 2500 ps );
#    Time: 2356718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2355781 ps, :2356718 ps, 7 ns );
#    Time: 2356718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2356718 ps, :2357187 ps, 2500 ps );
#    Time: 2357187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2356250 ps, :2357187 ps, 7 ns );
#    Time: 2357187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2357187 ps, :2357656 ps, 2500 ps );
#    Time: 2357656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2356718 ps, :2357656 ps, 7 ns );
#    Time: 2357656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2357656 ps, :2358125 ps, 2500 ps );
#    Time: 2358125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2357187 ps, :2358125 ps, 7 ns );
#    Time: 2358125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2358125 ps, :2358593 ps, 2500 ps );
#    Time: 2358593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2357656 ps, :2358593 ps, 7 ns );
#    Time: 2358593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2358593 ps, :2359062 ps, 2500 ps );
#    Time: 2359062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2358125 ps, :2359062 ps, 7 ns );
#    Time: 2359062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2359062 ps, :2359531 ps, 2500 ps );
#    Time: 2359531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2358593 ps, :2359531 ps, 7 ns );
#    Time: 2359531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2359531 ps, :2360 ns, 2500 ps );
#    Time: 2360 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2359062 ps, :2360 ns, 7 ns );
#    Time: 2360 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2360 ns, :2360468 ps, 2500 ps );
#    Time: 2360468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2359531 ps, :2360468 ps, 7 ns );
#    Time: 2360468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2360468 ps, :2360937 ps, 2500 ps );
#    Time: 2360937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2360 ns, :2360937 ps, 7 ns );
#    Time: 2360937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2360937 ps, :2361406 ps, 2500 ps );
#    Time: 2361406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2360468 ps, :2361406 ps, 7 ns );
#    Time: 2361406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2361406 ps, :2361875 ps, 2500 ps );
#    Time: 2361875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2360937 ps, :2361875 ps, 7 ns );
#    Time: 2361875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2361875 ps, :2362343 ps, 2500 ps );
#    Time: 2362343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2361406 ps, :2362343 ps, 7 ns );
#    Time: 2362343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2362343 ps, :2362812 ps, 2500 ps );
#    Time: 2362812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2361875 ps, :2362812 ps, 7 ns );
#    Time: 2362812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2362812 ps, :2363281 ps, 2500 ps );
#    Time: 2363281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2362343 ps, :2363281 ps, 7 ns );
#    Time: 2363281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2363281 ps, :2363750 ps, 2500 ps );
#    Time: 2363750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2362812 ps, :2363750 ps, 7 ns );
#    Time: 2363750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2363750 ps, :2364218 ps, 2500 ps );
#    Time: 2364218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2363281 ps, :2364218 ps, 7 ns );
#    Time: 2364218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2364218 ps, :2364687 ps, 2500 ps );
#    Time: 2364687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2363750 ps, :2364687 ps, 7 ns );
#    Time: 2364687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2364687 ps, :2365156 ps, 2500 ps );
#    Time: 2365156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2364218 ps, :2365156 ps, 7 ns );
#    Time: 2365156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2365156 ps, :2365625 ps, 2500 ps );
#    Time: 2365625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2364687 ps, :2365625 ps, 7 ns );
#    Time: 2365625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2365625 ps, :2366093 ps, 2500 ps );
#    Time: 2366093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2365156 ps, :2366093 ps, 7 ns );
#    Time: 2366093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2366093 ps, :2366562 ps, 2500 ps );
#    Time: 2366562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2365625 ps, :2366562 ps, 7 ns );
#    Time: 2366562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2366562 ps, :2367031 ps, 2500 ps );
#    Time: 2367031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2366093 ps, :2367031 ps, 7 ns );
#    Time: 2367031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2367031 ps, :2367500 ps, 2500 ps );
#    Time: 2367500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2366562 ps, :2367500 ps, 7 ns );
#    Time: 2367500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2367500 ps, :2367968 ps, 2500 ps );
#    Time: 2367968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2367031 ps, :2367968 ps, 7 ns );
#    Time: 2367968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2367968 ps, :2368437 ps, 2500 ps );
#    Time: 2368437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2367500 ps, :2368437 ps, 7 ns );
#    Time: 2368437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2368437 ps, :2368906 ps, 2500 ps );
#    Time: 2368906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2367968 ps, :2368906 ps, 7 ns );
#    Time: 2368906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2368906 ps, :2369375 ps, 2500 ps );
#    Time: 2369375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2368437 ps, :2369375 ps, 7 ns );
#    Time: 2369375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2369375 ps, :2369843 ps, 2500 ps );
#    Time: 2369843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2368906 ps, :2369843 ps, 7 ns );
#    Time: 2369843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2369843 ps, :2370312 ps, 2500 ps );
#    Time: 2370312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2369375 ps, :2370312 ps, 7 ns );
#    Time: 2370312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2370312 ps, :2370781 ps, 2500 ps );
#    Time: 2370781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2369843 ps, :2370781 ps, 7 ns );
#    Time: 2370781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2370781 ps, :2371250 ps, 2500 ps );
#    Time: 2371250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2370312 ps, :2371250 ps, 7 ns );
#    Time: 2371250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2371250 ps, :2371718 ps, 2500 ps );
#    Time: 2371718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2370781 ps, :2371718 ps, 7 ns );
#    Time: 2371718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2371718 ps, :2372187 ps, 2500 ps );
#    Time: 2372187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2371250 ps, :2372187 ps, 7 ns );
#    Time: 2372187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2372187 ps, :2372656 ps, 2500 ps );
#    Time: 2372656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2371718 ps, :2372656 ps, 7 ns );
#    Time: 2372656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2372656 ps, :2373125 ps, 2500 ps );
#    Time: 2373125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2372187 ps, :2373125 ps, 7 ns );
#    Time: 2373125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2373125 ps, :2373593 ps, 2500 ps );
#    Time: 2373593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2372656 ps, :2373593 ps, 7 ns );
#    Time: 2373593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2373593 ps, :2374062 ps, 2500 ps );
#    Time: 2374062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2373125 ps, :2374062 ps, 7 ns );
#    Time: 2374062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2374062 ps, :2374531 ps, 2500 ps );
#    Time: 2374531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2373593 ps, :2374531 ps, 7 ns );
#    Time: 2374531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2374531 ps, :2375 ns, 2500 ps );
#    Time: 2375 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2374062 ps, :2375 ns, 7 ns );
#    Time: 2375 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2375 ns, :2375468 ps, 2500 ps );
#    Time: 2375468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2374531 ps, :2375468 ps, 7 ns );
#    Time: 2375468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2375468 ps, :2375937 ps, 2500 ps );
#    Time: 2375937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2375 ns, :2375937 ps, 7 ns );
#    Time: 2375937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2375937 ps, :2376406 ps, 2500 ps );
#    Time: 2376406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2375468 ps, :2376406 ps, 7 ns );
#    Time: 2376406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2376406 ps, :2376875 ps, 2500 ps );
#    Time: 2376875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2375937 ps, :2376875 ps, 7 ns );
#    Time: 2376875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2376875 ps, :2377343 ps, 2500 ps );
#    Time: 2377343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2376406 ps, :2377343 ps, 7 ns );
#    Time: 2377343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2377343 ps, :2377812 ps, 2500 ps );
#    Time: 2377812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2376875 ps, :2377812 ps, 7 ns );
#    Time: 2377812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2377812 ps, :2378281 ps, 2500 ps );
#    Time: 2378281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2377343 ps, :2378281 ps, 7 ns );
#    Time: 2378281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2378281 ps, :2378750 ps, 2500 ps );
#    Time: 2378750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2377812 ps, :2378750 ps, 7 ns );
#    Time: 2378750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2378750 ps, :2379218 ps, 2500 ps );
#    Time: 2379218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2378281 ps, :2379218 ps, 7 ns );
#    Time: 2379218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2379218 ps, :2379687 ps, 2500 ps );
#    Time: 2379687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2378750 ps, :2379687 ps, 7 ns );
#    Time: 2379687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2379687 ps, :2380156 ps, 2500 ps );
#    Time: 2380156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2379218 ps, :2380156 ps, 7 ns );
#    Time: 2380156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2380156 ps, :2380625 ps, 2500 ps );
#    Time: 2380625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2379687 ps, :2380625 ps, 7 ns );
#    Time: 2380625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2380625 ps, :2381093 ps, 2500 ps );
#    Time: 2381093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2380156 ps, :2381093 ps, 7 ns );
#    Time: 2381093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2381093 ps, :2381562 ps, 2500 ps );
#    Time: 2381562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2380625 ps, :2381562 ps, 7 ns );
#    Time: 2381562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2381562 ps, :2382031 ps, 2500 ps );
#    Time: 2382031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2381093 ps, :2382031 ps, 7 ns );
#    Time: 2382031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2382031 ps, :2382500 ps, 2500 ps );
#    Time: 2382500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2381562 ps, :2382500 ps, 7 ns );
#    Time: 2382500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2382500 ps, :2382968 ps, 2500 ps );
#    Time: 2382968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2382031 ps, :2382968 ps, 7 ns );
#    Time: 2382968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2382968 ps, :2383437 ps, 2500 ps );
#    Time: 2383437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2382500 ps, :2383437 ps, 7 ns );
#    Time: 2383437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2383437 ps, :2383906 ps, 2500 ps );
#    Time: 2383906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2382968 ps, :2383906 ps, 7 ns );
#    Time: 2383906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2383906 ps, :2384375 ps, 2500 ps );
#    Time: 2384375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2383437 ps, :2384375 ps, 7 ns );
#    Time: 2384375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2384375 ps, :2384843 ps, 2500 ps );
#    Time: 2384843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2383906 ps, :2384843 ps, 7 ns );
#    Time: 2384843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2384843 ps, :2385312 ps, 2500 ps );
#    Time: 2385312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2384375 ps, :2385312 ps, 7 ns );
#    Time: 2385312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2385312 ps, :2385781 ps, 2500 ps );
#    Time: 2385781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2384843 ps, :2385781 ps, 7 ns );
#    Time: 2385781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2385781 ps, :2386250 ps, 2500 ps );
#    Time: 2386250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2385312 ps, :2386250 ps, 7 ns );
#    Time: 2386250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2386250 ps, :2386718 ps, 2500 ps );
#    Time: 2386718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2385781 ps, :2386718 ps, 7 ns );
#    Time: 2386718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2386718 ps, :2387187 ps, 2500 ps );
#    Time: 2387187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2386250 ps, :2387187 ps, 7 ns );
#    Time: 2387187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2387187 ps, :2387656 ps, 2500 ps );
#    Time: 2387656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2386718 ps, :2387656 ps, 7 ns );
#    Time: 2387656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2387656 ps, :2388125 ps, 2500 ps );
#    Time: 2388125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2387187 ps, :2388125 ps, 7 ns );
#    Time: 2388125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2388125 ps, :2388593 ps, 2500 ps );
#    Time: 2388593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2387656 ps, :2388593 ps, 7 ns );
#    Time: 2388593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2388593 ps, :2389062 ps, 2500 ps );
#    Time: 2389062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2388125 ps, :2389062 ps, 7 ns );
#    Time: 2389062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2389062 ps, :2389531 ps, 2500 ps );
#    Time: 2389531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2388593 ps, :2389531 ps, 7 ns );
#    Time: 2389531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2389531 ps, :2390 ns, 2500 ps );
#    Time: 2390 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2389062 ps, :2390 ns, 7 ns );
#    Time: 2390 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2390 ns, :2390468 ps, 2500 ps );
#    Time: 2390468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2389531 ps, :2390468 ps, 7 ns );
#    Time: 2390468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2390468 ps, :2390937 ps, 2500 ps );
#    Time: 2390937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2390 ns, :2390937 ps, 7 ns );
#    Time: 2390937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2390937 ps, :2391406 ps, 2500 ps );
#    Time: 2391406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2390468 ps, :2391406 ps, 7 ns );
#    Time: 2391406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2391406 ps, :2391875 ps, 2500 ps );
#    Time: 2391875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2390937 ps, :2391875 ps, 7 ns );
#    Time: 2391875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2391875 ps, :2392343 ps, 2500 ps );
#    Time: 2392343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2391406 ps, :2392343 ps, 7 ns );
#    Time: 2392343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2392343 ps, :2392812 ps, 2500 ps );
#    Time: 2392812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2391875 ps, :2392812 ps, 7 ns );
#    Time: 2392812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2392812 ps, :2393281 ps, 2500 ps );
#    Time: 2393281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2392343 ps, :2393281 ps, 7 ns );
#    Time: 2393281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2393281 ps, :2393750 ps, 2500 ps );
#    Time: 2393750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2392812 ps, :2393750 ps, 7 ns );
#    Time: 2393750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2393750 ps, :2394218 ps, 2500 ps );
#    Time: 2394218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2393281 ps, :2394218 ps, 7 ns );
#    Time: 2394218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2394218 ps, :2394687 ps, 2500 ps );
#    Time: 2394687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2393750 ps, :2394687 ps, 7 ns );
#    Time: 2394687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2394687 ps, :2395156 ps, 2500 ps );
#    Time: 2395156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2394218 ps, :2395156 ps, 7 ns );
#    Time: 2395156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2395156 ps, :2395625 ps, 2500 ps );
#    Time: 2395625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2394687 ps, :2395625 ps, 7 ns );
#    Time: 2395625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2395625 ps, :2396093 ps, 2500 ps );
#    Time: 2396093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2395156 ps, :2396093 ps, 7 ns );
#    Time: 2396093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2396093 ps, :2396562 ps, 2500 ps );
#    Time: 2396562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2395625 ps, :2396562 ps, 7 ns );
#    Time: 2396562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2396562 ps, :2397031 ps, 2500 ps );
#    Time: 2397031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2396093 ps, :2397031 ps, 7 ns );
#    Time: 2397031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2397031 ps, :2397500 ps, 2500 ps );
#    Time: 2397500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2396562 ps, :2397500 ps, 7 ns );
#    Time: 2397500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2397500 ps, :2397968 ps, 2500 ps );
#    Time: 2397968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2397031 ps, :2397968 ps, 7 ns );
#    Time: 2397968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2397968 ps, :2398437 ps, 2500 ps );
#    Time: 2398437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2397500 ps, :2398437 ps, 7 ns );
#    Time: 2398437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2398437 ps, :2398906 ps, 2500 ps );
#    Time: 2398906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2397968 ps, :2398906 ps, 7 ns );
#    Time: 2398906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2398906 ps, :2399375 ps, 2500 ps );
#    Time: 2399375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2398437 ps, :2399375 ps, 7 ns );
#    Time: 2399375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2399375 ps, :2399843 ps, 2500 ps );
#    Time: 2399843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2398906 ps, :2399843 ps, 7 ns );
#    Time: 2399843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2399843 ps, :2400312 ps, 2500 ps );
#    Time: 2400312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2399375 ps, :2400312 ps, 7 ns );
#    Time: 2400312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2400312 ps, :2400781 ps, 2500 ps );
#    Time: 2400781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2399843 ps, :2400781 ps, 7 ns );
#    Time: 2400781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2400781 ps, :2401250 ps, 2500 ps );
#    Time: 2401250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2400312 ps, :2401250 ps, 7 ns );
#    Time: 2401250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2401250 ps, :2401718 ps, 2500 ps );
#    Time: 2401718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2400781 ps, :2401718 ps, 7 ns );
#    Time: 2401718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2401718 ps, :2402187 ps, 2500 ps );
#    Time: 2402187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2401250 ps, :2402187 ps, 7 ns );
#    Time: 2402187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2402187 ps, :2402656 ps, 2500 ps );
#    Time: 2402656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2401718 ps, :2402656 ps, 7 ns );
#    Time: 2402656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2402656 ps, :2403125 ps, 2500 ps );
#    Time: 2403125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2402187 ps, :2403125 ps, 7 ns );
#    Time: 2403125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2403125 ps, :2403593 ps, 2500 ps );
#    Time: 2403593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2402656 ps, :2403593 ps, 7 ns );
#    Time: 2403593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2403593 ps, :2404062 ps, 2500 ps );
#    Time: 2404062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2403125 ps, :2404062 ps, 7 ns );
#    Time: 2404062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2404062 ps, :2404531 ps, 2500 ps );
#    Time: 2404531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2403593 ps, :2404531 ps, 7 ns );
#    Time: 2404531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2404531 ps, :2405 ns, 2500 ps );
#    Time: 2405 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2404062 ps, :2405 ns, 7 ns );
#    Time: 2405 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2405 ns, :2405468 ps, 2500 ps );
#    Time: 2405468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2404531 ps, :2405468 ps, 7 ns );
#    Time: 2405468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2405468 ps, :2405937 ps, 2500 ps );
#    Time: 2405937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2405 ns, :2405937 ps, 7 ns );
#    Time: 2405937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2405937 ps, :2406406 ps, 2500 ps );
#    Time: 2406406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2405468 ps, :2406406 ps, 7 ns );
#    Time: 2406406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2406406 ps, :2406875 ps, 2500 ps );
#    Time: 2406875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2405937 ps, :2406875 ps, 7 ns );
#    Time: 2406875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2406875 ps, :2407343 ps, 2500 ps );
#    Time: 2407343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2406406 ps, :2407343 ps, 7 ns );
#    Time: 2407343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2407343 ps, :2407812 ps, 2500 ps );
#    Time: 2407812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2406875 ps, :2407812 ps, 7 ns );
#    Time: 2407812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2407812 ps, :2408281 ps, 2500 ps );
#    Time: 2408281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2407343 ps, :2408281 ps, 7 ns );
#    Time: 2408281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2408281 ps, :2408750 ps, 2500 ps );
#    Time: 2408750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2407812 ps, :2408750 ps, 7 ns );
#    Time: 2408750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2408750 ps, :2409218 ps, 2500 ps );
#    Time: 2409218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2408281 ps, :2409218 ps, 7 ns );
#    Time: 2409218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2409218 ps, :2409687 ps, 2500 ps );
#    Time: 2409687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2408750 ps, :2409687 ps, 7 ns );
#    Time: 2409687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2409687 ps, :2410156 ps, 2500 ps );
#    Time: 2410156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2409218 ps, :2410156 ps, 7 ns );
#    Time: 2410156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2410156 ps, :2410625 ps, 2500 ps );
#    Time: 2410625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2409687 ps, :2410625 ps, 7 ns );
#    Time: 2410625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2410625 ps, :2411093 ps, 2500 ps );
#    Time: 2411093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2410156 ps, :2411093 ps, 7 ns );
#    Time: 2411093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2411093 ps, :2411562 ps, 2500 ps );
#    Time: 2411562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2410625 ps, :2411562 ps, 7 ns );
#    Time: 2411562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2411562 ps, :2412031 ps, 2500 ps );
#    Time: 2412031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2411093 ps, :2412031 ps, 7 ns );
#    Time: 2412031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2412031 ps, :2412500 ps, 2500 ps );
#    Time: 2412500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2411562 ps, :2412500 ps, 7 ns );
#    Time: 2412500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2412500 ps, :2412968 ps, 2500 ps );
#    Time: 2412968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2412031 ps, :2412968 ps, 7 ns );
#    Time: 2412968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2412968 ps, :2413437 ps, 2500 ps );
#    Time: 2413437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2412500 ps, :2413437 ps, 7 ns );
#    Time: 2413437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2413437 ps, :2413906 ps, 2500 ps );
#    Time: 2413906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2412968 ps, :2413906 ps, 7 ns );
#    Time: 2413906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2413906 ps, :2414375 ps, 2500 ps );
#    Time: 2414375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2413437 ps, :2414375 ps, 7 ns );
#    Time: 2414375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2414375 ps, :2414843 ps, 2500 ps );
#    Time: 2414843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2413906 ps, :2414843 ps, 7 ns );
#    Time: 2414843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2414843 ps, :2415312 ps, 2500 ps );
#    Time: 2415312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2414375 ps, :2415312 ps, 7 ns );
#    Time: 2415312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2415312 ps, :2415781 ps, 2500 ps );
#    Time: 2415781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2414843 ps, :2415781 ps, 7 ns );
#    Time: 2415781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2415781 ps, :2416250 ps, 2500 ps );
#    Time: 2416250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2415312 ps, :2416250 ps, 7 ns );
#    Time: 2416250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2416250 ps, :2416718 ps, 2500 ps );
#    Time: 2416718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2415781 ps, :2416718 ps, 7 ns );
#    Time: 2416718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2416718 ps, :2417187 ps, 2500 ps );
#    Time: 2417187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2416250 ps, :2417187 ps, 7 ns );
#    Time: 2417187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2417187 ps, :2417656 ps, 2500 ps );
#    Time: 2417656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2416718 ps, :2417656 ps, 7 ns );
#    Time: 2417656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2417656 ps, :2418125 ps, 2500 ps );
#    Time: 2418125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2417187 ps, :2418125 ps, 7 ns );
#    Time: 2418125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2418125 ps, :2418593 ps, 2500 ps );
#    Time: 2418593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2417656 ps, :2418593 ps, 7 ns );
#    Time: 2418593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2418593 ps, :2419062 ps, 2500 ps );
#    Time: 2419062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2418125 ps, :2419062 ps, 7 ns );
#    Time: 2419062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2419062 ps, :2419531 ps, 2500 ps );
#    Time: 2419531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2418593 ps, :2419531 ps, 7 ns );
#    Time: 2419531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2419531 ps, :2420 ns, 2500 ps );
#    Time: 2420 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2419062 ps, :2420 ns, 7 ns );
#    Time: 2420 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2420 ns, :2420468 ps, 2500 ps );
#    Time: 2420468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2419531 ps, :2420468 ps, 7 ns );
#    Time: 2420468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2420468 ps, :2420937 ps, 2500 ps );
#    Time: 2420937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2420 ns, :2420937 ps, 7 ns );
#    Time: 2420937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2420937 ps, :2421406 ps, 2500 ps );
#    Time: 2421406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2420468 ps, :2421406 ps, 7 ns );
#    Time: 2421406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2421406 ps, :2421875 ps, 2500 ps );
#    Time: 2421875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2420937 ps, :2421875 ps, 7 ns );
#    Time: 2421875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2421875 ps, :2422343 ps, 2500 ps );
#    Time: 2422343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2421406 ps, :2422343 ps, 7 ns );
#    Time: 2422343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2422343 ps, :2422812 ps, 2500 ps );
#    Time: 2422812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2421875 ps, :2422812 ps, 7 ns );
#    Time: 2422812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2422812 ps, :2423281 ps, 2500 ps );
#    Time: 2423281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2422343 ps, :2423281 ps, 7 ns );
#    Time: 2423281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2423281 ps, :2423750 ps, 2500 ps );
#    Time: 2423750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2422812 ps, :2423750 ps, 7 ns );
#    Time: 2423750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2423750 ps, :2424218 ps, 2500 ps );
#    Time: 2424218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2423281 ps, :2424218 ps, 7 ns );
#    Time: 2424218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2424218 ps, :2424687 ps, 2500 ps );
#    Time: 2424687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2423750 ps, :2424687 ps, 7 ns );
#    Time: 2424687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2424687 ps, :2425156 ps, 2500 ps );
#    Time: 2425156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2424218 ps, :2425156 ps, 7 ns );
#    Time: 2425156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2425156 ps, :2425625 ps, 2500 ps );
#    Time: 2425625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2424687 ps, :2425625 ps, 7 ns );
#    Time: 2425625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2425625 ps, :2426093 ps, 2500 ps );
#    Time: 2426093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2425156 ps, :2426093 ps, 7 ns );
#    Time: 2426093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2426093 ps, :2426562 ps, 2500 ps );
#    Time: 2426562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2425625 ps, :2426562 ps, 7 ns );
#    Time: 2426562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2426562 ps, :2427031 ps, 2500 ps );
#    Time: 2427031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2426093 ps, :2427031 ps, 7 ns );
#    Time: 2427031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2427031 ps, :2427500 ps, 2500 ps );
#    Time: 2427500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2426562 ps, :2427500 ps, 7 ns );
#    Time: 2427500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2427500 ps, :2427968 ps, 2500 ps );
#    Time: 2427968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2427031 ps, :2427968 ps, 7 ns );
#    Time: 2427968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2427968 ps, :2428437 ps, 2500 ps );
#    Time: 2428437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2427500 ps, :2428437 ps, 7 ns );
#    Time: 2428437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2428437 ps, :2428906 ps, 2500 ps );
#    Time: 2428906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2427968 ps, :2428906 ps, 7 ns );
#    Time: 2428906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2428906 ps, :2429375 ps, 2500 ps );
#    Time: 2429375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2428437 ps, :2429375 ps, 7 ns );
#    Time: 2429375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2429375 ps, :2429843 ps, 2500 ps );
#    Time: 2429843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2428906 ps, :2429843 ps, 7 ns );
#    Time: 2429843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2429843 ps, :2430312 ps, 2500 ps );
#    Time: 2430312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2429375 ps, :2430312 ps, 7 ns );
#    Time: 2430312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2430312 ps, :2430781 ps, 2500 ps );
#    Time: 2430781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2429843 ps, :2430781 ps, 7 ns );
#    Time: 2430781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2430781 ps, :2431250 ps, 2500 ps );
#    Time: 2431250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2430312 ps, :2431250 ps, 7 ns );
#    Time: 2431250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2431250 ps, :2431718 ps, 2500 ps );
#    Time: 2431718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2430781 ps, :2431718 ps, 7 ns );
#    Time: 2431718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2431718 ps, :2432187 ps, 2500 ps );
#    Time: 2432187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2431250 ps, :2432187 ps, 7 ns );
#    Time: 2432187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2432187 ps, :2432656 ps, 2500 ps );
#    Time: 2432656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2431718 ps, :2432656 ps, 7 ns );
#    Time: 2432656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2432656 ps, :2433125 ps, 2500 ps );
#    Time: 2433125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2432187 ps, :2433125 ps, 7 ns );
#    Time: 2433125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2433125 ps, :2433593 ps, 2500 ps );
#    Time: 2433593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2432656 ps, :2433593 ps, 7 ns );
#    Time: 2433593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2433593 ps, :2434062 ps, 2500 ps );
#    Time: 2434062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2433125 ps, :2434062 ps, 7 ns );
#    Time: 2434062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2434062 ps, :2434531 ps, 2500 ps );
#    Time: 2434531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2433593 ps, :2434531 ps, 7 ns );
#    Time: 2434531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2434531 ps, :2435 ns, 2500 ps );
#    Time: 2435 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2434062 ps, :2435 ns, 7 ns );
#    Time: 2435 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2435 ns, :2435468 ps, 2500 ps );
#    Time: 2435468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2434531 ps, :2435468 ps, 7 ns );
#    Time: 2435468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2435468 ps, :2435937 ps, 2500 ps );
#    Time: 2435937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2435 ns, :2435937 ps, 7 ns );
#    Time: 2435937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2435937 ps, :2436406 ps, 2500 ps );
#    Time: 2436406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2435468 ps, :2436406 ps, 7 ns );
#    Time: 2436406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2436406 ps, :2436875 ps, 2500 ps );
#    Time: 2436875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2435937 ps, :2436875 ps, 7 ns );
#    Time: 2436875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2436875 ps, :2437343 ps, 2500 ps );
#    Time: 2437343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2436406 ps, :2437343 ps, 7 ns );
#    Time: 2437343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2437343 ps, :2437812 ps, 2500 ps );
#    Time: 2437812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2436875 ps, :2437812 ps, 7 ns );
#    Time: 2437812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2437812 ps, :2438281 ps, 2500 ps );
#    Time: 2438281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2437343 ps, :2438281 ps, 7 ns );
#    Time: 2438281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2438281 ps, :2438750 ps, 2500 ps );
#    Time: 2438750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2437812 ps, :2438750 ps, 7 ns );
#    Time: 2438750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2438750 ps, :2439218 ps, 2500 ps );
#    Time: 2439218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2438281 ps, :2439218 ps, 7 ns );
#    Time: 2439218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2439218 ps, :2439687 ps, 2500 ps );
#    Time: 2439687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2438750 ps, :2439687 ps, 7 ns );
#    Time: 2439687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2439687 ps, :2440156 ps, 2500 ps );
#    Time: 2440156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2439218 ps, :2440156 ps, 7 ns );
#    Time: 2440156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2440156 ps, :2440625 ps, 2500 ps );
#    Time: 2440625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2439687 ps, :2440625 ps, 7 ns );
#    Time: 2440625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2440625 ps, :2441093 ps, 2500 ps );
#    Time: 2441093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2440156 ps, :2441093 ps, 7 ns );
#    Time: 2441093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2441093 ps, :2441562 ps, 2500 ps );
#    Time: 2441562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2440625 ps, :2441562 ps, 7 ns );
#    Time: 2441562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2441562 ps, :2442031 ps, 2500 ps );
#    Time: 2442031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2441093 ps, :2442031 ps, 7 ns );
#    Time: 2442031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2442031 ps, :2442500 ps, 2500 ps );
#    Time: 2442500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2441562 ps, :2442500 ps, 7 ns );
#    Time: 2442500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2442500 ps, :2442968 ps, 2500 ps );
#    Time: 2442968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2442031 ps, :2442968 ps, 7 ns );
#    Time: 2442968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2442968 ps, :2443437 ps, 2500 ps );
#    Time: 2443437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2442500 ps, :2443437 ps, 7 ns );
#    Time: 2443437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2443437 ps, :2443906 ps, 2500 ps );
#    Time: 2443906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2442968 ps, :2443906 ps, 7 ns );
#    Time: 2443906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2443906 ps, :2444375 ps, 2500 ps );
#    Time: 2444375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2443437 ps, :2444375 ps, 7 ns );
#    Time: 2444375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2444375 ps, :2444843 ps, 2500 ps );
#    Time: 2444843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2443906 ps, :2444843 ps, 7 ns );
#    Time: 2444843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2444843 ps, :2445312 ps, 2500 ps );
#    Time: 2445312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2444375 ps, :2445312 ps, 7 ns );
#    Time: 2445312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2445312 ps, :2445781 ps, 2500 ps );
#    Time: 2445781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2444843 ps, :2445781 ps, 7 ns );
#    Time: 2445781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2445781 ps, :2446250 ps, 2500 ps );
#    Time: 2446250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2445312 ps, :2446250 ps, 7 ns );
#    Time: 2446250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2446250 ps, :2446718 ps, 2500 ps );
#    Time: 2446718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2445781 ps, :2446718 ps, 7 ns );
#    Time: 2446718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2446718 ps, :2447187 ps, 2500 ps );
#    Time: 2447187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2446250 ps, :2447187 ps, 7 ns );
#    Time: 2447187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2447187 ps, :2447656 ps, 2500 ps );
#    Time: 2447656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2446718 ps, :2447656 ps, 7 ns );
#    Time: 2447656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2447656 ps, :2448125 ps, 2500 ps );
#    Time: 2448125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2447187 ps, :2448125 ps, 7 ns );
#    Time: 2448125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2448125 ps, :2448593 ps, 2500 ps );
#    Time: 2448593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2447656 ps, :2448593 ps, 7 ns );
#    Time: 2448593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2448593 ps, :2449062 ps, 2500 ps );
#    Time: 2449062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2448125 ps, :2449062 ps, 7 ns );
#    Time: 2449062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2449062 ps, :2449531 ps, 2500 ps );
#    Time: 2449531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2448593 ps, :2449531 ps, 7 ns );
#    Time: 2449531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2449531 ps, :2450 ns, 2500 ps );
#    Time: 2450 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2449062 ps, :2450 ns, 7 ns );
#    Time: 2450 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2450 ns, :2450468 ps, 2500 ps );
#    Time: 2450468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2449531 ps, :2450468 ps, 7 ns );
#    Time: 2450468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2450468 ps, :2450937 ps, 2500 ps );
#    Time: 2450937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2450 ns, :2450937 ps, 7 ns );
#    Time: 2450937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2450937 ps, :2451406 ps, 2500 ps );
#    Time: 2451406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2450468 ps, :2451406 ps, 7 ns );
#    Time: 2451406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2451406 ps, :2451875 ps, 2500 ps );
#    Time: 2451875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2450937 ps, :2451875 ps, 7 ns );
#    Time: 2451875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2451875 ps, :2452343 ps, 2500 ps );
#    Time: 2452343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2451406 ps, :2452343 ps, 7 ns );
#    Time: 2452343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2452343 ps, :2452812 ps, 2500 ps );
#    Time: 2452812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2451875 ps, :2452812 ps, 7 ns );
#    Time: 2452812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2452812 ps, :2453281 ps, 2500 ps );
#    Time: 2453281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2452343 ps, :2453281 ps, 7 ns );
#    Time: 2453281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2453281 ps, :2453750 ps, 2500 ps );
#    Time: 2453750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2452812 ps, :2453750 ps, 7 ns );
#    Time: 2453750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2453750 ps, :2454218 ps, 2500 ps );
#    Time: 2454218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2453281 ps, :2454218 ps, 7 ns );
#    Time: 2454218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2454218 ps, :2454687 ps, 2500 ps );
#    Time: 2454687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2453750 ps, :2454687 ps, 7 ns );
#    Time: 2454687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2454687 ps, :2455156 ps, 2500 ps );
#    Time: 2455156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2454218 ps, :2455156 ps, 7 ns );
#    Time: 2455156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2455156 ps, :2455625 ps, 2500 ps );
#    Time: 2455625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2454687 ps, :2455625 ps, 7 ns );
#    Time: 2455625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2455625 ps, :2456093 ps, 2500 ps );
#    Time: 2456093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2455156 ps, :2456093 ps, 7 ns );
#    Time: 2456093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2456093 ps, :2456562 ps, 2500 ps );
#    Time: 2456562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2455625 ps, :2456562 ps, 7 ns );
#    Time: 2456562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2456562 ps, :2457031 ps, 2500 ps );
#    Time: 2457031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2456093 ps, :2457031 ps, 7 ns );
#    Time: 2457031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2457031 ps, :2457500 ps, 2500 ps );
#    Time: 2457500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2456562 ps, :2457500 ps, 7 ns );
#    Time: 2457500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2457500 ps, :2457968 ps, 2500 ps );
#    Time: 2457968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2457031 ps, :2457968 ps, 7 ns );
#    Time: 2457968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2457968 ps, :2458437 ps, 2500 ps );
#    Time: 2458437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2457500 ps, :2458437 ps, 7 ns );
#    Time: 2458437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2458437 ps, :2458906 ps, 2500 ps );
#    Time: 2458906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2457968 ps, :2458906 ps, 7 ns );
#    Time: 2458906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2458906 ps, :2459375 ps, 2500 ps );
#    Time: 2459375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2458437 ps, :2459375 ps, 7 ns );
#    Time: 2459375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2459375 ps, :2459843 ps, 2500 ps );
#    Time: 2459843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2458906 ps, :2459843 ps, 7 ns );
#    Time: 2459843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2459843 ps, :2460312 ps, 2500 ps );
#    Time: 2460312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2459375 ps, :2460312 ps, 7 ns );
#    Time: 2460312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2460312 ps, :2460781 ps, 2500 ps );
#    Time: 2460781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2459843 ps, :2460781 ps, 7 ns );
#    Time: 2460781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2460781 ps, :2461250 ps, 2500 ps );
#    Time: 2461250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2460312 ps, :2461250 ps, 7 ns );
#    Time: 2461250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2461250 ps, :2461718 ps, 2500 ps );
#    Time: 2461718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2460781 ps, :2461718 ps, 7 ns );
#    Time: 2461718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2461718 ps, :2462187 ps, 2500 ps );
#    Time: 2462187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2461250 ps, :2462187 ps, 7 ns );
#    Time: 2462187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2462187 ps, :2462656 ps, 2500 ps );
#    Time: 2462656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2461718 ps, :2462656 ps, 7 ns );
#    Time: 2462656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2462656 ps, :2463125 ps, 2500 ps );
#    Time: 2463125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2462187 ps, :2463125 ps, 7 ns );
#    Time: 2463125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2463125 ps, :2463593 ps, 2500 ps );
#    Time: 2463593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2462656 ps, :2463593 ps, 7 ns );
#    Time: 2463593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2463593 ps, :2464062 ps, 2500 ps );
#    Time: 2464062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2463125 ps, :2464062 ps, 7 ns );
#    Time: 2464062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2464062 ps, :2464531 ps, 2500 ps );
#    Time: 2464531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2463593 ps, :2464531 ps, 7 ns );
#    Time: 2464531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2464531 ps, :2465 ns, 2500 ps );
#    Time: 2465 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2464062 ps, :2465 ns, 7 ns );
#    Time: 2465 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2465 ns, :2465468 ps, 2500 ps );
#    Time: 2465468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2464531 ps, :2465468 ps, 7 ns );
#    Time: 2465468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2465468 ps, :2465937 ps, 2500 ps );
#    Time: 2465937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2465 ns, :2465937 ps, 7 ns );
#    Time: 2465937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2465937 ps, :2466406 ps, 2500 ps );
#    Time: 2466406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2465468 ps, :2466406 ps, 7 ns );
#    Time: 2466406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2466406 ps, :2466875 ps, 2500 ps );
#    Time: 2466875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2465937 ps, :2466875 ps, 7 ns );
#    Time: 2466875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2466875 ps, :2467343 ps, 2500 ps );
#    Time: 2467343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2466406 ps, :2467343 ps, 7 ns );
#    Time: 2467343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2467343 ps, :2467812 ps, 2500 ps );
#    Time: 2467812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2466875 ps, :2467812 ps, 7 ns );
#    Time: 2467812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2467812 ps, :2468281 ps, 2500 ps );
#    Time: 2468281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2467343 ps, :2468281 ps, 7 ns );
#    Time: 2468281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2468281 ps, :2468750 ps, 2500 ps );
#    Time: 2468750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2467812 ps, :2468750 ps, 7 ns );
#    Time: 2468750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2468750 ps, :2469218 ps, 2500 ps );
#    Time: 2469218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2468281 ps, :2469218 ps, 7 ns );
#    Time: 2469218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2469218 ps, :2469687 ps, 2500 ps );
#    Time: 2469687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2468750 ps, :2469687 ps, 7 ns );
#    Time: 2469687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2469687 ps, :2470156 ps, 2500 ps );
#    Time: 2470156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2469218 ps, :2470156 ps, 7 ns );
#    Time: 2470156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2470156 ps, :2470625 ps, 2500 ps );
#    Time: 2470625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2469687 ps, :2470625 ps, 7 ns );
#    Time: 2470625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2470625 ps, :2471093 ps, 2500 ps );
#    Time: 2471093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2470156 ps, :2471093 ps, 7 ns );
#    Time: 2471093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2471093 ps, :2471562 ps, 2500 ps );
#    Time: 2471562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2470625 ps, :2471562 ps, 7 ns );
#    Time: 2471562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2471562 ps, :2472031 ps, 2500 ps );
#    Time: 2472031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2471093 ps, :2472031 ps, 7 ns );
#    Time: 2472031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2472031 ps, :2472500 ps, 2500 ps );
#    Time: 2472500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2471562 ps, :2472500 ps, 7 ns );
#    Time: 2472500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2472500 ps, :2472968 ps, 2500 ps );
#    Time: 2472968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2472031 ps, :2472968 ps, 7 ns );
#    Time: 2472968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2472968 ps, :2473437 ps, 2500 ps );
#    Time: 2473437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2472500 ps, :2473437 ps, 7 ns );
#    Time: 2473437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2473437 ps, :2473906 ps, 2500 ps );
#    Time: 2473906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2472968 ps, :2473906 ps, 7 ns );
#    Time: 2473906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2473906 ps, :2474375 ps, 2500 ps );
#    Time: 2474375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2473437 ps, :2474375 ps, 7 ns );
#    Time: 2474375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2474375 ps, :2474843 ps, 2500 ps );
#    Time: 2474843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2473906 ps, :2474843 ps, 7 ns );
#    Time: 2474843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2474843 ps, :2475312 ps, 2500 ps );
#    Time: 2475312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2474375 ps, :2475312 ps, 7 ns );
#    Time: 2475312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2475312 ps, :2475781 ps, 2500 ps );
#    Time: 2475781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2474843 ps, :2475781 ps, 7 ns );
#    Time: 2475781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2475781 ps, :2476250 ps, 2500 ps );
#    Time: 2476250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2475312 ps, :2476250 ps, 7 ns );
#    Time: 2476250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2476250 ps, :2476718 ps, 2500 ps );
#    Time: 2476718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2475781 ps, :2476718 ps, 7 ns );
#    Time: 2476718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2476718 ps, :2477187 ps, 2500 ps );
#    Time: 2477187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2476250 ps, :2477187 ps, 7 ns );
#    Time: 2477187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2477187 ps, :2477656 ps, 2500 ps );
#    Time: 2477656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2476718 ps, :2477656 ps, 7 ns );
#    Time: 2477656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2477656 ps, :2478125 ps, 2500 ps );
#    Time: 2478125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2477187 ps, :2478125 ps, 7 ns );
#    Time: 2478125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2478125 ps, :2478593 ps, 2500 ps );
#    Time: 2478593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2477656 ps, :2478593 ps, 7 ns );
#    Time: 2478593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2478593 ps, :2479062 ps, 2500 ps );
#    Time: 2479062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2478125 ps, :2479062 ps, 7 ns );
#    Time: 2479062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2479062 ps, :2479531 ps, 2500 ps );
#    Time: 2479531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2478593 ps, :2479531 ps, 7 ns );
#    Time: 2479531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2479531 ps, :2480 ns, 2500 ps );
#    Time: 2480 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2479062 ps, :2480 ns, 7 ns );
#    Time: 2480 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2480 ns, :2480468 ps, 2500 ps );
#    Time: 2480468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2479531 ps, :2480468 ps, 7 ns );
#    Time: 2480468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2480468 ps, :2480937 ps, 2500 ps );
#    Time: 2480937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2480 ns, :2480937 ps, 7 ns );
#    Time: 2480937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2480937 ps, :2481406 ps, 2500 ps );
#    Time: 2481406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2480468 ps, :2481406 ps, 7 ns );
#    Time: 2481406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2481406 ps, :2481875 ps, 2500 ps );
#    Time: 2481875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2480937 ps, :2481875 ps, 7 ns );
#    Time: 2481875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2481875 ps, :2482343 ps, 2500 ps );
#    Time: 2482343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2481406 ps, :2482343 ps, 7 ns );
#    Time: 2482343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2482343 ps, :2482812 ps, 2500 ps );
#    Time: 2482812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2481875 ps, :2482812 ps, 7 ns );
#    Time: 2482812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2482812 ps, :2483281 ps, 2500 ps );
#    Time: 2483281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2482343 ps, :2483281 ps, 7 ns );
#    Time: 2483281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2483281 ps, :2483750 ps, 2500 ps );
#    Time: 2483750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2482812 ps, :2483750 ps, 7 ns );
#    Time: 2483750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2483750 ps, :2484218 ps, 2500 ps );
#    Time: 2484218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2483281 ps, :2484218 ps, 7 ns );
#    Time: 2484218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2484218 ps, :2484687 ps, 2500 ps );
#    Time: 2484687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2483750 ps, :2484687 ps, 7 ns );
#    Time: 2484687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2484687 ps, :2485156 ps, 2500 ps );
#    Time: 2485156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2484218 ps, :2485156 ps, 7 ns );
#    Time: 2485156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2485156 ps, :2485625 ps, 2500 ps );
#    Time: 2485625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2484687 ps, :2485625 ps, 7 ns );
#    Time: 2485625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2485625 ps, :2486093 ps, 2500 ps );
#    Time: 2486093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2485156 ps, :2486093 ps, 7 ns );
#    Time: 2486093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2486093 ps, :2486562 ps, 2500 ps );
#    Time: 2486562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2485625 ps, :2486562 ps, 7 ns );
#    Time: 2486562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2486562 ps, :2487031 ps, 2500 ps );
#    Time: 2487031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2486093 ps, :2487031 ps, 7 ns );
#    Time: 2487031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2487031 ps, :2487500 ps, 2500 ps );
#    Time: 2487500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2486562 ps, :2487500 ps, 7 ns );
#    Time: 2487500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2487500 ps, :2487968 ps, 2500 ps );
#    Time: 2487968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2487031 ps, :2487968 ps, 7 ns );
#    Time: 2487968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2487968 ps, :2488437 ps, 2500 ps );
#    Time: 2488437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2487500 ps, :2488437 ps, 7 ns );
#    Time: 2488437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2488437 ps, :2488906 ps, 2500 ps );
#    Time: 2488906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2487968 ps, :2488906 ps, 7 ns );
#    Time: 2488906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2488906 ps, :2489375 ps, 2500 ps );
#    Time: 2489375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2488437 ps, :2489375 ps, 7 ns );
#    Time: 2489375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2489375 ps, :2489843 ps, 2500 ps );
#    Time: 2489843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2488906 ps, :2489843 ps, 7 ns );
#    Time: 2489843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2489843 ps, :2490312 ps, 2500 ps );
#    Time: 2490312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2489375 ps, :2490312 ps, 7 ns );
#    Time: 2490312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2490312 ps, :2490781 ps, 2500 ps );
#    Time: 2490781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2489843 ps, :2490781 ps, 7 ns );
#    Time: 2490781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2490781 ps, :2491250 ps, 2500 ps );
#    Time: 2491250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2490312 ps, :2491250 ps, 7 ns );
#    Time: 2491250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2491250 ps, :2491718 ps, 2500 ps );
#    Time: 2491718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2490781 ps, :2491718 ps, 7 ns );
#    Time: 2491718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2491718 ps, :2492187 ps, 2500 ps );
#    Time: 2492187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2491250 ps, :2492187 ps, 7 ns );
#    Time: 2492187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2492187 ps, :2492656 ps, 2500 ps );
#    Time: 2492656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2491718 ps, :2492656 ps, 7 ns );
#    Time: 2492656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2492656 ps, :2493125 ps, 2500 ps );
#    Time: 2493125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2492187 ps, :2493125 ps, 7 ns );
#    Time: 2493125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2493125 ps, :2493593 ps, 2500 ps );
#    Time: 2493593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2492656 ps, :2493593 ps, 7 ns );
#    Time: 2493593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2493593 ps, :2494062 ps, 2500 ps );
#    Time: 2494062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2493125 ps, :2494062 ps, 7 ns );
#    Time: 2494062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2494062 ps, :2494531 ps, 2500 ps );
#    Time: 2494531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2493593 ps, :2494531 ps, 7 ns );
#    Time: 2494531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2494531 ps, :2495 ns, 2500 ps );
#    Time: 2495 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2494062 ps, :2495 ns, 7 ns );
#    Time: 2495 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2495 ns, :2495468 ps, 2500 ps );
#    Time: 2495468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2494531 ps, :2495468 ps, 7 ns );
#    Time: 2495468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2495468 ps, :2495937 ps, 2500 ps );
#    Time: 2495937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2495 ns, :2495937 ps, 7 ns );
#    Time: 2495937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2495937 ps, :2496406 ps, 2500 ps );
#    Time: 2496406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2495468 ps, :2496406 ps, 7 ns );
#    Time: 2496406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2496406 ps, :2496875 ps, 2500 ps );
#    Time: 2496875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2495937 ps, :2496875 ps, 7 ns );
#    Time: 2496875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2496875 ps, :2497343 ps, 2500 ps );
#    Time: 2497343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2496406 ps, :2497343 ps, 7 ns );
#    Time: 2497343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2497343 ps, :2497812 ps, 2500 ps );
#    Time: 2497812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2496875 ps, :2497812 ps, 7 ns );
#    Time: 2497812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2497812 ps, :2498281 ps, 2500 ps );
#    Time: 2498281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2497343 ps, :2498281 ps, 7 ns );
#    Time: 2498281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2498281 ps, :2498750 ps, 2500 ps );
#    Time: 2498750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2497812 ps, :2498750 ps, 7 ns );
#    Time: 2498750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2498750 ps, :2499218 ps, 2500 ps );
#    Time: 2499218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2498281 ps, :2499218 ps, 7 ns );
#    Time: 2499218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2499218 ps, :2499687 ps, 2500 ps );
#    Time: 2499687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2498750 ps, :2499687 ps, 7 ns );
#    Time: 2499687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2499687 ps, :2500156 ps, 2500 ps );
#    Time: 2500156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2499218 ps, :2500156 ps, 7 ns );
#    Time: 2500156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2500156 ps, :2500625 ps, 2500 ps );
#    Time: 2500625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2499687 ps, :2500625 ps, 7 ns );
#    Time: 2500625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2500625 ps, :2501093 ps, 2500 ps );
#    Time: 2501093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2500156 ps, :2501093 ps, 7 ns );
#    Time: 2501093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2501093 ps, :2501562 ps, 2500 ps );
#    Time: 2501562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2500625 ps, :2501562 ps, 7 ns );
#    Time: 2501562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2501562 ps, :2502031 ps, 2500 ps );
#    Time: 2502031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2501093 ps, :2502031 ps, 7 ns );
#    Time: 2502031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2502031 ps, :2502500 ps, 2500 ps );
#    Time: 2502500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2501562 ps, :2502500 ps, 7 ns );
#    Time: 2502500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2502500 ps, :2502968 ps, 2500 ps );
#    Time: 2502968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2502031 ps, :2502968 ps, 7 ns );
#    Time: 2502968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2502968 ps, :2503437 ps, 2500 ps );
#    Time: 2503437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2502500 ps, :2503437 ps, 7 ns );
#    Time: 2503437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2503437 ps, :2503906 ps, 2500 ps );
#    Time: 2503906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2502968 ps, :2503906 ps, 7 ns );
#    Time: 2503906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2503906 ps, :2504375 ps, 2500 ps );
#    Time: 2504375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2503437 ps, :2504375 ps, 7 ns );
#    Time: 2504375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2504375 ps, :2504843 ps, 2500 ps );
#    Time: 2504843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2503906 ps, :2504843 ps, 7 ns );
#    Time: 2504843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2504843 ps, :2505312 ps, 2500 ps );
#    Time: 2505312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2504375 ps, :2505312 ps, 7 ns );
#    Time: 2505312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2505312 ps, :2505781 ps, 2500 ps );
#    Time: 2505781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2504843 ps, :2505781 ps, 7 ns );
#    Time: 2505781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2505781 ps, :2506250 ps, 2500 ps );
#    Time: 2506250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2505312 ps, :2506250 ps, 7 ns );
#    Time: 2506250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2506250 ps, :2506718 ps, 2500 ps );
#    Time: 2506718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2505781 ps, :2506718 ps, 7 ns );
#    Time: 2506718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2506718 ps, :2507187 ps, 2500 ps );
#    Time: 2507187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2506250 ps, :2507187 ps, 7 ns );
#    Time: 2507187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2507187 ps, :2507656 ps, 2500 ps );
#    Time: 2507656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2506718 ps, :2507656 ps, 7 ns );
#    Time: 2507656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2507656 ps, :2508125 ps, 2500 ps );
#    Time: 2508125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2507187 ps, :2508125 ps, 7 ns );
#    Time: 2508125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2508125 ps, :2508593 ps, 2500 ps );
#    Time: 2508593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2507656 ps, :2508593 ps, 7 ns );
#    Time: 2508593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2508593 ps, :2509062 ps, 2500 ps );
#    Time: 2509062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2508125 ps, :2509062 ps, 7 ns );
#    Time: 2509062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2509062 ps, :2509531 ps, 2500 ps );
#    Time: 2509531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2508593 ps, :2509531 ps, 7 ns );
#    Time: 2509531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2509531 ps, :2510 ns, 2500 ps );
#    Time: 2510 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2509062 ps, :2510 ns, 7 ns );
#    Time: 2510 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2510 ns, :2510468 ps, 2500 ps );
#    Time: 2510468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2509531 ps, :2510468 ps, 7 ns );
#    Time: 2510468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2510468 ps, :2510937 ps, 2500 ps );
#    Time: 2510937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2510 ns, :2510937 ps, 7 ns );
#    Time: 2510937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2510937 ps, :2511406 ps, 2500 ps );
#    Time: 2511406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2510468 ps, :2511406 ps, 7 ns );
#    Time: 2511406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2511406 ps, :2511875 ps, 2500 ps );
#    Time: 2511875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2510937 ps, :2511875 ps, 7 ns );
#    Time: 2511875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2511875 ps, :2512343 ps, 2500 ps );
#    Time: 2512343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2511406 ps, :2512343 ps, 7 ns );
#    Time: 2512343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2512343 ps, :2512812 ps, 2500 ps );
#    Time: 2512812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2511875 ps, :2512812 ps, 7 ns );
#    Time: 2512812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2512812 ps, :2513281 ps, 2500 ps );
#    Time: 2513281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2512343 ps, :2513281 ps, 7 ns );
#    Time: 2513281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2513281 ps, :2513750 ps, 2500 ps );
#    Time: 2513750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2512812 ps, :2513750 ps, 7 ns );
#    Time: 2513750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2513750 ps, :2514218 ps, 2500 ps );
#    Time: 2514218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2513281 ps, :2514218 ps, 7 ns );
#    Time: 2514218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2514218 ps, :2514687 ps, 2500 ps );
#    Time: 2514687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2513750 ps, :2514687 ps, 7 ns );
#    Time: 2514687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2514687 ps, :2515156 ps, 2500 ps );
#    Time: 2515156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2514218 ps, :2515156 ps, 7 ns );
#    Time: 2515156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2515156 ps, :2515625 ps, 2500 ps );
#    Time: 2515625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2514687 ps, :2515625 ps, 7 ns );
#    Time: 2515625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2515625 ps, :2516093 ps, 2500 ps );
#    Time: 2516093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2515156 ps, :2516093 ps, 7 ns );
#    Time: 2516093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2516093 ps, :2516562 ps, 2500 ps );
#    Time: 2516562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2515625 ps, :2516562 ps, 7 ns );
#    Time: 2516562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2516562 ps, :2517031 ps, 2500 ps );
#    Time: 2517031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2516093 ps, :2517031 ps, 7 ns );
#    Time: 2517031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2517031 ps, :2517500 ps, 2500 ps );
#    Time: 2517500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2516562 ps, :2517500 ps, 7 ns );
#    Time: 2517500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2517500 ps, :2517968 ps, 2500 ps );
#    Time: 2517968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2517031 ps, :2517968 ps, 7 ns );
#    Time: 2517968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2517968 ps, :2518437 ps, 2500 ps );
#    Time: 2518437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2517500 ps, :2518437 ps, 7 ns );
#    Time: 2518437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2518437 ps, :2518906 ps, 2500 ps );
#    Time: 2518906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2517968 ps, :2518906 ps, 7 ns );
#    Time: 2518906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2518906 ps, :2519375 ps, 2500 ps );
#    Time: 2519375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2518437 ps, :2519375 ps, 7 ns );
#    Time: 2519375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2519375 ps, :2519843 ps, 2500 ps );
#    Time: 2519843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2518906 ps, :2519843 ps, 7 ns );
#    Time: 2519843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2519843 ps, :2520312 ps, 2500 ps );
#    Time: 2520312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2519375 ps, :2520312 ps, 7 ns );
#    Time: 2520312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2520312 ps, :2520781 ps, 2500 ps );
#    Time: 2520781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2519843 ps, :2520781 ps, 7 ns );
#    Time: 2520781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2520781 ps, :2521250 ps, 2500 ps );
#    Time: 2521250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2520312 ps, :2521250 ps, 7 ns );
#    Time: 2521250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2521250 ps, :2521718 ps, 2500 ps );
#    Time: 2521718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2520781 ps, :2521718 ps, 7 ns );
#    Time: 2521718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2521718 ps, :2522187 ps, 2500 ps );
#    Time: 2522187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2521250 ps, :2522187 ps, 7 ns );
#    Time: 2522187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2522187 ps, :2522656 ps, 2500 ps );
#    Time: 2522656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2521718 ps, :2522656 ps, 7 ns );
#    Time: 2522656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2522656 ps, :2523125 ps, 2500 ps );
#    Time: 2523125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2522187 ps, :2523125 ps, 7 ns );
#    Time: 2523125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2523125 ps, :2523593 ps, 2500 ps );
#    Time: 2523593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2522656 ps, :2523593 ps, 7 ns );
#    Time: 2523593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2523593 ps, :2524062 ps, 2500 ps );
#    Time: 2524062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2523125 ps, :2524062 ps, 7 ns );
#    Time: 2524062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2524062 ps, :2524531 ps, 2500 ps );
#    Time: 2524531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2523593 ps, :2524531 ps, 7 ns );
#    Time: 2524531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2524531 ps, :2525 ns, 2500 ps );
#    Time: 2525 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2524062 ps, :2525 ns, 7 ns );
#    Time: 2525 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2525 ns, :2525468 ps, 2500 ps );
#    Time: 2525468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2524531 ps, :2525468 ps, 7 ns );
#    Time: 2525468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2525468 ps, :2525937 ps, 2500 ps );
#    Time: 2525937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2525 ns, :2525937 ps, 7 ns );
#    Time: 2525937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2525937 ps, :2526406 ps, 2500 ps );
#    Time: 2526406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2525468 ps, :2526406 ps, 7 ns );
#    Time: 2526406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2526406 ps, :2526875 ps, 2500 ps );
#    Time: 2526875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2525937 ps, :2526875 ps, 7 ns );
#    Time: 2526875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2526875 ps, :2527343 ps, 2500 ps );
#    Time: 2527343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2526406 ps, :2527343 ps, 7 ns );
#    Time: 2527343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2527343 ps, :2527812 ps, 2500 ps );
#    Time: 2527812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2526875 ps, :2527812 ps, 7 ns );
#    Time: 2527812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2527812 ps, :2528281 ps, 2500 ps );
#    Time: 2528281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2527343 ps, :2528281 ps, 7 ns );
#    Time: 2528281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2528281 ps, :2528750 ps, 2500 ps );
#    Time: 2528750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2527812 ps, :2528750 ps, 7 ns );
#    Time: 2528750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2528750 ps, :2529218 ps, 2500 ps );
#    Time: 2529218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2528281 ps, :2529218 ps, 7 ns );
#    Time: 2529218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2529218 ps, :2529687 ps, 2500 ps );
#    Time: 2529687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2528750 ps, :2529687 ps, 7 ns );
#    Time: 2529687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2529687 ps, :2530156 ps, 2500 ps );
#    Time: 2530156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2529218 ps, :2530156 ps, 7 ns );
#    Time: 2530156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2530156 ps, :2530625 ps, 2500 ps );
#    Time: 2530625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2529687 ps, :2530625 ps, 7 ns );
#    Time: 2530625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2530625 ps, :2531093 ps, 2500 ps );
#    Time: 2531093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2530156 ps, :2531093 ps, 7 ns );
#    Time: 2531093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2531093 ps, :2531562 ps, 2500 ps );
#    Time: 2531562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2530625 ps, :2531562 ps, 7 ns );
#    Time: 2531562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2531562 ps, :2532031 ps, 2500 ps );
#    Time: 2532031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2531093 ps, :2532031 ps, 7 ns );
#    Time: 2532031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2532031 ps, :2532500 ps, 2500 ps );
#    Time: 2532500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2531562 ps, :2532500 ps, 7 ns );
#    Time: 2532500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2532500 ps, :2532968 ps, 2500 ps );
#    Time: 2532968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2532031 ps, :2532968 ps, 7 ns );
#    Time: 2532968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2532968 ps, :2533437 ps, 2500 ps );
#    Time: 2533437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2532500 ps, :2533437 ps, 7 ns );
#    Time: 2533437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2533437 ps, :2533906 ps, 2500 ps );
#    Time: 2533906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2532968 ps, :2533906 ps, 7 ns );
#    Time: 2533906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2533906 ps, :2534375 ps, 2500 ps );
#    Time: 2534375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2533437 ps, :2534375 ps, 7 ns );
#    Time: 2534375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2534375 ps, :2534843 ps, 2500 ps );
#    Time: 2534843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2533906 ps, :2534843 ps, 7 ns );
#    Time: 2534843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2534843 ps, :2535312 ps, 2500 ps );
#    Time: 2535312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2534375 ps, :2535312 ps, 7 ns );
#    Time: 2535312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2535312 ps, :2535781 ps, 2500 ps );
#    Time: 2535781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2534843 ps, :2535781 ps, 7 ns );
#    Time: 2535781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2535781 ps, :2536250 ps, 2500 ps );
#    Time: 2536250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2535312 ps, :2536250 ps, 7 ns );
#    Time: 2536250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2536250 ps, :2536718 ps, 2500 ps );
#    Time: 2536718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2535781 ps, :2536718 ps, 7 ns );
#    Time: 2536718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2536718 ps, :2537187 ps, 2500 ps );
#    Time: 2537187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2536250 ps, :2537187 ps, 7 ns );
#    Time: 2537187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2537187 ps, :2537656 ps, 2500 ps );
#    Time: 2537656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2536718 ps, :2537656 ps, 7 ns );
#    Time: 2537656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2537656 ps, :2538125 ps, 2500 ps );
#    Time: 2538125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2537187 ps, :2538125 ps, 7 ns );
#    Time: 2538125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2538125 ps, :2538593 ps, 2500 ps );
#    Time: 2538593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2537656 ps, :2538593 ps, 7 ns );
#    Time: 2538593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2538593 ps, :2539062 ps, 2500 ps );
#    Time: 2539062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2538125 ps, :2539062 ps, 7 ns );
#    Time: 2539062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2539062 ps, :2539531 ps, 2500 ps );
#    Time: 2539531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2538593 ps, :2539531 ps, 7 ns );
#    Time: 2539531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2539531 ps, :2540 ns, 2500 ps );
#    Time: 2540 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2539062 ps, :2540 ns, 7 ns );
#    Time: 2540 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2540 ns, :2540468 ps, 2500 ps );
#    Time: 2540468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2539531 ps, :2540468 ps, 7 ns );
#    Time: 2540468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2540468 ps, :2540937 ps, 2500 ps );
#    Time: 2540937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2540 ns, :2540937 ps, 7 ns );
#    Time: 2540937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2540937 ps, :2541406 ps, 2500 ps );
#    Time: 2541406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2540468 ps, :2541406 ps, 7 ns );
#    Time: 2541406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2541406 ps, :2541875 ps, 2500 ps );
#    Time: 2541875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2540937 ps, :2541875 ps, 7 ns );
#    Time: 2541875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2541875 ps, :2542343 ps, 2500 ps );
#    Time: 2542343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2541406 ps, :2542343 ps, 7 ns );
#    Time: 2542343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2542343 ps, :2542812 ps, 2500 ps );
#    Time: 2542812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2541875 ps, :2542812 ps, 7 ns );
#    Time: 2542812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2542812 ps, :2543281 ps, 2500 ps );
#    Time: 2543281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2542343 ps, :2543281 ps, 7 ns );
#    Time: 2543281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2543281 ps, :2543750 ps, 2500 ps );
#    Time: 2543750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2542812 ps, :2543750 ps, 7 ns );
#    Time: 2543750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2543750 ps, :2544218 ps, 2500 ps );
#    Time: 2544218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2543281 ps, :2544218 ps, 7 ns );
#    Time: 2544218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2544218 ps, :2544687 ps, 2500 ps );
#    Time: 2544687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2543750 ps, :2544687 ps, 7 ns );
#    Time: 2544687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2544687 ps, :2545156 ps, 2500 ps );
#    Time: 2545156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2544218 ps, :2545156 ps, 7 ns );
#    Time: 2545156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2545156 ps, :2545625 ps, 2500 ps );
#    Time: 2545625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2544687 ps, :2545625 ps, 7 ns );
#    Time: 2545625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2545625 ps, :2546093 ps, 2500 ps );
#    Time: 2546093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2545156 ps, :2546093 ps, 7 ns );
#    Time: 2546093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2546093 ps, :2546562 ps, 2500 ps );
#    Time: 2546562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2545625 ps, :2546562 ps, 7 ns );
#    Time: 2546562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2546562 ps, :2547031 ps, 2500 ps );
#    Time: 2547031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2546093 ps, :2547031 ps, 7 ns );
#    Time: 2547031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2547031 ps, :2547500 ps, 2500 ps );
#    Time: 2547500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2546562 ps, :2547500 ps, 7 ns );
#    Time: 2547500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2547500 ps, :2547968 ps, 2500 ps );
#    Time: 2547968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2547031 ps, :2547968 ps, 7 ns );
#    Time: 2547968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2547968 ps, :2548437 ps, 2500 ps );
#    Time: 2548437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2547500 ps, :2548437 ps, 7 ns );
#    Time: 2548437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2548437 ps, :2548906 ps, 2500 ps );
#    Time: 2548906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2547968 ps, :2548906 ps, 7 ns );
#    Time: 2548906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2548906 ps, :2549375 ps, 2500 ps );
#    Time: 2549375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2548437 ps, :2549375 ps, 7 ns );
#    Time: 2549375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2549375 ps, :2549843 ps, 2500 ps );
#    Time: 2549843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2548906 ps, :2549843 ps, 7 ns );
#    Time: 2549843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2549843 ps, :2550312 ps, 2500 ps );
#    Time: 2550312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2549375 ps, :2550312 ps, 7 ns );
#    Time: 2550312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2550312 ps, :2550781 ps, 2500 ps );
#    Time: 2550781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2549843 ps, :2550781 ps, 7 ns );
#    Time: 2550781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2550781 ps, :2551250 ps, 2500 ps );
#    Time: 2551250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2550312 ps, :2551250 ps, 7 ns );
#    Time: 2551250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2551250 ps, :2551718 ps, 2500 ps );
#    Time: 2551718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2550781 ps, :2551718 ps, 7 ns );
#    Time: 2551718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2551718 ps, :2552187 ps, 2500 ps );
#    Time: 2552187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2551250 ps, :2552187 ps, 7 ns );
#    Time: 2552187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2552187 ps, :2552656 ps, 2500 ps );
#    Time: 2552656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2551718 ps, :2552656 ps, 7 ns );
#    Time: 2552656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2552656 ps, :2553125 ps, 2500 ps );
#    Time: 2553125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2552187 ps, :2553125 ps, 7 ns );
#    Time: 2553125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2553125 ps, :2553593 ps, 2500 ps );
#    Time: 2553593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2552656 ps, :2553593 ps, 7 ns );
#    Time: 2553593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2553593 ps, :2554062 ps, 2500 ps );
#    Time: 2554062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2553125 ps, :2554062 ps, 7 ns );
#    Time: 2554062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2554062 ps, :2554531 ps, 2500 ps );
#    Time: 2554531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2553593 ps, :2554531 ps, 7 ns );
#    Time: 2554531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2554531 ps, :2555 ns, 2500 ps );
#    Time: 2555 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2554062 ps, :2555 ns, 7 ns );
#    Time: 2555 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2555 ns, :2555468 ps, 2500 ps );
#    Time: 2555468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2554531 ps, :2555468 ps, 7 ns );
#    Time: 2555468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2555468 ps, :2555937 ps, 2500 ps );
#    Time: 2555937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2555 ns, :2555937 ps, 7 ns );
#    Time: 2555937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2555937 ps, :2556406 ps, 2500 ps );
#    Time: 2556406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2555468 ps, :2556406 ps, 7 ns );
#    Time: 2556406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2556406 ps, :2556875 ps, 2500 ps );
#    Time: 2556875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2555937 ps, :2556875 ps, 7 ns );
#    Time: 2556875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2556875 ps, :2557343 ps, 2500 ps );
#    Time: 2557343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2556406 ps, :2557343 ps, 7 ns );
#    Time: 2557343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2557343 ps, :2557812 ps, 2500 ps );
#    Time: 2557812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2556875 ps, :2557812 ps, 7 ns );
#    Time: 2557812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2557812 ps, :2558281 ps, 2500 ps );
#    Time: 2558281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2557343 ps, :2558281 ps, 7 ns );
#    Time: 2558281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2558281 ps, :2558750 ps, 2500 ps );
#    Time: 2558750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2557812 ps, :2558750 ps, 7 ns );
#    Time: 2558750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2558750 ps, :2559218 ps, 2500 ps );
#    Time: 2559218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2558281 ps, :2559218 ps, 7 ns );
#    Time: 2559218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2559218 ps, :2559687 ps, 2500 ps );
#    Time: 2559687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2558750 ps, :2559687 ps, 7 ns );
#    Time: 2559687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2559687 ps, :2560156 ps, 2500 ps );
#    Time: 2560156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2559218 ps, :2560156 ps, 7 ns );
#    Time: 2560156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2560156 ps, :2560625 ps, 2500 ps );
#    Time: 2560625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2559687 ps, :2560625 ps, 7 ns );
#    Time: 2560625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2560625 ps, :2561093 ps, 2500 ps );
#    Time: 2561093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2560156 ps, :2561093 ps, 7 ns );
#    Time: 2561093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2561093 ps, :2561562 ps, 2500 ps );
#    Time: 2561562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2560625 ps, :2561562 ps, 7 ns );
#    Time: 2561562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2561562 ps, :2562031 ps, 2500 ps );
#    Time: 2562031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2561093 ps, :2562031 ps, 7 ns );
#    Time: 2562031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2562031 ps, :2562500 ps, 2500 ps );
#    Time: 2562500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2561562 ps, :2562500 ps, 7 ns );
#    Time: 2562500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2562500 ps, :2562968 ps, 2500 ps );
#    Time: 2562968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2562031 ps, :2562968 ps, 7 ns );
#    Time: 2562968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2562968 ps, :2563437 ps, 2500 ps );
#    Time: 2563437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2562500 ps, :2563437 ps, 7 ns );
#    Time: 2563437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2563437 ps, :2563906 ps, 2500 ps );
#    Time: 2563906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2562968 ps, :2563906 ps, 7 ns );
#    Time: 2563906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2563906 ps, :2564375 ps, 2500 ps );
#    Time: 2564375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2563437 ps, :2564375 ps, 7 ns );
#    Time: 2564375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2564375 ps, :2564843 ps, 2500 ps );
#    Time: 2564843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2563906 ps, :2564843 ps, 7 ns );
#    Time: 2564843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2564843 ps, :2565312 ps, 2500 ps );
#    Time: 2565312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2564375 ps, :2565312 ps, 7 ns );
#    Time: 2565312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2565312 ps, :2565781 ps, 2500 ps );
#    Time: 2565781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2564843 ps, :2565781 ps, 7 ns );
#    Time: 2565781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2565781 ps, :2566250 ps, 2500 ps );
#    Time: 2566250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2565312 ps, :2566250 ps, 7 ns );
#    Time: 2566250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2566250 ps, :2566718 ps, 2500 ps );
#    Time: 2566718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2565781 ps, :2566718 ps, 7 ns );
#    Time: 2566718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2566718 ps, :2567187 ps, 2500 ps );
#    Time: 2567187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2566250 ps, :2567187 ps, 7 ns );
#    Time: 2567187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2567187 ps, :2567656 ps, 2500 ps );
#    Time: 2567656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2566718 ps, :2567656 ps, 7 ns );
#    Time: 2567656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2567656 ps, :2568125 ps, 2500 ps );
#    Time: 2568125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2567187 ps, :2568125 ps, 7 ns );
#    Time: 2568125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2568125 ps, :2568593 ps, 2500 ps );
#    Time: 2568593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2567656 ps, :2568593 ps, 7 ns );
#    Time: 2568593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2568593 ps, :2569062 ps, 2500 ps );
#    Time: 2569062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2568125 ps, :2569062 ps, 7 ns );
#    Time: 2569062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2569062 ps, :2569531 ps, 2500 ps );
#    Time: 2569531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2568593 ps, :2569531 ps, 7 ns );
#    Time: 2569531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2569531 ps, :2570 ns, 2500 ps );
#    Time: 2570 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2569062 ps, :2570 ns, 7 ns );
#    Time: 2570 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2570 ns, :2570468 ps, 2500 ps );
#    Time: 2570468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2569531 ps, :2570468 ps, 7 ns );
#    Time: 2570468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2570468 ps, :2570937 ps, 2500 ps );
#    Time: 2570937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2570 ns, :2570937 ps, 7 ns );
#    Time: 2570937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2570937 ps, :2571406 ps, 2500 ps );
#    Time: 2571406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2570468 ps, :2571406 ps, 7 ns );
#    Time: 2571406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2571406 ps, :2571875 ps, 2500 ps );
#    Time: 2571875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2570937 ps, :2571875 ps, 7 ns );
#    Time: 2571875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2571875 ps, :2572343 ps, 2500 ps );
#    Time: 2572343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2571406 ps, :2572343 ps, 7 ns );
#    Time: 2572343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2572343 ps, :2572812 ps, 2500 ps );
#    Time: 2572812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2571875 ps, :2572812 ps, 7 ns );
#    Time: 2572812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2572812 ps, :2573281 ps, 2500 ps );
#    Time: 2573281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2572343 ps, :2573281 ps, 7 ns );
#    Time: 2573281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2573281 ps, :2573750 ps, 2500 ps );
#    Time: 2573750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2572812 ps, :2573750 ps, 7 ns );
#    Time: 2573750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2573750 ps, :2574218 ps, 2500 ps );
#    Time: 2574218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2573281 ps, :2574218 ps, 7 ns );
#    Time: 2574218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2574218 ps, :2574687 ps, 2500 ps );
#    Time: 2574687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2573750 ps, :2574687 ps, 7 ns );
#    Time: 2574687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2574687 ps, :2575156 ps, 2500 ps );
#    Time: 2575156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2574218 ps, :2575156 ps, 7 ns );
#    Time: 2575156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2575156 ps, :2575625 ps, 2500 ps );
#    Time: 2575625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2574687 ps, :2575625 ps, 7 ns );
#    Time: 2575625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2575625 ps, :2576093 ps, 2500 ps );
#    Time: 2576093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2575156 ps, :2576093 ps, 7 ns );
#    Time: 2576093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2576093 ps, :2576562 ps, 2500 ps );
#    Time: 2576562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2575625 ps, :2576562 ps, 7 ns );
#    Time: 2576562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2576562 ps, :2577031 ps, 2500 ps );
#    Time: 2577031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2576093 ps, :2577031 ps, 7 ns );
#    Time: 2577031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2577031 ps, :2577500 ps, 2500 ps );
#    Time: 2577500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2576562 ps, :2577500 ps, 7 ns );
#    Time: 2577500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2577500 ps, :2577968 ps, 2500 ps );
#    Time: 2577968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2577031 ps, :2577968 ps, 7 ns );
#    Time: 2577968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2577968 ps, :2578437 ps, 2500 ps );
#    Time: 2578437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2577500 ps, :2578437 ps, 7 ns );
#    Time: 2578437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2578437 ps, :2578906 ps, 2500 ps );
#    Time: 2578906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2577968 ps, :2578906 ps, 7 ns );
#    Time: 2578906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2578906 ps, :2579375 ps, 2500 ps );
#    Time: 2579375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2578437 ps, :2579375 ps, 7 ns );
#    Time: 2579375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2579375 ps, :2579843 ps, 2500 ps );
#    Time: 2579843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2578906 ps, :2579843 ps, 7 ns );
#    Time: 2579843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2579843 ps, :2580312 ps, 2500 ps );
#    Time: 2580312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2579375 ps, :2580312 ps, 7 ns );
#    Time: 2580312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2580312 ps, :2580781 ps, 2500 ps );
#    Time: 2580781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2579843 ps, :2580781 ps, 7 ns );
#    Time: 2580781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2580781 ps, :2581250 ps, 2500 ps );
#    Time: 2581250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2580312 ps, :2581250 ps, 7 ns );
#    Time: 2581250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2581250 ps, :2581718 ps, 2500 ps );
#    Time: 2581718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2580781 ps, :2581718 ps, 7 ns );
#    Time: 2581718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2581718 ps, :2582187 ps, 2500 ps );
#    Time: 2582187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2581250 ps, :2582187 ps, 7 ns );
#    Time: 2582187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2582187 ps, :2582656 ps, 2500 ps );
#    Time: 2582656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2581718 ps, :2582656 ps, 7 ns );
#    Time: 2582656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2582656 ps, :2583125 ps, 2500 ps );
#    Time: 2583125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2582187 ps, :2583125 ps, 7 ns );
#    Time: 2583125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2583125 ps, :2583593 ps, 2500 ps );
#    Time: 2583593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2582656 ps, :2583593 ps, 7 ns );
#    Time: 2583593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2583593 ps, :2584062 ps, 2500 ps );
#    Time: 2584062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2583125 ps, :2584062 ps, 7 ns );
#    Time: 2584062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2584062 ps, :2584531 ps, 2500 ps );
#    Time: 2584531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2583593 ps, :2584531 ps, 7 ns );
#    Time: 2584531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2584531 ps, :2585 ns, 2500 ps );
#    Time: 2585 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2584062 ps, :2585 ns, 7 ns );
#    Time: 2585 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2585 ns, :2585468 ps, 2500 ps );
#    Time: 2585468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2584531 ps, :2585468 ps, 7 ns );
#    Time: 2585468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2585468 ps, :2585937 ps, 2500 ps );
#    Time: 2585937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2585 ns, :2585937 ps, 7 ns );
#    Time: 2585937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2585937 ps, :2586406 ps, 2500 ps );
#    Time: 2586406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2585468 ps, :2586406 ps, 7 ns );
#    Time: 2586406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2586406 ps, :2586875 ps, 2500 ps );
#    Time: 2586875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2585937 ps, :2586875 ps, 7 ns );
#    Time: 2586875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2586875 ps, :2587343 ps, 2500 ps );
#    Time: 2587343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2586406 ps, :2587343 ps, 7 ns );
#    Time: 2587343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2587343 ps, :2587812 ps, 2500 ps );
#    Time: 2587812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2586875 ps, :2587812 ps, 7 ns );
#    Time: 2587812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2587812 ps, :2588281 ps, 2500 ps );
#    Time: 2588281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2587343 ps, :2588281 ps, 7 ns );
#    Time: 2588281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2588281 ps, :2588750 ps, 2500 ps );
#    Time: 2588750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2587812 ps, :2588750 ps, 7 ns );
#    Time: 2588750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2588750 ps, :2589218 ps, 2500 ps );
#    Time: 2589218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2588281 ps, :2589218 ps, 7 ns );
#    Time: 2589218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2589218 ps, :2589687 ps, 2500 ps );
#    Time: 2589687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2588750 ps, :2589687 ps, 7 ns );
#    Time: 2589687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2589687 ps, :2590156 ps, 2500 ps );
#    Time: 2590156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2589218 ps, :2590156 ps, 7 ns );
#    Time: 2590156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2590156 ps, :2590625 ps, 2500 ps );
#    Time: 2590625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2589687 ps, :2590625 ps, 7 ns );
#    Time: 2590625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2590625 ps, :2591093 ps, 2500 ps );
#    Time: 2591093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2590156 ps, :2591093 ps, 7 ns );
#    Time: 2591093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2591093 ps, :2591562 ps, 2500 ps );
#    Time: 2591562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2590625 ps, :2591562 ps, 7 ns );
#    Time: 2591562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2591562 ps, :2592031 ps, 2500 ps );
#    Time: 2592031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2591093 ps, :2592031 ps, 7 ns );
#    Time: 2592031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2592031 ps, :2592500 ps, 2500 ps );
#    Time: 2592500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2591562 ps, :2592500 ps, 7 ns );
#    Time: 2592500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2592500 ps, :2592968 ps, 2500 ps );
#    Time: 2592968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2592031 ps, :2592968 ps, 7 ns );
#    Time: 2592968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2592968 ps, :2593437 ps, 2500 ps );
#    Time: 2593437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2592500 ps, :2593437 ps, 7 ns );
#    Time: 2593437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2593437 ps, :2593906 ps, 2500 ps );
#    Time: 2593906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2592968 ps, :2593906 ps, 7 ns );
#    Time: 2593906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2593906 ps, :2594375 ps, 2500 ps );
#    Time: 2594375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2593437 ps, :2594375 ps, 7 ns );
#    Time: 2594375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2594375 ps, :2594843 ps, 2500 ps );
#    Time: 2594843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2593906 ps, :2594843 ps, 7 ns );
#    Time: 2594843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2594843 ps, :2595312 ps, 2500 ps );
#    Time: 2595312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2594375 ps, :2595312 ps, 7 ns );
#    Time: 2595312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2595312 ps, :2595781 ps, 2500 ps );
#    Time: 2595781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2594843 ps, :2595781 ps, 7 ns );
#    Time: 2595781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2595781 ps, :2596250 ps, 2500 ps );
#    Time: 2596250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2595312 ps, :2596250 ps, 7 ns );
#    Time: 2596250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2596250 ps, :2596718 ps, 2500 ps );
#    Time: 2596718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2595781 ps, :2596718 ps, 7 ns );
#    Time: 2596718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2596718 ps, :2597187 ps, 2500 ps );
#    Time: 2597187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2596250 ps, :2597187 ps, 7 ns );
#    Time: 2597187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2597187 ps, :2597656 ps, 2500 ps );
#    Time: 2597656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2596718 ps, :2597656 ps, 7 ns );
#    Time: 2597656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2597656 ps, :2598125 ps, 2500 ps );
#    Time: 2598125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2597187 ps, :2598125 ps, 7 ns );
#    Time: 2598125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2598125 ps, :2598593 ps, 2500 ps );
#    Time: 2598593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2597656 ps, :2598593 ps, 7 ns );
#    Time: 2598593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2598593 ps, :2599062 ps, 2500 ps );
#    Time: 2599062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2598125 ps, :2599062 ps, 7 ns );
#    Time: 2599062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2599062 ps, :2599531 ps, 2500 ps );
#    Time: 2599531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2598593 ps, :2599531 ps, 7 ns );
#    Time: 2599531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2599531 ps, :2600 ns, 2500 ps );
#    Time: 2600 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2599062 ps, :2600 ns, 7 ns );
#    Time: 2600 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2600 ns, :2600468 ps, 2500 ps );
#    Time: 2600468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2599531 ps, :2600468 ps, 7 ns );
#    Time: 2600468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2600468 ps, :2600937 ps, 2500 ps );
#    Time: 2600937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2600 ns, :2600937 ps, 7 ns );
#    Time: 2600937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2600937 ps, :2601406 ps, 2500 ps );
#    Time: 2601406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2600468 ps, :2601406 ps, 7 ns );
#    Time: 2601406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2601406 ps, :2601875 ps, 2500 ps );
#    Time: 2601875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2600937 ps, :2601875 ps, 7 ns );
#    Time: 2601875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2601875 ps, :2602343 ps, 2500 ps );
#    Time: 2602343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2601406 ps, :2602343 ps, 7 ns );
#    Time: 2602343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2602343 ps, :2602812 ps, 2500 ps );
#    Time: 2602812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2601875 ps, :2602812 ps, 7 ns );
#    Time: 2602812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2602812 ps, :2603281 ps, 2500 ps );
#    Time: 2603281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2602343 ps, :2603281 ps, 7 ns );
#    Time: 2603281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2603281 ps, :2603750 ps, 2500 ps );
#    Time: 2603750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2602812 ps, :2603750 ps, 7 ns );
#    Time: 2603750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2603750 ps, :2604218 ps, 2500 ps );
#    Time: 2604218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2603281 ps, :2604218 ps, 7 ns );
#    Time: 2604218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2604218 ps, :2604687 ps, 2500 ps );
#    Time: 2604687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2603750 ps, :2604687 ps, 7 ns );
#    Time: 2604687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2604687 ps, :2605156 ps, 2500 ps );
#    Time: 2605156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2604218 ps, :2605156 ps, 7 ns );
#    Time: 2605156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2605156 ps, :2605625 ps, 2500 ps );
#    Time: 2605625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2604687 ps, :2605625 ps, 7 ns );
#    Time: 2605625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2605625 ps, :2606093 ps, 2500 ps );
#    Time: 2606093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2605156 ps, :2606093 ps, 7 ns );
#    Time: 2606093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2606093 ps, :2606562 ps, 2500 ps );
#    Time: 2606562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2605625 ps, :2606562 ps, 7 ns );
#    Time: 2606562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2606562 ps, :2607031 ps, 2500 ps );
#    Time: 2607031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2606093 ps, :2607031 ps, 7 ns );
#    Time: 2607031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2607031 ps, :2607500 ps, 2500 ps );
#    Time: 2607500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2606562 ps, :2607500 ps, 7 ns );
#    Time: 2607500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2607500 ps, :2607968 ps, 2500 ps );
#    Time: 2607968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2607031 ps, :2607968 ps, 7 ns );
#    Time: 2607968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2607968 ps, :2608437 ps, 2500 ps );
#    Time: 2608437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2607500 ps, :2608437 ps, 7 ns );
#    Time: 2608437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2608437 ps, :2608906 ps, 2500 ps );
#    Time: 2608906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2607968 ps, :2608906 ps, 7 ns );
#    Time: 2608906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2608906 ps, :2609375 ps, 2500 ps );
#    Time: 2609375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2608437 ps, :2609375 ps, 7 ns );
#    Time: 2609375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2609375 ps, :2609843 ps, 2500 ps );
#    Time: 2609843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2608906 ps, :2609843 ps, 7 ns );
#    Time: 2609843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2609843 ps, :2610312 ps, 2500 ps );
#    Time: 2610312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2609375 ps, :2610312 ps, 7 ns );
#    Time: 2610312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2610312 ps, :2610781 ps, 2500 ps );
#    Time: 2610781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2609843 ps, :2610781 ps, 7 ns );
#    Time: 2610781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2610781 ps, :2611250 ps, 2500 ps );
#    Time: 2611250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2610312 ps, :2611250 ps, 7 ns );
#    Time: 2611250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2611250 ps, :2611718 ps, 2500 ps );
#    Time: 2611718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2610781 ps, :2611718 ps, 7 ns );
#    Time: 2611718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2611718 ps, :2612187 ps, 2500 ps );
#    Time: 2612187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2611250 ps, :2612187 ps, 7 ns );
#    Time: 2612187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2612187 ps, :2612656 ps, 2500 ps );
#    Time: 2612656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2611718 ps, :2612656 ps, 7 ns );
#    Time: 2612656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2612656 ps, :2613125 ps, 2500 ps );
#    Time: 2613125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2612187 ps, :2613125 ps, 7 ns );
#    Time: 2613125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2613125 ps, :2613593 ps, 2500 ps );
#    Time: 2613593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2612656 ps, :2613593 ps, 7 ns );
#    Time: 2613593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2613593 ps, :2614062 ps, 2500 ps );
#    Time: 2614062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2613125 ps, :2614062 ps, 7 ns );
#    Time: 2614062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2614062 ps, :2614531 ps, 2500 ps );
#    Time: 2614531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2613593 ps, :2614531 ps, 7 ns );
#    Time: 2614531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2614531 ps, :2615 ns, 2500 ps );
#    Time: 2615 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2614062 ps, :2615 ns, 7 ns );
#    Time: 2615 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2615 ns, :2615468 ps, 2500 ps );
#    Time: 2615468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2614531 ps, :2615468 ps, 7 ns );
#    Time: 2615468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2615468 ps, :2615937 ps, 2500 ps );
#    Time: 2615937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2615 ns, :2615937 ps, 7 ns );
#    Time: 2615937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2615937 ps, :2616406 ps, 2500 ps );
#    Time: 2616406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2615468 ps, :2616406 ps, 7 ns );
#    Time: 2616406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2616406 ps, :2616875 ps, 2500 ps );
#    Time: 2616875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2615937 ps, :2616875 ps, 7 ns );
#    Time: 2616875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2616875 ps, :2617343 ps, 2500 ps );
#    Time: 2617343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2616406 ps, :2617343 ps, 7 ns );
#    Time: 2617343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2617343 ps, :2617812 ps, 2500 ps );
#    Time: 2617812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2616875 ps, :2617812 ps, 7 ns );
#    Time: 2617812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2617812 ps, :2618281 ps, 2500 ps );
#    Time: 2618281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2617343 ps, :2618281 ps, 7 ns );
#    Time: 2618281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2618281 ps, :2618750 ps, 2500 ps );
#    Time: 2618750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2617812 ps, :2618750 ps, 7 ns );
#    Time: 2618750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2618750 ps, :2619218 ps, 2500 ps );
#    Time: 2619218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2618281 ps, :2619218 ps, 7 ns );
#    Time: 2619218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2619218 ps, :2619687 ps, 2500 ps );
#    Time: 2619687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2618750 ps, :2619687 ps, 7 ns );
#    Time: 2619687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2619687 ps, :2620156 ps, 2500 ps );
#    Time: 2620156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2619218 ps, :2620156 ps, 7 ns );
#    Time: 2620156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2620156 ps, :2620625 ps, 2500 ps );
#    Time: 2620625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2619687 ps, :2620625 ps, 7 ns );
#    Time: 2620625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2620625 ps, :2621093 ps, 2500 ps );
#    Time: 2621093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2620156 ps, :2621093 ps, 7 ns );
#    Time: 2621093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2621093 ps, :2621562 ps, 2500 ps );
#    Time: 2621562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2620625 ps, :2621562 ps, 7 ns );
#    Time: 2621562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2621562 ps, :2622031 ps, 2500 ps );
#    Time: 2622031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2621093 ps, :2622031 ps, 7 ns );
#    Time: 2622031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2622031 ps, :2622500 ps, 2500 ps );
#    Time: 2622500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2621562 ps, :2622500 ps, 7 ns );
#    Time: 2622500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2622500 ps, :2622968 ps, 2500 ps );
#    Time: 2622968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2622031 ps, :2622968 ps, 7 ns );
#    Time: 2622968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2622968 ps, :2623437 ps, 2500 ps );
#    Time: 2623437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2622500 ps, :2623437 ps, 7 ns );
#    Time: 2623437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2623437 ps, :2623906 ps, 2500 ps );
#    Time: 2623906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2622968 ps, :2623906 ps, 7 ns );
#    Time: 2623906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2623906 ps, :2624375 ps, 2500 ps );
#    Time: 2624375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2623437 ps, :2624375 ps, 7 ns );
#    Time: 2624375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2624375 ps, :2624843 ps, 2500 ps );
#    Time: 2624843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2623906 ps, :2624843 ps, 7 ns );
#    Time: 2624843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2624843 ps, :2625312 ps, 2500 ps );
#    Time: 2625312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2624375 ps, :2625312 ps, 7 ns );
#    Time: 2625312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2625312 ps, :2625781 ps, 2500 ps );
#    Time: 2625781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2624843 ps, :2625781 ps, 7 ns );
#    Time: 2625781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2625781 ps, :2626250 ps, 2500 ps );
#    Time: 2626250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2625312 ps, :2626250 ps, 7 ns );
#    Time: 2626250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2626250 ps, :2626718 ps, 2500 ps );
#    Time: 2626718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2625781 ps, :2626718 ps, 7 ns );
#    Time: 2626718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2626718 ps, :2627187 ps, 2500 ps );
#    Time: 2627187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2626250 ps, :2627187 ps, 7 ns );
#    Time: 2627187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2627187 ps, :2627656 ps, 2500 ps );
#    Time: 2627656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2626718 ps, :2627656 ps, 7 ns );
#    Time: 2627656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2627656 ps, :2628125 ps, 2500 ps );
#    Time: 2628125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2627187 ps, :2628125 ps, 7 ns );
#    Time: 2628125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2628125 ps, :2628593 ps, 2500 ps );
#    Time: 2628593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2627656 ps, :2628593 ps, 7 ns );
#    Time: 2628593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2628593 ps, :2629062 ps, 2500 ps );
#    Time: 2629062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2628125 ps, :2629062 ps, 7 ns );
#    Time: 2629062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2629062 ps, :2629531 ps, 2500 ps );
#    Time: 2629531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2628593 ps, :2629531 ps, 7 ns );
#    Time: 2629531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2629531 ps, :2630 ns, 2500 ps );
#    Time: 2630 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2629062 ps, :2630 ns, 7 ns );
#    Time: 2630 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2630 ns, :2630468 ps, 2500 ps );
#    Time: 2630468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2629531 ps, :2630468 ps, 7 ns );
#    Time: 2630468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2630468 ps, :2630937 ps, 2500 ps );
#    Time: 2630937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2630 ns, :2630937 ps, 7 ns );
#    Time: 2630937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2630937 ps, :2631406 ps, 2500 ps );
#    Time: 2631406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2630468 ps, :2631406 ps, 7 ns );
#    Time: 2631406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2631406 ps, :2631875 ps, 2500 ps );
#    Time: 2631875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2630937 ps, :2631875 ps, 7 ns );
#    Time: 2631875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2631875 ps, :2632343 ps, 2500 ps );
#    Time: 2632343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2631406 ps, :2632343 ps, 7 ns );
#    Time: 2632343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2632343 ps, :2632812 ps, 2500 ps );
#    Time: 2632812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2631875 ps, :2632812 ps, 7 ns );
#    Time: 2632812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2632812 ps, :2633281 ps, 2500 ps );
#    Time: 2633281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2632343 ps, :2633281 ps, 7 ns );
#    Time: 2633281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2633281 ps, :2633750 ps, 2500 ps );
#    Time: 2633750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2632812 ps, :2633750 ps, 7 ns );
#    Time: 2633750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2633750 ps, :2634218 ps, 2500 ps );
#    Time: 2634218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2633281 ps, :2634218 ps, 7 ns );
#    Time: 2634218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2634218 ps, :2634687 ps, 2500 ps );
#    Time: 2634687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2633750 ps, :2634687 ps, 7 ns );
#    Time: 2634687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2634687 ps, :2635156 ps, 2500 ps );
#    Time: 2635156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2634218 ps, :2635156 ps, 7 ns );
#    Time: 2635156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2635156 ps, :2635625 ps, 2500 ps );
#    Time: 2635625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2634687 ps, :2635625 ps, 7 ns );
#    Time: 2635625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2635625 ps, :2636093 ps, 2500 ps );
#    Time: 2636093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2635156 ps, :2636093 ps, 7 ns );
#    Time: 2636093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2636093 ps, :2636562 ps, 2500 ps );
#    Time: 2636562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2635625 ps, :2636562 ps, 7 ns );
#    Time: 2636562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2636562 ps, :2637031 ps, 2500 ps );
#    Time: 2637031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2636093 ps, :2637031 ps, 7 ns );
#    Time: 2637031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2637031 ps, :2637500 ps, 2500 ps );
#    Time: 2637500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2636562 ps, :2637500 ps, 7 ns );
#    Time: 2637500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2637500 ps, :2637968 ps, 2500 ps );
#    Time: 2637968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2637031 ps, :2637968 ps, 7 ns );
#    Time: 2637968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2637968 ps, :2638437 ps, 2500 ps );
#    Time: 2638437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2637500 ps, :2638437 ps, 7 ns );
#    Time: 2638437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2638437 ps, :2638906 ps, 2500 ps );
#    Time: 2638906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2637968 ps, :2638906 ps, 7 ns );
#    Time: 2638906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2638906 ps, :2639375 ps, 2500 ps );
#    Time: 2639375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2638437 ps, :2639375 ps, 7 ns );
#    Time: 2639375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2639375 ps, :2639843 ps, 2500 ps );
#    Time: 2639843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2638906 ps, :2639843 ps, 7 ns );
#    Time: 2639843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2639843 ps, :2640312 ps, 2500 ps );
#    Time: 2640312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2639375 ps, :2640312 ps, 7 ns );
#    Time: 2640312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2640312 ps, :2640781 ps, 2500 ps );
#    Time: 2640781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2639843 ps, :2640781 ps, 7 ns );
#    Time: 2640781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2640781 ps, :2641250 ps, 2500 ps );
#    Time: 2641250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2640312 ps, :2641250 ps, 7 ns );
#    Time: 2641250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2641250 ps, :2641718 ps, 2500 ps );
#    Time: 2641718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2640781 ps, :2641718 ps, 7 ns );
#    Time: 2641718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2641718 ps, :2642187 ps, 2500 ps );
#    Time: 2642187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2641250 ps, :2642187 ps, 7 ns );
#    Time: 2642187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2642187 ps, :2642656 ps, 2500 ps );
#    Time: 2642656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2641718 ps, :2642656 ps, 7 ns );
#    Time: 2642656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2642656 ps, :2643125 ps, 2500 ps );
#    Time: 2643125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2642187 ps, :2643125 ps, 7 ns );
#    Time: 2643125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2643125 ps, :2643593 ps, 2500 ps );
#    Time: 2643593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2642656 ps, :2643593 ps, 7 ns );
#    Time: 2643593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2643593 ps, :2644062 ps, 2500 ps );
#    Time: 2644062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2643125 ps, :2644062 ps, 7 ns );
#    Time: 2644062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2644062 ps, :2644531 ps, 2500 ps );
#    Time: 2644531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2643593 ps, :2644531 ps, 7 ns );
#    Time: 2644531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2644531 ps, :2645 ns, 2500 ps );
#    Time: 2645 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2644062 ps, :2645 ns, 7 ns );
#    Time: 2645 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2645 ns, :2645468 ps, 2500 ps );
#    Time: 2645468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2644531 ps, :2645468 ps, 7 ns );
#    Time: 2645468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2645468 ps, :2645937 ps, 2500 ps );
#    Time: 2645937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2645 ns, :2645937 ps, 7 ns );
#    Time: 2645937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2645937 ps, :2646406 ps, 2500 ps );
#    Time: 2646406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2645468 ps, :2646406 ps, 7 ns );
#    Time: 2646406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2646406 ps, :2646875 ps, 2500 ps );
#    Time: 2646875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2645937 ps, :2646875 ps, 7 ns );
#    Time: 2646875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2646875 ps, :2647343 ps, 2500 ps );
#    Time: 2647343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2646406 ps, :2647343 ps, 7 ns );
#    Time: 2647343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2647343 ps, :2647812 ps, 2500 ps );
#    Time: 2647812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2646875 ps, :2647812 ps, 7 ns );
#    Time: 2647812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2647812 ps, :2648281 ps, 2500 ps );
#    Time: 2648281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2647343 ps, :2648281 ps, 7 ns );
#    Time: 2648281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2648281 ps, :2648750 ps, 2500 ps );
#    Time: 2648750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2647812 ps, :2648750 ps, 7 ns );
#    Time: 2648750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2648750 ps, :2649218 ps, 2500 ps );
#    Time: 2649218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2648281 ps, :2649218 ps, 7 ns );
#    Time: 2649218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2649218 ps, :2649687 ps, 2500 ps );
#    Time: 2649687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2648750 ps, :2649687 ps, 7 ns );
#    Time: 2649687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2649687 ps, :2650156 ps, 2500 ps );
#    Time: 2650156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2649218 ps, :2650156 ps, 7 ns );
#    Time: 2650156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2650156 ps, :2650625 ps, 2500 ps );
#    Time: 2650625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2649687 ps, :2650625 ps, 7 ns );
#    Time: 2650625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2650625 ps, :2651093 ps, 2500 ps );
#    Time: 2651093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2650156 ps, :2651093 ps, 7 ns );
#    Time: 2651093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2651093 ps, :2651562 ps, 2500 ps );
#    Time: 2651562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2650625 ps, :2651562 ps, 7 ns );
#    Time: 2651562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2651562 ps, :2652031 ps, 2500 ps );
#    Time: 2652031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2651093 ps, :2652031 ps, 7 ns );
#    Time: 2652031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2652031 ps, :2652500 ps, 2500 ps );
#    Time: 2652500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2651562 ps, :2652500 ps, 7 ns );
#    Time: 2652500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2652500 ps, :2652968 ps, 2500 ps );
#    Time: 2652968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2652031 ps, :2652968 ps, 7 ns );
#    Time: 2652968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2652968 ps, :2653437 ps, 2500 ps );
#    Time: 2653437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2652500 ps, :2653437 ps, 7 ns );
#    Time: 2653437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2653437 ps, :2653906 ps, 2500 ps );
#    Time: 2653906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2652968 ps, :2653906 ps, 7 ns );
#    Time: 2653906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2653906 ps, :2654375 ps, 2500 ps );
#    Time: 2654375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2653437 ps, :2654375 ps, 7 ns );
#    Time: 2654375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2654375 ps, :2654843 ps, 2500 ps );
#    Time: 2654843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2653906 ps, :2654843 ps, 7 ns );
#    Time: 2654843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2654843 ps, :2655312 ps, 2500 ps );
#    Time: 2655312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2654375 ps, :2655312 ps, 7 ns );
#    Time: 2655312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2655312 ps, :2655781 ps, 2500 ps );
#    Time: 2655781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2654843 ps, :2655781 ps, 7 ns );
#    Time: 2655781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2655781 ps, :2656250 ps, 2500 ps );
#    Time: 2656250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2655312 ps, :2656250 ps, 7 ns );
#    Time: 2656250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2656250 ps, :2656718 ps, 2500 ps );
#    Time: 2656718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2655781 ps, :2656718 ps, 7 ns );
#    Time: 2656718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2656718 ps, :2657187 ps, 2500 ps );
#    Time: 2657187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2656250 ps, :2657187 ps, 7 ns );
#    Time: 2657187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2657187 ps, :2657656 ps, 2500 ps );
#    Time: 2657656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2656718 ps, :2657656 ps, 7 ns );
#    Time: 2657656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2657656 ps, :2658125 ps, 2500 ps );
#    Time: 2658125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2657187 ps, :2658125 ps, 7 ns );
#    Time: 2658125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2658125 ps, :2658593 ps, 2500 ps );
#    Time: 2658593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2657656 ps, :2658593 ps, 7 ns );
#    Time: 2658593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2658593 ps, :2659062 ps, 2500 ps );
#    Time: 2659062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2658125 ps, :2659062 ps, 7 ns );
#    Time: 2659062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2659062 ps, :2659531 ps, 2500 ps );
#    Time: 2659531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2658593 ps, :2659531 ps, 7 ns );
#    Time: 2659531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2659531 ps, :2660 ns, 2500 ps );
#    Time: 2660 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2659062 ps, :2660 ns, 7 ns );
#    Time: 2660 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2660 ns, :2660468 ps, 2500 ps );
#    Time: 2660468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2659531 ps, :2660468 ps, 7 ns );
#    Time: 2660468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2660468 ps, :2660937 ps, 2500 ps );
#    Time: 2660937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2660 ns, :2660937 ps, 7 ns );
#    Time: 2660937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2660937 ps, :2661406 ps, 2500 ps );
#    Time: 2661406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2660468 ps, :2661406 ps, 7 ns );
#    Time: 2661406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2661406 ps, :2661875 ps, 2500 ps );
#    Time: 2661875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2660937 ps, :2661875 ps, 7 ns );
#    Time: 2661875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2661875 ps, :2662343 ps, 2500 ps );
#    Time: 2662343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2661406 ps, :2662343 ps, 7 ns );
#    Time: 2662343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2662343 ps, :2662812 ps, 2500 ps );
#    Time: 2662812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2661875 ps, :2662812 ps, 7 ns );
#    Time: 2662812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2662812 ps, :2663281 ps, 2500 ps );
#    Time: 2663281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2662343 ps, :2663281 ps, 7 ns );
#    Time: 2663281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2663281 ps, :2663750 ps, 2500 ps );
#    Time: 2663750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2662812 ps, :2663750 ps, 7 ns );
#    Time: 2663750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2663750 ps, :2664218 ps, 2500 ps );
#    Time: 2664218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2663281 ps, :2664218 ps, 7 ns );
#    Time: 2664218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2664218 ps, :2664687 ps, 2500 ps );
#    Time: 2664687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2663750 ps, :2664687 ps, 7 ns );
#    Time: 2664687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2664687 ps, :2665156 ps, 2500 ps );
#    Time: 2665156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2664218 ps, :2665156 ps, 7 ns );
#    Time: 2665156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2665156 ps, :2665625 ps, 2500 ps );
#    Time: 2665625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2664687 ps, :2665625 ps, 7 ns );
#    Time: 2665625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2665625 ps, :2666093 ps, 2500 ps );
#    Time: 2666093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2665156 ps, :2666093 ps, 7 ns );
#    Time: 2666093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2666093 ps, :2666562 ps, 2500 ps );
#    Time: 2666562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2665625 ps, :2666562 ps, 7 ns );
#    Time: 2666562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2666562 ps, :2667031 ps, 2500 ps );
#    Time: 2667031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2666093 ps, :2667031 ps, 7 ns );
#    Time: 2667031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2667031 ps, :2667500 ps, 2500 ps );
#    Time: 2667500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2666562 ps, :2667500 ps, 7 ns );
#    Time: 2667500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2667500 ps, :2667968 ps, 2500 ps );
#    Time: 2667968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2667031 ps, :2667968 ps, 7 ns );
#    Time: 2667968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2667968 ps, :2668437 ps, 2500 ps );
#    Time: 2668437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2667500 ps, :2668437 ps, 7 ns );
#    Time: 2668437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2668437 ps, :2668906 ps, 2500 ps );
#    Time: 2668906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2667968 ps, :2668906 ps, 7 ns );
#    Time: 2668906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2668906 ps, :2669375 ps, 2500 ps );
#    Time: 2669375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2668437 ps, :2669375 ps, 7 ns );
#    Time: 2669375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2669375 ps, :2669843 ps, 2500 ps );
#    Time: 2669843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2668906 ps, :2669843 ps, 7 ns );
#    Time: 2669843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2669843 ps, :2670312 ps, 2500 ps );
#    Time: 2670312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2669375 ps, :2670312 ps, 7 ns );
#    Time: 2670312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2670312 ps, :2670781 ps, 2500 ps );
#    Time: 2670781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2669843 ps, :2670781 ps, 7 ns );
#    Time: 2670781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2670781 ps, :2671250 ps, 2500 ps );
#    Time: 2671250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2670312 ps, :2671250 ps, 7 ns );
#    Time: 2671250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2671250 ps, :2671718 ps, 2500 ps );
#    Time: 2671718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2670781 ps, :2671718 ps, 7 ns );
#    Time: 2671718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2671718 ps, :2672187 ps, 2500 ps );
#    Time: 2672187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2671250 ps, :2672187 ps, 7 ns );
#    Time: 2672187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2672187 ps, :2672656 ps, 2500 ps );
#    Time: 2672656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2671718 ps, :2672656 ps, 7 ns );
#    Time: 2672656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2672656 ps, :2673125 ps, 2500 ps );
#    Time: 2673125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2672187 ps, :2673125 ps, 7 ns );
#    Time: 2673125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2673125 ps, :2673593 ps, 2500 ps );
#    Time: 2673593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2672656 ps, :2673593 ps, 7 ns );
#    Time: 2673593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2673593 ps, :2674062 ps, 2500 ps );
#    Time: 2674062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2673125 ps, :2674062 ps, 7 ns );
#    Time: 2674062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2674062 ps, :2674531 ps, 2500 ps );
#    Time: 2674531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2673593 ps, :2674531 ps, 7 ns );
#    Time: 2674531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2674531 ps, :2675 ns, 2500 ps );
#    Time: 2675 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2674062 ps, :2675 ns, 7 ns );
#    Time: 2675 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2675 ns, :2675468 ps, 2500 ps );
#    Time: 2675468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2674531 ps, :2675468 ps, 7 ns );
#    Time: 2675468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2675468 ps, :2675937 ps, 2500 ps );
#    Time: 2675937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2675 ns, :2675937 ps, 7 ns );
#    Time: 2675937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2675937 ps, :2676406 ps, 2500 ps );
#    Time: 2676406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2675468 ps, :2676406 ps, 7 ns );
#    Time: 2676406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2676406 ps, :2676875 ps, 2500 ps );
#    Time: 2676875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2675937 ps, :2676875 ps, 7 ns );
#    Time: 2676875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2676875 ps, :2677343 ps, 2500 ps );
#    Time: 2677343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2676406 ps, :2677343 ps, 7 ns );
#    Time: 2677343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2677343 ps, :2677812 ps, 2500 ps );
#    Time: 2677812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2676875 ps, :2677812 ps, 7 ns );
#    Time: 2677812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2677812 ps, :2678281 ps, 2500 ps );
#    Time: 2678281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2677343 ps, :2678281 ps, 7 ns );
#    Time: 2678281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2678281 ps, :2678750 ps, 2500 ps );
#    Time: 2678750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2677812 ps, :2678750 ps, 7 ns );
#    Time: 2678750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2678750 ps, :2679218 ps, 2500 ps );
#    Time: 2679218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2678281 ps, :2679218 ps, 7 ns );
#    Time: 2679218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2679218 ps, :2679687 ps, 2500 ps );
#    Time: 2679687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2678750 ps, :2679687 ps, 7 ns );
#    Time: 2679687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2679687 ps, :2680156 ps, 2500 ps );
#    Time: 2680156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2679218 ps, :2680156 ps, 7 ns );
#    Time: 2680156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2680156 ps, :2680625 ps, 2500 ps );
#    Time: 2680625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2679687 ps, :2680625 ps, 7 ns );
#    Time: 2680625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2680625 ps, :2681093 ps, 2500 ps );
#    Time: 2681093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2680156 ps, :2681093 ps, 7 ns );
#    Time: 2681093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2681093 ps, :2681562 ps, 2500 ps );
#    Time: 2681562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2680625 ps, :2681562 ps, 7 ns );
#    Time: 2681562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2681562 ps, :2682031 ps, 2500 ps );
#    Time: 2682031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2681093 ps, :2682031 ps, 7 ns );
#    Time: 2682031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2682031 ps, :2682500 ps, 2500 ps );
#    Time: 2682500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2681562 ps, :2682500 ps, 7 ns );
#    Time: 2682500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2682500 ps, :2682968 ps, 2500 ps );
#    Time: 2682968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2682031 ps, :2682968 ps, 7 ns );
#    Time: 2682968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2682968 ps, :2683437 ps, 2500 ps );
#    Time: 2683437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2682500 ps, :2683437 ps, 7 ns );
#    Time: 2683437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2683437 ps, :2683906 ps, 2500 ps );
#    Time: 2683906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2682968 ps, :2683906 ps, 7 ns );
#    Time: 2683906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2683906 ps, :2684375 ps, 2500 ps );
#    Time: 2684375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2683437 ps, :2684375 ps, 7 ns );
#    Time: 2684375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2684375 ps, :2684843 ps, 2500 ps );
#    Time: 2684843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2683906 ps, :2684843 ps, 7 ns );
#    Time: 2684843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2684843 ps, :2685312 ps, 2500 ps );
#    Time: 2685312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2684375 ps, :2685312 ps, 7 ns );
#    Time: 2685312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2685312 ps, :2685781 ps, 2500 ps );
#    Time: 2685781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2684843 ps, :2685781 ps, 7 ns );
#    Time: 2685781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2685781 ps, :2686250 ps, 2500 ps );
#    Time: 2686250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2685312 ps, :2686250 ps, 7 ns );
#    Time: 2686250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2686250 ps, :2686718 ps, 2500 ps );
#    Time: 2686718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2685781 ps, :2686718 ps, 7 ns );
#    Time: 2686718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2686718 ps, :2687187 ps, 2500 ps );
#    Time: 2687187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2686250 ps, :2687187 ps, 7 ns );
#    Time: 2687187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2687187 ps, :2687656 ps, 2500 ps );
#    Time: 2687656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2686718 ps, :2687656 ps, 7 ns );
#    Time: 2687656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2687656 ps, :2688125 ps, 2500 ps );
#    Time: 2688125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2687187 ps, :2688125 ps, 7 ns );
#    Time: 2688125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2688125 ps, :2688593 ps, 2500 ps );
#    Time: 2688593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2687656 ps, :2688593 ps, 7 ns );
#    Time: 2688593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2688593 ps, :2689062 ps, 2500 ps );
#    Time: 2689062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2688125 ps, :2689062 ps, 7 ns );
#    Time: 2689062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2689062 ps, :2689531 ps, 2500 ps );
#    Time: 2689531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2688593 ps, :2689531 ps, 7 ns );
#    Time: 2689531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2689531 ps, :2690 ns, 2500 ps );
#    Time: 2690 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2689062 ps, :2690 ns, 7 ns );
#    Time: 2690 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2690 ns, :2690468 ps, 2500 ps );
#    Time: 2690468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2689531 ps, :2690468 ps, 7 ns );
#    Time: 2690468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2690468 ps, :2690937 ps, 2500 ps );
#    Time: 2690937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2690 ns, :2690937 ps, 7 ns );
#    Time: 2690937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2690937 ps, :2691406 ps, 2500 ps );
#    Time: 2691406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2690468 ps, :2691406 ps, 7 ns );
#    Time: 2691406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2691406 ps, :2691875 ps, 2500 ps );
#    Time: 2691875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2690937 ps, :2691875 ps, 7 ns );
#    Time: 2691875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2691875 ps, :2692343 ps, 2500 ps );
#    Time: 2692343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2691406 ps, :2692343 ps, 7 ns );
#    Time: 2692343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2692343 ps, :2692812 ps, 2500 ps );
#    Time: 2692812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2691875 ps, :2692812 ps, 7 ns );
#    Time: 2692812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2692812 ps, :2693281 ps, 2500 ps );
#    Time: 2693281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2692343 ps, :2693281 ps, 7 ns );
#    Time: 2693281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2693281 ps, :2693750 ps, 2500 ps );
#    Time: 2693750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2692812 ps, :2693750 ps, 7 ns );
#    Time: 2693750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2693750 ps, :2694218 ps, 2500 ps );
#    Time: 2694218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2693281 ps, :2694218 ps, 7 ns );
#    Time: 2694218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2694218 ps, :2694687 ps, 2500 ps );
#    Time: 2694687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2693750 ps, :2694687 ps, 7 ns );
#    Time: 2694687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2694687 ps, :2695156 ps, 2500 ps );
#    Time: 2695156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2694218 ps, :2695156 ps, 7 ns );
#    Time: 2695156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2695156 ps, :2695625 ps, 2500 ps );
#    Time: 2695625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2694687 ps, :2695625 ps, 7 ns );
#    Time: 2695625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2695625 ps, :2696093 ps, 2500 ps );
#    Time: 2696093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2695156 ps, :2696093 ps, 7 ns );
#    Time: 2696093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2696093 ps, :2696562 ps, 2500 ps );
#    Time: 2696562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2695625 ps, :2696562 ps, 7 ns );
#    Time: 2696562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2696562 ps, :2697031 ps, 2500 ps );
#    Time: 2697031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2696093 ps, :2697031 ps, 7 ns );
#    Time: 2697031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2697031 ps, :2697500 ps, 2500 ps );
#    Time: 2697500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2696562 ps, :2697500 ps, 7 ns );
#    Time: 2697500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2697500 ps, :2697968 ps, 2500 ps );
#    Time: 2697968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2697031 ps, :2697968 ps, 7 ns );
#    Time: 2697968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2697968 ps, :2698437 ps, 2500 ps );
#    Time: 2698437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2697500 ps, :2698437 ps, 7 ns );
#    Time: 2698437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2698437 ps, :2698906 ps, 2500 ps );
#    Time: 2698906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2697968 ps, :2698906 ps, 7 ns );
#    Time: 2698906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2698906 ps, :2699375 ps, 2500 ps );
#    Time: 2699375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2698437 ps, :2699375 ps, 7 ns );
#    Time: 2699375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2699375 ps, :2699843 ps, 2500 ps );
#    Time: 2699843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2698906 ps, :2699843 ps, 7 ns );
#    Time: 2699843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2699843 ps, :2700312 ps, 2500 ps );
#    Time: 2700312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2699375 ps, :2700312 ps, 7 ns );
#    Time: 2700312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2700312 ps, :2700781 ps, 2500 ps );
#    Time: 2700781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2699843 ps, :2700781 ps, 7 ns );
#    Time: 2700781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2700781 ps, :2701250 ps, 2500 ps );
#    Time: 2701250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2700312 ps, :2701250 ps, 7 ns );
#    Time: 2701250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2701250 ps, :2701718 ps, 2500 ps );
#    Time: 2701718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2700781 ps, :2701718 ps, 7 ns );
#    Time: 2701718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2701718 ps, :2702187 ps, 2500 ps );
#    Time: 2702187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2701250 ps, :2702187 ps, 7 ns );
#    Time: 2702187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2702187 ps, :2702656 ps, 2500 ps );
#    Time: 2702656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2701718 ps, :2702656 ps, 7 ns );
#    Time: 2702656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2702656 ps, :2703125 ps, 2500 ps );
#    Time: 2703125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2702187 ps, :2703125 ps, 7 ns );
#    Time: 2703125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2703125 ps, :2703593 ps, 2500 ps );
#    Time: 2703593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2702656 ps, :2703593 ps, 7 ns );
#    Time: 2703593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2703593 ps, :2704062 ps, 2500 ps );
#    Time: 2704062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2703125 ps, :2704062 ps, 7 ns );
#    Time: 2704062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2704062 ps, :2704531 ps, 2500 ps );
#    Time: 2704531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2703593 ps, :2704531 ps, 7 ns );
#    Time: 2704531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2704531 ps, :2705 ns, 2500 ps );
#    Time: 2705 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2704062 ps, :2705 ns, 7 ns );
#    Time: 2705 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2705 ns, :2705468 ps, 2500 ps );
#    Time: 2705468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2704531 ps, :2705468 ps, 7 ns );
#    Time: 2705468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2705468 ps, :2705937 ps, 2500 ps );
#    Time: 2705937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2705 ns, :2705937 ps, 7 ns );
#    Time: 2705937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2705937 ps, :2706406 ps, 2500 ps );
#    Time: 2706406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2705468 ps, :2706406 ps, 7 ns );
#    Time: 2706406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2706406 ps, :2706875 ps, 2500 ps );
#    Time: 2706875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2705937 ps, :2706875 ps, 7 ns );
#    Time: 2706875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2706875 ps, :2707343 ps, 2500 ps );
#    Time: 2707343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2706406 ps, :2707343 ps, 7 ns );
#    Time: 2707343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2707343 ps, :2707812 ps, 2500 ps );
#    Time: 2707812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2706875 ps, :2707812 ps, 7 ns );
#    Time: 2707812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2707812 ps, :2708281 ps, 2500 ps );
#    Time: 2708281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2707343 ps, :2708281 ps, 7 ns );
#    Time: 2708281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2708281 ps, :2708750 ps, 2500 ps );
#    Time: 2708750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2707812 ps, :2708750 ps, 7 ns );
#    Time: 2708750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2708750 ps, :2709218 ps, 2500 ps );
#    Time: 2709218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2708281 ps, :2709218 ps, 7 ns );
#    Time: 2709218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2709218 ps, :2709687 ps, 2500 ps );
#    Time: 2709687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2708750 ps, :2709687 ps, 7 ns );
#    Time: 2709687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2709687 ps, :2710156 ps, 2500 ps );
#    Time: 2710156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2709218 ps, :2710156 ps, 7 ns );
#    Time: 2710156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2710156 ps, :2710625 ps, 2500 ps );
#    Time: 2710625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2709687 ps, :2710625 ps, 7 ns );
#    Time: 2710625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2710625 ps, :2711093 ps, 2500 ps );
#    Time: 2711093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2710156 ps, :2711093 ps, 7 ns );
#    Time: 2711093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2711093 ps, :2711562 ps, 2500 ps );
#    Time: 2711562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2710625 ps, :2711562 ps, 7 ns );
#    Time: 2711562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2711562 ps, :2712031 ps, 2500 ps );
#    Time: 2712031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2711093 ps, :2712031 ps, 7 ns );
#    Time: 2712031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2712031 ps, :2712500 ps, 2500 ps );
#    Time: 2712500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2711562 ps, :2712500 ps, 7 ns );
#    Time: 2712500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2712500 ps, :2712968 ps, 2500 ps );
#    Time: 2712968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2712031 ps, :2712968 ps, 7 ns );
#    Time: 2712968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2712968 ps, :2713437 ps, 2500 ps );
#    Time: 2713437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2712500 ps, :2713437 ps, 7 ns );
#    Time: 2713437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2713437 ps, :2713906 ps, 2500 ps );
#    Time: 2713906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2712968 ps, :2713906 ps, 7 ns );
#    Time: 2713906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2713906 ps, :2714375 ps, 2500 ps );
#    Time: 2714375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2713437 ps, :2714375 ps, 7 ns );
#    Time: 2714375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2714375 ps, :2714843 ps, 2500 ps );
#    Time: 2714843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2713906 ps, :2714843 ps, 7 ns );
#    Time: 2714843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2714843 ps, :2715312 ps, 2500 ps );
#    Time: 2715312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2714375 ps, :2715312 ps, 7 ns );
#    Time: 2715312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2715312 ps, :2715781 ps, 2500 ps );
#    Time: 2715781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2714843 ps, :2715781 ps, 7 ns );
#    Time: 2715781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2715781 ps, :2716250 ps, 2500 ps );
#    Time: 2716250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2715312 ps, :2716250 ps, 7 ns );
#    Time: 2716250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2716250 ps, :2716718 ps, 2500 ps );
#    Time: 2716718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2715781 ps, :2716718 ps, 7 ns );
#    Time: 2716718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2716718 ps, :2717187 ps, 2500 ps );
#    Time: 2717187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2716250 ps, :2717187 ps, 7 ns );
#    Time: 2717187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2717187 ps, :2717656 ps, 2500 ps );
#    Time: 2717656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2716718 ps, :2717656 ps, 7 ns );
#    Time: 2717656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2717656 ps, :2718125 ps, 2500 ps );
#    Time: 2718125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2717187 ps, :2718125 ps, 7 ns );
#    Time: 2718125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2718125 ps, :2718593 ps, 2500 ps );
#    Time: 2718593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2717656 ps, :2718593 ps, 7 ns );
#    Time: 2718593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2718593 ps, :2719062 ps, 2500 ps );
#    Time: 2719062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2718125 ps, :2719062 ps, 7 ns );
#    Time: 2719062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2719062 ps, :2719531 ps, 2500 ps );
#    Time: 2719531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2718593 ps, :2719531 ps, 7 ns );
#    Time: 2719531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2719531 ps, :2720 ns, 2500 ps );
#    Time: 2720 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2719062 ps, :2720 ns, 7 ns );
#    Time: 2720 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2720 ns, :2720468 ps, 2500 ps );
#    Time: 2720468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2719531 ps, :2720468 ps, 7 ns );
#    Time: 2720468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2720468 ps, :2720937 ps, 2500 ps );
#    Time: 2720937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2720 ns, :2720937 ps, 7 ns );
#    Time: 2720937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2720937 ps, :2721406 ps, 2500 ps );
#    Time: 2721406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2720468 ps, :2721406 ps, 7 ns );
#    Time: 2721406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2721406 ps, :2721875 ps, 2500 ps );
#    Time: 2721875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2720937 ps, :2721875 ps, 7 ns );
#    Time: 2721875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2721875 ps, :2722343 ps, 2500 ps );
#    Time: 2722343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2721406 ps, :2722343 ps, 7 ns );
#    Time: 2722343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2722343 ps, :2722812 ps, 2500 ps );
#    Time: 2722812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2721875 ps, :2722812 ps, 7 ns );
#    Time: 2722812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2722812 ps, :2723281 ps, 2500 ps );
#    Time: 2723281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2722343 ps, :2723281 ps, 7 ns );
#    Time: 2723281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2723281 ps, :2723750 ps, 2500 ps );
#    Time: 2723750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2722812 ps, :2723750 ps, 7 ns );
#    Time: 2723750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2723750 ps, :2724218 ps, 2500 ps );
#    Time: 2724218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2723281 ps, :2724218 ps, 7 ns );
#    Time: 2724218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2724218 ps, :2724687 ps, 2500 ps );
#    Time: 2724687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2723750 ps, :2724687 ps, 7 ns );
#    Time: 2724687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2724687 ps, :2725156 ps, 2500 ps );
#    Time: 2725156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2724218 ps, :2725156 ps, 7 ns );
#    Time: 2725156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2725156 ps, :2725625 ps, 2500 ps );
#    Time: 2725625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2724687 ps, :2725625 ps, 7 ns );
#    Time: 2725625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2725625 ps, :2726093 ps, 2500 ps );
#    Time: 2726093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2725156 ps, :2726093 ps, 7 ns );
#    Time: 2726093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2726093 ps, :2726562 ps, 2500 ps );
#    Time: 2726562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2725625 ps, :2726562 ps, 7 ns );
#    Time: 2726562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2726562 ps, :2727031 ps, 2500 ps );
#    Time: 2727031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2726093 ps, :2727031 ps, 7 ns );
#    Time: 2727031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2727031 ps, :2727500 ps, 2500 ps );
#    Time: 2727500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2726562 ps, :2727500 ps, 7 ns );
#    Time: 2727500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2727500 ps, :2727968 ps, 2500 ps );
#    Time: 2727968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2727031 ps, :2727968 ps, 7 ns );
#    Time: 2727968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2727968 ps, :2728437 ps, 2500 ps );
#    Time: 2728437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2727500 ps, :2728437 ps, 7 ns );
#    Time: 2728437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2728437 ps, :2728906 ps, 2500 ps );
#    Time: 2728906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2727968 ps, :2728906 ps, 7 ns );
#    Time: 2728906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2728906 ps, :2729375 ps, 2500 ps );
#    Time: 2729375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2728437 ps, :2729375 ps, 7 ns );
#    Time: 2729375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2729375 ps, :2729843 ps, 2500 ps );
#    Time: 2729843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2728906 ps, :2729843 ps, 7 ns );
#    Time: 2729843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2729843 ps, :2730312 ps, 2500 ps );
#    Time: 2730312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2729375 ps, :2730312 ps, 7 ns );
#    Time: 2730312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2730312 ps, :2730781 ps, 2500 ps );
#    Time: 2730781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2729843 ps, :2730781 ps, 7 ns );
#    Time: 2730781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2730781 ps, :2731250 ps, 2500 ps );
#    Time: 2731250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2730312 ps, :2731250 ps, 7 ns );
#    Time: 2731250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2731250 ps, :2731718 ps, 2500 ps );
#    Time: 2731718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2730781 ps, :2731718 ps, 7 ns );
#    Time: 2731718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2731718 ps, :2732187 ps, 2500 ps );
#    Time: 2732187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2731250 ps, :2732187 ps, 7 ns );
#    Time: 2732187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2732187 ps, :2732656 ps, 2500 ps );
#    Time: 2732656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2731718 ps, :2732656 ps, 7 ns );
#    Time: 2732656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2732656 ps, :2733125 ps, 2500 ps );
#    Time: 2733125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2732187 ps, :2733125 ps, 7 ns );
#    Time: 2733125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2733125 ps, :2733593 ps, 2500 ps );
#    Time: 2733593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2732656 ps, :2733593 ps, 7 ns );
#    Time: 2733593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2733593 ps, :2734062 ps, 2500 ps );
#    Time: 2734062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2733125 ps, :2734062 ps, 7 ns );
#    Time: 2734062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2734062 ps, :2734531 ps, 2500 ps );
#    Time: 2734531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2733593 ps, :2734531 ps, 7 ns );
#    Time: 2734531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2734531 ps, :2735 ns, 2500 ps );
#    Time: 2735 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2734062 ps, :2735 ns, 7 ns );
#    Time: 2735 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2735 ns, :2735468 ps, 2500 ps );
#    Time: 2735468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2734531 ps, :2735468 ps, 7 ns );
#    Time: 2735468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2735468 ps, :2735937 ps, 2500 ps );
#    Time: 2735937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2735 ns, :2735937 ps, 7 ns );
#    Time: 2735937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2735937 ps, :2736406 ps, 2500 ps );
#    Time: 2736406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2735468 ps, :2736406 ps, 7 ns );
#    Time: 2736406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2736406 ps, :2736875 ps, 2500 ps );
#    Time: 2736875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2735937 ps, :2736875 ps, 7 ns );
#    Time: 2736875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2736875 ps, :2737343 ps, 2500 ps );
#    Time: 2737343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2736406 ps, :2737343 ps, 7 ns );
#    Time: 2737343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2737343 ps, :2737812 ps, 2500 ps );
#    Time: 2737812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2736875 ps, :2737812 ps, 7 ns );
#    Time: 2737812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2737812 ps, :2738281 ps, 2500 ps );
#    Time: 2738281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2737343 ps, :2738281 ps, 7 ns );
#    Time: 2738281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2738281 ps, :2738750 ps, 2500 ps );
#    Time: 2738750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2737812 ps, :2738750 ps, 7 ns );
#    Time: 2738750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2738750 ps, :2739218 ps, 2500 ps );
#    Time: 2739218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2738281 ps, :2739218 ps, 7 ns );
#    Time: 2739218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2739218 ps, :2739687 ps, 2500 ps );
#    Time: 2739687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2738750 ps, :2739687 ps, 7 ns );
#    Time: 2739687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2739687 ps, :2740156 ps, 2500 ps );
#    Time: 2740156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2739218 ps, :2740156 ps, 7 ns );
#    Time: 2740156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2740156 ps, :2740625 ps, 2500 ps );
#    Time: 2740625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2739687 ps, :2740625 ps, 7 ns );
#    Time: 2740625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2740625 ps, :2741093 ps, 2500 ps );
#    Time: 2741093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2740156 ps, :2741093 ps, 7 ns );
#    Time: 2741093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2741093 ps, :2741562 ps, 2500 ps );
#    Time: 2741562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2740625 ps, :2741562 ps, 7 ns );
#    Time: 2741562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2741562 ps, :2742031 ps, 2500 ps );
#    Time: 2742031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2741093 ps, :2742031 ps, 7 ns );
#    Time: 2742031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2742031 ps, :2742500 ps, 2500 ps );
#    Time: 2742500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2741562 ps, :2742500 ps, 7 ns );
#    Time: 2742500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2742500 ps, :2742968 ps, 2500 ps );
#    Time: 2742968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2742031 ps, :2742968 ps, 7 ns );
#    Time: 2742968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2742968 ps, :2743437 ps, 2500 ps );
#    Time: 2743437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2742500 ps, :2743437 ps, 7 ns );
#    Time: 2743437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2743437 ps, :2743906 ps, 2500 ps );
#    Time: 2743906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2742968 ps, :2743906 ps, 7 ns );
#    Time: 2743906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2743906 ps, :2744375 ps, 2500 ps );
#    Time: 2744375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2743437 ps, :2744375 ps, 7 ns );
#    Time: 2744375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2744375 ps, :2744843 ps, 2500 ps );
#    Time: 2744843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2743906 ps, :2744843 ps, 7 ns );
#    Time: 2744843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2744843 ps, :2745312 ps, 2500 ps );
#    Time: 2745312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2744375 ps, :2745312 ps, 7 ns );
#    Time: 2745312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2745312 ps, :2745781 ps, 2500 ps );
#    Time: 2745781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2744843 ps, :2745781 ps, 7 ns );
#    Time: 2745781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2745781 ps, :2746250 ps, 2500 ps );
#    Time: 2746250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2745312 ps, :2746250 ps, 7 ns );
#    Time: 2746250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2746250 ps, :2746718 ps, 2500 ps );
#    Time: 2746718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2745781 ps, :2746718 ps, 7 ns );
#    Time: 2746718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2746718 ps, :2747187 ps, 2500 ps );
#    Time: 2747187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2746250 ps, :2747187 ps, 7 ns );
#    Time: 2747187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2747187 ps, :2747656 ps, 2500 ps );
#    Time: 2747656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2746718 ps, :2747656 ps, 7 ns );
#    Time: 2747656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2747656 ps, :2748125 ps, 2500 ps );
#    Time: 2748125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2747187 ps, :2748125 ps, 7 ns );
#    Time: 2748125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2748125 ps, :2748593 ps, 2500 ps );
#    Time: 2748593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2747656 ps, :2748593 ps, 7 ns );
#    Time: 2748593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2748593 ps, :2749062 ps, 2500 ps );
#    Time: 2749062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2748125 ps, :2749062 ps, 7 ns );
#    Time: 2749062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2749062 ps, :2749531 ps, 2500 ps );
#    Time: 2749531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2748593 ps, :2749531 ps, 7 ns );
#    Time: 2749531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2749531 ps, :2750 ns, 2500 ps );
#    Time: 2750 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2749062 ps, :2750 ns, 7 ns );
#    Time: 2750 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2750 ns, :2750468 ps, 2500 ps );
#    Time: 2750468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2749531 ps, :2750468 ps, 7 ns );
#    Time: 2750468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2750468 ps, :2750937 ps, 2500 ps );
#    Time: 2750937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2750 ns, :2750937 ps, 7 ns );
#    Time: 2750937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2750937 ps, :2751406 ps, 2500 ps );
#    Time: 2751406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2750468 ps, :2751406 ps, 7 ns );
#    Time: 2751406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2751406 ps, :2751875 ps, 2500 ps );
#    Time: 2751875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2750937 ps, :2751875 ps, 7 ns );
#    Time: 2751875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2751875 ps, :2752343 ps, 2500 ps );
#    Time: 2752343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2751406 ps, :2752343 ps, 7 ns );
#    Time: 2752343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2752343 ps, :2752812 ps, 2500 ps );
#    Time: 2752812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2751875 ps, :2752812 ps, 7 ns );
#    Time: 2752812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2752812 ps, :2753281 ps, 2500 ps );
#    Time: 2753281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2752343 ps, :2753281 ps, 7 ns );
#    Time: 2753281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2753281 ps, :2753750 ps, 2500 ps );
#    Time: 2753750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2752812 ps, :2753750 ps, 7 ns );
#    Time: 2753750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2753750 ps, :2754218 ps, 2500 ps );
#    Time: 2754218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2753281 ps, :2754218 ps, 7 ns );
#    Time: 2754218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2754218 ps, :2754687 ps, 2500 ps );
#    Time: 2754687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2753750 ps, :2754687 ps, 7 ns );
#    Time: 2754687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2754687 ps, :2755156 ps, 2500 ps );
#    Time: 2755156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2754218 ps, :2755156 ps, 7 ns );
#    Time: 2755156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2755156 ps, :2755625 ps, 2500 ps );
#    Time: 2755625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2754687 ps, :2755625 ps, 7 ns );
#    Time: 2755625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2755625 ps, :2756093 ps, 2500 ps );
#    Time: 2756093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2755156 ps, :2756093 ps, 7 ns );
#    Time: 2756093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2756093 ps, :2756562 ps, 2500 ps );
#    Time: 2756562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2755625 ps, :2756562 ps, 7 ns );
#    Time: 2756562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2756562 ps, :2757031 ps, 2500 ps );
#    Time: 2757031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2756093 ps, :2757031 ps, 7 ns );
#    Time: 2757031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2757031 ps, :2757500 ps, 2500 ps );
#    Time: 2757500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2756562 ps, :2757500 ps, 7 ns );
#    Time: 2757500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2757500 ps, :2757968 ps, 2500 ps );
#    Time: 2757968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2757031 ps, :2757968 ps, 7 ns );
#    Time: 2757968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2757968 ps, :2758437 ps, 2500 ps );
#    Time: 2758437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2757500 ps, :2758437 ps, 7 ns );
#    Time: 2758437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2758437 ps, :2758906 ps, 2500 ps );
#    Time: 2758906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2757968 ps, :2758906 ps, 7 ns );
#    Time: 2758906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2758906 ps, :2759375 ps, 2500 ps );
#    Time: 2759375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2758437 ps, :2759375 ps, 7 ns );
#    Time: 2759375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2759375 ps, :2759843 ps, 2500 ps );
#    Time: 2759843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2758906 ps, :2759843 ps, 7 ns );
#    Time: 2759843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2759843 ps, :2760312 ps, 2500 ps );
#    Time: 2760312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2759375 ps, :2760312 ps, 7 ns );
#    Time: 2760312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2760312 ps, :2760781 ps, 2500 ps );
#    Time: 2760781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2759843 ps, :2760781 ps, 7 ns );
#    Time: 2760781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2760781 ps, :2761250 ps, 2500 ps );
#    Time: 2761250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2760312 ps, :2761250 ps, 7 ns );
#    Time: 2761250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2761250 ps, :2761718 ps, 2500 ps );
#    Time: 2761718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2760781 ps, :2761718 ps, 7 ns );
#    Time: 2761718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2761718 ps, :2762187 ps, 2500 ps );
#    Time: 2762187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2761250 ps, :2762187 ps, 7 ns );
#    Time: 2762187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2762187 ps, :2762656 ps, 2500 ps );
#    Time: 2762656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2761718 ps, :2762656 ps, 7 ns );
#    Time: 2762656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2762656 ps, :2763125 ps, 2500 ps );
#    Time: 2763125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2762187 ps, :2763125 ps, 7 ns );
#    Time: 2763125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2763125 ps, :2763593 ps, 2500 ps );
#    Time: 2763593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2762656 ps, :2763593 ps, 7 ns );
#    Time: 2763593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2763593 ps, :2764062 ps, 2500 ps );
#    Time: 2764062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2763125 ps, :2764062 ps, 7 ns );
#    Time: 2764062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2764062 ps, :2764531 ps, 2500 ps );
#    Time: 2764531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2763593 ps, :2764531 ps, 7 ns );
#    Time: 2764531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2764531 ps, :2765 ns, 2500 ps );
#    Time: 2765 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2764062 ps, :2765 ns, 7 ns );
#    Time: 2765 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2765 ns, :2765468 ps, 2500 ps );
#    Time: 2765468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2764531 ps, :2765468 ps, 7 ns );
#    Time: 2765468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2765468 ps, :2765937 ps, 2500 ps );
#    Time: 2765937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2765 ns, :2765937 ps, 7 ns );
#    Time: 2765937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2765937 ps, :2766406 ps, 2500 ps );
#    Time: 2766406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2765468 ps, :2766406 ps, 7 ns );
#    Time: 2766406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2766406 ps, :2766875 ps, 2500 ps );
#    Time: 2766875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2765937 ps, :2766875 ps, 7 ns );
#    Time: 2766875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2766875 ps, :2767343 ps, 2500 ps );
#    Time: 2767343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2766406 ps, :2767343 ps, 7 ns );
#    Time: 2767343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2767343 ps, :2767812 ps, 2500 ps );
#    Time: 2767812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2766875 ps, :2767812 ps, 7 ns );
#    Time: 2767812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2767812 ps, :2768281 ps, 2500 ps );
#    Time: 2768281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2767343 ps, :2768281 ps, 7 ns );
#    Time: 2768281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2768281 ps, :2768750 ps, 2500 ps );
#    Time: 2768750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2767812 ps, :2768750 ps, 7 ns );
#    Time: 2768750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2768750 ps, :2769218 ps, 2500 ps );
#    Time: 2769218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2768281 ps, :2769218 ps, 7 ns );
#    Time: 2769218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2769218 ps, :2769687 ps, 2500 ps );
#    Time: 2769687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2768750 ps, :2769687 ps, 7 ns );
#    Time: 2769687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2769687 ps, :2770156 ps, 2500 ps );
#    Time: 2770156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2769218 ps, :2770156 ps, 7 ns );
#    Time: 2770156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2770156 ps, :2770625 ps, 2500 ps );
#    Time: 2770625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2769687 ps, :2770625 ps, 7 ns );
#    Time: 2770625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2770625 ps, :2771093 ps, 2500 ps );
#    Time: 2771093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2770156 ps, :2771093 ps, 7 ns );
#    Time: 2771093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2771093 ps, :2771562 ps, 2500 ps );
#    Time: 2771562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2770625 ps, :2771562 ps, 7 ns );
#    Time: 2771562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2771562 ps, :2772031 ps, 2500 ps );
#    Time: 2772031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2771093 ps, :2772031 ps, 7 ns );
#    Time: 2772031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2772031 ps, :2772500 ps, 2500 ps );
#    Time: 2772500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2771562 ps, :2772500 ps, 7 ns );
#    Time: 2772500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2772500 ps, :2772968 ps, 2500 ps );
#    Time: 2772968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2772031 ps, :2772968 ps, 7 ns );
#    Time: 2772968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2772968 ps, :2773437 ps, 2500 ps );
#    Time: 2773437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2772500 ps, :2773437 ps, 7 ns );
#    Time: 2773437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2773437 ps, :2773906 ps, 2500 ps );
#    Time: 2773906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2772968 ps, :2773906 ps, 7 ns );
#    Time: 2773906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2773906 ps, :2774375 ps, 2500 ps );
#    Time: 2774375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2773437 ps, :2774375 ps, 7 ns );
#    Time: 2774375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2774375 ps, :2774843 ps, 2500 ps );
#    Time: 2774843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2773906 ps, :2774843 ps, 7 ns );
#    Time: 2774843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2774843 ps, :2775312 ps, 2500 ps );
#    Time: 2775312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2774375 ps, :2775312 ps, 7 ns );
#    Time: 2775312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2775312 ps, :2775781 ps, 2500 ps );
#    Time: 2775781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2774843 ps, :2775781 ps, 7 ns );
#    Time: 2775781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2775781 ps, :2776250 ps, 2500 ps );
#    Time: 2776250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2775312 ps, :2776250 ps, 7 ns );
#    Time: 2776250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2776250 ps, :2776718 ps, 2500 ps );
#    Time: 2776718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2775781 ps, :2776718 ps, 7 ns );
#    Time: 2776718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2776718 ps, :2777187 ps, 2500 ps );
#    Time: 2777187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2776250 ps, :2777187 ps, 7 ns );
#    Time: 2777187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2777187 ps, :2777656 ps, 2500 ps );
#    Time: 2777656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2776718 ps, :2777656 ps, 7 ns );
#    Time: 2777656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2777656 ps, :2778125 ps, 2500 ps );
#    Time: 2778125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2777187 ps, :2778125 ps, 7 ns );
#    Time: 2778125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2778125 ps, :2778593 ps, 2500 ps );
#    Time: 2778593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2777656 ps, :2778593 ps, 7 ns );
#    Time: 2778593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2778593 ps, :2779062 ps, 2500 ps );
#    Time: 2779062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2778125 ps, :2779062 ps, 7 ns );
#    Time: 2779062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2779062 ps, :2779531 ps, 2500 ps );
#    Time: 2779531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2778593 ps, :2779531 ps, 7 ns );
#    Time: 2779531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2779531 ps, :2780 ns, 2500 ps );
#    Time: 2780 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2779062 ps, :2780 ns, 7 ns );
#    Time: 2780 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2780 ns, :2780468 ps, 2500 ps );
#    Time: 2780468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2779531 ps, :2780468 ps, 7 ns );
#    Time: 2780468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2780468 ps, :2780937 ps, 2500 ps );
#    Time: 2780937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2780 ns, :2780937 ps, 7 ns );
#    Time: 2780937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2780937 ps, :2781406 ps, 2500 ps );
#    Time: 2781406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2780468 ps, :2781406 ps, 7 ns );
#    Time: 2781406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2781406 ps, :2781875 ps, 2500 ps );
#    Time: 2781875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2780937 ps, :2781875 ps, 7 ns );
#    Time: 2781875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2781875 ps, :2782343 ps, 2500 ps );
#    Time: 2782343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2781406 ps, :2782343 ps, 7 ns );
#    Time: 2782343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2782343 ps, :2782812 ps, 2500 ps );
#    Time: 2782812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2781875 ps, :2782812 ps, 7 ns );
#    Time: 2782812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2782812 ps, :2783281 ps, 2500 ps );
#    Time: 2783281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2782343 ps, :2783281 ps, 7 ns );
#    Time: 2783281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2783281 ps, :2783750 ps, 2500 ps );
#    Time: 2783750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2782812 ps, :2783750 ps, 7 ns );
#    Time: 2783750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2783750 ps, :2784218 ps, 2500 ps );
#    Time: 2784218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2783281 ps, :2784218 ps, 7 ns );
#    Time: 2784218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2784218 ps, :2784687 ps, 2500 ps );
#    Time: 2784687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2783750 ps, :2784687 ps, 7 ns );
#    Time: 2784687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2784687 ps, :2785156 ps, 2500 ps );
#    Time: 2785156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2784218 ps, :2785156 ps, 7 ns );
#    Time: 2785156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2785156 ps, :2785625 ps, 2500 ps );
#    Time: 2785625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2784687 ps, :2785625 ps, 7 ns );
#    Time: 2785625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2785625 ps, :2786093 ps, 2500 ps );
#    Time: 2786093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2785156 ps, :2786093 ps, 7 ns );
#    Time: 2786093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2786093 ps, :2786562 ps, 2500 ps );
#    Time: 2786562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2785625 ps, :2786562 ps, 7 ns );
#    Time: 2786562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2786562 ps, :2787031 ps, 2500 ps );
#    Time: 2787031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2786093 ps, :2787031 ps, 7 ns );
#    Time: 2787031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2787031 ps, :2787500 ps, 2500 ps );
#    Time: 2787500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2786562 ps, :2787500 ps, 7 ns );
#    Time: 2787500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2787500 ps, :2787968 ps, 2500 ps );
#    Time: 2787968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2787031 ps, :2787968 ps, 7 ns );
#    Time: 2787968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2787968 ps, :2788437 ps, 2500 ps );
#    Time: 2788437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2787500 ps, :2788437 ps, 7 ns );
#    Time: 2788437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2788437 ps, :2788906 ps, 2500 ps );
#    Time: 2788906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2787968 ps, :2788906 ps, 7 ns );
#    Time: 2788906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2788906 ps, :2789375 ps, 2500 ps );
#    Time: 2789375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2788437 ps, :2789375 ps, 7 ns );
#    Time: 2789375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2789375 ps, :2789843 ps, 2500 ps );
#    Time: 2789843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2788906 ps, :2789843 ps, 7 ns );
#    Time: 2789843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2789843 ps, :2790312 ps, 2500 ps );
#    Time: 2790312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2789375 ps, :2790312 ps, 7 ns );
#    Time: 2790312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2790312 ps, :2790781 ps, 2500 ps );
#    Time: 2790781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2789843 ps, :2790781 ps, 7 ns );
#    Time: 2790781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2790781 ps, :2791250 ps, 2500 ps );
#    Time: 2791250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2790312 ps, :2791250 ps, 7 ns );
#    Time: 2791250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2791250 ps, :2791718 ps, 2500 ps );
#    Time: 2791718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2790781 ps, :2791718 ps, 7 ns );
#    Time: 2791718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2791718 ps, :2792187 ps, 2500 ps );
#    Time: 2792187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2791250 ps, :2792187 ps, 7 ns );
#    Time: 2792187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2792187 ps, :2792656 ps, 2500 ps );
#    Time: 2792656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2791718 ps, :2792656 ps, 7 ns );
#    Time: 2792656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2792656 ps, :2793125 ps, 2500 ps );
#    Time: 2793125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2792187 ps, :2793125 ps, 7 ns );
#    Time: 2793125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2793125 ps, :2793593 ps, 2500 ps );
#    Time: 2793593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2792656 ps, :2793593 ps, 7 ns );
#    Time: 2793593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2793593 ps, :2794062 ps, 2500 ps );
#    Time: 2794062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2793125 ps, :2794062 ps, 7 ns );
#    Time: 2794062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2794062 ps, :2794531 ps, 2500 ps );
#    Time: 2794531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2793593 ps, :2794531 ps, 7 ns );
#    Time: 2794531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2794531 ps, :2795 ns, 2500 ps );
#    Time: 2795 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2794062 ps, :2795 ns, 7 ns );
#    Time: 2795 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2795 ns, :2795468 ps, 2500 ps );
#    Time: 2795468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2794531 ps, :2795468 ps, 7 ns );
#    Time: 2795468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2795468 ps, :2795937 ps, 2500 ps );
#    Time: 2795937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2795 ns, :2795937 ps, 7 ns );
#    Time: 2795937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2795937 ps, :2796406 ps, 2500 ps );
#    Time: 2796406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2795468 ps, :2796406 ps, 7 ns );
#    Time: 2796406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2796406 ps, :2796875 ps, 2500 ps );
#    Time: 2796875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2795937 ps, :2796875 ps, 7 ns );
#    Time: 2796875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2796875 ps, :2797343 ps, 2500 ps );
#    Time: 2797343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2796406 ps, :2797343 ps, 7 ns );
#    Time: 2797343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2797343 ps, :2797812 ps, 2500 ps );
#    Time: 2797812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2796875 ps, :2797812 ps, 7 ns );
#    Time: 2797812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2797812 ps, :2798281 ps, 2500 ps );
#    Time: 2798281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2797343 ps, :2798281 ps, 7 ns );
#    Time: 2798281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2798281 ps, :2798750 ps, 2500 ps );
#    Time: 2798750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2797812 ps, :2798750 ps, 7 ns );
#    Time: 2798750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2798750 ps, :2799218 ps, 2500 ps );
#    Time: 2799218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2798281 ps, :2799218 ps, 7 ns );
#    Time: 2799218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2799218 ps, :2799687 ps, 2500 ps );
#    Time: 2799687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2798750 ps, :2799687 ps, 7 ns );
#    Time: 2799687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2799687 ps, :2800156 ps, 2500 ps );
#    Time: 2800156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2799218 ps, :2800156 ps, 7 ns );
#    Time: 2800156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2800156 ps, :2800625 ps, 2500 ps );
#    Time: 2800625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2799687 ps, :2800625 ps, 7 ns );
#    Time: 2800625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2800625 ps, :2801093 ps, 2500 ps );
#    Time: 2801093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2800156 ps, :2801093 ps, 7 ns );
#    Time: 2801093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2801093 ps, :2801562 ps, 2500 ps );
#    Time: 2801562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2800625 ps, :2801562 ps, 7 ns );
#    Time: 2801562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2801562 ps, :2802031 ps, 2500 ps );
#    Time: 2802031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2801093 ps, :2802031 ps, 7 ns );
#    Time: 2802031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2802031 ps, :2802500 ps, 2500 ps );
#    Time: 2802500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2801562 ps, :2802500 ps, 7 ns );
#    Time: 2802500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2802500 ps, :2802968 ps, 2500 ps );
#    Time: 2802968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2802031 ps, :2802968 ps, 7 ns );
#    Time: 2802968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2802968 ps, :2803437 ps, 2500 ps );
#    Time: 2803437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2802500 ps, :2803437 ps, 7 ns );
#    Time: 2803437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2803437 ps, :2803906 ps, 2500 ps );
#    Time: 2803906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2802968 ps, :2803906 ps, 7 ns );
#    Time: 2803906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2803906 ps, :2804375 ps, 2500 ps );
#    Time: 2804375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2803437 ps, :2804375 ps, 7 ns );
#    Time: 2804375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2804375 ps, :2804843 ps, 2500 ps );
#    Time: 2804843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2803906 ps, :2804843 ps, 7 ns );
#    Time: 2804843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2804843 ps, :2805312 ps, 2500 ps );
#    Time: 2805312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2804375 ps, :2805312 ps, 7 ns );
#    Time: 2805312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2805312 ps, :2805781 ps, 2500 ps );
#    Time: 2805781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2804843 ps, :2805781 ps, 7 ns );
#    Time: 2805781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2805781 ps, :2806250 ps, 2500 ps );
#    Time: 2806250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2805312 ps, :2806250 ps, 7 ns );
#    Time: 2806250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2806250 ps, :2806718 ps, 2500 ps );
#    Time: 2806718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2805781 ps, :2806718 ps, 7 ns );
#    Time: 2806718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2806718 ps, :2807187 ps, 2500 ps );
#    Time: 2807187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2806250 ps, :2807187 ps, 7 ns );
#    Time: 2807187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2807187 ps, :2807656 ps, 2500 ps );
#    Time: 2807656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2806718 ps, :2807656 ps, 7 ns );
#    Time: 2807656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2807656 ps, :2808125 ps, 2500 ps );
#    Time: 2808125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2807187 ps, :2808125 ps, 7 ns );
#    Time: 2808125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2808125 ps, :2808593 ps, 2500 ps );
#    Time: 2808593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2807656 ps, :2808593 ps, 7 ns );
#    Time: 2808593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2808593 ps, :2809062 ps, 2500 ps );
#    Time: 2809062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2808125 ps, :2809062 ps, 7 ns );
#    Time: 2809062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2809062 ps, :2809531 ps, 2500 ps );
#    Time: 2809531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2808593 ps, :2809531 ps, 7 ns );
#    Time: 2809531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2809531 ps, :2810 ns, 2500 ps );
#    Time: 2810 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2809062 ps, :2810 ns, 7 ns );
#    Time: 2810 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2810 ns, :2810468 ps, 2500 ps );
#    Time: 2810468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2809531 ps, :2810468 ps, 7 ns );
#    Time: 2810468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2810468 ps, :2810937 ps, 2500 ps );
#    Time: 2810937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2810 ns, :2810937 ps, 7 ns );
#    Time: 2810937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2810937 ps, :2811406 ps, 2500 ps );
#    Time: 2811406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2810468 ps, :2811406 ps, 7 ns );
#    Time: 2811406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2811406 ps, :2811875 ps, 2500 ps );
#    Time: 2811875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2810937 ps, :2811875 ps, 7 ns );
#    Time: 2811875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2811875 ps, :2812343 ps, 2500 ps );
#    Time: 2812343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2811406 ps, :2812343 ps, 7 ns );
#    Time: 2812343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2812343 ps, :2812812 ps, 2500 ps );
#    Time: 2812812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2811875 ps, :2812812 ps, 7 ns );
#    Time: 2812812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2812812 ps, :2813281 ps, 2500 ps );
#    Time: 2813281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2812343 ps, :2813281 ps, 7 ns );
#    Time: 2813281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2813281 ps, :2813750 ps, 2500 ps );
#    Time: 2813750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2812812 ps, :2813750 ps, 7 ns );
#    Time: 2813750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2813750 ps, :2814218 ps, 2500 ps );
#    Time: 2814218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2813281 ps, :2814218 ps, 7 ns );
#    Time: 2814218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2814218 ps, :2814687 ps, 2500 ps );
#    Time: 2814687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2813750 ps, :2814687 ps, 7 ns );
#    Time: 2814687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2814687 ps, :2815156 ps, 2500 ps );
#    Time: 2815156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2814218 ps, :2815156 ps, 7 ns );
#    Time: 2815156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2815156 ps, :2815625 ps, 2500 ps );
#    Time: 2815625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2814687 ps, :2815625 ps, 7 ns );
#    Time: 2815625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2815625 ps, :2816093 ps, 2500 ps );
#    Time: 2816093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2815156 ps, :2816093 ps, 7 ns );
#    Time: 2816093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2816093 ps, :2816562 ps, 2500 ps );
#    Time: 2816562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2815625 ps, :2816562 ps, 7 ns );
#    Time: 2816562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2816562 ps, :2817031 ps, 2500 ps );
#    Time: 2817031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2816093 ps, :2817031 ps, 7 ns );
#    Time: 2817031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2817031 ps, :2817500 ps, 2500 ps );
#    Time: 2817500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2816562 ps, :2817500 ps, 7 ns );
#    Time: 2817500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2817500 ps, :2817968 ps, 2500 ps );
#    Time: 2817968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2817031 ps, :2817968 ps, 7 ns );
#    Time: 2817968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2817968 ps, :2818437 ps, 2500 ps );
#    Time: 2818437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2817500 ps, :2818437 ps, 7 ns );
#    Time: 2818437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2818437 ps, :2818906 ps, 2500 ps );
#    Time: 2818906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2817968 ps, :2818906 ps, 7 ns );
#    Time: 2818906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2818906 ps, :2819375 ps, 2500 ps );
#    Time: 2819375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2818437 ps, :2819375 ps, 7 ns );
#    Time: 2819375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2819375 ps, :2819843 ps, 2500 ps );
#    Time: 2819843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2818906 ps, :2819843 ps, 7 ns );
#    Time: 2819843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2819843 ps, :2820312 ps, 2500 ps );
#    Time: 2820312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2819375 ps, :2820312 ps, 7 ns );
#    Time: 2820312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2820312 ps, :2820781 ps, 2500 ps );
#    Time: 2820781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2819843 ps, :2820781 ps, 7 ns );
#    Time: 2820781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2820781 ps, :2821250 ps, 2500 ps );
#    Time: 2821250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2820312 ps, :2821250 ps, 7 ns );
#    Time: 2821250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2821250 ps, :2821718 ps, 2500 ps );
#    Time: 2821718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2820781 ps, :2821718 ps, 7 ns );
#    Time: 2821718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2821718 ps, :2822187 ps, 2500 ps );
#    Time: 2822187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2821250 ps, :2822187 ps, 7 ns );
#    Time: 2822187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2822187 ps, :2822656 ps, 2500 ps );
#    Time: 2822656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2821718 ps, :2822656 ps, 7 ns );
#    Time: 2822656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2822656 ps, :2823125 ps, 2500 ps );
#    Time: 2823125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2822187 ps, :2823125 ps, 7 ns );
#    Time: 2823125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2823125 ps, :2823593 ps, 2500 ps );
#    Time: 2823593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2822656 ps, :2823593 ps, 7 ns );
#    Time: 2823593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2823593 ps, :2824062 ps, 2500 ps );
#    Time: 2824062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2823125 ps, :2824062 ps, 7 ns );
#    Time: 2824062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2824062 ps, :2824531 ps, 2500 ps );
#    Time: 2824531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2823593 ps, :2824531 ps, 7 ns );
#    Time: 2824531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2824531 ps, :2825 ns, 2500 ps );
#    Time: 2825 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2824062 ps, :2825 ns, 7 ns );
#    Time: 2825 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2825 ns, :2825468 ps, 2500 ps );
#    Time: 2825468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2824531 ps, :2825468 ps, 7 ns );
#    Time: 2825468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2825468 ps, :2825937 ps, 2500 ps );
#    Time: 2825937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2825 ns, :2825937 ps, 7 ns );
#    Time: 2825937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2825937 ps, :2826406 ps, 2500 ps );
#    Time: 2826406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2825468 ps, :2826406 ps, 7 ns );
#    Time: 2826406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2826406 ps, :2826875 ps, 2500 ps );
#    Time: 2826875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2825937 ps, :2826875 ps, 7 ns );
#    Time: 2826875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2826875 ps, :2827343 ps, 2500 ps );
#    Time: 2827343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2826406 ps, :2827343 ps, 7 ns );
#    Time: 2827343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2827343 ps, :2827812 ps, 2500 ps );
#    Time: 2827812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2826875 ps, :2827812 ps, 7 ns );
#    Time: 2827812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2827812 ps, :2828281 ps, 2500 ps );
#    Time: 2828281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2827343 ps, :2828281 ps, 7 ns );
#    Time: 2828281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2828281 ps, :2828750 ps, 2500 ps );
#    Time: 2828750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2827812 ps, :2828750 ps, 7 ns );
#    Time: 2828750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2828750 ps, :2829218 ps, 2500 ps );
#    Time: 2829218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2828281 ps, :2829218 ps, 7 ns );
#    Time: 2829218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2829218 ps, :2829687 ps, 2500 ps );
#    Time: 2829687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2828750 ps, :2829687 ps, 7 ns );
#    Time: 2829687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2829687 ps, :2830156 ps, 2500 ps );
#    Time: 2830156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2829218 ps, :2830156 ps, 7 ns );
#    Time: 2830156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2830156 ps, :2830625 ps, 2500 ps );
#    Time: 2830625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2829687 ps, :2830625 ps, 7 ns );
#    Time: 2830625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2830625 ps, :2831093 ps, 2500 ps );
#    Time: 2831093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2830156 ps, :2831093 ps, 7 ns );
#    Time: 2831093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2831093 ps, :2831562 ps, 2500 ps );
#    Time: 2831562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2830625 ps, :2831562 ps, 7 ns );
#    Time: 2831562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2831562 ps, :2832031 ps, 2500 ps );
#    Time: 2832031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2831093 ps, :2832031 ps, 7 ns );
#    Time: 2832031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2832031 ps, :2832500 ps, 2500 ps );
#    Time: 2832500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2831562 ps, :2832500 ps, 7 ns );
#    Time: 2832500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2832500 ps, :2832968 ps, 2500 ps );
#    Time: 2832968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2832031 ps, :2832968 ps, 7 ns );
#    Time: 2832968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2832968 ps, :2833437 ps, 2500 ps );
#    Time: 2833437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2832500 ps, :2833437 ps, 7 ns );
#    Time: 2833437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2833437 ps, :2833906 ps, 2500 ps );
#    Time: 2833906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2832968 ps, :2833906 ps, 7 ns );
#    Time: 2833906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2833906 ps, :2834375 ps, 2500 ps );
#    Time: 2834375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2833437 ps, :2834375 ps, 7 ns );
#    Time: 2834375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2834375 ps, :2834843 ps, 2500 ps );
#    Time: 2834843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2833906 ps, :2834843 ps, 7 ns );
#    Time: 2834843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2834843 ps, :2835312 ps, 2500 ps );
#    Time: 2835312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2834375 ps, :2835312 ps, 7 ns );
#    Time: 2835312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2835312 ps, :2835781 ps, 2500 ps );
#    Time: 2835781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2834843 ps, :2835781 ps, 7 ns );
#    Time: 2835781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2835781 ps, :2836250 ps, 2500 ps );
#    Time: 2836250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2835312 ps, :2836250 ps, 7 ns );
#    Time: 2836250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2836250 ps, :2836718 ps, 2500 ps );
#    Time: 2836718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2835781 ps, :2836718 ps, 7 ns );
#    Time: 2836718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2836718 ps, :2837187 ps, 2500 ps );
#    Time: 2837187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2836250 ps, :2837187 ps, 7 ns );
#    Time: 2837187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2837187 ps, :2837656 ps, 2500 ps );
#    Time: 2837656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2836718 ps, :2837656 ps, 7 ns );
#    Time: 2837656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2837656 ps, :2838125 ps, 2500 ps );
#    Time: 2838125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2837187 ps, :2838125 ps, 7 ns );
#    Time: 2838125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2838125 ps, :2838593 ps, 2500 ps );
#    Time: 2838593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2837656 ps, :2838593 ps, 7 ns );
#    Time: 2838593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2838593 ps, :2839062 ps, 2500 ps );
#    Time: 2839062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2838125 ps, :2839062 ps, 7 ns );
#    Time: 2839062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2839062 ps, :2839531 ps, 2500 ps );
#    Time: 2839531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2838593 ps, :2839531 ps, 7 ns );
#    Time: 2839531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2839531 ps, :2840 ns, 2500 ps );
#    Time: 2840 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2839062 ps, :2840 ns, 7 ns );
#    Time: 2840 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2840 ns, :2840468 ps, 2500 ps );
#    Time: 2840468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2839531 ps, :2840468 ps, 7 ns );
#    Time: 2840468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2840468 ps, :2840937 ps, 2500 ps );
#    Time: 2840937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2840 ns, :2840937 ps, 7 ns );
#    Time: 2840937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2840937 ps, :2841406 ps, 2500 ps );
#    Time: 2841406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2840468 ps, :2841406 ps, 7 ns );
#    Time: 2841406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2841406 ps, :2841875 ps, 2500 ps );
#    Time: 2841875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2840937 ps, :2841875 ps, 7 ns );
#    Time: 2841875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2841875 ps, :2842343 ps, 2500 ps );
#    Time: 2842343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2841406 ps, :2842343 ps, 7 ns );
#    Time: 2842343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2842343 ps, :2842812 ps, 2500 ps );
#    Time: 2842812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2841875 ps, :2842812 ps, 7 ns );
#    Time: 2842812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2842812 ps, :2843281 ps, 2500 ps );
#    Time: 2843281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2842343 ps, :2843281 ps, 7 ns );
#    Time: 2843281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2843281 ps, :2843750 ps, 2500 ps );
#    Time: 2843750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2842812 ps, :2843750 ps, 7 ns );
#    Time: 2843750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2843750 ps, :2844218 ps, 2500 ps );
#    Time: 2844218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2843281 ps, :2844218 ps, 7 ns );
#    Time: 2844218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2844218 ps, :2844687 ps, 2500 ps );
#    Time: 2844687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2843750 ps, :2844687 ps, 7 ns );
#    Time: 2844687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2844687 ps, :2845156 ps, 2500 ps );
#    Time: 2845156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2844218 ps, :2845156 ps, 7 ns );
#    Time: 2845156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2845156 ps, :2845625 ps, 2500 ps );
#    Time: 2845625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2844687 ps, :2845625 ps, 7 ns );
#    Time: 2845625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2845625 ps, :2846093 ps, 2500 ps );
#    Time: 2846093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2845156 ps, :2846093 ps, 7 ns );
#    Time: 2846093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2846093 ps, :2846562 ps, 2500 ps );
#    Time: 2846562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2845625 ps, :2846562 ps, 7 ns );
#    Time: 2846562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2846562 ps, :2847031 ps, 2500 ps );
#    Time: 2847031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2846093 ps, :2847031 ps, 7 ns );
#    Time: 2847031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2847031 ps, :2847500 ps, 2500 ps );
#    Time: 2847500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2846562 ps, :2847500 ps, 7 ns );
#    Time: 2847500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2847500 ps, :2847968 ps, 2500 ps );
#    Time: 2847968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2847031 ps, :2847968 ps, 7 ns );
#    Time: 2847968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2847968 ps, :2848437 ps, 2500 ps );
#    Time: 2848437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2847500 ps, :2848437 ps, 7 ns );
#    Time: 2848437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2848437 ps, :2848906 ps, 2500 ps );
#    Time: 2848906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2847968 ps, :2848906 ps, 7 ns );
#    Time: 2848906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2848906 ps, :2849375 ps, 2500 ps );
#    Time: 2849375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2848437 ps, :2849375 ps, 7 ns );
#    Time: 2849375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2849375 ps, :2849843 ps, 2500 ps );
#    Time: 2849843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2848906 ps, :2849843 ps, 7 ns );
#    Time: 2849843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2849843 ps, :2850312 ps, 2500 ps );
#    Time: 2850312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2849375 ps, :2850312 ps, 7 ns );
#    Time: 2850312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2850312 ps, :2850781 ps, 2500 ps );
#    Time: 2850781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2849843 ps, :2850781 ps, 7 ns );
#    Time: 2850781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2850781 ps, :2851250 ps, 2500 ps );
#    Time: 2851250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2850312 ps, :2851250 ps, 7 ns );
#    Time: 2851250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2851250 ps, :2851718 ps, 2500 ps );
#    Time: 2851718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2850781 ps, :2851718 ps, 7 ns );
#    Time: 2851718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2851718 ps, :2852187 ps, 2500 ps );
#    Time: 2852187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2851250 ps, :2852187 ps, 7 ns );
#    Time: 2852187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2852187 ps, :2852656 ps, 2500 ps );
#    Time: 2852656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2851718 ps, :2852656 ps, 7 ns );
#    Time: 2852656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2852656 ps, :2853125 ps, 2500 ps );
#    Time: 2853125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2852187 ps, :2853125 ps, 7 ns );
#    Time: 2853125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2853125 ps, :2853593 ps, 2500 ps );
#    Time: 2853593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2852656 ps, :2853593 ps, 7 ns );
#    Time: 2853593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2853593 ps, :2854062 ps, 2500 ps );
#    Time: 2854062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2853125 ps, :2854062 ps, 7 ns );
#    Time: 2854062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2854062 ps, :2854531 ps, 2500 ps );
#    Time: 2854531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2853593 ps, :2854531 ps, 7 ns );
#    Time: 2854531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2854531 ps, :2855 ns, 2500 ps );
#    Time: 2855 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2854062 ps, :2855 ns, 7 ns );
#    Time: 2855 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2855 ns, :2855468 ps, 2500 ps );
#    Time: 2855468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2854531 ps, :2855468 ps, 7 ns );
#    Time: 2855468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2855468 ps, :2855937 ps, 2500 ps );
#    Time: 2855937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2855 ns, :2855937 ps, 7 ns );
#    Time: 2855937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2855937 ps, :2856406 ps, 2500 ps );
#    Time: 2856406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2855468 ps, :2856406 ps, 7 ns );
#    Time: 2856406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2856406 ps, :2856875 ps, 2500 ps );
#    Time: 2856875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2855937 ps, :2856875 ps, 7 ns );
#    Time: 2856875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2856875 ps, :2857343 ps, 2500 ps );
#    Time: 2857343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2856406 ps, :2857343 ps, 7 ns );
#    Time: 2857343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2857343 ps, :2857812 ps, 2500 ps );
#    Time: 2857812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2856875 ps, :2857812 ps, 7 ns );
#    Time: 2857812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2857812 ps, :2858281 ps, 2500 ps );
#    Time: 2858281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2857343 ps, :2858281 ps, 7 ns );
#    Time: 2858281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2858281 ps, :2858750 ps, 2500 ps );
#    Time: 2858750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2857812 ps, :2858750 ps, 7 ns );
#    Time: 2858750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2858750 ps, :2859218 ps, 2500 ps );
#    Time: 2859218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2858281 ps, :2859218 ps, 7 ns );
#    Time: 2859218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2859218 ps, :2859687 ps, 2500 ps );
#    Time: 2859687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2858750 ps, :2859687 ps, 7 ns );
#    Time: 2859687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2859687 ps, :2860156 ps, 2500 ps );
#    Time: 2860156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2859218 ps, :2860156 ps, 7 ns );
#    Time: 2860156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2860156 ps, :2860625 ps, 2500 ps );
#    Time: 2860625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2859687 ps, :2860625 ps, 7 ns );
#    Time: 2860625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2860625 ps, :2861093 ps, 2500 ps );
#    Time: 2861093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2860156 ps, :2861093 ps, 7 ns );
#    Time: 2861093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2861093 ps, :2861562 ps, 2500 ps );
#    Time: 2861562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2860625 ps, :2861562 ps, 7 ns );
#    Time: 2861562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2861562 ps, :2862031 ps, 2500 ps );
#    Time: 2862031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2861093 ps, :2862031 ps, 7 ns );
#    Time: 2862031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2862031 ps, :2862500 ps, 2500 ps );
#    Time: 2862500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2861562 ps, :2862500 ps, 7 ns );
#    Time: 2862500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2862500 ps, :2862968 ps, 2500 ps );
#    Time: 2862968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2862031 ps, :2862968 ps, 7 ns );
#    Time: 2862968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2862968 ps, :2863437 ps, 2500 ps );
#    Time: 2863437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2862500 ps, :2863437 ps, 7 ns );
#    Time: 2863437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2863437 ps, :2863906 ps, 2500 ps );
#    Time: 2863906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2862968 ps, :2863906 ps, 7 ns );
#    Time: 2863906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2863906 ps, :2864375 ps, 2500 ps );
#    Time: 2864375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2863437 ps, :2864375 ps, 7 ns );
#    Time: 2864375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2864375 ps, :2864843 ps, 2500 ps );
#    Time: 2864843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2863906 ps, :2864843 ps, 7 ns );
#    Time: 2864843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2864843 ps, :2865312 ps, 2500 ps );
#    Time: 2865312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2864375 ps, :2865312 ps, 7 ns );
#    Time: 2865312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2865312 ps, :2865781 ps, 2500 ps );
#    Time: 2865781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2864843 ps, :2865781 ps, 7 ns );
#    Time: 2865781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2865781 ps, :2866250 ps, 2500 ps );
#    Time: 2866250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2865312 ps, :2866250 ps, 7 ns );
#    Time: 2866250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2866250 ps, :2866718 ps, 2500 ps );
#    Time: 2866718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2865781 ps, :2866718 ps, 7 ns );
#    Time: 2866718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2866718 ps, :2867187 ps, 2500 ps );
#    Time: 2867187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2866250 ps, :2867187 ps, 7 ns );
#    Time: 2867187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2867187 ps, :2867656 ps, 2500 ps );
#    Time: 2867656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2866718 ps, :2867656 ps, 7 ns );
#    Time: 2867656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2867656 ps, :2868125 ps, 2500 ps );
#    Time: 2868125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2867187 ps, :2868125 ps, 7 ns );
#    Time: 2868125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2868125 ps, :2868593 ps, 2500 ps );
#    Time: 2868593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2867656 ps, :2868593 ps, 7 ns );
#    Time: 2868593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2868593 ps, :2869062 ps, 2500 ps );
#    Time: 2869062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2868125 ps, :2869062 ps, 7 ns );
#    Time: 2869062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2869062 ps, :2869531 ps, 2500 ps );
#    Time: 2869531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2868593 ps, :2869531 ps, 7 ns );
#    Time: 2869531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2869531 ps, :2870 ns, 2500 ps );
#    Time: 2870 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2869062 ps, :2870 ns, 7 ns );
#    Time: 2870 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2870 ns, :2870468 ps, 2500 ps );
#    Time: 2870468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2869531 ps, :2870468 ps, 7 ns );
#    Time: 2870468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2870468 ps, :2870937 ps, 2500 ps );
#    Time: 2870937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2870 ns, :2870937 ps, 7 ns );
#    Time: 2870937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2870937 ps, :2871406 ps, 2500 ps );
#    Time: 2871406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2870468 ps, :2871406 ps, 7 ns );
#    Time: 2871406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2871406 ps, :2871875 ps, 2500 ps );
#    Time: 2871875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2870937 ps, :2871875 ps, 7 ns );
#    Time: 2871875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2871875 ps, :2872343 ps, 2500 ps );
#    Time: 2872343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2871406 ps, :2872343 ps, 7 ns );
#    Time: 2872343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2872343 ps, :2872812 ps, 2500 ps );
#    Time: 2872812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2871875 ps, :2872812 ps, 7 ns );
#    Time: 2872812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2872812 ps, :2873281 ps, 2500 ps );
#    Time: 2873281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2872343 ps, :2873281 ps, 7 ns );
#    Time: 2873281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2873281 ps, :2873750 ps, 2500 ps );
#    Time: 2873750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2872812 ps, :2873750 ps, 7 ns );
#    Time: 2873750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2873750 ps, :2874218 ps, 2500 ps );
#    Time: 2874218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2873281 ps, :2874218 ps, 7 ns );
#    Time: 2874218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2874218 ps, :2874687 ps, 2500 ps );
#    Time: 2874687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2873750 ps, :2874687 ps, 7 ns );
#    Time: 2874687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2874687 ps, :2875156 ps, 2500 ps );
#    Time: 2875156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2874218 ps, :2875156 ps, 7 ns );
#    Time: 2875156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2875156 ps, :2875625 ps, 2500 ps );
#    Time: 2875625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2874687 ps, :2875625 ps, 7 ns );
#    Time: 2875625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2875625 ps, :2876093 ps, 2500 ps );
#    Time: 2876093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2875156 ps, :2876093 ps, 7 ns );
#    Time: 2876093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2876093 ps, :2876562 ps, 2500 ps );
#    Time: 2876562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2875625 ps, :2876562 ps, 7 ns );
#    Time: 2876562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2876562 ps, :2877031 ps, 2500 ps );
#    Time: 2877031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2876093 ps, :2877031 ps, 7 ns );
#    Time: 2877031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2877031 ps, :2877500 ps, 2500 ps );
#    Time: 2877500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2876562 ps, :2877500 ps, 7 ns );
#    Time: 2877500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2877500 ps, :2877968 ps, 2500 ps );
#    Time: 2877968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2877031 ps, :2877968 ps, 7 ns );
#    Time: 2877968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2877968 ps, :2878437 ps, 2500 ps );
#    Time: 2878437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2877500 ps, :2878437 ps, 7 ns );
#    Time: 2878437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2878437 ps, :2878906 ps, 2500 ps );
#    Time: 2878906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2877968 ps, :2878906 ps, 7 ns );
#    Time: 2878906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2878906 ps, :2879375 ps, 2500 ps );
#    Time: 2879375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2878437 ps, :2879375 ps, 7 ns );
#    Time: 2879375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2879375 ps, :2879843 ps, 2500 ps );
#    Time: 2879843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2878906 ps, :2879843 ps, 7 ns );
#    Time: 2879843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2879843 ps, :2880312 ps, 2500 ps );
#    Time: 2880312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2879375 ps, :2880312 ps, 7 ns );
#    Time: 2880312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2880312 ps, :2880781 ps, 2500 ps );
#    Time: 2880781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2879843 ps, :2880781 ps, 7 ns );
#    Time: 2880781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2880781 ps, :2881250 ps, 2500 ps );
#    Time: 2881250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2880312 ps, :2881250 ps, 7 ns );
#    Time: 2881250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2881250 ps, :2881718 ps, 2500 ps );
#    Time: 2881718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2880781 ps, :2881718 ps, 7 ns );
#    Time: 2881718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2881718 ps, :2882187 ps, 2500 ps );
#    Time: 2882187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2881250 ps, :2882187 ps, 7 ns );
#    Time: 2882187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2882187 ps, :2882656 ps, 2500 ps );
#    Time: 2882656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2881718 ps, :2882656 ps, 7 ns );
#    Time: 2882656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2882656 ps, :2883125 ps, 2500 ps );
#    Time: 2883125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2882187 ps, :2883125 ps, 7 ns );
#    Time: 2883125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2883125 ps, :2883593 ps, 2500 ps );
#    Time: 2883593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2882656 ps, :2883593 ps, 7 ns );
#    Time: 2883593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2883593 ps, :2884062 ps, 2500 ps );
#    Time: 2884062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2883125 ps, :2884062 ps, 7 ns );
#    Time: 2884062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2884062 ps, :2884531 ps, 2500 ps );
#    Time: 2884531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2883593 ps, :2884531 ps, 7 ns );
#    Time: 2884531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2884531 ps, :2885 ns, 2500 ps );
#    Time: 2885 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2884062 ps, :2885 ns, 7 ns );
#    Time: 2885 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2885 ns, :2885468 ps, 2500 ps );
#    Time: 2885468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2884531 ps, :2885468 ps, 7 ns );
#    Time: 2885468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2885468 ps, :2885937 ps, 2500 ps );
#    Time: 2885937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2885 ns, :2885937 ps, 7 ns );
#    Time: 2885937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2885937 ps, :2886406 ps, 2500 ps );
#    Time: 2886406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2885468 ps, :2886406 ps, 7 ns );
#    Time: 2886406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2886406 ps, :2886875 ps, 2500 ps );
#    Time: 2886875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2885937 ps, :2886875 ps, 7 ns );
#    Time: 2886875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2886875 ps, :2887343 ps, 2500 ps );
#    Time: 2887343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2886406 ps, :2887343 ps, 7 ns );
#    Time: 2887343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2887343 ps, :2887812 ps, 2500 ps );
#    Time: 2887812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2886875 ps, :2887812 ps, 7 ns );
#    Time: 2887812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2887812 ps, :2888281 ps, 2500 ps );
#    Time: 2888281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2887343 ps, :2888281 ps, 7 ns );
#    Time: 2888281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2888281 ps, :2888750 ps, 2500 ps );
#    Time: 2888750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2887812 ps, :2888750 ps, 7 ns );
#    Time: 2888750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2888750 ps, :2889218 ps, 2500 ps );
#    Time: 2889218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2888281 ps, :2889218 ps, 7 ns );
#    Time: 2889218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2889218 ps, :2889687 ps, 2500 ps );
#    Time: 2889687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2888750 ps, :2889687 ps, 7 ns );
#    Time: 2889687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2889687 ps, :2890156 ps, 2500 ps );
#    Time: 2890156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2889218 ps, :2890156 ps, 7 ns );
#    Time: 2890156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2890156 ps, :2890625 ps, 2500 ps );
#    Time: 2890625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2889687 ps, :2890625 ps, 7 ns );
#    Time: 2890625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2890625 ps, :2891093 ps, 2500 ps );
#    Time: 2891093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2890156 ps, :2891093 ps, 7 ns );
#    Time: 2891093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2891093 ps, :2891562 ps, 2500 ps );
#    Time: 2891562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2890625 ps, :2891562 ps, 7 ns );
#    Time: 2891562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2891562 ps, :2892031 ps, 2500 ps );
#    Time: 2892031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2891093 ps, :2892031 ps, 7 ns );
#    Time: 2892031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2892031 ps, :2892500 ps, 2500 ps );
#    Time: 2892500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2891562 ps, :2892500 ps, 7 ns );
#    Time: 2892500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2892500 ps, :2892968 ps, 2500 ps );
#    Time: 2892968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2892031 ps, :2892968 ps, 7 ns );
#    Time: 2892968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2892968 ps, :2893437 ps, 2500 ps );
#    Time: 2893437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2892500 ps, :2893437 ps, 7 ns );
#    Time: 2893437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2893437 ps, :2893906 ps, 2500 ps );
#    Time: 2893906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2892968 ps, :2893906 ps, 7 ns );
#    Time: 2893906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2893906 ps, :2894375 ps, 2500 ps );
#    Time: 2894375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2893437 ps, :2894375 ps, 7 ns );
#    Time: 2894375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2894375 ps, :2894843 ps, 2500 ps );
#    Time: 2894843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2893906 ps, :2894843 ps, 7 ns );
#    Time: 2894843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2894843 ps, :2895312 ps, 2500 ps );
#    Time: 2895312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2894375 ps, :2895312 ps, 7 ns );
#    Time: 2895312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2895312 ps, :2895781 ps, 2500 ps );
#    Time: 2895781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2894843 ps, :2895781 ps, 7 ns );
#    Time: 2895781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2895781 ps, :2896250 ps, 2500 ps );
#    Time: 2896250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2895312 ps, :2896250 ps, 7 ns );
#    Time: 2896250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2896250 ps, :2896718 ps, 2500 ps );
#    Time: 2896718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2895781 ps, :2896718 ps, 7 ns );
#    Time: 2896718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2896718 ps, :2897187 ps, 2500 ps );
#    Time: 2897187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2896250 ps, :2897187 ps, 7 ns );
#    Time: 2897187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2897187 ps, :2897656 ps, 2500 ps );
#    Time: 2897656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2896718 ps, :2897656 ps, 7 ns );
#    Time: 2897656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2897656 ps, :2898125 ps, 2500 ps );
#    Time: 2898125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2897187 ps, :2898125 ps, 7 ns );
#    Time: 2898125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2898125 ps, :2898593 ps, 2500 ps );
#    Time: 2898593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2897656 ps, :2898593 ps, 7 ns );
#    Time: 2898593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2898593 ps, :2899062 ps, 2500 ps );
#    Time: 2899062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2898125 ps, :2899062 ps, 7 ns );
#    Time: 2899062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2899062 ps, :2899531 ps, 2500 ps );
#    Time: 2899531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2898593 ps, :2899531 ps, 7 ns );
#    Time: 2899531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2899531 ps, :2900 ns, 2500 ps );
#    Time: 2900 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2899062 ps, :2900 ns, 7 ns );
#    Time: 2900 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2900 ns, :2900468 ps, 2500 ps );
#    Time: 2900468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2899531 ps, :2900468 ps, 7 ns );
#    Time: 2900468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2900468 ps, :2900937 ps, 2500 ps );
#    Time: 2900937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2900 ns, :2900937 ps, 7 ns );
#    Time: 2900937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2900937 ps, :2901406 ps, 2500 ps );
#    Time: 2901406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2900468 ps, :2901406 ps, 7 ns );
#    Time: 2901406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2901406 ps, :2901875 ps, 2500 ps );
#    Time: 2901875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2900937 ps, :2901875 ps, 7 ns );
#    Time: 2901875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2901875 ps, :2902343 ps, 2500 ps );
#    Time: 2902343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2901406 ps, :2902343 ps, 7 ns );
#    Time: 2902343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2902343 ps, :2902812 ps, 2500 ps );
#    Time: 2902812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2901875 ps, :2902812 ps, 7 ns );
#    Time: 2902812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2902812 ps, :2903281 ps, 2500 ps );
#    Time: 2903281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2902343 ps, :2903281 ps, 7 ns );
#    Time: 2903281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2903281 ps, :2903750 ps, 2500 ps );
#    Time: 2903750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2902812 ps, :2903750 ps, 7 ns );
#    Time: 2903750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2903750 ps, :2904218 ps, 2500 ps );
#    Time: 2904218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2903281 ps, :2904218 ps, 7 ns );
#    Time: 2904218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2904218 ps, :2904687 ps, 2500 ps );
#    Time: 2904687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2903750 ps, :2904687 ps, 7 ns );
#    Time: 2904687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2904687 ps, :2905156 ps, 2500 ps );
#    Time: 2905156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2904218 ps, :2905156 ps, 7 ns );
#    Time: 2905156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2905156 ps, :2905625 ps, 2500 ps );
#    Time: 2905625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2904687 ps, :2905625 ps, 7 ns );
#    Time: 2905625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2905625 ps, :2906093 ps, 2500 ps );
#    Time: 2906093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2905156 ps, :2906093 ps, 7 ns );
#    Time: 2906093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2906093 ps, :2906562 ps, 2500 ps );
#    Time: 2906562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2905625 ps, :2906562 ps, 7 ns );
#    Time: 2906562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2906562 ps, :2907031 ps, 2500 ps );
#    Time: 2907031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2906093 ps, :2907031 ps, 7 ns );
#    Time: 2907031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2907031 ps, :2907500 ps, 2500 ps );
#    Time: 2907500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2906562 ps, :2907500 ps, 7 ns );
#    Time: 2907500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2907500 ps, :2907968 ps, 2500 ps );
#    Time: 2907968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2907031 ps, :2907968 ps, 7 ns );
#    Time: 2907968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2907968 ps, :2908437 ps, 2500 ps );
#    Time: 2908437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2907500 ps, :2908437 ps, 7 ns );
#    Time: 2908437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2908437 ps, :2908906 ps, 2500 ps );
#    Time: 2908906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2907968 ps, :2908906 ps, 7 ns );
#    Time: 2908906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2908906 ps, :2909375 ps, 2500 ps );
#    Time: 2909375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2908437 ps, :2909375 ps, 7 ns );
#    Time: 2909375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2909375 ps, :2909843 ps, 2500 ps );
#    Time: 2909843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2908906 ps, :2909843 ps, 7 ns );
#    Time: 2909843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2909843 ps, :2910312 ps, 2500 ps );
#    Time: 2910312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2909375 ps, :2910312 ps, 7 ns );
#    Time: 2910312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2910312 ps, :2910781 ps, 2500 ps );
#    Time: 2910781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2909843 ps, :2910781 ps, 7 ns );
#    Time: 2910781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2910781 ps, :2911250 ps, 2500 ps );
#    Time: 2911250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2910312 ps, :2911250 ps, 7 ns );
#    Time: 2911250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2911250 ps, :2911718 ps, 2500 ps );
#    Time: 2911718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2910781 ps, :2911718 ps, 7 ns );
#    Time: 2911718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2911718 ps, :2912187 ps, 2500 ps );
#    Time: 2912187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2911250 ps, :2912187 ps, 7 ns );
#    Time: 2912187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2912187 ps, :2912656 ps, 2500 ps );
#    Time: 2912656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2911718 ps, :2912656 ps, 7 ns );
#    Time: 2912656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2912656 ps, :2913125 ps, 2500 ps );
#    Time: 2913125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2912187 ps, :2913125 ps, 7 ns );
#    Time: 2913125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2913125 ps, :2913593 ps, 2500 ps );
#    Time: 2913593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2912656 ps, :2913593 ps, 7 ns );
#    Time: 2913593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2913593 ps, :2914062 ps, 2500 ps );
#    Time: 2914062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2913125 ps, :2914062 ps, 7 ns );
#    Time: 2914062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2914062 ps, :2914531 ps, 2500 ps );
#    Time: 2914531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2913593 ps, :2914531 ps, 7 ns );
#    Time: 2914531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2914531 ps, :2915 ns, 2500 ps );
#    Time: 2915 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2914062 ps, :2915 ns, 7 ns );
#    Time: 2915 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2915 ns, :2915468 ps, 2500 ps );
#    Time: 2915468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2914531 ps, :2915468 ps, 7 ns );
#    Time: 2915468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2915468 ps, :2915937 ps, 2500 ps );
#    Time: 2915937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2915 ns, :2915937 ps, 7 ns );
#    Time: 2915937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2915937 ps, :2916406 ps, 2500 ps );
#    Time: 2916406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2915468 ps, :2916406 ps, 7 ns );
#    Time: 2916406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2916406 ps, :2916875 ps, 2500 ps );
#    Time: 2916875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2915937 ps, :2916875 ps, 7 ns );
#    Time: 2916875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2916875 ps, :2917343 ps, 2500 ps );
#    Time: 2917343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2916406 ps, :2917343 ps, 7 ns );
#    Time: 2917343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2917343 ps, :2917812 ps, 2500 ps );
#    Time: 2917812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2916875 ps, :2917812 ps, 7 ns );
#    Time: 2917812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2917812 ps, :2918281 ps, 2500 ps );
#    Time: 2918281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2917343 ps, :2918281 ps, 7 ns );
#    Time: 2918281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2918281 ps, :2918750 ps, 2500 ps );
#    Time: 2918750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2917812 ps, :2918750 ps, 7 ns );
#    Time: 2918750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2918750 ps, :2919218 ps, 2500 ps );
#    Time: 2919218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2918281 ps, :2919218 ps, 7 ns );
#    Time: 2919218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2919218 ps, :2919687 ps, 2500 ps );
#    Time: 2919687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2918750 ps, :2919687 ps, 7 ns );
#    Time: 2919687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2919687 ps, :2920156 ps, 2500 ps );
#    Time: 2920156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2919218 ps, :2920156 ps, 7 ns );
#    Time: 2920156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2920156 ps, :2920625 ps, 2500 ps );
#    Time: 2920625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2919687 ps, :2920625 ps, 7 ns );
#    Time: 2920625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2920625 ps, :2921093 ps, 2500 ps );
#    Time: 2921093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2920156 ps, :2921093 ps, 7 ns );
#    Time: 2921093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2921093 ps, :2921562 ps, 2500 ps );
#    Time: 2921562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2920625 ps, :2921562 ps, 7 ns );
#    Time: 2921562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2921562 ps, :2922031 ps, 2500 ps );
#    Time: 2922031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2921093 ps, :2922031 ps, 7 ns );
#    Time: 2922031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2922031 ps, :2922500 ps, 2500 ps );
#    Time: 2922500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2921562 ps, :2922500 ps, 7 ns );
#    Time: 2922500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2922500 ps, :2922968 ps, 2500 ps );
#    Time: 2922968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2922031 ps, :2922968 ps, 7 ns );
#    Time: 2922968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2922968 ps, :2923437 ps, 2500 ps );
#    Time: 2923437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2922500 ps, :2923437 ps, 7 ns );
#    Time: 2923437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2923437 ps, :2923906 ps, 2500 ps );
#    Time: 2923906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2922968 ps, :2923906 ps, 7 ns );
#    Time: 2923906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2923906 ps, :2924375 ps, 2500 ps );
#    Time: 2924375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2923437 ps, :2924375 ps, 7 ns );
#    Time: 2924375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2924375 ps, :2924843 ps, 2500 ps );
#    Time: 2924843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2923906 ps, :2924843 ps, 7 ns );
#    Time: 2924843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2924843 ps, :2925312 ps, 2500 ps );
#    Time: 2925312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2924375 ps, :2925312 ps, 7 ns );
#    Time: 2925312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2925312 ps, :2925781 ps, 2500 ps );
#    Time: 2925781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2924843 ps, :2925781 ps, 7 ns );
#    Time: 2925781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2925781 ps, :2926250 ps, 2500 ps );
#    Time: 2926250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2925312 ps, :2926250 ps, 7 ns );
#    Time: 2926250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2926250 ps, :2926718 ps, 2500 ps );
#    Time: 2926718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2925781 ps, :2926718 ps, 7 ns );
#    Time: 2926718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2926718 ps, :2927187 ps, 2500 ps );
#    Time: 2927187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2926250 ps, :2927187 ps, 7 ns );
#    Time: 2927187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2927187 ps, :2927656 ps, 2500 ps );
#    Time: 2927656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2926718 ps, :2927656 ps, 7 ns );
#    Time: 2927656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2927656 ps, :2928125 ps, 2500 ps );
#    Time: 2928125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2927187 ps, :2928125 ps, 7 ns );
#    Time: 2928125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2928125 ps, :2928593 ps, 2500 ps );
#    Time: 2928593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2927656 ps, :2928593 ps, 7 ns );
#    Time: 2928593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2928593 ps, :2929062 ps, 2500 ps );
#    Time: 2929062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2928125 ps, :2929062 ps, 7 ns );
#    Time: 2929062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2929062 ps, :2929531 ps, 2500 ps );
#    Time: 2929531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2928593 ps, :2929531 ps, 7 ns );
#    Time: 2929531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2929531 ps, :2930 ns, 2500 ps );
#    Time: 2930 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2929062 ps, :2930 ns, 7 ns );
#    Time: 2930 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2930 ns, :2930468 ps, 2500 ps );
#    Time: 2930468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2929531 ps, :2930468 ps, 7 ns );
#    Time: 2930468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2930468 ps, :2930937 ps, 2500 ps );
#    Time: 2930937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2930 ns, :2930937 ps, 7 ns );
#    Time: 2930937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2930937 ps, :2931406 ps, 2500 ps );
#    Time: 2931406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2930468 ps, :2931406 ps, 7 ns );
#    Time: 2931406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2931406 ps, :2931875 ps, 2500 ps );
#    Time: 2931875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2930937 ps, :2931875 ps, 7 ns );
#    Time: 2931875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2931875 ps, :2932343 ps, 2500 ps );
#    Time: 2932343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2931406 ps, :2932343 ps, 7 ns );
#    Time: 2932343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2932343 ps, :2932812 ps, 2500 ps );
#    Time: 2932812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2931875 ps, :2932812 ps, 7 ns );
#    Time: 2932812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2932812 ps, :2933281 ps, 2500 ps );
#    Time: 2933281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2932343 ps, :2933281 ps, 7 ns );
#    Time: 2933281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2933281 ps, :2933750 ps, 2500 ps );
#    Time: 2933750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2932812 ps, :2933750 ps, 7 ns );
#    Time: 2933750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2933750 ps, :2934218 ps, 2500 ps );
#    Time: 2934218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2933281 ps, :2934218 ps, 7 ns );
#    Time: 2934218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2934218 ps, :2934687 ps, 2500 ps );
#    Time: 2934687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2933750 ps, :2934687 ps, 7 ns );
#    Time: 2934687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2934687 ps, :2935156 ps, 2500 ps );
#    Time: 2935156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2934218 ps, :2935156 ps, 7 ns );
#    Time: 2935156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2935156 ps, :2935625 ps, 2500 ps );
#    Time: 2935625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2934687 ps, :2935625 ps, 7 ns );
#    Time: 2935625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2935625 ps, :2936093 ps, 2500 ps );
#    Time: 2936093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2935156 ps, :2936093 ps, 7 ns );
#    Time: 2936093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2936093 ps, :2936562 ps, 2500 ps );
#    Time: 2936562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2935625 ps, :2936562 ps, 7 ns );
#    Time: 2936562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2936562 ps, :2937031 ps, 2500 ps );
#    Time: 2937031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2936093 ps, :2937031 ps, 7 ns );
#    Time: 2937031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2937031 ps, :2937500 ps, 2500 ps );
#    Time: 2937500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2936562 ps, :2937500 ps, 7 ns );
#    Time: 2937500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2937500 ps, :2937968 ps, 2500 ps );
#    Time: 2937968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2937031 ps, :2937968 ps, 7 ns );
#    Time: 2937968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2937968 ps, :2938437 ps, 2500 ps );
#    Time: 2938437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2937500 ps, :2938437 ps, 7 ns );
#    Time: 2938437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2938437 ps, :2938906 ps, 2500 ps );
#    Time: 2938906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2937968 ps, :2938906 ps, 7 ns );
#    Time: 2938906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2938906 ps, :2939375 ps, 2500 ps );
#    Time: 2939375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2938437 ps, :2939375 ps, 7 ns );
#    Time: 2939375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2939375 ps, :2939843 ps, 2500 ps );
#    Time: 2939843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2938906 ps, :2939843 ps, 7 ns );
#    Time: 2939843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2939843 ps, :2940312 ps, 2500 ps );
#    Time: 2940312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2939375 ps, :2940312 ps, 7 ns );
#    Time: 2940312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2940312 ps, :2940781 ps, 2500 ps );
#    Time: 2940781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2939843 ps, :2940781 ps, 7 ns );
#    Time: 2940781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2940781 ps, :2941250 ps, 2500 ps );
#    Time: 2941250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2940312 ps, :2941250 ps, 7 ns );
#    Time: 2941250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2941250 ps, :2941718 ps, 2500 ps );
#    Time: 2941718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2940781 ps, :2941718 ps, 7 ns );
#    Time: 2941718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2941718 ps, :2942187 ps, 2500 ps );
#    Time: 2942187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2941250 ps, :2942187 ps, 7 ns );
#    Time: 2942187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2942187 ps, :2942656 ps, 2500 ps );
#    Time: 2942656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2941718 ps, :2942656 ps, 7 ns );
#    Time: 2942656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2942656 ps, :2943125 ps, 2500 ps );
#    Time: 2943125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2942187 ps, :2943125 ps, 7 ns );
#    Time: 2943125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2943125 ps, :2943593 ps, 2500 ps );
#    Time: 2943593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2942656 ps, :2943593 ps, 7 ns );
#    Time: 2943593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2943593 ps, :2944062 ps, 2500 ps );
#    Time: 2944062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2943125 ps, :2944062 ps, 7 ns );
#    Time: 2944062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2944062 ps, :2944531 ps, 2500 ps );
#    Time: 2944531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2943593 ps, :2944531 ps, 7 ns );
#    Time: 2944531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2944531 ps, :2945 ns, 2500 ps );
#    Time: 2945 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2944062 ps, :2945 ns, 7 ns );
#    Time: 2945 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2945 ns, :2945468 ps, 2500 ps );
#    Time: 2945468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2944531 ps, :2945468 ps, 7 ns );
#    Time: 2945468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2945468 ps, :2945937 ps, 2500 ps );
#    Time: 2945937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2945 ns, :2945937 ps, 7 ns );
#    Time: 2945937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2945937 ps, :2946406 ps, 2500 ps );
#    Time: 2946406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2945468 ps, :2946406 ps, 7 ns );
#    Time: 2946406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2946406 ps, :2946875 ps, 2500 ps );
#    Time: 2946875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2945937 ps, :2946875 ps, 7 ns );
#    Time: 2946875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2946875 ps, :2947343 ps, 2500 ps );
#    Time: 2947343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2946406 ps, :2947343 ps, 7 ns );
#    Time: 2947343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2947343 ps, :2947812 ps, 2500 ps );
#    Time: 2947812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2946875 ps, :2947812 ps, 7 ns );
#    Time: 2947812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2947812 ps, :2948281 ps, 2500 ps );
#    Time: 2948281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2947343 ps, :2948281 ps, 7 ns );
#    Time: 2948281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2948281 ps, :2948750 ps, 2500 ps );
#    Time: 2948750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2947812 ps, :2948750 ps, 7 ns );
#    Time: 2948750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2948750 ps, :2949218 ps, 2500 ps );
#    Time: 2949218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2948281 ps, :2949218 ps, 7 ns );
#    Time: 2949218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2949218 ps, :2949687 ps, 2500 ps );
#    Time: 2949687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2948750 ps, :2949687 ps, 7 ns );
#    Time: 2949687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2949687 ps, :2950156 ps, 2500 ps );
#    Time: 2950156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2949218 ps, :2950156 ps, 7 ns );
#    Time: 2950156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2950156 ps, :2950625 ps, 2500 ps );
#    Time: 2950625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2949687 ps, :2950625 ps, 7 ns );
#    Time: 2950625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2950625 ps, :2951093 ps, 2500 ps );
#    Time: 2951093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2950156 ps, :2951093 ps, 7 ns );
#    Time: 2951093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2951093 ps, :2951562 ps, 2500 ps );
#    Time: 2951562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2950625 ps, :2951562 ps, 7 ns );
#    Time: 2951562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2951562 ps, :2952031 ps, 2500 ps );
#    Time: 2952031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2951093 ps, :2952031 ps, 7 ns );
#    Time: 2952031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2952031 ps, :2952500 ps, 2500 ps );
#    Time: 2952500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2951562 ps, :2952500 ps, 7 ns );
#    Time: 2952500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2952500 ps, :2952968 ps, 2500 ps );
#    Time: 2952968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2952031 ps, :2952968 ps, 7 ns );
#    Time: 2952968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2952968 ps, :2953437 ps, 2500 ps );
#    Time: 2953437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2952500 ps, :2953437 ps, 7 ns );
#    Time: 2953437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2953437 ps, :2953906 ps, 2500 ps );
#    Time: 2953906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2952968 ps, :2953906 ps, 7 ns );
#    Time: 2953906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2953906 ps, :2954375 ps, 2500 ps );
#    Time: 2954375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2953437 ps, :2954375 ps, 7 ns );
#    Time: 2954375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2954375 ps, :2954843 ps, 2500 ps );
#    Time: 2954843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2953906 ps, :2954843 ps, 7 ns );
#    Time: 2954843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2954843 ps, :2955312 ps, 2500 ps );
#    Time: 2955312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2954375 ps, :2955312 ps, 7 ns );
#    Time: 2955312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2955312 ps, :2955781 ps, 2500 ps );
#    Time: 2955781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2954843 ps, :2955781 ps, 7 ns );
#    Time: 2955781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2955781 ps, :2956250 ps, 2500 ps );
#    Time: 2956250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2955312 ps, :2956250 ps, 7 ns );
#    Time: 2956250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2956250 ps, :2956718 ps, 2500 ps );
#    Time: 2956718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2955781 ps, :2956718 ps, 7 ns );
#    Time: 2956718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2956718 ps, :2957187 ps, 2500 ps );
#    Time: 2957187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2956250 ps, :2957187 ps, 7 ns );
#    Time: 2957187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2957187 ps, :2957656 ps, 2500 ps );
#    Time: 2957656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2956718 ps, :2957656 ps, 7 ns );
#    Time: 2957656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2957656 ps, :2958125 ps, 2500 ps );
#    Time: 2958125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2957187 ps, :2958125 ps, 7 ns );
#    Time: 2958125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2958125 ps, :2958593 ps, 2500 ps );
#    Time: 2958593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2957656 ps, :2958593 ps, 7 ns );
#    Time: 2958593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2958593 ps, :2959062 ps, 2500 ps );
#    Time: 2959062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2958125 ps, :2959062 ps, 7 ns );
#    Time: 2959062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2959062 ps, :2959531 ps, 2500 ps );
#    Time: 2959531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2958593 ps, :2959531 ps, 7 ns );
#    Time: 2959531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2959531 ps, :2960 ns, 2500 ps );
#    Time: 2960 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2959062 ps, :2960 ns, 7 ns );
#    Time: 2960 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2960 ns, :2960468 ps, 2500 ps );
#    Time: 2960468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2959531 ps, :2960468 ps, 7 ns );
#    Time: 2960468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2960468 ps, :2960937 ps, 2500 ps );
#    Time: 2960937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2960 ns, :2960937 ps, 7 ns );
#    Time: 2960937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2960937 ps, :2961406 ps, 2500 ps );
#    Time: 2961406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2960468 ps, :2961406 ps, 7 ns );
#    Time: 2961406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2961406 ps, :2961875 ps, 2500 ps );
#    Time: 2961875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2960937 ps, :2961875 ps, 7 ns );
#    Time: 2961875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2961875 ps, :2962343 ps, 2500 ps );
#    Time: 2962343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2961406 ps, :2962343 ps, 7 ns );
#    Time: 2962343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2962343 ps, :2962812 ps, 2500 ps );
#    Time: 2962812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2961875 ps, :2962812 ps, 7 ns );
#    Time: 2962812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2962812 ps, :2963281 ps, 2500 ps );
#    Time: 2963281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2962343 ps, :2963281 ps, 7 ns );
#    Time: 2963281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2963281 ps, :2963750 ps, 2500 ps );
#    Time: 2963750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2962812 ps, :2963750 ps, 7 ns );
#    Time: 2963750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2963750 ps, :2964218 ps, 2500 ps );
#    Time: 2964218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2963281 ps, :2964218 ps, 7 ns );
#    Time: 2964218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2964218 ps, :2964687 ps, 2500 ps );
#    Time: 2964687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2963750 ps, :2964687 ps, 7 ns );
#    Time: 2964687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2964687 ps, :2965156 ps, 2500 ps );
#    Time: 2965156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2964218 ps, :2965156 ps, 7 ns );
#    Time: 2965156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2965156 ps, :2965625 ps, 2500 ps );
#    Time: 2965625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2964687 ps, :2965625 ps, 7 ns );
#    Time: 2965625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2965625 ps, :2966093 ps, 2500 ps );
#    Time: 2966093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2965156 ps, :2966093 ps, 7 ns );
#    Time: 2966093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2966093 ps, :2966562 ps, 2500 ps );
#    Time: 2966562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2965625 ps, :2966562 ps, 7 ns );
#    Time: 2966562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2966562 ps, :2967031 ps, 2500 ps );
#    Time: 2967031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2966093 ps, :2967031 ps, 7 ns );
#    Time: 2967031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2967031 ps, :2967500 ps, 2500 ps );
#    Time: 2967500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2966562 ps, :2967500 ps, 7 ns );
#    Time: 2967500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2967500 ps, :2967968 ps, 2500 ps );
#    Time: 2967968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2967031 ps, :2967968 ps, 7 ns );
#    Time: 2967968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2967968 ps, :2968437 ps, 2500 ps );
#    Time: 2968437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2967500 ps, :2968437 ps, 7 ns );
#    Time: 2968437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2968437 ps, :2968906 ps, 2500 ps );
#    Time: 2968906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2967968 ps, :2968906 ps, 7 ns );
#    Time: 2968906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2968906 ps, :2969375 ps, 2500 ps );
#    Time: 2969375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2968437 ps, :2969375 ps, 7 ns );
#    Time: 2969375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2969375 ps, :2969843 ps, 2500 ps );
#    Time: 2969843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2968906 ps, :2969843 ps, 7 ns );
#    Time: 2969843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2969843 ps, :2970312 ps, 2500 ps );
#    Time: 2970312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2969375 ps, :2970312 ps, 7 ns );
#    Time: 2970312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2970312 ps, :2970781 ps, 2500 ps );
#    Time: 2970781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2969843 ps, :2970781 ps, 7 ns );
#    Time: 2970781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2970781 ps, :2971250 ps, 2500 ps );
#    Time: 2971250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2970312 ps, :2971250 ps, 7 ns );
#    Time: 2971250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2971250 ps, :2971718 ps, 2500 ps );
#    Time: 2971718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2970781 ps, :2971718 ps, 7 ns );
#    Time: 2971718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2971718 ps, :2972187 ps, 2500 ps );
#    Time: 2972187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2971250 ps, :2972187 ps, 7 ns );
#    Time: 2972187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2972187 ps, :2972656 ps, 2500 ps );
#    Time: 2972656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2971718 ps, :2972656 ps, 7 ns );
#    Time: 2972656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2972656 ps, :2973125 ps, 2500 ps );
#    Time: 2973125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2972187 ps, :2973125 ps, 7 ns );
#    Time: 2973125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2973125 ps, :2973593 ps, 2500 ps );
#    Time: 2973593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2972656 ps, :2973593 ps, 7 ns );
#    Time: 2973593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2973593 ps, :2974062 ps, 2500 ps );
#    Time: 2974062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2973125 ps, :2974062 ps, 7 ns );
#    Time: 2974062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2974062 ps, :2974531 ps, 2500 ps );
#    Time: 2974531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2973593 ps, :2974531 ps, 7 ns );
#    Time: 2974531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2974531 ps, :2975 ns, 2500 ps );
#    Time: 2975 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2974062 ps, :2975 ns, 7 ns );
#    Time: 2975 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2975 ns, :2975468 ps, 2500 ps );
#    Time: 2975468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2974531 ps, :2975468 ps, 7 ns );
#    Time: 2975468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2975468 ps, :2975937 ps, 2500 ps );
#    Time: 2975937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2975 ns, :2975937 ps, 7 ns );
#    Time: 2975937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2975937 ps, :2976406 ps, 2500 ps );
#    Time: 2976406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2975468 ps, :2976406 ps, 7 ns );
#    Time: 2976406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2976406 ps, :2976875 ps, 2500 ps );
#    Time: 2976875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2975937 ps, :2976875 ps, 7 ns );
#    Time: 2976875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2976875 ps, :2977343 ps, 2500 ps );
#    Time: 2977343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2976406 ps, :2977343 ps, 7 ns );
#    Time: 2977343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2977343 ps, :2977812 ps, 2500 ps );
#    Time: 2977812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2976875 ps, :2977812 ps, 7 ns );
#    Time: 2977812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2977812 ps, :2978281 ps, 2500 ps );
#    Time: 2978281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2977343 ps, :2978281 ps, 7 ns );
#    Time: 2978281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2978281 ps, :2978750 ps, 2500 ps );
#    Time: 2978750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2977812 ps, :2978750 ps, 7 ns );
#    Time: 2978750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2978750 ps, :2979218 ps, 2500 ps );
#    Time: 2979218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2978281 ps, :2979218 ps, 7 ns );
#    Time: 2979218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2979218 ps, :2979687 ps, 2500 ps );
#    Time: 2979687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2978750 ps, :2979687 ps, 7 ns );
#    Time: 2979687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2979687 ps, :2980156 ps, 2500 ps );
#    Time: 2980156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2979218 ps, :2980156 ps, 7 ns );
#    Time: 2980156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2980156 ps, :2980625 ps, 2500 ps );
#    Time: 2980625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2979687 ps, :2980625 ps, 7 ns );
#    Time: 2980625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2980625 ps, :2981093 ps, 2500 ps );
#    Time: 2981093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2980156 ps, :2981093 ps, 7 ns );
#    Time: 2981093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2981093 ps, :2981562 ps, 2500 ps );
#    Time: 2981562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2980625 ps, :2981562 ps, 7 ns );
#    Time: 2981562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2981562 ps, :2982031 ps, 2500 ps );
#    Time: 2982031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2981093 ps, :2982031 ps, 7 ns );
#    Time: 2982031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2982031 ps, :2982500 ps, 2500 ps );
#    Time: 2982500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2981562 ps, :2982500 ps, 7 ns );
#    Time: 2982500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2982500 ps, :2982968 ps, 2500 ps );
#    Time: 2982968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2982031 ps, :2982968 ps, 7 ns );
#    Time: 2982968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2982968 ps, :2983437 ps, 2500 ps );
#    Time: 2983437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2982500 ps, :2983437 ps, 7 ns );
#    Time: 2983437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2983437 ps, :2983906 ps, 2500 ps );
#    Time: 2983906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2982968 ps, :2983906 ps, 7 ns );
#    Time: 2983906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2983906 ps, :2984375 ps, 2500 ps );
#    Time: 2984375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2983437 ps, :2984375 ps, 7 ns );
#    Time: 2984375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2984375 ps, :2984843 ps, 2500 ps );
#    Time: 2984843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2983906 ps, :2984843 ps, 7 ns );
#    Time: 2984843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2984843 ps, :2985312 ps, 2500 ps );
#    Time: 2985312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2984375 ps, :2985312 ps, 7 ns );
#    Time: 2985312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2985312 ps, :2985781 ps, 2500 ps );
#    Time: 2985781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2984843 ps, :2985781 ps, 7 ns );
#    Time: 2985781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2985781 ps, :2986250 ps, 2500 ps );
#    Time: 2986250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2985312 ps, :2986250 ps, 7 ns );
#    Time: 2986250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2986250 ps, :2986718 ps, 2500 ps );
#    Time: 2986718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2985781 ps, :2986718 ps, 7 ns );
#    Time: 2986718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2986718 ps, :2987187 ps, 2500 ps );
#    Time: 2987187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2986250 ps, :2987187 ps, 7 ns );
#    Time: 2987187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2987187 ps, :2987656 ps, 2500 ps );
#    Time: 2987656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2986718 ps, :2987656 ps, 7 ns );
#    Time: 2987656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2987656 ps, :2988125 ps, 2500 ps );
#    Time: 2988125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2987187 ps, :2988125 ps, 7 ns );
#    Time: 2988125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2988125 ps, :2988593 ps, 2500 ps );
#    Time: 2988593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2987656 ps, :2988593 ps, 7 ns );
#    Time: 2988593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2988593 ps, :2989062 ps, 2500 ps );
#    Time: 2989062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2988125 ps, :2989062 ps, 7 ns );
#    Time: 2989062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2989062 ps, :2989531 ps, 2500 ps );
#    Time: 2989531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2988593 ps, :2989531 ps, 7 ns );
#    Time: 2989531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2989531 ps, :2990 ns, 2500 ps );
#    Time: 2990 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2989062 ps, :2990 ns, 7 ns );
#    Time: 2990 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2990 ns, :2990468 ps, 2500 ps );
#    Time: 2990468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2989531 ps, :2990468 ps, 7 ns );
#    Time: 2990468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2990468 ps, :2990937 ps, 2500 ps );
#    Time: 2990937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2990 ns, :2990937 ps, 7 ns );
#    Time: 2990937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2990937 ps, :2991406 ps, 2500 ps );
#    Time: 2991406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2990468 ps, :2991406 ps, 7 ns );
#    Time: 2991406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2991406 ps, :2991875 ps, 2500 ps );
#    Time: 2991875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2990937 ps, :2991875 ps, 7 ns );
#    Time: 2991875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2991875 ps, :2992343 ps, 2500 ps );
#    Time: 2992343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2991406 ps, :2992343 ps, 7 ns );
#    Time: 2992343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2992343 ps, :2992812 ps, 2500 ps );
#    Time: 2992812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2991875 ps, :2992812 ps, 7 ns );
#    Time: 2992812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2992812 ps, :2993281 ps, 2500 ps );
#    Time: 2993281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2992343 ps, :2993281 ps, 7 ns );
#    Time: 2993281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2993281 ps, :2993750 ps, 2500 ps );
#    Time: 2993750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2992812 ps, :2993750 ps, 7 ns );
#    Time: 2993750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2993750 ps, :2994218 ps, 2500 ps );
#    Time: 2994218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2993281 ps, :2994218 ps, 7 ns );
#    Time: 2994218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2994218 ps, :2994687 ps, 2500 ps );
#    Time: 2994687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2993750 ps, :2994687 ps, 7 ns );
#    Time: 2994687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2994687 ps, :2995156 ps, 2500 ps );
#    Time: 2995156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2994218 ps, :2995156 ps, 7 ns );
#    Time: 2995156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2995156 ps, :2995625 ps, 2500 ps );
#    Time: 2995625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2994687 ps, :2995625 ps, 7 ns );
#    Time: 2995625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2995625 ps, :2996093 ps, 2500 ps );
#    Time: 2996093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2995156 ps, :2996093 ps, 7 ns );
#    Time: 2996093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2996093 ps, :2996562 ps, 2500 ps );
#    Time: 2996562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2995625 ps, :2996562 ps, 7 ns );
#    Time: 2996562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2996562 ps, :2997031 ps, 2500 ps );
#    Time: 2997031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2996093 ps, :2997031 ps, 7 ns );
#    Time: 2997031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2997031 ps, :2997500 ps, 2500 ps );
#    Time: 2997500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2996562 ps, :2997500 ps, 7 ns );
#    Time: 2997500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2997500 ps, :2997968 ps, 2500 ps );
#    Time: 2997968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2997031 ps, :2997968 ps, 7 ns );
#    Time: 2997968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2997968 ps, :2998437 ps, 2500 ps );
#    Time: 2998437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2997500 ps, :2998437 ps, 7 ns );
#    Time: 2998437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2998437 ps, :2998906 ps, 2500 ps );
#    Time: 2998906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2997968 ps, :2998906 ps, 7 ns );
#    Time: 2998906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2998906 ps, :2999375 ps, 2500 ps );
#    Time: 2999375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2998437 ps, :2999375 ps, 7 ns );
#    Time: 2999375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:2999375 ps, :2999843 ps, 2500 ps );
#    Time: 2999843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2998906 ps, :2999843 ps, 7 ns );
#    Time: 2999843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:2999843 ps, :3000312 ps, 2500 ps );
#    Time: 3000312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:2999375 ps, :3000312 ps, 7 ns );
#    Time: 3000312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3000312 ps, :3000781 ps, 2500 ps );
#    Time: 3000781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:2999843 ps, :3000781 ps, 7 ns );
#    Time: 3000781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3000781 ps, :3001250 ps, 2500 ps );
#    Time: 3001250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3000312 ps, :3001250 ps, 7 ns );
#    Time: 3001250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3001250 ps, :3001718 ps, 2500 ps );
#    Time: 3001718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3000781 ps, :3001718 ps, 7 ns );
#    Time: 3001718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3001718 ps, :3002187 ps, 2500 ps );
#    Time: 3002187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3001250 ps, :3002187 ps, 7 ns );
#    Time: 3002187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3002187 ps, :3002656 ps, 2500 ps );
#    Time: 3002656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3001718 ps, :3002656 ps, 7 ns );
#    Time: 3002656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3002656 ps, :3003125 ps, 2500 ps );
#    Time: 3003125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3002187 ps, :3003125 ps, 7 ns );
#    Time: 3003125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3003125 ps, :3003593 ps, 2500 ps );
#    Time: 3003593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3002656 ps, :3003593 ps, 7 ns );
#    Time: 3003593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3003593 ps, :3004062 ps, 2500 ps );
#    Time: 3004062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3003125 ps, :3004062 ps, 7 ns );
#    Time: 3004062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3004062 ps, :3004531 ps, 2500 ps );
#    Time: 3004531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3003593 ps, :3004531 ps, 7 ns );
#    Time: 3004531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3004531 ps, :3005 ns, 2500 ps );
#    Time: 3005 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3004062 ps, :3005 ns, 7 ns );
#    Time: 3005 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3005 ns, :3005468 ps, 2500 ps );
#    Time: 3005468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3004531 ps, :3005468 ps, 7 ns );
#    Time: 3005468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3005468 ps, :3005937 ps, 2500 ps );
#    Time: 3005937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3005 ns, :3005937 ps, 7 ns );
#    Time: 3005937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3005937 ps, :3006406 ps, 2500 ps );
#    Time: 3006406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3005468 ps, :3006406 ps, 7 ns );
#    Time: 3006406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3006406 ps, :3006875 ps, 2500 ps );
#    Time: 3006875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3005937 ps, :3006875 ps, 7 ns );
#    Time: 3006875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3006875 ps, :3007343 ps, 2500 ps );
#    Time: 3007343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3006406 ps, :3007343 ps, 7 ns );
#    Time: 3007343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3007343 ps, :3007812 ps, 2500 ps );
#    Time: 3007812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3006875 ps, :3007812 ps, 7 ns );
#    Time: 3007812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3007812 ps, :3008281 ps, 2500 ps );
#    Time: 3008281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3007343 ps, :3008281 ps, 7 ns );
#    Time: 3008281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3008281 ps, :3008750 ps, 2500 ps );
#    Time: 3008750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3007812 ps, :3008750 ps, 7 ns );
#    Time: 3008750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3008750 ps, :3009218 ps, 2500 ps );
#    Time: 3009218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3008281 ps, :3009218 ps, 7 ns );
#    Time: 3009218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3009218 ps, :3009687 ps, 2500 ps );
#    Time: 3009687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3008750 ps, :3009687 ps, 7 ns );
#    Time: 3009687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3009687 ps, :3010156 ps, 2500 ps );
#    Time: 3010156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3009218 ps, :3010156 ps, 7 ns );
#    Time: 3010156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3010156 ps, :3010625 ps, 2500 ps );
#    Time: 3010625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3009687 ps, :3010625 ps, 7 ns );
#    Time: 3010625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3010625 ps, :3011093 ps, 2500 ps );
#    Time: 3011093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3010156 ps, :3011093 ps, 7 ns );
#    Time: 3011093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3011093 ps, :3011562 ps, 2500 ps );
#    Time: 3011562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3010625 ps, :3011562 ps, 7 ns );
#    Time: 3011562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3011562 ps, :3012031 ps, 2500 ps );
#    Time: 3012031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3011093 ps, :3012031 ps, 7 ns );
#    Time: 3012031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3012031 ps, :3012500 ps, 2500 ps );
#    Time: 3012500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3011562 ps, :3012500 ps, 7 ns );
#    Time: 3012500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3012500 ps, :3012968 ps, 2500 ps );
#    Time: 3012968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3012031 ps, :3012968 ps, 7 ns );
#    Time: 3012968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3012968 ps, :3013437 ps, 2500 ps );
#    Time: 3013437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3012500 ps, :3013437 ps, 7 ns );
#    Time: 3013437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3013437 ps, :3013906 ps, 2500 ps );
#    Time: 3013906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3012968 ps, :3013906 ps, 7 ns );
#    Time: 3013906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3013906 ps, :3014375 ps, 2500 ps );
#    Time: 3014375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3013437 ps, :3014375 ps, 7 ns );
#    Time: 3014375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3014375 ps, :3014843 ps, 2500 ps );
#    Time: 3014843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3013906 ps, :3014843 ps, 7 ns );
#    Time: 3014843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3014843 ps, :3015312 ps, 2500 ps );
#    Time: 3015312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3014375 ps, :3015312 ps, 7 ns );
#    Time: 3015312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3015312 ps, :3015781 ps, 2500 ps );
#    Time: 3015781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3014843 ps, :3015781 ps, 7 ns );
#    Time: 3015781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3015781 ps, :3016250 ps, 2500 ps );
#    Time: 3016250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3015312 ps, :3016250 ps, 7 ns );
#    Time: 3016250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3016250 ps, :3016718 ps, 2500 ps );
#    Time: 3016718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3015781 ps, :3016718 ps, 7 ns );
#    Time: 3016718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3016718 ps, :3017187 ps, 2500 ps );
#    Time: 3017187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3016250 ps, :3017187 ps, 7 ns );
#    Time: 3017187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3017187 ps, :3017656 ps, 2500 ps );
#    Time: 3017656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3016718 ps, :3017656 ps, 7 ns );
#    Time: 3017656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3017656 ps, :3018125 ps, 2500 ps );
#    Time: 3018125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3017187 ps, :3018125 ps, 7 ns );
#    Time: 3018125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3018125 ps, :3018593 ps, 2500 ps );
#    Time: 3018593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3017656 ps, :3018593 ps, 7 ns );
#    Time: 3018593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3018593 ps, :3019062 ps, 2500 ps );
#    Time: 3019062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3018125 ps, :3019062 ps, 7 ns );
#    Time: 3019062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3019062 ps, :3019531 ps, 2500 ps );
#    Time: 3019531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3018593 ps, :3019531 ps, 7 ns );
#    Time: 3019531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3019531 ps, :3020 ns, 2500 ps );
#    Time: 3020 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3019062 ps, :3020 ns, 7 ns );
#    Time: 3020 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3020 ns, :3020468 ps, 2500 ps );
#    Time: 3020468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3019531 ps, :3020468 ps, 7 ns );
#    Time: 3020468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3020468 ps, :3020937 ps, 2500 ps );
#    Time: 3020937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3020 ns, :3020937 ps, 7 ns );
#    Time: 3020937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3020937 ps, :3021406 ps, 2500 ps );
#    Time: 3021406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3020468 ps, :3021406 ps, 7 ns );
#    Time: 3021406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3021406 ps, :3021875 ps, 2500 ps );
#    Time: 3021875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3020937 ps, :3021875 ps, 7 ns );
#    Time: 3021875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3021875 ps, :3022343 ps, 2500 ps );
#    Time: 3022343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3021406 ps, :3022343 ps, 7 ns );
#    Time: 3022343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3022343 ps, :3022812 ps, 2500 ps );
#    Time: 3022812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3021875 ps, :3022812 ps, 7 ns );
#    Time: 3022812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3022812 ps, :3023281 ps, 2500 ps );
#    Time: 3023281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3022343 ps, :3023281 ps, 7 ns );
#    Time: 3023281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3023281 ps, :3023750 ps, 2500 ps );
#    Time: 3023750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3022812 ps, :3023750 ps, 7 ns );
#    Time: 3023750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3023750 ps, :3024218 ps, 2500 ps );
#    Time: 3024218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3023281 ps, :3024218 ps, 7 ns );
#    Time: 3024218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3024218 ps, :3024687 ps, 2500 ps );
#    Time: 3024687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3023750 ps, :3024687 ps, 7 ns );
#    Time: 3024687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3024687 ps, :3025156 ps, 2500 ps );
#    Time: 3025156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3024218 ps, :3025156 ps, 7 ns );
#    Time: 3025156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3025156 ps, :3025625 ps, 2500 ps );
#    Time: 3025625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3024687 ps, :3025625 ps, 7 ns );
#    Time: 3025625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3025625 ps, :3026093 ps, 2500 ps );
#    Time: 3026093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3025156 ps, :3026093 ps, 7 ns );
#    Time: 3026093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3026093 ps, :3026562 ps, 2500 ps );
#    Time: 3026562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3025625 ps, :3026562 ps, 7 ns );
#    Time: 3026562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3026562 ps, :3027031 ps, 2500 ps );
#    Time: 3027031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3026093 ps, :3027031 ps, 7 ns );
#    Time: 3027031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3027031 ps, :3027500 ps, 2500 ps );
#    Time: 3027500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3026562 ps, :3027500 ps, 7 ns );
#    Time: 3027500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3027500 ps, :3027968 ps, 2500 ps );
#    Time: 3027968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3027031 ps, :3027968 ps, 7 ns );
#    Time: 3027968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3027968 ps, :3028437 ps, 2500 ps );
#    Time: 3028437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3027500 ps, :3028437 ps, 7 ns );
#    Time: 3028437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3028437 ps, :3028906 ps, 2500 ps );
#    Time: 3028906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3027968 ps, :3028906 ps, 7 ns );
#    Time: 3028906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3028906 ps, :3029375 ps, 2500 ps );
#    Time: 3029375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3028437 ps, :3029375 ps, 7 ns );
#    Time: 3029375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3029375 ps, :3029843 ps, 2500 ps );
#    Time: 3029843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3028906 ps, :3029843 ps, 7 ns );
#    Time: 3029843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3029843 ps, :3030312 ps, 2500 ps );
#    Time: 3030312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3029375 ps, :3030312 ps, 7 ns );
#    Time: 3030312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3030312 ps, :3030781 ps, 2500 ps );
#    Time: 3030781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3029843 ps, :3030781 ps, 7 ns );
#    Time: 3030781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3030781 ps, :3031250 ps, 2500 ps );
#    Time: 3031250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3030312 ps, :3031250 ps, 7 ns );
#    Time: 3031250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3031250 ps, :3031718 ps, 2500 ps );
#    Time: 3031718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3030781 ps, :3031718 ps, 7 ns );
#    Time: 3031718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3031718 ps, :3032187 ps, 2500 ps );
#    Time: 3032187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3031250 ps, :3032187 ps, 7 ns );
#    Time: 3032187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3032187 ps, :3032656 ps, 2500 ps );
#    Time: 3032656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3031718 ps, :3032656 ps, 7 ns );
#    Time: 3032656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3032656 ps, :3033125 ps, 2500 ps );
#    Time: 3033125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3032187 ps, :3033125 ps, 7 ns );
#    Time: 3033125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3033125 ps, :3033593 ps, 2500 ps );
#    Time: 3033593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3032656 ps, :3033593 ps, 7 ns );
#    Time: 3033593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3033593 ps, :3034062 ps, 2500 ps );
#    Time: 3034062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3033125 ps, :3034062 ps, 7 ns );
#    Time: 3034062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3034062 ps, :3034531 ps, 2500 ps );
#    Time: 3034531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3033593 ps, :3034531 ps, 7 ns );
#    Time: 3034531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3034531 ps, :3035 ns, 2500 ps );
#    Time: 3035 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3034062 ps, :3035 ns, 7 ns );
#    Time: 3035 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3035 ns, :3035468 ps, 2500 ps );
#    Time: 3035468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3034531 ps, :3035468 ps, 7 ns );
#    Time: 3035468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3035468 ps, :3035937 ps, 2500 ps );
#    Time: 3035937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3035 ns, :3035937 ps, 7 ns );
#    Time: 3035937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3035937 ps, :3036406 ps, 2500 ps );
#    Time: 3036406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3035468 ps, :3036406 ps, 7 ns );
#    Time: 3036406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3036406 ps, :3036875 ps, 2500 ps );
#    Time: 3036875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3035937 ps, :3036875 ps, 7 ns );
#    Time: 3036875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3036875 ps, :3037343 ps, 2500 ps );
#    Time: 3037343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3036406 ps, :3037343 ps, 7 ns );
#    Time: 3037343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3037343 ps, :3037812 ps, 2500 ps );
#    Time: 3037812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3036875 ps, :3037812 ps, 7 ns );
#    Time: 3037812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3037812 ps, :3038281 ps, 2500 ps );
#    Time: 3038281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3037343 ps, :3038281 ps, 7 ns );
#    Time: 3038281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3038281 ps, :3038750 ps, 2500 ps );
#    Time: 3038750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3037812 ps, :3038750 ps, 7 ns );
#    Time: 3038750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3038750 ps, :3039218 ps, 2500 ps );
#    Time: 3039218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3038281 ps, :3039218 ps, 7 ns );
#    Time: 3039218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3039218 ps, :3039687 ps, 2500 ps );
#    Time: 3039687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3038750 ps, :3039687 ps, 7 ns );
#    Time: 3039687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3039687 ps, :3040156 ps, 2500 ps );
#    Time: 3040156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3039218 ps, :3040156 ps, 7 ns );
#    Time: 3040156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3040156 ps, :3040625 ps, 2500 ps );
#    Time: 3040625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3039687 ps, :3040625 ps, 7 ns );
#    Time: 3040625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3040625 ps, :3041093 ps, 2500 ps );
#    Time: 3041093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3040156 ps, :3041093 ps, 7 ns );
#    Time: 3041093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3041093 ps, :3041562 ps, 2500 ps );
#    Time: 3041562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3040625 ps, :3041562 ps, 7 ns );
#    Time: 3041562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3041562 ps, :3042031 ps, 2500 ps );
#    Time: 3042031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3041093 ps, :3042031 ps, 7 ns );
#    Time: 3042031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3042031 ps, :3042500 ps, 2500 ps );
#    Time: 3042500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3041562 ps, :3042500 ps, 7 ns );
#    Time: 3042500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3042500 ps, :3042968 ps, 2500 ps );
#    Time: 3042968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3042031 ps, :3042968 ps, 7 ns );
#    Time: 3042968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3042968 ps, :3043437 ps, 2500 ps );
#    Time: 3043437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3042500 ps, :3043437 ps, 7 ns );
#    Time: 3043437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3043437 ps, :3043906 ps, 2500 ps );
#    Time: 3043906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3042968 ps, :3043906 ps, 7 ns );
#    Time: 3043906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3043906 ps, :3044375 ps, 2500 ps );
#    Time: 3044375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3043437 ps, :3044375 ps, 7 ns );
#    Time: 3044375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3044375 ps, :3044843 ps, 2500 ps );
#    Time: 3044843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3043906 ps, :3044843 ps, 7 ns );
#    Time: 3044843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3044843 ps, :3045312 ps, 2500 ps );
#    Time: 3045312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3044375 ps, :3045312 ps, 7 ns );
#    Time: 3045312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3045312 ps, :3045781 ps, 2500 ps );
#    Time: 3045781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3044843 ps, :3045781 ps, 7 ns );
#    Time: 3045781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3045781 ps, :3046250 ps, 2500 ps );
#    Time: 3046250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3045312 ps, :3046250 ps, 7 ns );
#    Time: 3046250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3046250 ps, :3046718 ps, 2500 ps );
#    Time: 3046718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3045781 ps, :3046718 ps, 7 ns );
#    Time: 3046718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3046718 ps, :3047187 ps, 2500 ps );
#    Time: 3047187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3046250 ps, :3047187 ps, 7 ns );
#    Time: 3047187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3047187 ps, :3047656 ps, 2500 ps );
#    Time: 3047656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3046718 ps, :3047656 ps, 7 ns );
#    Time: 3047656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3047656 ps, :3048125 ps, 2500 ps );
#    Time: 3048125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3047187 ps, :3048125 ps, 7 ns );
#    Time: 3048125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3048125 ps, :3048593 ps, 2500 ps );
#    Time: 3048593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3047656 ps, :3048593 ps, 7 ns );
#    Time: 3048593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3048593 ps, :3049062 ps, 2500 ps );
#    Time: 3049062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3048125 ps, :3049062 ps, 7 ns );
#    Time: 3049062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3049062 ps, :3049531 ps, 2500 ps );
#    Time: 3049531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3048593 ps, :3049531 ps, 7 ns );
#    Time: 3049531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3049531 ps, :3050 ns, 2500 ps );
#    Time: 3050 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3049062 ps, :3050 ns, 7 ns );
#    Time: 3050 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3050 ns, :3050468 ps, 2500 ps );
#    Time: 3050468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3049531 ps, :3050468 ps, 7 ns );
#    Time: 3050468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3050468 ps, :3050937 ps, 2500 ps );
#    Time: 3050937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3050 ns, :3050937 ps, 7 ns );
#    Time: 3050937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3050937 ps, :3051406 ps, 2500 ps );
#    Time: 3051406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3050468 ps, :3051406 ps, 7 ns );
#    Time: 3051406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3051406 ps, :3051875 ps, 2500 ps );
#    Time: 3051875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3050937 ps, :3051875 ps, 7 ns );
#    Time: 3051875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3051875 ps, :3052343 ps, 2500 ps );
#    Time: 3052343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3051406 ps, :3052343 ps, 7 ns );
#    Time: 3052343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3052343 ps, :3052812 ps, 2500 ps );
#    Time: 3052812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3051875 ps, :3052812 ps, 7 ns );
#    Time: 3052812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3052812 ps, :3053281 ps, 2500 ps );
#    Time: 3053281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3052343 ps, :3053281 ps, 7 ns );
#    Time: 3053281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3053281 ps, :3053750 ps, 2500 ps );
#    Time: 3053750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3052812 ps, :3053750 ps, 7 ns );
#    Time: 3053750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3053750 ps, :3054218 ps, 2500 ps );
#    Time: 3054218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3053281 ps, :3054218 ps, 7 ns );
#    Time: 3054218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3054218 ps, :3054687 ps, 2500 ps );
#    Time: 3054687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3053750 ps, :3054687 ps, 7 ns );
#    Time: 3054687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3054687 ps, :3055156 ps, 2500 ps );
#    Time: 3055156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3054218 ps, :3055156 ps, 7 ns );
#    Time: 3055156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3055156 ps, :3055625 ps, 2500 ps );
#    Time: 3055625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3054687 ps, :3055625 ps, 7 ns );
#    Time: 3055625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3055625 ps, :3056093 ps, 2500 ps );
#    Time: 3056093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3055156 ps, :3056093 ps, 7 ns );
#    Time: 3056093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3056093 ps, :3056562 ps, 2500 ps );
#    Time: 3056562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3055625 ps, :3056562 ps, 7 ns );
#    Time: 3056562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3056562 ps, :3057031 ps, 2500 ps );
#    Time: 3057031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3056093 ps, :3057031 ps, 7 ns );
#    Time: 3057031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3057031 ps, :3057500 ps, 2500 ps );
#    Time: 3057500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3056562 ps, :3057500 ps, 7 ns );
#    Time: 3057500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3057500 ps, :3057968 ps, 2500 ps );
#    Time: 3057968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3057031 ps, :3057968 ps, 7 ns );
#    Time: 3057968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3057968 ps, :3058437 ps, 2500 ps );
#    Time: 3058437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3057500 ps, :3058437 ps, 7 ns );
#    Time: 3058437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3058437 ps, :3058906 ps, 2500 ps );
#    Time: 3058906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3057968 ps, :3058906 ps, 7 ns );
#    Time: 3058906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3058906 ps, :3059375 ps, 2500 ps );
#    Time: 3059375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3058437 ps, :3059375 ps, 7 ns );
#    Time: 3059375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3059375 ps, :3059843 ps, 2500 ps );
#    Time: 3059843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3058906 ps, :3059843 ps, 7 ns );
#    Time: 3059843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3059843 ps, :3060312 ps, 2500 ps );
#    Time: 3060312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3059375 ps, :3060312 ps, 7 ns );
#    Time: 3060312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3060312 ps, :3060781 ps, 2500 ps );
#    Time: 3060781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3059843 ps, :3060781 ps, 7 ns );
#    Time: 3060781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3060781 ps, :3061250 ps, 2500 ps );
#    Time: 3061250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3060312 ps, :3061250 ps, 7 ns );
#    Time: 3061250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3061250 ps, :3061718 ps, 2500 ps );
#    Time: 3061718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3060781 ps, :3061718 ps, 7 ns );
#    Time: 3061718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3061718 ps, :3062187 ps, 2500 ps );
#    Time: 3062187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3061250 ps, :3062187 ps, 7 ns );
#    Time: 3062187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3062187 ps, :3062656 ps, 2500 ps );
#    Time: 3062656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3061718 ps, :3062656 ps, 7 ns );
#    Time: 3062656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3062656 ps, :3063125 ps, 2500 ps );
#    Time: 3063125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3062187 ps, :3063125 ps, 7 ns );
#    Time: 3063125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3063125 ps, :3063593 ps, 2500 ps );
#    Time: 3063593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3062656 ps, :3063593 ps, 7 ns );
#    Time: 3063593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3063593 ps, :3064062 ps, 2500 ps );
#    Time: 3064062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3063125 ps, :3064062 ps, 7 ns );
#    Time: 3064062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3064062 ps, :3064531 ps, 2500 ps );
#    Time: 3064531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3063593 ps, :3064531 ps, 7 ns );
#    Time: 3064531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3064531 ps, :3065 ns, 2500 ps );
#    Time: 3065 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3064062 ps, :3065 ns, 7 ns );
#    Time: 3065 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3065 ns, :3065468 ps, 2500 ps );
#    Time: 3065468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3064531 ps, :3065468 ps, 7 ns );
#    Time: 3065468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3065468 ps, :3065937 ps, 2500 ps );
#    Time: 3065937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3065 ns, :3065937 ps, 7 ns );
#    Time: 3065937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3065937 ps, :3066406 ps, 2500 ps );
#    Time: 3066406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3065468 ps, :3066406 ps, 7 ns );
#    Time: 3066406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3066406 ps, :3066875 ps, 2500 ps );
#    Time: 3066875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3065937 ps, :3066875 ps, 7 ns );
#    Time: 3066875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3066875 ps, :3067343 ps, 2500 ps );
#    Time: 3067343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3066406 ps, :3067343 ps, 7 ns );
#    Time: 3067343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3067343 ps, :3067812 ps, 2500 ps );
#    Time: 3067812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3066875 ps, :3067812 ps, 7 ns );
#    Time: 3067812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3067812 ps, :3068281 ps, 2500 ps );
#    Time: 3068281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3067343 ps, :3068281 ps, 7 ns );
#    Time: 3068281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3068281 ps, :3068750 ps, 2500 ps );
#    Time: 3068750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3067812 ps, :3068750 ps, 7 ns );
#    Time: 3068750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3068750 ps, :3069218 ps, 2500 ps );
#    Time: 3069218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3068281 ps, :3069218 ps, 7 ns );
#    Time: 3069218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3069218 ps, :3069687 ps, 2500 ps );
#    Time: 3069687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3068750 ps, :3069687 ps, 7 ns );
#    Time: 3069687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3069687 ps, :3070156 ps, 2500 ps );
#    Time: 3070156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3069218 ps, :3070156 ps, 7 ns );
#    Time: 3070156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3070156 ps, :3070625 ps, 2500 ps );
#    Time: 3070625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3069687 ps, :3070625 ps, 7 ns );
#    Time: 3070625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3070625 ps, :3071093 ps, 2500 ps );
#    Time: 3071093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3070156 ps, :3071093 ps, 7 ns );
#    Time: 3071093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3071093 ps, :3071562 ps, 2500 ps );
#    Time: 3071562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3070625 ps, :3071562 ps, 7 ns );
#    Time: 3071562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3071562 ps, :3072031 ps, 2500 ps );
#    Time: 3072031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3071093 ps, :3072031 ps, 7 ns );
#    Time: 3072031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3072031 ps, :3072500 ps, 2500 ps );
#    Time: 3072500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3071562 ps, :3072500 ps, 7 ns );
#    Time: 3072500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3072500 ps, :3072968 ps, 2500 ps );
#    Time: 3072968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3072031 ps, :3072968 ps, 7 ns );
#    Time: 3072968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3072968 ps, :3073437 ps, 2500 ps );
#    Time: 3073437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3072500 ps, :3073437 ps, 7 ns );
#    Time: 3073437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3073437 ps, :3073906 ps, 2500 ps );
#    Time: 3073906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3072968 ps, :3073906 ps, 7 ns );
#    Time: 3073906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3073906 ps, :3074375 ps, 2500 ps );
#    Time: 3074375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3073437 ps, :3074375 ps, 7 ns );
#    Time: 3074375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3074375 ps, :3074843 ps, 2500 ps );
#    Time: 3074843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3073906 ps, :3074843 ps, 7 ns );
#    Time: 3074843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3074843 ps, :3075312 ps, 2500 ps );
#    Time: 3075312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3074375 ps, :3075312 ps, 7 ns );
#    Time: 3075312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3075312 ps, :3075781 ps, 2500 ps );
#    Time: 3075781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3074843 ps, :3075781 ps, 7 ns );
#    Time: 3075781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3075781 ps, :3076250 ps, 2500 ps );
#    Time: 3076250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3075312 ps, :3076250 ps, 7 ns );
#    Time: 3076250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3076250 ps, :3076718 ps, 2500 ps );
#    Time: 3076718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3075781 ps, :3076718 ps, 7 ns );
#    Time: 3076718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3076718 ps, :3077187 ps, 2500 ps );
#    Time: 3077187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3076250 ps, :3077187 ps, 7 ns );
#    Time: 3077187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3077187 ps, :3077656 ps, 2500 ps );
#    Time: 3077656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3076718 ps, :3077656 ps, 7 ns );
#    Time: 3077656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3077656 ps, :3078125 ps, 2500 ps );
#    Time: 3078125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3077187 ps, :3078125 ps, 7 ns );
#    Time: 3078125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3078125 ps, :3078593 ps, 2500 ps );
#    Time: 3078593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3077656 ps, :3078593 ps, 7 ns );
#    Time: 3078593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3078593 ps, :3079062 ps, 2500 ps );
#    Time: 3079062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3078125 ps, :3079062 ps, 7 ns );
#    Time: 3079062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3079062 ps, :3079531 ps, 2500 ps );
#    Time: 3079531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3078593 ps, :3079531 ps, 7 ns );
#    Time: 3079531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3079531 ps, :3080 ns, 2500 ps );
#    Time: 3080 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3079062 ps, :3080 ns, 7 ns );
#    Time: 3080 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3080 ns, :3080468 ps, 2500 ps );
#    Time: 3080468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3079531 ps, :3080468 ps, 7 ns );
#    Time: 3080468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3080468 ps, :3080937 ps, 2500 ps );
#    Time: 3080937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3080 ns, :3080937 ps, 7 ns );
#    Time: 3080937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3080937 ps, :3081406 ps, 2500 ps );
#    Time: 3081406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3080468 ps, :3081406 ps, 7 ns );
#    Time: 3081406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3081406 ps, :3081875 ps, 2500 ps );
#    Time: 3081875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3080937 ps, :3081875 ps, 7 ns );
#    Time: 3081875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3081875 ps, :3082343 ps, 2500 ps );
#    Time: 3082343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3081406 ps, :3082343 ps, 7 ns );
#    Time: 3082343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3082343 ps, :3082812 ps, 2500 ps );
#    Time: 3082812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3081875 ps, :3082812 ps, 7 ns );
#    Time: 3082812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3082812 ps, :3083281 ps, 2500 ps );
#    Time: 3083281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3082343 ps, :3083281 ps, 7 ns );
#    Time: 3083281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3083281 ps, :3083750 ps, 2500 ps );
#    Time: 3083750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3082812 ps, :3083750 ps, 7 ns );
#    Time: 3083750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3083750 ps, :3084218 ps, 2500 ps );
#    Time: 3084218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3083281 ps, :3084218 ps, 7 ns );
#    Time: 3084218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3084218 ps, :3084687 ps, 2500 ps );
#    Time: 3084687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3083750 ps, :3084687 ps, 7 ns );
#    Time: 3084687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3084687 ps, :3085156 ps, 2500 ps );
#    Time: 3085156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3084218 ps, :3085156 ps, 7 ns );
#    Time: 3085156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3085156 ps, :3085625 ps, 2500 ps );
#    Time: 3085625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3084687 ps, :3085625 ps, 7 ns );
#    Time: 3085625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3085625 ps, :3086093 ps, 2500 ps );
#    Time: 3086093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3085156 ps, :3086093 ps, 7 ns );
#    Time: 3086093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3086093 ps, :3086562 ps, 2500 ps );
#    Time: 3086562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3085625 ps, :3086562 ps, 7 ns );
#    Time: 3086562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3086562 ps, :3087031 ps, 2500 ps );
#    Time: 3087031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3086093 ps, :3087031 ps, 7 ns );
#    Time: 3087031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3087031 ps, :3087500 ps, 2500 ps );
#    Time: 3087500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3086562 ps, :3087500 ps, 7 ns );
#    Time: 3087500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3087500 ps, :3087968 ps, 2500 ps );
#    Time: 3087968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3087031 ps, :3087968 ps, 7 ns );
#    Time: 3087968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3087968 ps, :3088437 ps, 2500 ps );
#    Time: 3088437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3087500 ps, :3088437 ps, 7 ns );
#    Time: 3088437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3088437 ps, :3088906 ps, 2500 ps );
#    Time: 3088906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3087968 ps, :3088906 ps, 7 ns );
#    Time: 3088906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3088906 ps, :3089375 ps, 2500 ps );
#    Time: 3089375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3088437 ps, :3089375 ps, 7 ns );
#    Time: 3089375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3089375 ps, :3089843 ps, 2500 ps );
#    Time: 3089843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3088906 ps, :3089843 ps, 7 ns );
#    Time: 3089843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3089843 ps, :3090312 ps, 2500 ps );
#    Time: 3090312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3089375 ps, :3090312 ps, 7 ns );
#    Time: 3090312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3090312 ps, :3090781 ps, 2500 ps );
#    Time: 3090781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3089843 ps, :3090781 ps, 7 ns );
#    Time: 3090781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3090781 ps, :3091250 ps, 2500 ps );
#    Time: 3091250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3090312 ps, :3091250 ps, 7 ns );
#    Time: 3091250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3091250 ps, :3091718 ps, 2500 ps );
#    Time: 3091718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3090781 ps, :3091718 ps, 7 ns );
#    Time: 3091718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3091718 ps, :3092187 ps, 2500 ps );
#    Time: 3092187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3091250 ps, :3092187 ps, 7 ns );
#    Time: 3092187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3092187 ps, :3092656 ps, 2500 ps );
#    Time: 3092656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3091718 ps, :3092656 ps, 7 ns );
#    Time: 3092656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3092656 ps, :3093125 ps, 2500 ps );
#    Time: 3093125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3092187 ps, :3093125 ps, 7 ns );
#    Time: 3093125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3093125 ps, :3093593 ps, 2500 ps );
#    Time: 3093593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3092656 ps, :3093593 ps, 7 ns );
#    Time: 3093593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3093593 ps, :3094062 ps, 2500 ps );
#    Time: 3094062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3093125 ps, :3094062 ps, 7 ns );
#    Time: 3094062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3094062 ps, :3094531 ps, 2500 ps );
#    Time: 3094531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3093593 ps, :3094531 ps, 7 ns );
#    Time: 3094531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3094531 ps, :3095 ns, 2500 ps );
#    Time: 3095 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3094062 ps, :3095 ns, 7 ns );
#    Time: 3095 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3095 ns, :3095468 ps, 2500 ps );
#    Time: 3095468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3094531 ps, :3095468 ps, 7 ns );
#    Time: 3095468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3095468 ps, :3095937 ps, 2500 ps );
#    Time: 3095937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3095 ns, :3095937 ps, 7 ns );
#    Time: 3095937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3095937 ps, :3096406 ps, 2500 ps );
#    Time: 3096406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3095468 ps, :3096406 ps, 7 ns );
#    Time: 3096406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3096406 ps, :3096875 ps, 2500 ps );
#    Time: 3096875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3095937 ps, :3096875 ps, 7 ns );
#    Time: 3096875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3096875 ps, :3097343 ps, 2500 ps );
#    Time: 3097343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3096406 ps, :3097343 ps, 7 ns );
#    Time: 3097343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3097343 ps, :3097812 ps, 2500 ps );
#    Time: 3097812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3096875 ps, :3097812 ps, 7 ns );
#    Time: 3097812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3097812 ps, :3098281 ps, 2500 ps );
#    Time: 3098281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3097343 ps, :3098281 ps, 7 ns );
#    Time: 3098281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3098281 ps, :3098750 ps, 2500 ps );
#    Time: 3098750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3097812 ps, :3098750 ps, 7 ns );
#    Time: 3098750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3098750 ps, :3099218 ps, 2500 ps );
#    Time: 3099218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3098281 ps, :3099218 ps, 7 ns );
#    Time: 3099218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3099218 ps, :3099687 ps, 2500 ps );
#    Time: 3099687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3098750 ps, :3099687 ps, 7 ns );
#    Time: 3099687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3099687 ps, :3100156 ps, 2500 ps );
#    Time: 3100156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3099218 ps, :3100156 ps, 7 ns );
#    Time: 3100156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3100156 ps, :3100625 ps, 2500 ps );
#    Time: 3100625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3099687 ps, :3100625 ps, 7 ns );
#    Time: 3100625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3100625 ps, :3101093 ps, 2500 ps );
#    Time: 3101093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3100156 ps, :3101093 ps, 7 ns );
#    Time: 3101093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3101093 ps, :3101562 ps, 2500 ps );
#    Time: 3101562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3100625 ps, :3101562 ps, 7 ns );
#    Time: 3101562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3101562 ps, :3102031 ps, 2500 ps );
#    Time: 3102031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3101093 ps, :3102031 ps, 7 ns );
#    Time: 3102031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3102031 ps, :3102500 ps, 2500 ps );
#    Time: 3102500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3101562 ps, :3102500 ps, 7 ns );
#    Time: 3102500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3102500 ps, :3102968 ps, 2500 ps );
#    Time: 3102968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3102031 ps, :3102968 ps, 7 ns );
#    Time: 3102968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3102968 ps, :3103437 ps, 2500 ps );
#    Time: 3103437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3102500 ps, :3103437 ps, 7 ns );
#    Time: 3103437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3103437 ps, :3103906 ps, 2500 ps );
#    Time: 3103906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3102968 ps, :3103906 ps, 7 ns );
#    Time: 3103906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3103906 ps, :3104375 ps, 2500 ps );
#    Time: 3104375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3103437 ps, :3104375 ps, 7 ns );
#    Time: 3104375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3104375 ps, :3104843 ps, 2500 ps );
#    Time: 3104843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3103906 ps, :3104843 ps, 7 ns );
#    Time: 3104843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3104843 ps, :3105312 ps, 2500 ps );
#    Time: 3105312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3104375 ps, :3105312 ps, 7 ns );
#    Time: 3105312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3105312 ps, :3105781 ps, 2500 ps );
#    Time: 3105781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3104843 ps, :3105781 ps, 7 ns );
#    Time: 3105781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3105781 ps, :3106250 ps, 2500 ps );
#    Time: 3106250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3105312 ps, :3106250 ps, 7 ns );
#    Time: 3106250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3106250 ps, :3106718 ps, 2500 ps );
#    Time: 3106718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3105781 ps, :3106718 ps, 7 ns );
#    Time: 3106718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3106718 ps, :3107187 ps, 2500 ps );
#    Time: 3107187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3106250 ps, :3107187 ps, 7 ns );
#    Time: 3107187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3107187 ps, :3107656 ps, 2500 ps );
#    Time: 3107656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3106718 ps, :3107656 ps, 7 ns );
#    Time: 3107656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3107656 ps, :3108125 ps, 2500 ps );
#    Time: 3108125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3107187 ps, :3108125 ps, 7 ns );
#    Time: 3108125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3108125 ps, :3108593 ps, 2500 ps );
#    Time: 3108593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3107656 ps, :3108593 ps, 7 ns );
#    Time: 3108593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3108593 ps, :3109062 ps, 2500 ps );
#    Time: 3109062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3108125 ps, :3109062 ps, 7 ns );
#    Time: 3109062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3109062 ps, :3109531 ps, 2500 ps );
#    Time: 3109531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3108593 ps, :3109531 ps, 7 ns );
#    Time: 3109531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3109531 ps, :3110 ns, 2500 ps );
#    Time: 3110 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3109062 ps, :3110 ns, 7 ns );
#    Time: 3110 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3110 ns, :3110468 ps, 2500 ps );
#    Time: 3110468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3109531 ps, :3110468 ps, 7 ns );
#    Time: 3110468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3110468 ps, :3110937 ps, 2500 ps );
#    Time: 3110937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3110 ns, :3110937 ps, 7 ns );
#    Time: 3110937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3110937 ps, :3111406 ps, 2500 ps );
#    Time: 3111406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3110468 ps, :3111406 ps, 7 ns );
#    Time: 3111406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3111406 ps, :3111875 ps, 2500 ps );
#    Time: 3111875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3110937 ps, :3111875 ps, 7 ns );
#    Time: 3111875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3111875 ps, :3112343 ps, 2500 ps );
#    Time: 3112343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3111406 ps, :3112343 ps, 7 ns );
#    Time: 3112343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3112343 ps, :3112812 ps, 2500 ps );
#    Time: 3112812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3111875 ps, :3112812 ps, 7 ns );
#    Time: 3112812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3112812 ps, :3113281 ps, 2500 ps );
#    Time: 3113281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3112343 ps, :3113281 ps, 7 ns );
#    Time: 3113281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3113281 ps, :3113750 ps, 2500 ps );
#    Time: 3113750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3112812 ps, :3113750 ps, 7 ns );
#    Time: 3113750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3113750 ps, :3114218 ps, 2500 ps );
#    Time: 3114218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3113281 ps, :3114218 ps, 7 ns );
#    Time: 3114218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3114218 ps, :3114687 ps, 2500 ps );
#    Time: 3114687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3113750 ps, :3114687 ps, 7 ns );
#    Time: 3114687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3114687 ps, :3115156 ps, 2500 ps );
#    Time: 3115156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3114218 ps, :3115156 ps, 7 ns );
#    Time: 3115156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3115156 ps, :3115625 ps, 2500 ps );
#    Time: 3115625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3114687 ps, :3115625 ps, 7 ns );
#    Time: 3115625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3115625 ps, :3116093 ps, 2500 ps );
#    Time: 3116093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3115156 ps, :3116093 ps, 7 ns );
#    Time: 3116093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3116093 ps, :3116562 ps, 2500 ps );
#    Time: 3116562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3115625 ps, :3116562 ps, 7 ns );
#    Time: 3116562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3116562 ps, :3117031 ps, 2500 ps );
#    Time: 3117031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3116093 ps, :3117031 ps, 7 ns );
#    Time: 3117031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3117031 ps, :3117500 ps, 2500 ps );
#    Time: 3117500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3116562 ps, :3117500 ps, 7 ns );
#    Time: 3117500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3117500 ps, :3117968 ps, 2500 ps );
#    Time: 3117968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3117031 ps, :3117968 ps, 7 ns );
#    Time: 3117968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3117968 ps, :3118437 ps, 2500 ps );
#    Time: 3118437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3117500 ps, :3118437 ps, 7 ns );
#    Time: 3118437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3118437 ps, :3118906 ps, 2500 ps );
#    Time: 3118906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3117968 ps, :3118906 ps, 7 ns );
#    Time: 3118906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3118906 ps, :3119375 ps, 2500 ps );
#    Time: 3119375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3118437 ps, :3119375 ps, 7 ns );
#    Time: 3119375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3119375 ps, :3119843 ps, 2500 ps );
#    Time: 3119843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3118906 ps, :3119843 ps, 7 ns );
#    Time: 3119843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3119843 ps, :3120312 ps, 2500 ps );
#    Time: 3120312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3119375 ps, :3120312 ps, 7 ns );
#    Time: 3120312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3120312 ps, :3120781 ps, 2500 ps );
#    Time: 3120781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3119843 ps, :3120781 ps, 7 ns );
#    Time: 3120781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3120781 ps, :3121250 ps, 2500 ps );
#    Time: 3121250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3120312 ps, :3121250 ps, 7 ns );
#    Time: 3121250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3121250 ps, :3121718 ps, 2500 ps );
#    Time: 3121718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3120781 ps, :3121718 ps, 7 ns );
#    Time: 3121718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3121718 ps, :3122187 ps, 2500 ps );
#    Time: 3122187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3121250 ps, :3122187 ps, 7 ns );
#    Time: 3122187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3122187 ps, :3122656 ps, 2500 ps );
#    Time: 3122656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3121718 ps, :3122656 ps, 7 ns );
#    Time: 3122656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3122656 ps, :3123125 ps, 2500 ps );
#    Time: 3123125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3122187 ps, :3123125 ps, 7 ns );
#    Time: 3123125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3123125 ps, :3123593 ps, 2500 ps );
#    Time: 3123593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3122656 ps, :3123593 ps, 7 ns );
#    Time: 3123593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3123593 ps, :3124062 ps, 2500 ps );
#    Time: 3124062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3123125 ps, :3124062 ps, 7 ns );
#    Time: 3124062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3124062 ps, :3124531 ps, 2500 ps );
#    Time: 3124531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3123593 ps, :3124531 ps, 7 ns );
#    Time: 3124531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3124531 ps, :3125 ns, 2500 ps );
#    Time: 3125 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3124062 ps, :3125 ns, 7 ns );
#    Time: 3125 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3125 ns, :3125468 ps, 2500 ps );
#    Time: 3125468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3124531 ps, :3125468 ps, 7 ns );
#    Time: 3125468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3125468 ps, :3125937 ps, 2500 ps );
#    Time: 3125937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3125 ns, :3125937 ps, 7 ns );
#    Time: 3125937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3125937 ps, :3126406 ps, 2500 ps );
#    Time: 3126406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3125468 ps, :3126406 ps, 7 ns );
#    Time: 3126406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3126406 ps, :3126875 ps, 2500 ps );
#    Time: 3126875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3125937 ps, :3126875 ps, 7 ns );
#    Time: 3126875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3126875 ps, :3127343 ps, 2500 ps );
#    Time: 3127343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3126406 ps, :3127343 ps, 7 ns );
#    Time: 3127343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3127343 ps, :3127812 ps, 2500 ps );
#    Time: 3127812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3126875 ps, :3127812 ps, 7 ns );
#    Time: 3127812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3127812 ps, :3128281 ps, 2500 ps );
#    Time: 3128281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3127343 ps, :3128281 ps, 7 ns );
#    Time: 3128281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3128281 ps, :3128750 ps, 2500 ps );
#    Time: 3128750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3127812 ps, :3128750 ps, 7 ns );
#    Time: 3128750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3128750 ps, :3129218 ps, 2500 ps );
#    Time: 3129218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3128281 ps, :3129218 ps, 7 ns );
#    Time: 3129218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3129218 ps, :3129687 ps, 2500 ps );
#    Time: 3129687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3128750 ps, :3129687 ps, 7 ns );
#    Time: 3129687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3129687 ps, :3130156 ps, 2500 ps );
#    Time: 3130156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3129218 ps, :3130156 ps, 7 ns );
#    Time: 3130156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3130156 ps, :3130625 ps, 2500 ps );
#    Time: 3130625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3129687 ps, :3130625 ps, 7 ns );
#    Time: 3130625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3130625 ps, :3131093 ps, 2500 ps );
#    Time: 3131093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3130156 ps, :3131093 ps, 7 ns );
#    Time: 3131093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3131093 ps, :3131562 ps, 2500 ps );
#    Time: 3131562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3130625 ps, :3131562 ps, 7 ns );
#    Time: 3131562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3131562 ps, :3132031 ps, 2500 ps );
#    Time: 3132031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3131093 ps, :3132031 ps, 7 ns );
#    Time: 3132031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3132031 ps, :3132500 ps, 2500 ps );
#    Time: 3132500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3131562 ps, :3132500 ps, 7 ns );
#    Time: 3132500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3132500 ps, :3132968 ps, 2500 ps );
#    Time: 3132968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3132031 ps, :3132968 ps, 7 ns );
#    Time: 3132968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3132968 ps, :3133437 ps, 2500 ps );
#    Time: 3133437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3132500 ps, :3133437 ps, 7 ns );
#    Time: 3133437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3133437 ps, :3133906 ps, 2500 ps );
#    Time: 3133906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3132968 ps, :3133906 ps, 7 ns );
#    Time: 3133906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3133906 ps, :3134375 ps, 2500 ps );
#    Time: 3134375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3133437 ps, :3134375 ps, 7 ns );
#    Time: 3134375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3134375 ps, :3134843 ps, 2500 ps );
#    Time: 3134843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3133906 ps, :3134843 ps, 7 ns );
#    Time: 3134843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3134843 ps, :3135312 ps, 2500 ps );
#    Time: 3135312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3134375 ps, :3135312 ps, 7 ns );
#    Time: 3135312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3135312 ps, :3135781 ps, 2500 ps );
#    Time: 3135781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3134843 ps, :3135781 ps, 7 ns );
#    Time: 3135781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3135781 ps, :3136250 ps, 2500 ps );
#    Time: 3136250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3135312 ps, :3136250 ps, 7 ns );
#    Time: 3136250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3136250 ps, :3136718 ps, 2500 ps );
#    Time: 3136718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3135781 ps, :3136718 ps, 7 ns );
#    Time: 3136718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3136718 ps, :3137187 ps, 2500 ps );
#    Time: 3137187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3136250 ps, :3137187 ps, 7 ns );
#    Time: 3137187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3137187 ps, :3137656 ps, 2500 ps );
#    Time: 3137656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3136718 ps, :3137656 ps, 7 ns );
#    Time: 3137656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3137656 ps, :3138125 ps, 2500 ps );
#    Time: 3138125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3137187 ps, :3138125 ps, 7 ns );
#    Time: 3138125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3138125 ps, :3138593 ps, 2500 ps );
#    Time: 3138593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3137656 ps, :3138593 ps, 7 ns );
#    Time: 3138593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3138593 ps, :3139062 ps, 2500 ps );
#    Time: 3139062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3138125 ps, :3139062 ps, 7 ns );
#    Time: 3139062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3139062 ps, :3139531 ps, 2500 ps );
#    Time: 3139531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3138593 ps, :3139531 ps, 7 ns );
#    Time: 3139531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3139531 ps, :3140 ns, 2500 ps );
#    Time: 3140 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3139062 ps, :3140 ns, 7 ns );
#    Time: 3140 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3140 ns, :3140468 ps, 2500 ps );
#    Time: 3140468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3139531 ps, :3140468 ps, 7 ns );
#    Time: 3140468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3140468 ps, :3140937 ps, 2500 ps );
#    Time: 3140937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3140 ns, :3140937 ps, 7 ns );
#    Time: 3140937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3140937 ps, :3141406 ps, 2500 ps );
#    Time: 3141406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3140468 ps, :3141406 ps, 7 ns );
#    Time: 3141406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3141406 ps, :3141875 ps, 2500 ps );
#    Time: 3141875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3140937 ps, :3141875 ps, 7 ns );
#    Time: 3141875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3141875 ps, :3142343 ps, 2500 ps );
#    Time: 3142343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3141406 ps, :3142343 ps, 7 ns );
#    Time: 3142343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3142343 ps, :3142812 ps, 2500 ps );
#    Time: 3142812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3141875 ps, :3142812 ps, 7 ns );
#    Time: 3142812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3142812 ps, :3143281 ps, 2500 ps );
#    Time: 3143281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3142343 ps, :3143281 ps, 7 ns );
#    Time: 3143281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3143281 ps, :3143750 ps, 2500 ps );
#    Time: 3143750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3142812 ps, :3143750 ps, 7 ns );
#    Time: 3143750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3143750 ps, :3144218 ps, 2500 ps );
#    Time: 3144218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3143281 ps, :3144218 ps, 7 ns );
#    Time: 3144218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3144218 ps, :3144687 ps, 2500 ps );
#    Time: 3144687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3143750 ps, :3144687 ps, 7 ns );
#    Time: 3144687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3144687 ps, :3145156 ps, 2500 ps );
#    Time: 3145156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3144218 ps, :3145156 ps, 7 ns );
#    Time: 3145156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3145156 ps, :3145625 ps, 2500 ps );
#    Time: 3145625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3144687 ps, :3145625 ps, 7 ns );
#    Time: 3145625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3145625 ps, :3146093 ps, 2500 ps );
#    Time: 3146093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3145156 ps, :3146093 ps, 7 ns );
#    Time: 3146093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3146093 ps, :3146562 ps, 2500 ps );
#    Time: 3146562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3145625 ps, :3146562 ps, 7 ns );
#    Time: 3146562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3146562 ps, :3147031 ps, 2500 ps );
#    Time: 3147031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3146093 ps, :3147031 ps, 7 ns );
#    Time: 3147031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3147031 ps, :3147500 ps, 2500 ps );
#    Time: 3147500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3146562 ps, :3147500 ps, 7 ns );
#    Time: 3147500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3147500 ps, :3147968 ps, 2500 ps );
#    Time: 3147968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3147031 ps, :3147968 ps, 7 ns );
#    Time: 3147968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3147968 ps, :3148437 ps, 2500 ps );
#    Time: 3148437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3147500 ps, :3148437 ps, 7 ns );
#    Time: 3148437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3148437 ps, :3148906 ps, 2500 ps );
#    Time: 3148906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3147968 ps, :3148906 ps, 7 ns );
#    Time: 3148906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3148906 ps, :3149375 ps, 2500 ps );
#    Time: 3149375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3148437 ps, :3149375 ps, 7 ns );
#    Time: 3149375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3149375 ps, :3149843 ps, 2500 ps );
#    Time: 3149843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3148906 ps, :3149843 ps, 7 ns );
#    Time: 3149843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3149843 ps, :3150312 ps, 2500 ps );
#    Time: 3150312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3149375 ps, :3150312 ps, 7 ns );
#    Time: 3150312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3150312 ps, :3150781 ps, 2500 ps );
#    Time: 3150781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3149843 ps, :3150781 ps, 7 ns );
#    Time: 3150781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3150781 ps, :3151250 ps, 2500 ps );
#    Time: 3151250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3150312 ps, :3151250 ps, 7 ns );
#    Time: 3151250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3151250 ps, :3151718 ps, 2500 ps );
#    Time: 3151718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3150781 ps, :3151718 ps, 7 ns );
#    Time: 3151718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3151718 ps, :3152187 ps, 2500 ps );
#    Time: 3152187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3151250 ps, :3152187 ps, 7 ns );
#    Time: 3152187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3152187 ps, :3152656 ps, 2500 ps );
#    Time: 3152656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3151718 ps, :3152656 ps, 7 ns );
#    Time: 3152656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3152656 ps, :3153125 ps, 2500 ps );
#    Time: 3153125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3152187 ps, :3153125 ps, 7 ns );
#    Time: 3153125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3153125 ps, :3153593 ps, 2500 ps );
#    Time: 3153593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3152656 ps, :3153593 ps, 7 ns );
#    Time: 3153593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3153593 ps, :3154062 ps, 2500 ps );
#    Time: 3154062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3153125 ps, :3154062 ps, 7 ns );
#    Time: 3154062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3154062 ps, :3154531 ps, 2500 ps );
#    Time: 3154531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3153593 ps, :3154531 ps, 7 ns );
#    Time: 3154531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3154531 ps, :3155 ns, 2500 ps );
#    Time: 3155 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3154062 ps, :3155 ns, 7 ns );
#    Time: 3155 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3155 ns, :3155468 ps, 2500 ps );
#    Time: 3155468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3154531 ps, :3155468 ps, 7 ns );
#    Time: 3155468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3155468 ps, :3155937 ps, 2500 ps );
#    Time: 3155937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3155 ns, :3155937 ps, 7 ns );
#    Time: 3155937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3155937 ps, :3156406 ps, 2500 ps );
#    Time: 3156406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3155468 ps, :3156406 ps, 7 ns );
#    Time: 3156406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3156406 ps, :3156875 ps, 2500 ps );
#    Time: 3156875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3155937 ps, :3156875 ps, 7 ns );
#    Time: 3156875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3156875 ps, :3157343 ps, 2500 ps );
#    Time: 3157343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3156406 ps, :3157343 ps, 7 ns );
#    Time: 3157343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3157343 ps, :3157812 ps, 2500 ps );
#    Time: 3157812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3156875 ps, :3157812 ps, 7 ns );
#    Time: 3157812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3157812 ps, :3158281 ps, 2500 ps );
#    Time: 3158281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3157343 ps, :3158281 ps, 7 ns );
#    Time: 3158281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3158281 ps, :3158750 ps, 2500 ps );
#    Time: 3158750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3157812 ps, :3158750 ps, 7 ns );
#    Time: 3158750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3158750 ps, :3159218 ps, 2500 ps );
#    Time: 3159218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3158281 ps, :3159218 ps, 7 ns );
#    Time: 3159218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3159218 ps, :3159687 ps, 2500 ps );
#    Time: 3159687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3158750 ps, :3159687 ps, 7 ns );
#    Time: 3159687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3159687 ps, :3160156 ps, 2500 ps );
#    Time: 3160156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3159218 ps, :3160156 ps, 7 ns );
#    Time: 3160156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3160156 ps, :3160625 ps, 2500 ps );
#    Time: 3160625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3159687 ps, :3160625 ps, 7 ns );
#    Time: 3160625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3160625 ps, :3161093 ps, 2500 ps );
#    Time: 3161093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3160156 ps, :3161093 ps, 7 ns );
#    Time: 3161093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3161093 ps, :3161562 ps, 2500 ps );
#    Time: 3161562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3160625 ps, :3161562 ps, 7 ns );
#    Time: 3161562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3161562 ps, :3162031 ps, 2500 ps );
#    Time: 3162031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3161093 ps, :3162031 ps, 7 ns );
#    Time: 3162031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3162031 ps, :3162500 ps, 2500 ps );
#    Time: 3162500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3161562 ps, :3162500 ps, 7 ns );
#    Time: 3162500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3162500 ps, :3162968 ps, 2500 ps );
#    Time: 3162968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3162031 ps, :3162968 ps, 7 ns );
#    Time: 3162968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3162968 ps, :3163437 ps, 2500 ps );
#    Time: 3163437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3162500 ps, :3163437 ps, 7 ns );
#    Time: 3163437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3163437 ps, :3163906 ps, 2500 ps );
#    Time: 3163906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3162968 ps, :3163906 ps, 7 ns );
#    Time: 3163906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3163906 ps, :3164375 ps, 2500 ps );
#    Time: 3164375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3163437 ps, :3164375 ps, 7 ns );
#    Time: 3164375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3164375 ps, :3164843 ps, 2500 ps );
#    Time: 3164843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3163906 ps, :3164843 ps, 7 ns );
#    Time: 3164843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3164843 ps, :3165312 ps, 2500 ps );
#    Time: 3165312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3164375 ps, :3165312 ps, 7 ns );
#    Time: 3165312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3165312 ps, :3165781 ps, 2500 ps );
#    Time: 3165781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3164843 ps, :3165781 ps, 7 ns );
#    Time: 3165781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3165781 ps, :3166250 ps, 2500 ps );
#    Time: 3166250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3165312 ps, :3166250 ps, 7 ns );
#    Time: 3166250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3166250 ps, :3166718 ps, 2500 ps );
#    Time: 3166718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3165781 ps, :3166718 ps, 7 ns );
#    Time: 3166718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3166718 ps, :3167187 ps, 2500 ps );
#    Time: 3167187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3166250 ps, :3167187 ps, 7 ns );
#    Time: 3167187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3167187 ps, :3167656 ps, 2500 ps );
#    Time: 3167656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3166718 ps, :3167656 ps, 7 ns );
#    Time: 3167656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3167656 ps, :3168125 ps, 2500 ps );
#    Time: 3168125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3167187 ps, :3168125 ps, 7 ns );
#    Time: 3168125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3168125 ps, :3168593 ps, 2500 ps );
#    Time: 3168593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3167656 ps, :3168593 ps, 7 ns );
#    Time: 3168593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3168593 ps, :3169062 ps, 2500 ps );
#    Time: 3169062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3168125 ps, :3169062 ps, 7 ns );
#    Time: 3169062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3169062 ps, :3169531 ps, 2500 ps );
#    Time: 3169531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3168593 ps, :3169531 ps, 7 ns );
#    Time: 3169531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3169531 ps, :3170 ns, 2500 ps );
#    Time: 3170 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3169062 ps, :3170 ns, 7 ns );
#    Time: 3170 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3170 ns, :3170468 ps, 2500 ps );
#    Time: 3170468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3169531 ps, :3170468 ps, 7 ns );
#    Time: 3170468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3170468 ps, :3170937 ps, 2500 ps );
#    Time: 3170937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3170 ns, :3170937 ps, 7 ns );
#    Time: 3170937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3170937 ps, :3171406 ps, 2500 ps );
#    Time: 3171406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3170468 ps, :3171406 ps, 7 ns );
#    Time: 3171406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3171406 ps, :3171875 ps, 2500 ps );
#    Time: 3171875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3170937 ps, :3171875 ps, 7 ns );
#    Time: 3171875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3171875 ps, :3172343 ps, 2500 ps );
#    Time: 3172343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3171406 ps, :3172343 ps, 7 ns );
#    Time: 3172343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3172343 ps, :3172812 ps, 2500 ps );
#    Time: 3172812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3171875 ps, :3172812 ps, 7 ns );
#    Time: 3172812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3172812 ps, :3173281 ps, 2500 ps );
#    Time: 3173281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3172343 ps, :3173281 ps, 7 ns );
#    Time: 3173281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3173281 ps, :3173750 ps, 2500 ps );
#    Time: 3173750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3172812 ps, :3173750 ps, 7 ns );
#    Time: 3173750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3173750 ps, :3174218 ps, 2500 ps );
#    Time: 3174218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3173281 ps, :3174218 ps, 7 ns );
#    Time: 3174218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3174218 ps, :3174687 ps, 2500 ps );
#    Time: 3174687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3173750 ps, :3174687 ps, 7 ns );
#    Time: 3174687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3174687 ps, :3175156 ps, 2500 ps );
#    Time: 3175156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3174218 ps, :3175156 ps, 7 ns );
#    Time: 3175156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3175156 ps, :3175625 ps, 2500 ps );
#    Time: 3175625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3174687 ps, :3175625 ps, 7 ns );
#    Time: 3175625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3175625 ps, :3176093 ps, 2500 ps );
#    Time: 3176093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3175156 ps, :3176093 ps, 7 ns );
#    Time: 3176093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3176093 ps, :3176562 ps, 2500 ps );
#    Time: 3176562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3175625 ps, :3176562 ps, 7 ns );
#    Time: 3176562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3176562 ps, :3177031 ps, 2500 ps );
#    Time: 3177031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3176093 ps, :3177031 ps, 7 ns );
#    Time: 3177031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3177031 ps, :3177500 ps, 2500 ps );
#    Time: 3177500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3176562 ps, :3177500 ps, 7 ns );
#    Time: 3177500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3177500 ps, :3177968 ps, 2500 ps );
#    Time: 3177968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3177031 ps, :3177968 ps, 7 ns );
#    Time: 3177968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3177968 ps, :3178437 ps, 2500 ps );
#    Time: 3178437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3177500 ps, :3178437 ps, 7 ns );
#    Time: 3178437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3178437 ps, :3178906 ps, 2500 ps );
#    Time: 3178906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3177968 ps, :3178906 ps, 7 ns );
#    Time: 3178906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3178906 ps, :3179375 ps, 2500 ps );
#    Time: 3179375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3178437 ps, :3179375 ps, 7 ns );
#    Time: 3179375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3179375 ps, :3179843 ps, 2500 ps );
#    Time: 3179843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3178906 ps, :3179843 ps, 7 ns );
#    Time: 3179843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3179843 ps, :3180312 ps, 2500 ps );
#    Time: 3180312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3179375 ps, :3180312 ps, 7 ns );
#    Time: 3180312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3180312 ps, :3180781 ps, 2500 ps );
#    Time: 3180781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3179843 ps, :3180781 ps, 7 ns );
#    Time: 3180781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3180781 ps, :3181250 ps, 2500 ps );
#    Time: 3181250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3180312 ps, :3181250 ps, 7 ns );
#    Time: 3181250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3181250 ps, :3181718 ps, 2500 ps );
#    Time: 3181718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3180781 ps, :3181718 ps, 7 ns );
#    Time: 3181718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3181718 ps, :3182187 ps, 2500 ps );
#    Time: 3182187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3181250 ps, :3182187 ps, 7 ns );
#    Time: 3182187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3182187 ps, :3182656 ps, 2500 ps );
#    Time: 3182656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3181718 ps, :3182656 ps, 7 ns );
#    Time: 3182656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3182656 ps, :3183125 ps, 2500 ps );
#    Time: 3183125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3182187 ps, :3183125 ps, 7 ns );
#    Time: 3183125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3183125 ps, :3183593 ps, 2500 ps );
#    Time: 3183593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3182656 ps, :3183593 ps, 7 ns );
#    Time: 3183593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3183593 ps, :3184062 ps, 2500 ps );
#    Time: 3184062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3183125 ps, :3184062 ps, 7 ns );
#    Time: 3184062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3184062 ps, :3184531 ps, 2500 ps );
#    Time: 3184531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3183593 ps, :3184531 ps, 7 ns );
#    Time: 3184531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3184531 ps, :3185 ns, 2500 ps );
#    Time: 3185 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3184062 ps, :3185 ns, 7 ns );
#    Time: 3185 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3185 ns, :3185468 ps, 2500 ps );
#    Time: 3185468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3184531 ps, :3185468 ps, 7 ns );
#    Time: 3185468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3185468 ps, :3185937 ps, 2500 ps );
#    Time: 3185937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3185 ns, :3185937 ps, 7 ns );
#    Time: 3185937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3185937 ps, :3186406 ps, 2500 ps );
#    Time: 3186406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3185468 ps, :3186406 ps, 7 ns );
#    Time: 3186406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3186406 ps, :3186875 ps, 2500 ps );
#    Time: 3186875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3185937 ps, :3186875 ps, 7 ns );
#    Time: 3186875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3186875 ps, :3187343 ps, 2500 ps );
#    Time: 3187343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3186406 ps, :3187343 ps, 7 ns );
#    Time: 3187343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3187343 ps, :3187812 ps, 2500 ps );
#    Time: 3187812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3186875 ps, :3187812 ps, 7 ns );
#    Time: 3187812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3187812 ps, :3188281 ps, 2500 ps );
#    Time: 3188281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3187343 ps, :3188281 ps, 7 ns );
#    Time: 3188281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3188281 ps, :3188750 ps, 2500 ps );
#    Time: 3188750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3187812 ps, :3188750 ps, 7 ns );
#    Time: 3188750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3188750 ps, :3189218 ps, 2500 ps );
#    Time: 3189218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3188281 ps, :3189218 ps, 7 ns );
#    Time: 3189218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3189218 ps, :3189687 ps, 2500 ps );
#    Time: 3189687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3188750 ps, :3189687 ps, 7 ns );
#    Time: 3189687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3189687 ps, :3190156 ps, 2500 ps );
#    Time: 3190156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3189218 ps, :3190156 ps, 7 ns );
#    Time: 3190156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3190156 ps, :3190625 ps, 2500 ps );
#    Time: 3190625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3189687 ps, :3190625 ps, 7 ns );
#    Time: 3190625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3190625 ps, :3191093 ps, 2500 ps );
#    Time: 3191093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3190156 ps, :3191093 ps, 7 ns );
#    Time: 3191093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3191093 ps, :3191562 ps, 2500 ps );
#    Time: 3191562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3190625 ps, :3191562 ps, 7 ns );
#    Time: 3191562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3191562 ps, :3192031 ps, 2500 ps );
#    Time: 3192031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3191093 ps, :3192031 ps, 7 ns );
#    Time: 3192031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3192031 ps, :3192500 ps, 2500 ps );
#    Time: 3192500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3191562 ps, :3192500 ps, 7 ns );
#    Time: 3192500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3192500 ps, :3192968 ps, 2500 ps );
#    Time: 3192968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3192031 ps, :3192968 ps, 7 ns );
#    Time: 3192968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3192968 ps, :3193437 ps, 2500 ps );
#    Time: 3193437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3192500 ps, :3193437 ps, 7 ns );
#    Time: 3193437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3193437 ps, :3193906 ps, 2500 ps );
#    Time: 3193906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3192968 ps, :3193906 ps, 7 ns );
#    Time: 3193906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3193906 ps, :3194375 ps, 2500 ps );
#    Time: 3194375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3193437 ps, :3194375 ps, 7 ns );
#    Time: 3194375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3194375 ps, :3194843 ps, 2500 ps );
#    Time: 3194843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3193906 ps, :3194843 ps, 7 ns );
#    Time: 3194843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3194843 ps, :3195312 ps, 2500 ps );
#    Time: 3195312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3194375 ps, :3195312 ps, 7 ns );
#    Time: 3195312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3195312 ps, :3195781 ps, 2500 ps );
#    Time: 3195781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3194843 ps, :3195781 ps, 7 ns );
#    Time: 3195781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3195781 ps, :3196250 ps, 2500 ps );
#    Time: 3196250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3195312 ps, :3196250 ps, 7 ns );
#    Time: 3196250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3196250 ps, :3196718 ps, 2500 ps );
#    Time: 3196718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3195781 ps, :3196718 ps, 7 ns );
#    Time: 3196718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3196718 ps, :3197187 ps, 2500 ps );
#    Time: 3197187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3196250 ps, :3197187 ps, 7 ns );
#    Time: 3197187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3197187 ps, :3197656 ps, 2500 ps );
#    Time: 3197656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3196718 ps, :3197656 ps, 7 ns );
#    Time: 3197656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3197656 ps, :3198125 ps, 2500 ps );
#    Time: 3198125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3197187 ps, :3198125 ps, 7 ns );
#    Time: 3198125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3198125 ps, :3198593 ps, 2500 ps );
#    Time: 3198593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3197656 ps, :3198593 ps, 7 ns );
#    Time: 3198593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3198593 ps, :3199062 ps, 2500 ps );
#    Time: 3199062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3198125 ps, :3199062 ps, 7 ns );
#    Time: 3199062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3199062 ps, :3199531 ps, 2500 ps );
#    Time: 3199531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3198593 ps, :3199531 ps, 7 ns );
#    Time: 3199531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3199531 ps, :3200 ns, 2500 ps );
#    Time: 3200 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3199062 ps, :3200 ns, 7 ns );
#    Time: 3200 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3200 ns, :3200468 ps, 2500 ps );
#    Time: 3200468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3199531 ps, :3200468 ps, 7 ns );
#    Time: 3200468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3200468 ps, :3200937 ps, 2500 ps );
#    Time: 3200937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3200 ns, :3200937 ps, 7 ns );
#    Time: 3200937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3200937 ps, :3201406 ps, 2500 ps );
#    Time: 3201406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3200468 ps, :3201406 ps, 7 ns );
#    Time: 3201406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3201406 ps, :3201875 ps, 2500 ps );
#    Time: 3201875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3200937 ps, :3201875 ps, 7 ns );
#    Time: 3201875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3201875 ps, :3202343 ps, 2500 ps );
#    Time: 3202343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3201406 ps, :3202343 ps, 7 ns );
#    Time: 3202343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3202343 ps, :3202812 ps, 2500 ps );
#    Time: 3202812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3201875 ps, :3202812 ps, 7 ns );
#    Time: 3202812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3202812 ps, :3203281 ps, 2500 ps );
#    Time: 3203281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3202343 ps, :3203281 ps, 7 ns );
#    Time: 3203281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3203281 ps, :3203750 ps, 2500 ps );
#    Time: 3203750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3202812 ps, :3203750 ps, 7 ns );
#    Time: 3203750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3203750 ps, :3204218 ps, 2500 ps );
#    Time: 3204218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3203281 ps, :3204218 ps, 7 ns );
#    Time: 3204218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3204218 ps, :3204687 ps, 2500 ps );
#    Time: 3204687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3203750 ps, :3204687 ps, 7 ns );
#    Time: 3204687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3204687 ps, :3205156 ps, 2500 ps );
#    Time: 3205156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3204218 ps, :3205156 ps, 7 ns );
#    Time: 3205156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3205156 ps, :3205625 ps, 2500 ps );
#    Time: 3205625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3204687 ps, :3205625 ps, 7 ns );
#    Time: 3205625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3205625 ps, :3206093 ps, 2500 ps );
#    Time: 3206093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3205156 ps, :3206093 ps, 7 ns );
#    Time: 3206093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3206093 ps, :3206562 ps, 2500 ps );
#    Time: 3206562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3205625 ps, :3206562 ps, 7 ns );
#    Time: 3206562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3206562 ps, :3207031 ps, 2500 ps );
#    Time: 3207031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3206093 ps, :3207031 ps, 7 ns );
#    Time: 3207031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3207031 ps, :3207500 ps, 2500 ps );
#    Time: 3207500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3206562 ps, :3207500 ps, 7 ns );
#    Time: 3207500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3207500 ps, :3207968 ps, 2500 ps );
#    Time: 3207968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3207031 ps, :3207968 ps, 7 ns );
#    Time: 3207968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3207968 ps, :3208437 ps, 2500 ps );
#    Time: 3208437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3207500 ps, :3208437 ps, 7 ns );
#    Time: 3208437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3208437 ps, :3208906 ps, 2500 ps );
#    Time: 3208906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3207968 ps, :3208906 ps, 7 ns );
#    Time: 3208906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3208906 ps, :3209375 ps, 2500 ps );
#    Time: 3209375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3208437 ps, :3209375 ps, 7 ns );
#    Time: 3209375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3209375 ps, :3209843 ps, 2500 ps );
#    Time: 3209843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3208906 ps, :3209843 ps, 7 ns );
#    Time: 3209843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3209843 ps, :3210312 ps, 2500 ps );
#    Time: 3210312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3209375 ps, :3210312 ps, 7 ns );
#    Time: 3210312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3210312 ps, :3210781 ps, 2500 ps );
#    Time: 3210781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3209843 ps, :3210781 ps, 7 ns );
#    Time: 3210781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3210781 ps, :3211250 ps, 2500 ps );
#    Time: 3211250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3210312 ps, :3211250 ps, 7 ns );
#    Time: 3211250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3211250 ps, :3211718 ps, 2500 ps );
#    Time: 3211718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3210781 ps, :3211718 ps, 7 ns );
#    Time: 3211718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3211718 ps, :3212187 ps, 2500 ps );
#    Time: 3212187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3211250 ps, :3212187 ps, 7 ns );
#    Time: 3212187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3212187 ps, :3212656 ps, 2500 ps );
#    Time: 3212656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3211718 ps, :3212656 ps, 7 ns );
#    Time: 3212656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3212656 ps, :3213125 ps, 2500 ps );
#    Time: 3213125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3212187 ps, :3213125 ps, 7 ns );
#    Time: 3213125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3213125 ps, :3213593 ps, 2500 ps );
#    Time: 3213593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3212656 ps, :3213593 ps, 7 ns );
#    Time: 3213593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3213593 ps, :3214062 ps, 2500 ps );
#    Time: 3214062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3213125 ps, :3214062 ps, 7 ns );
#    Time: 3214062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3214062 ps, :3214531 ps, 2500 ps );
#    Time: 3214531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3213593 ps, :3214531 ps, 7 ns );
#    Time: 3214531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3214531 ps, :3215 ns, 2500 ps );
#    Time: 3215 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3214062 ps, :3215 ns, 7 ns );
#    Time: 3215 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3215 ns, :3215468 ps, 2500 ps );
#    Time: 3215468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3214531 ps, :3215468 ps, 7 ns );
#    Time: 3215468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3215468 ps, :3215937 ps, 2500 ps );
#    Time: 3215937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3215 ns, :3215937 ps, 7 ns );
#    Time: 3215937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3215937 ps, :3216406 ps, 2500 ps );
#    Time: 3216406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3215468 ps, :3216406 ps, 7 ns );
#    Time: 3216406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3216406 ps, :3216875 ps, 2500 ps );
#    Time: 3216875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3215937 ps, :3216875 ps, 7 ns );
#    Time: 3216875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3216875 ps, :3217343 ps, 2500 ps );
#    Time: 3217343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3216406 ps, :3217343 ps, 7 ns );
#    Time: 3217343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3217343 ps, :3217812 ps, 2500 ps );
#    Time: 3217812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3216875 ps, :3217812 ps, 7 ns );
#    Time: 3217812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3217812 ps, :3218281 ps, 2500 ps );
#    Time: 3218281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3217343 ps, :3218281 ps, 7 ns );
#    Time: 3218281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3218281 ps, :3218750 ps, 2500 ps );
#    Time: 3218750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3217812 ps, :3218750 ps, 7 ns );
#    Time: 3218750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3218750 ps, :3219218 ps, 2500 ps );
#    Time: 3219218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3218281 ps, :3219218 ps, 7 ns );
#    Time: 3219218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3219218 ps, :3219687 ps, 2500 ps );
#    Time: 3219687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3218750 ps, :3219687 ps, 7 ns );
#    Time: 3219687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3219687 ps, :3220156 ps, 2500 ps );
#    Time: 3220156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3219218 ps, :3220156 ps, 7 ns );
#    Time: 3220156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3220156 ps, :3220625 ps, 2500 ps );
#    Time: 3220625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3219687 ps, :3220625 ps, 7 ns );
#    Time: 3220625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3220625 ps, :3221093 ps, 2500 ps );
#    Time: 3221093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3220156 ps, :3221093 ps, 7 ns );
#    Time: 3221093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3221093 ps, :3221562 ps, 2500 ps );
#    Time: 3221562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3220625 ps, :3221562 ps, 7 ns );
#    Time: 3221562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3221562 ps, :3222031 ps, 2500 ps );
#    Time: 3222031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3221093 ps, :3222031 ps, 7 ns );
#    Time: 3222031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3222031 ps, :3222500 ps, 2500 ps );
#    Time: 3222500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3221562 ps, :3222500 ps, 7 ns );
#    Time: 3222500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3222500 ps, :3222968 ps, 2500 ps );
#    Time: 3222968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3222031 ps, :3222968 ps, 7 ns );
#    Time: 3222968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3222968 ps, :3223437 ps, 2500 ps );
#    Time: 3223437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3222500 ps, :3223437 ps, 7 ns );
#    Time: 3223437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3223437 ps, :3223906 ps, 2500 ps );
#    Time: 3223906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3222968 ps, :3223906 ps, 7 ns );
#    Time: 3223906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3223906 ps, :3224375 ps, 2500 ps );
#    Time: 3224375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3223437 ps, :3224375 ps, 7 ns );
#    Time: 3224375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3224375 ps, :3224843 ps, 2500 ps );
#    Time: 3224843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3223906 ps, :3224843 ps, 7 ns );
#    Time: 3224843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3224843 ps, :3225312 ps, 2500 ps );
#    Time: 3225312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3224375 ps, :3225312 ps, 7 ns );
#    Time: 3225312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3225312 ps, :3225781 ps, 2500 ps );
#    Time: 3225781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3224843 ps, :3225781 ps, 7 ns );
#    Time: 3225781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3225781 ps, :3226250 ps, 2500 ps );
#    Time: 3226250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3225312 ps, :3226250 ps, 7 ns );
#    Time: 3226250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3226250 ps, :3226718 ps, 2500 ps );
#    Time: 3226718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3225781 ps, :3226718 ps, 7 ns );
#    Time: 3226718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3226718 ps, :3227187 ps, 2500 ps );
#    Time: 3227187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3226250 ps, :3227187 ps, 7 ns );
#    Time: 3227187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3227187 ps, :3227656 ps, 2500 ps );
#    Time: 3227656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3226718 ps, :3227656 ps, 7 ns );
#    Time: 3227656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3227656 ps, :3228125 ps, 2500 ps );
#    Time: 3228125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3227187 ps, :3228125 ps, 7 ns );
#    Time: 3228125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3228125 ps, :3228593 ps, 2500 ps );
#    Time: 3228593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3227656 ps, :3228593 ps, 7 ns );
#    Time: 3228593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3228593 ps, :3229062 ps, 2500 ps );
#    Time: 3229062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3228125 ps, :3229062 ps, 7 ns );
#    Time: 3229062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3229062 ps, :3229531 ps, 2500 ps );
#    Time: 3229531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3228593 ps, :3229531 ps, 7 ns );
#    Time: 3229531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3229531 ps, :3230 ns, 2500 ps );
#    Time: 3230 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3229062 ps, :3230 ns, 7 ns );
#    Time: 3230 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3230 ns, :3230468 ps, 2500 ps );
#    Time: 3230468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3229531 ps, :3230468 ps, 7 ns );
#    Time: 3230468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3230468 ps, :3230937 ps, 2500 ps );
#    Time: 3230937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3230 ns, :3230937 ps, 7 ns );
#    Time: 3230937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3230937 ps, :3231406 ps, 2500 ps );
#    Time: 3231406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3230468 ps, :3231406 ps, 7 ns );
#    Time: 3231406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3231406 ps, :3231875 ps, 2500 ps );
#    Time: 3231875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3230937 ps, :3231875 ps, 7 ns );
#    Time: 3231875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3231875 ps, :3232343 ps, 2500 ps );
#    Time: 3232343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3231406 ps, :3232343 ps, 7 ns );
#    Time: 3232343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3232343 ps, :3232812 ps, 2500 ps );
#    Time: 3232812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3231875 ps, :3232812 ps, 7 ns );
#    Time: 3232812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3232812 ps, :3233281 ps, 2500 ps );
#    Time: 3233281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3232343 ps, :3233281 ps, 7 ns );
#    Time: 3233281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3233281 ps, :3233750 ps, 2500 ps );
#    Time: 3233750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3232812 ps, :3233750 ps, 7 ns );
#    Time: 3233750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3233750 ps, :3234218 ps, 2500 ps );
#    Time: 3234218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3233281 ps, :3234218 ps, 7 ns );
#    Time: 3234218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3234218 ps, :3234687 ps, 2500 ps );
#    Time: 3234687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3233750 ps, :3234687 ps, 7 ns );
#    Time: 3234687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3234687 ps, :3235156 ps, 2500 ps );
#    Time: 3235156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3234218 ps, :3235156 ps, 7 ns );
#    Time: 3235156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3235156 ps, :3235625 ps, 2500 ps );
#    Time: 3235625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3234687 ps, :3235625 ps, 7 ns );
#    Time: 3235625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3235625 ps, :3236093 ps, 2500 ps );
#    Time: 3236093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3235156 ps, :3236093 ps, 7 ns );
#    Time: 3236093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3236093 ps, :3236562 ps, 2500 ps );
#    Time: 3236562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3235625 ps, :3236562 ps, 7 ns );
#    Time: 3236562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3236562 ps, :3237031 ps, 2500 ps );
#    Time: 3237031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3236093 ps, :3237031 ps, 7 ns );
#    Time: 3237031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3237031 ps, :3237500 ps, 2500 ps );
#    Time: 3237500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3236562 ps, :3237500 ps, 7 ns );
#    Time: 3237500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3237500 ps, :3237968 ps, 2500 ps );
#    Time: 3237968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3237031 ps, :3237968 ps, 7 ns );
#    Time: 3237968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3237968 ps, :3238437 ps, 2500 ps );
#    Time: 3238437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3237500 ps, :3238437 ps, 7 ns );
#    Time: 3238437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3238437 ps, :3238906 ps, 2500 ps );
#    Time: 3238906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3237968 ps, :3238906 ps, 7 ns );
#    Time: 3238906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3238906 ps, :3239375 ps, 2500 ps );
#    Time: 3239375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3238437 ps, :3239375 ps, 7 ns );
#    Time: 3239375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3239375 ps, :3239843 ps, 2500 ps );
#    Time: 3239843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3238906 ps, :3239843 ps, 7 ns );
#    Time: 3239843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3239843 ps, :3240312 ps, 2500 ps );
#    Time: 3240312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3239375 ps, :3240312 ps, 7 ns );
#    Time: 3240312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3240312 ps, :3240781 ps, 2500 ps );
#    Time: 3240781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3239843 ps, :3240781 ps, 7 ns );
#    Time: 3240781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3240781 ps, :3241250 ps, 2500 ps );
#    Time: 3241250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3240312 ps, :3241250 ps, 7 ns );
#    Time: 3241250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3241250 ps, :3241718 ps, 2500 ps );
#    Time: 3241718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3240781 ps, :3241718 ps, 7 ns );
#    Time: 3241718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3241718 ps, :3242187 ps, 2500 ps );
#    Time: 3242187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3241250 ps, :3242187 ps, 7 ns );
#    Time: 3242187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3242187 ps, :3242656 ps, 2500 ps );
#    Time: 3242656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3241718 ps, :3242656 ps, 7 ns );
#    Time: 3242656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3242656 ps, :3243125 ps, 2500 ps );
#    Time: 3243125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3242187 ps, :3243125 ps, 7 ns );
#    Time: 3243125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3243125 ps, :3243593 ps, 2500 ps );
#    Time: 3243593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3242656 ps, :3243593 ps, 7 ns );
#    Time: 3243593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3243593 ps, :3244062 ps, 2500 ps );
#    Time: 3244062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3243125 ps, :3244062 ps, 7 ns );
#    Time: 3244062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3244062 ps, :3244531 ps, 2500 ps );
#    Time: 3244531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3243593 ps, :3244531 ps, 7 ns );
#    Time: 3244531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3244531 ps, :3245 ns, 2500 ps );
#    Time: 3245 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3244062 ps, :3245 ns, 7 ns );
#    Time: 3245 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3245 ns, :3245468 ps, 2500 ps );
#    Time: 3245468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3244531 ps, :3245468 ps, 7 ns );
#    Time: 3245468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3245468 ps, :3245937 ps, 2500 ps );
#    Time: 3245937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3245 ns, :3245937 ps, 7 ns );
#    Time: 3245937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3245937 ps, :3246406 ps, 2500 ps );
#    Time: 3246406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3245468 ps, :3246406 ps, 7 ns );
#    Time: 3246406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3246406 ps, :3246875 ps, 2500 ps );
#    Time: 3246875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3245937 ps, :3246875 ps, 7 ns );
#    Time: 3246875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3246875 ps, :3247343 ps, 2500 ps );
#    Time: 3247343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3246406 ps, :3247343 ps, 7 ns );
#    Time: 3247343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3247343 ps, :3247812 ps, 2500 ps );
#    Time: 3247812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3246875 ps, :3247812 ps, 7 ns );
#    Time: 3247812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3247812 ps, :3248281 ps, 2500 ps );
#    Time: 3248281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3247343 ps, :3248281 ps, 7 ns );
#    Time: 3248281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3248281 ps, :3248750 ps, 2500 ps );
#    Time: 3248750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3247812 ps, :3248750 ps, 7 ns );
#    Time: 3248750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3248750 ps, :3249218 ps, 2500 ps );
#    Time: 3249218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3248281 ps, :3249218 ps, 7 ns );
#    Time: 3249218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3249218 ps, :3249687 ps, 2500 ps );
#    Time: 3249687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3248750 ps, :3249687 ps, 7 ns );
#    Time: 3249687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3249687 ps, :3250156 ps, 2500 ps );
#    Time: 3250156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3249218 ps, :3250156 ps, 7 ns );
#    Time: 3250156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3250156 ps, :3250625 ps, 2500 ps );
#    Time: 3250625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3249687 ps, :3250625 ps, 7 ns );
#    Time: 3250625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3250625 ps, :3251093 ps, 2500 ps );
#    Time: 3251093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3250156 ps, :3251093 ps, 7 ns );
#    Time: 3251093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3251093 ps, :3251562 ps, 2500 ps );
#    Time: 3251562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3250625 ps, :3251562 ps, 7 ns );
#    Time: 3251562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3251562 ps, :3252031 ps, 2500 ps );
#    Time: 3252031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3251093 ps, :3252031 ps, 7 ns );
#    Time: 3252031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3252031 ps, :3252500 ps, 2500 ps );
#    Time: 3252500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3251562 ps, :3252500 ps, 7 ns );
#    Time: 3252500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3252500 ps, :3252968 ps, 2500 ps );
#    Time: 3252968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3252031 ps, :3252968 ps, 7 ns );
#    Time: 3252968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3252968 ps, :3253437 ps, 2500 ps );
#    Time: 3253437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3252500 ps, :3253437 ps, 7 ns );
#    Time: 3253437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3253437 ps, :3253906 ps, 2500 ps );
#    Time: 3253906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3252968 ps, :3253906 ps, 7 ns );
#    Time: 3253906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3253906 ps, :3254375 ps, 2500 ps );
#    Time: 3254375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3253437 ps, :3254375 ps, 7 ns );
#    Time: 3254375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3254375 ps, :3254843 ps, 2500 ps );
#    Time: 3254843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3253906 ps, :3254843 ps, 7 ns );
#    Time: 3254843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3254843 ps, :3255312 ps, 2500 ps );
#    Time: 3255312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3254375 ps, :3255312 ps, 7 ns );
#    Time: 3255312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3255312 ps, :3255781 ps, 2500 ps );
#    Time: 3255781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3254843 ps, :3255781 ps, 7 ns );
#    Time: 3255781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3255781 ps, :3256250 ps, 2500 ps );
#    Time: 3256250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3255312 ps, :3256250 ps, 7 ns );
#    Time: 3256250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3256250 ps, :3256718 ps, 2500 ps );
#    Time: 3256718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3255781 ps, :3256718 ps, 7 ns );
#    Time: 3256718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3256718 ps, :3257187 ps, 2500 ps );
#    Time: 3257187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3256250 ps, :3257187 ps, 7 ns );
#    Time: 3257187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3257187 ps, :3257656 ps, 2500 ps );
#    Time: 3257656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3256718 ps, :3257656 ps, 7 ns );
#    Time: 3257656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3257656 ps, :3258125 ps, 2500 ps );
#    Time: 3258125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3257187 ps, :3258125 ps, 7 ns );
#    Time: 3258125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3258125 ps, :3258593 ps, 2500 ps );
#    Time: 3258593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3257656 ps, :3258593 ps, 7 ns );
#    Time: 3258593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3258593 ps, :3259062 ps, 2500 ps );
#    Time: 3259062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3258125 ps, :3259062 ps, 7 ns );
#    Time: 3259062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3259062 ps, :3259531 ps, 2500 ps );
#    Time: 3259531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3258593 ps, :3259531 ps, 7 ns );
#    Time: 3259531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3259531 ps, :3260 ns, 2500 ps );
#    Time: 3260 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3259062 ps, :3260 ns, 7 ns );
#    Time: 3260 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3260 ns, :3260468 ps, 2500 ps );
#    Time: 3260468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3259531 ps, :3260468 ps, 7 ns );
#    Time: 3260468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3260468 ps, :3260937 ps, 2500 ps );
#    Time: 3260937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3260 ns, :3260937 ps, 7 ns );
#    Time: 3260937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3260937 ps, :3261406 ps, 2500 ps );
#    Time: 3261406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3260468 ps, :3261406 ps, 7 ns );
#    Time: 3261406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3261406 ps, :3261875 ps, 2500 ps );
#    Time: 3261875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3260937 ps, :3261875 ps, 7 ns );
#    Time: 3261875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3261875 ps, :3262343 ps, 2500 ps );
#    Time: 3262343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3261406 ps, :3262343 ps, 7 ns );
#    Time: 3262343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3262343 ps, :3262812 ps, 2500 ps );
#    Time: 3262812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3261875 ps, :3262812 ps, 7 ns );
#    Time: 3262812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3262812 ps, :3263281 ps, 2500 ps );
#    Time: 3263281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3262343 ps, :3263281 ps, 7 ns );
#    Time: 3263281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3263281 ps, :3263750 ps, 2500 ps );
#    Time: 3263750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3262812 ps, :3263750 ps, 7 ns );
#    Time: 3263750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3263750 ps, :3264218 ps, 2500 ps );
#    Time: 3264218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3263281 ps, :3264218 ps, 7 ns );
#    Time: 3264218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3264218 ps, :3264687 ps, 2500 ps );
#    Time: 3264687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3263750 ps, :3264687 ps, 7 ns );
#    Time: 3264687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3264687 ps, :3265156 ps, 2500 ps );
#    Time: 3265156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3264218 ps, :3265156 ps, 7 ns );
#    Time: 3265156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3265156 ps, :3265625 ps, 2500 ps );
#    Time: 3265625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3264687 ps, :3265625 ps, 7 ns );
#    Time: 3265625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3265625 ps, :3266093 ps, 2500 ps );
#    Time: 3266093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3265156 ps, :3266093 ps, 7 ns );
#    Time: 3266093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3266093 ps, :3266562 ps, 2500 ps );
#    Time: 3266562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3265625 ps, :3266562 ps, 7 ns );
#    Time: 3266562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3266562 ps, :3267031 ps, 2500 ps );
#    Time: 3267031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3266093 ps, :3267031 ps, 7 ns );
#    Time: 3267031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3267031 ps, :3267500 ps, 2500 ps );
#    Time: 3267500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3266562 ps, :3267500 ps, 7 ns );
#    Time: 3267500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3267500 ps, :3267968 ps, 2500 ps );
#    Time: 3267968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3267031 ps, :3267968 ps, 7 ns );
#    Time: 3267968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3267968 ps, :3268437 ps, 2500 ps );
#    Time: 3268437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3267500 ps, :3268437 ps, 7 ns );
#    Time: 3268437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3268437 ps, :3268906 ps, 2500 ps );
#    Time: 3268906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3267968 ps, :3268906 ps, 7 ns );
#    Time: 3268906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3268906 ps, :3269375 ps, 2500 ps );
#    Time: 3269375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3268437 ps, :3269375 ps, 7 ns );
#    Time: 3269375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3269375 ps, :3269843 ps, 2500 ps );
#    Time: 3269843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3268906 ps, :3269843 ps, 7 ns );
#    Time: 3269843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3269843 ps, :3270312 ps, 2500 ps );
#    Time: 3270312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3269375 ps, :3270312 ps, 7 ns );
#    Time: 3270312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3270312 ps, :3270781 ps, 2500 ps );
#    Time: 3270781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3269843 ps, :3270781 ps, 7 ns );
#    Time: 3270781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3270781 ps, :3271250 ps, 2500 ps );
#    Time: 3271250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3270312 ps, :3271250 ps, 7 ns );
#    Time: 3271250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3271250 ps, :3271718 ps, 2500 ps );
#    Time: 3271718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3270781 ps, :3271718 ps, 7 ns );
#    Time: 3271718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3271718 ps, :3272187 ps, 2500 ps );
#    Time: 3272187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3271250 ps, :3272187 ps, 7 ns );
#    Time: 3272187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3272187 ps, :3272656 ps, 2500 ps );
#    Time: 3272656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3271718 ps, :3272656 ps, 7 ns );
#    Time: 3272656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3272656 ps, :3273125 ps, 2500 ps );
#    Time: 3273125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3272187 ps, :3273125 ps, 7 ns );
#    Time: 3273125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3273125 ps, :3273593 ps, 2500 ps );
#    Time: 3273593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3272656 ps, :3273593 ps, 7 ns );
#    Time: 3273593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3273593 ps, :3274062 ps, 2500 ps );
#    Time: 3274062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3273125 ps, :3274062 ps, 7 ns );
#    Time: 3274062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3274062 ps, :3274531 ps, 2500 ps );
#    Time: 3274531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3273593 ps, :3274531 ps, 7 ns );
#    Time: 3274531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3274531 ps, :3275 ns, 2500 ps );
#    Time: 3275 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3274062 ps, :3275 ns, 7 ns );
#    Time: 3275 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3275 ns, :3275468 ps, 2500 ps );
#    Time: 3275468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3274531 ps, :3275468 ps, 7 ns );
#    Time: 3275468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3275468 ps, :3275937 ps, 2500 ps );
#    Time: 3275937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3275 ns, :3275937 ps, 7 ns );
#    Time: 3275937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3275937 ps, :3276406 ps, 2500 ps );
#    Time: 3276406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3275468 ps, :3276406 ps, 7 ns );
#    Time: 3276406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3276406 ps, :3276875 ps, 2500 ps );
#    Time: 3276875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3275937 ps, :3276875 ps, 7 ns );
#    Time: 3276875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3276875 ps, :3277343 ps, 2500 ps );
#    Time: 3277343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3276406 ps, :3277343 ps, 7 ns );
#    Time: 3277343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3277343 ps, :3277812 ps, 2500 ps );
#    Time: 3277812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3276875 ps, :3277812 ps, 7 ns );
#    Time: 3277812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3277812 ps, :3278281 ps, 2500 ps );
#    Time: 3278281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3277343 ps, :3278281 ps, 7 ns );
#    Time: 3278281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3278281 ps, :3278750 ps, 2500 ps );
#    Time: 3278750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3277812 ps, :3278750 ps, 7 ns );
#    Time: 3278750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3278750 ps, :3279218 ps, 2500 ps );
#    Time: 3279218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3278281 ps, :3279218 ps, 7 ns );
#    Time: 3279218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3279218 ps, :3279687 ps, 2500 ps );
#    Time: 3279687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3278750 ps, :3279687 ps, 7 ns );
#    Time: 3279687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3279687 ps, :3280156 ps, 2500 ps );
#    Time: 3280156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3279218 ps, :3280156 ps, 7 ns );
#    Time: 3280156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3280156 ps, :3280625 ps, 2500 ps );
#    Time: 3280625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3279687 ps, :3280625 ps, 7 ns );
#    Time: 3280625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3280625 ps, :3281093 ps, 2500 ps );
#    Time: 3281093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3280156 ps, :3281093 ps, 7 ns );
#    Time: 3281093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3281093 ps, :3281562 ps, 2500 ps );
#    Time: 3281562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3280625 ps, :3281562 ps, 7 ns );
#    Time: 3281562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3281562 ps, :3282031 ps, 2500 ps );
#    Time: 3282031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3281093 ps, :3282031 ps, 7 ns );
#    Time: 3282031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3282031 ps, :3282500 ps, 2500 ps );
#    Time: 3282500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3281562 ps, :3282500 ps, 7 ns );
#    Time: 3282500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3282500 ps, :3282968 ps, 2500 ps );
#    Time: 3282968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3282031 ps, :3282968 ps, 7 ns );
#    Time: 3282968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3282968 ps, :3283437 ps, 2500 ps );
#    Time: 3283437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3282500 ps, :3283437 ps, 7 ns );
#    Time: 3283437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3283437 ps, :3283906 ps, 2500 ps );
#    Time: 3283906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3282968 ps, :3283906 ps, 7 ns );
#    Time: 3283906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3283906 ps, :3284375 ps, 2500 ps );
#    Time: 3284375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3283437 ps, :3284375 ps, 7 ns );
#    Time: 3284375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3284375 ps, :3284843 ps, 2500 ps );
#    Time: 3284843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3283906 ps, :3284843 ps, 7 ns );
#    Time: 3284843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3284843 ps, :3285312 ps, 2500 ps );
#    Time: 3285312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3284375 ps, :3285312 ps, 7 ns );
#    Time: 3285312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3285312 ps, :3285781 ps, 2500 ps );
#    Time: 3285781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3284843 ps, :3285781 ps, 7 ns );
#    Time: 3285781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3285781 ps, :3286250 ps, 2500 ps );
#    Time: 3286250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3285312 ps, :3286250 ps, 7 ns );
#    Time: 3286250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3286250 ps, :3286718 ps, 2500 ps );
#    Time: 3286718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3285781 ps, :3286718 ps, 7 ns );
#    Time: 3286718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3286718 ps, :3287187 ps, 2500 ps );
#    Time: 3287187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3286250 ps, :3287187 ps, 7 ns );
#    Time: 3287187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3287187 ps, :3287656 ps, 2500 ps );
#    Time: 3287656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3286718 ps, :3287656 ps, 7 ns );
#    Time: 3287656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3287656 ps, :3288125 ps, 2500 ps );
#    Time: 3288125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3287187 ps, :3288125 ps, 7 ns );
#    Time: 3288125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3288125 ps, :3288593 ps, 2500 ps );
#    Time: 3288593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3287656 ps, :3288593 ps, 7 ns );
#    Time: 3288593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3288593 ps, :3289062 ps, 2500 ps );
#    Time: 3289062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3288125 ps, :3289062 ps, 7 ns );
#    Time: 3289062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3289062 ps, :3289531 ps, 2500 ps );
#    Time: 3289531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3288593 ps, :3289531 ps, 7 ns );
#    Time: 3289531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3289531 ps, :3290 ns, 2500 ps );
#    Time: 3290 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3289062 ps, :3290 ns, 7 ns );
#    Time: 3290 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3290 ns, :3290468 ps, 2500 ps );
#    Time: 3290468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3289531 ps, :3290468 ps, 7 ns );
#    Time: 3290468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3290468 ps, :3290937 ps, 2500 ps );
#    Time: 3290937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3290 ns, :3290937 ps, 7 ns );
#    Time: 3290937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3290937 ps, :3291406 ps, 2500 ps );
#    Time: 3291406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3290468 ps, :3291406 ps, 7 ns );
#    Time: 3291406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3291406 ps, :3291875 ps, 2500 ps );
#    Time: 3291875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3290937 ps, :3291875 ps, 7 ns );
#    Time: 3291875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3291875 ps, :3292343 ps, 2500 ps );
#    Time: 3292343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3291406 ps, :3292343 ps, 7 ns );
#    Time: 3292343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3292343 ps, :3292812 ps, 2500 ps );
#    Time: 3292812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3291875 ps, :3292812 ps, 7 ns );
#    Time: 3292812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3292812 ps, :3293281 ps, 2500 ps );
#    Time: 3293281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3292343 ps, :3293281 ps, 7 ns );
#    Time: 3293281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3293281 ps, :3293750 ps, 2500 ps );
#    Time: 3293750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3292812 ps, :3293750 ps, 7 ns );
#    Time: 3293750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3293750 ps, :3294218 ps, 2500 ps );
#    Time: 3294218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3293281 ps, :3294218 ps, 7 ns );
#    Time: 3294218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3294218 ps, :3294687 ps, 2500 ps );
#    Time: 3294687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3293750 ps, :3294687 ps, 7 ns );
#    Time: 3294687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3294687 ps, :3295156 ps, 2500 ps );
#    Time: 3295156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3294218 ps, :3295156 ps, 7 ns );
#    Time: 3295156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3295156 ps, :3295625 ps, 2500 ps );
#    Time: 3295625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3294687 ps, :3295625 ps, 7 ns );
#    Time: 3295625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3295625 ps, :3296093 ps, 2500 ps );
#    Time: 3296093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3295156 ps, :3296093 ps, 7 ns );
#    Time: 3296093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3296093 ps, :3296562 ps, 2500 ps );
#    Time: 3296562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3295625 ps, :3296562 ps, 7 ns );
#    Time: 3296562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3296562 ps, :3297031 ps, 2500 ps );
#    Time: 3297031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3296093 ps, :3297031 ps, 7 ns );
#    Time: 3297031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3297031 ps, :3297500 ps, 2500 ps );
#    Time: 3297500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3296562 ps, :3297500 ps, 7 ns );
#    Time: 3297500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3297500 ps, :3297968 ps, 2500 ps );
#    Time: 3297968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3297031 ps, :3297968 ps, 7 ns );
#    Time: 3297968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3297968 ps, :3298437 ps, 2500 ps );
#    Time: 3298437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3297500 ps, :3298437 ps, 7 ns );
#    Time: 3298437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3298437 ps, :3298906 ps, 2500 ps );
#    Time: 3298906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3297968 ps, :3298906 ps, 7 ns );
#    Time: 3298906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3298906 ps, :3299375 ps, 2500 ps );
#    Time: 3299375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3298437 ps, :3299375 ps, 7 ns );
#    Time: 3299375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3299375 ps, :3299843 ps, 2500 ps );
#    Time: 3299843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3298906 ps, :3299843 ps, 7 ns );
#    Time: 3299843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3299843 ps, :3300312 ps, 2500 ps );
#    Time: 3300312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3299375 ps, :3300312 ps, 7 ns );
#    Time: 3300312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3300312 ps, :3300781 ps, 2500 ps );
#    Time: 3300781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3299843 ps, :3300781 ps, 7 ns );
#    Time: 3300781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3300781 ps, :3301250 ps, 2500 ps );
#    Time: 3301250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3300312 ps, :3301250 ps, 7 ns );
#    Time: 3301250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3301250 ps, :3301718 ps, 2500 ps );
#    Time: 3301718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3300781 ps, :3301718 ps, 7 ns );
#    Time: 3301718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3301718 ps, :3302187 ps, 2500 ps );
#    Time: 3302187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3301250 ps, :3302187 ps, 7 ns );
#    Time: 3302187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3302187 ps, :3302656 ps, 2500 ps );
#    Time: 3302656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3301718 ps, :3302656 ps, 7 ns );
#    Time: 3302656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3302656 ps, :3303125 ps, 2500 ps );
#    Time: 3303125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3302187 ps, :3303125 ps, 7 ns );
#    Time: 3303125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3303125 ps, :3303593 ps, 2500 ps );
#    Time: 3303593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3302656 ps, :3303593 ps, 7 ns );
#    Time: 3303593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3303593 ps, :3304062 ps, 2500 ps );
#    Time: 3304062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3303125 ps, :3304062 ps, 7 ns );
#    Time: 3304062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3304062 ps, :3304531 ps, 2500 ps );
#    Time: 3304531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3303593 ps, :3304531 ps, 7 ns );
#    Time: 3304531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3304531 ps, :3305 ns, 2500 ps );
#    Time: 3305 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3304062 ps, :3305 ns, 7 ns );
#    Time: 3305 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3305 ns, :3305468 ps, 2500 ps );
#    Time: 3305468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3304531 ps, :3305468 ps, 7 ns );
#    Time: 3305468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3305468 ps, :3305937 ps, 2500 ps );
#    Time: 3305937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3305 ns, :3305937 ps, 7 ns );
#    Time: 3305937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3305937 ps, :3306406 ps, 2500 ps );
#    Time: 3306406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3305468 ps, :3306406 ps, 7 ns );
#    Time: 3306406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3306406 ps, :3306875 ps, 2500 ps );
#    Time: 3306875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3305937 ps, :3306875 ps, 7 ns );
#    Time: 3306875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3306875 ps, :3307343 ps, 2500 ps );
#    Time: 3307343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3306406 ps, :3307343 ps, 7 ns );
#    Time: 3307343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3307343 ps, :3307812 ps, 2500 ps );
#    Time: 3307812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3306875 ps, :3307812 ps, 7 ns );
#    Time: 3307812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3307812 ps, :3308281 ps, 2500 ps );
#    Time: 3308281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3307343 ps, :3308281 ps, 7 ns );
#    Time: 3308281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3308281 ps, :3308750 ps, 2500 ps );
#    Time: 3308750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3307812 ps, :3308750 ps, 7 ns );
#    Time: 3308750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3308750 ps, :3309218 ps, 2500 ps );
#    Time: 3309218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3308281 ps, :3309218 ps, 7 ns );
#    Time: 3309218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3309218 ps, :3309687 ps, 2500 ps );
#    Time: 3309687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3308750 ps, :3309687 ps, 7 ns );
#    Time: 3309687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3309687 ps, :3310156 ps, 2500 ps );
#    Time: 3310156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3309218 ps, :3310156 ps, 7 ns );
#    Time: 3310156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3310156 ps, :3310625 ps, 2500 ps );
#    Time: 3310625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3309687 ps, :3310625 ps, 7 ns );
#    Time: 3310625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3310625 ps, :3311093 ps, 2500 ps );
#    Time: 3311093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3310156 ps, :3311093 ps, 7 ns );
#    Time: 3311093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3311093 ps, :3311562 ps, 2500 ps );
#    Time: 3311562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3310625 ps, :3311562 ps, 7 ns );
#    Time: 3311562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3311562 ps, :3312031 ps, 2500 ps );
#    Time: 3312031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3311093 ps, :3312031 ps, 7 ns );
#    Time: 3312031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3312031 ps, :3312500 ps, 2500 ps );
#    Time: 3312500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3311562 ps, :3312500 ps, 7 ns );
#    Time: 3312500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3312500 ps, :3312968 ps, 2500 ps );
#    Time: 3312968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3312031 ps, :3312968 ps, 7 ns );
#    Time: 3312968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3312968 ps, :3313437 ps, 2500 ps );
#    Time: 3313437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3312500 ps, :3313437 ps, 7 ns );
#    Time: 3313437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3313437 ps, :3313906 ps, 2500 ps );
#    Time: 3313906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3312968 ps, :3313906 ps, 7 ns );
#    Time: 3313906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3313906 ps, :3314375 ps, 2500 ps );
#    Time: 3314375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3313437 ps, :3314375 ps, 7 ns );
#    Time: 3314375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3314375 ps, :3314843 ps, 2500 ps );
#    Time: 3314843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3313906 ps, :3314843 ps, 7 ns );
#    Time: 3314843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3314843 ps, :3315312 ps, 2500 ps );
#    Time: 3315312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3314375 ps, :3315312 ps, 7 ns );
#    Time: 3315312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3315312 ps, :3315781 ps, 2500 ps );
#    Time: 3315781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3314843 ps, :3315781 ps, 7 ns );
#    Time: 3315781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3315781 ps, :3316250 ps, 2500 ps );
#    Time: 3316250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3315312 ps, :3316250 ps, 7 ns );
#    Time: 3316250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3316250 ps, :3316718 ps, 2500 ps );
#    Time: 3316718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3315781 ps, :3316718 ps, 7 ns );
#    Time: 3316718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3316718 ps, :3317187 ps, 2500 ps );
#    Time: 3317187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3316250 ps, :3317187 ps, 7 ns );
#    Time: 3317187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3317187 ps, :3317656 ps, 2500 ps );
#    Time: 3317656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3316718 ps, :3317656 ps, 7 ns );
#    Time: 3317656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3317656 ps, :3318125 ps, 2500 ps );
#    Time: 3318125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3317187 ps, :3318125 ps, 7 ns );
#    Time: 3318125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3318125 ps, :3318593 ps, 2500 ps );
#    Time: 3318593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3317656 ps, :3318593 ps, 7 ns );
#    Time: 3318593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3318593 ps, :3319062 ps, 2500 ps );
#    Time: 3319062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3318125 ps, :3319062 ps, 7 ns );
#    Time: 3319062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3319062 ps, :3319531 ps, 2500 ps );
#    Time: 3319531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3318593 ps, :3319531 ps, 7 ns );
#    Time: 3319531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3319531 ps, :3320 ns, 2500 ps );
#    Time: 3320 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3319062 ps, :3320 ns, 7 ns );
#    Time: 3320 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3320 ns, :3320468 ps, 2500 ps );
#    Time: 3320468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3319531 ps, :3320468 ps, 7 ns );
#    Time: 3320468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3320468 ps, :3320937 ps, 2500 ps );
#    Time: 3320937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3320 ns, :3320937 ps, 7 ns );
#    Time: 3320937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3320937 ps, :3321406 ps, 2500 ps );
#    Time: 3321406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3320468 ps, :3321406 ps, 7 ns );
#    Time: 3321406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3321406 ps, :3321875 ps, 2500 ps );
#    Time: 3321875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3320937 ps, :3321875 ps, 7 ns );
#    Time: 3321875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3321875 ps, :3322343 ps, 2500 ps );
#    Time: 3322343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3321406 ps, :3322343 ps, 7 ns );
#    Time: 3322343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3322343 ps, :3322812 ps, 2500 ps );
#    Time: 3322812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3321875 ps, :3322812 ps, 7 ns );
#    Time: 3322812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3322812 ps, :3323281 ps, 2500 ps );
#    Time: 3323281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3322343 ps, :3323281 ps, 7 ns );
#    Time: 3323281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3323281 ps, :3323750 ps, 2500 ps );
#    Time: 3323750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3322812 ps, :3323750 ps, 7 ns );
#    Time: 3323750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3323750 ps, :3324218 ps, 2500 ps );
#    Time: 3324218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3323281 ps, :3324218 ps, 7 ns );
#    Time: 3324218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3324218 ps, :3324687 ps, 2500 ps );
#    Time: 3324687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3323750 ps, :3324687 ps, 7 ns );
#    Time: 3324687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3324687 ps, :3325156 ps, 2500 ps );
#    Time: 3325156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3324218 ps, :3325156 ps, 7 ns );
#    Time: 3325156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3325156 ps, :3325625 ps, 2500 ps );
#    Time: 3325625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3324687 ps, :3325625 ps, 7 ns );
#    Time: 3325625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3325625 ps, :3326093 ps, 2500 ps );
#    Time: 3326093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3325156 ps, :3326093 ps, 7 ns );
#    Time: 3326093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3326093 ps, :3326562 ps, 2500 ps );
#    Time: 3326562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3325625 ps, :3326562 ps, 7 ns );
#    Time: 3326562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3326562 ps, :3327031 ps, 2500 ps );
#    Time: 3327031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3326093 ps, :3327031 ps, 7 ns );
#    Time: 3327031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3327031 ps, :3327500 ps, 2500 ps );
#    Time: 3327500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3326562 ps, :3327500 ps, 7 ns );
#    Time: 3327500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3327500 ps, :3327968 ps, 2500 ps );
#    Time: 3327968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3327031 ps, :3327968 ps, 7 ns );
#    Time: 3327968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3327968 ps, :3328437 ps, 2500 ps );
#    Time: 3328437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3327500 ps, :3328437 ps, 7 ns );
#    Time: 3328437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3328437 ps, :3328906 ps, 2500 ps );
#    Time: 3328906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3327968 ps, :3328906 ps, 7 ns );
#    Time: 3328906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3328906 ps, :3329375 ps, 2500 ps );
#    Time: 3329375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3328437 ps, :3329375 ps, 7 ns );
#    Time: 3329375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3329375 ps, :3329843 ps, 2500 ps );
#    Time: 3329843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3328906 ps, :3329843 ps, 7 ns );
#    Time: 3329843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3329843 ps, :3330312 ps, 2500 ps );
#    Time: 3330312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3329375 ps, :3330312 ps, 7 ns );
#    Time: 3330312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3330312 ps, :3330781 ps, 2500 ps );
#    Time: 3330781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3329843 ps, :3330781 ps, 7 ns );
#    Time: 3330781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3330781 ps, :3331250 ps, 2500 ps );
#    Time: 3331250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3330312 ps, :3331250 ps, 7 ns );
#    Time: 3331250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3331250 ps, :3331718 ps, 2500 ps );
#    Time: 3331718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3330781 ps, :3331718 ps, 7 ns );
#    Time: 3331718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3331718 ps, :3332187 ps, 2500 ps );
#    Time: 3332187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3331250 ps, :3332187 ps, 7 ns );
#    Time: 3332187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3332187 ps, :3332656 ps, 2500 ps );
#    Time: 3332656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3331718 ps, :3332656 ps, 7 ns );
#    Time: 3332656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3332656 ps, :3333125 ps, 2500 ps );
#    Time: 3333125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3332187 ps, :3333125 ps, 7 ns );
#    Time: 3333125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3333125 ps, :3333593 ps, 2500 ps );
#    Time: 3333593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3332656 ps, :3333593 ps, 7 ns );
#    Time: 3333593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3333593 ps, :3334062 ps, 2500 ps );
#    Time: 3334062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3333125 ps, :3334062 ps, 7 ns );
#    Time: 3334062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3334062 ps, :3334531 ps, 2500 ps );
#    Time: 3334531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3333593 ps, :3334531 ps, 7 ns );
#    Time: 3334531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3334531 ps, :3335 ns, 2500 ps );
#    Time: 3335 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3334062 ps, :3335 ns, 7 ns );
#    Time: 3335 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3335 ns, :3335468 ps, 2500 ps );
#    Time: 3335468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3334531 ps, :3335468 ps, 7 ns );
#    Time: 3335468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3335468 ps, :3335937 ps, 2500 ps );
#    Time: 3335937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3335 ns, :3335937 ps, 7 ns );
#    Time: 3335937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3335937 ps, :3336406 ps, 2500 ps );
#    Time: 3336406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3335468 ps, :3336406 ps, 7 ns );
#    Time: 3336406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3336406 ps, :3336875 ps, 2500 ps );
#    Time: 3336875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3335937 ps, :3336875 ps, 7 ns );
#    Time: 3336875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3336875 ps, :3337343 ps, 2500 ps );
#    Time: 3337343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3336406 ps, :3337343 ps, 7 ns );
#    Time: 3337343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3337343 ps, :3337812 ps, 2500 ps );
#    Time: 3337812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3336875 ps, :3337812 ps, 7 ns );
#    Time: 3337812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3337812 ps, :3338281 ps, 2500 ps );
#    Time: 3338281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3337343 ps, :3338281 ps, 7 ns );
#    Time: 3338281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3338281 ps, :3338750 ps, 2500 ps );
#    Time: 3338750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3337812 ps, :3338750 ps, 7 ns );
#    Time: 3338750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3338750 ps, :3339218 ps, 2500 ps );
#    Time: 3339218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3338281 ps, :3339218 ps, 7 ns );
#    Time: 3339218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3339218 ps, :3339687 ps, 2500 ps );
#    Time: 3339687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3338750 ps, :3339687 ps, 7 ns );
#    Time: 3339687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3339687 ps, :3340156 ps, 2500 ps );
#    Time: 3340156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3339218 ps, :3340156 ps, 7 ns );
#    Time: 3340156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3340156 ps, :3340625 ps, 2500 ps );
#    Time: 3340625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3339687 ps, :3340625 ps, 7 ns );
#    Time: 3340625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3340625 ps, :3341093 ps, 2500 ps );
#    Time: 3341093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3340156 ps, :3341093 ps, 7 ns );
#    Time: 3341093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3341093 ps, :3341562 ps, 2500 ps );
#    Time: 3341562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3340625 ps, :3341562 ps, 7 ns );
#    Time: 3341562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3341562 ps, :3342031 ps, 2500 ps );
#    Time: 3342031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3341093 ps, :3342031 ps, 7 ns );
#    Time: 3342031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3342031 ps, :3342500 ps, 2500 ps );
#    Time: 3342500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3341562 ps, :3342500 ps, 7 ns );
#    Time: 3342500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3342500 ps, :3342968 ps, 2500 ps );
#    Time: 3342968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3342031 ps, :3342968 ps, 7 ns );
#    Time: 3342968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3342968 ps, :3343437 ps, 2500 ps );
#    Time: 3343437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3342500 ps, :3343437 ps, 7 ns );
#    Time: 3343437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3343437 ps, :3343906 ps, 2500 ps );
#    Time: 3343906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3342968 ps, :3343906 ps, 7 ns );
#    Time: 3343906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3343906 ps, :3344375 ps, 2500 ps );
#    Time: 3344375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3343437 ps, :3344375 ps, 7 ns );
#    Time: 3344375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3344375 ps, :3344843 ps, 2500 ps );
#    Time: 3344843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3343906 ps, :3344843 ps, 7 ns );
#    Time: 3344843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3344843 ps, :3345312 ps, 2500 ps );
#    Time: 3345312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3344375 ps, :3345312 ps, 7 ns );
#    Time: 3345312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3345312 ps, :3345781 ps, 2500 ps );
#    Time: 3345781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3344843 ps, :3345781 ps, 7 ns );
#    Time: 3345781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3345781 ps, :3346250 ps, 2500 ps );
#    Time: 3346250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3345312 ps, :3346250 ps, 7 ns );
#    Time: 3346250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3346250 ps, :3346718 ps, 2500 ps );
#    Time: 3346718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3345781 ps, :3346718 ps, 7 ns );
#    Time: 3346718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3346718 ps, :3347187 ps, 2500 ps );
#    Time: 3347187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3346250 ps, :3347187 ps, 7 ns );
#    Time: 3347187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3347187 ps, :3347656 ps, 2500 ps );
#    Time: 3347656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3346718 ps, :3347656 ps, 7 ns );
#    Time: 3347656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3347656 ps, :3348125 ps, 2500 ps );
#    Time: 3348125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3347187 ps, :3348125 ps, 7 ns );
#    Time: 3348125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3348125 ps, :3348593 ps, 2500 ps );
#    Time: 3348593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3347656 ps, :3348593 ps, 7 ns );
#    Time: 3348593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3348593 ps, :3349062 ps, 2500 ps );
#    Time: 3349062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3348125 ps, :3349062 ps, 7 ns );
#    Time: 3349062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3349062 ps, :3349531 ps, 2500 ps );
#    Time: 3349531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3348593 ps, :3349531 ps, 7 ns );
#    Time: 3349531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3349531 ps, :3350 ns, 2500 ps );
#    Time: 3350 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3349062 ps, :3350 ns, 7 ns );
#    Time: 3350 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3350 ns, :3350468 ps, 2500 ps );
#    Time: 3350468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3349531 ps, :3350468 ps, 7 ns );
#    Time: 3350468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3350468 ps, :3350937 ps, 2500 ps );
#    Time: 3350937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3350 ns, :3350937 ps, 7 ns );
#    Time: 3350937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3350937 ps, :3351406 ps, 2500 ps );
#    Time: 3351406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3350468 ps, :3351406 ps, 7 ns );
#    Time: 3351406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3351406 ps, :3351875 ps, 2500 ps );
#    Time: 3351875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3350937 ps, :3351875 ps, 7 ns );
#    Time: 3351875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3351875 ps, :3352343 ps, 2500 ps );
#    Time: 3352343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3351406 ps, :3352343 ps, 7 ns );
#    Time: 3352343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3352343 ps, :3352812 ps, 2500 ps );
#    Time: 3352812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3351875 ps, :3352812 ps, 7 ns );
#    Time: 3352812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3352812 ps, :3353281 ps, 2500 ps );
#    Time: 3353281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3352343 ps, :3353281 ps, 7 ns );
#    Time: 3353281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3353281 ps, :3353750 ps, 2500 ps );
#    Time: 3353750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3352812 ps, :3353750 ps, 7 ns );
#    Time: 3353750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3353750 ps, :3354218 ps, 2500 ps );
#    Time: 3354218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3353281 ps, :3354218 ps, 7 ns );
#    Time: 3354218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3354218 ps, :3354687 ps, 2500 ps );
#    Time: 3354687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3353750 ps, :3354687 ps, 7 ns );
#    Time: 3354687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3354687 ps, :3355156 ps, 2500 ps );
#    Time: 3355156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3354218 ps, :3355156 ps, 7 ns );
#    Time: 3355156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3355156 ps, :3355625 ps, 2500 ps );
#    Time: 3355625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3354687 ps, :3355625 ps, 7 ns );
#    Time: 3355625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3355625 ps, :3356093 ps, 2500 ps );
#    Time: 3356093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3355156 ps, :3356093 ps, 7 ns );
#    Time: 3356093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3356093 ps, :3356562 ps, 2500 ps );
#    Time: 3356562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3355625 ps, :3356562 ps, 7 ns );
#    Time: 3356562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3356562 ps, :3357031 ps, 2500 ps );
#    Time: 3357031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3356093 ps, :3357031 ps, 7 ns );
#    Time: 3357031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3357031 ps, :3357500 ps, 2500 ps );
#    Time: 3357500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3356562 ps, :3357500 ps, 7 ns );
#    Time: 3357500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3357500 ps, :3357968 ps, 2500 ps );
#    Time: 3357968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3357031 ps, :3357968 ps, 7 ns );
#    Time: 3357968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3357968 ps, :3358437 ps, 2500 ps );
#    Time: 3358437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3357500 ps, :3358437 ps, 7 ns );
#    Time: 3358437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3358437 ps, :3358906 ps, 2500 ps );
#    Time: 3358906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3357968 ps, :3358906 ps, 7 ns );
#    Time: 3358906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3358906 ps, :3359375 ps, 2500 ps );
#    Time: 3359375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3358437 ps, :3359375 ps, 7 ns );
#    Time: 3359375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3359375 ps, :3359843 ps, 2500 ps );
#    Time: 3359843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3358906 ps, :3359843 ps, 7 ns );
#    Time: 3359843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3359843 ps, :3360312 ps, 2500 ps );
#    Time: 3360312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3359375 ps, :3360312 ps, 7 ns );
#    Time: 3360312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3360312 ps, :3360781 ps, 2500 ps );
#    Time: 3360781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3359843 ps, :3360781 ps, 7 ns );
#    Time: 3360781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3360781 ps, :3361250 ps, 2500 ps );
#    Time: 3361250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3360312 ps, :3361250 ps, 7 ns );
#    Time: 3361250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3361250 ps, :3361718 ps, 2500 ps );
#    Time: 3361718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3360781 ps, :3361718 ps, 7 ns );
#    Time: 3361718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3361718 ps, :3362187 ps, 2500 ps );
#    Time: 3362187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3361250 ps, :3362187 ps, 7 ns );
#    Time: 3362187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3362187 ps, :3362656 ps, 2500 ps );
#    Time: 3362656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3361718 ps, :3362656 ps, 7 ns );
#    Time: 3362656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3362656 ps, :3363125 ps, 2500 ps );
#    Time: 3363125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3362187 ps, :3363125 ps, 7 ns );
#    Time: 3363125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3363125 ps, :3363593 ps, 2500 ps );
#    Time: 3363593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3362656 ps, :3363593 ps, 7 ns );
#    Time: 3363593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3363593 ps, :3364062 ps, 2500 ps );
#    Time: 3364062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3363125 ps, :3364062 ps, 7 ns );
#    Time: 3364062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3364062 ps, :3364531 ps, 2500 ps );
#    Time: 3364531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3363593 ps, :3364531 ps, 7 ns );
#    Time: 3364531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3364531 ps, :3365 ns, 2500 ps );
#    Time: 3365 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3364062 ps, :3365 ns, 7 ns );
#    Time: 3365 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3365 ns, :3365468 ps, 2500 ps );
#    Time: 3365468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3364531 ps, :3365468 ps, 7 ns );
#    Time: 3365468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3365468 ps, :3365937 ps, 2500 ps );
#    Time: 3365937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3365 ns, :3365937 ps, 7 ns );
#    Time: 3365937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3365937 ps, :3366406 ps, 2500 ps );
#    Time: 3366406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3365468 ps, :3366406 ps, 7 ns );
#    Time: 3366406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3366406 ps, :3366875 ps, 2500 ps );
#    Time: 3366875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3365937 ps, :3366875 ps, 7 ns );
#    Time: 3366875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3366875 ps, :3367343 ps, 2500 ps );
#    Time: 3367343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3366406 ps, :3367343 ps, 7 ns );
#    Time: 3367343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3367343 ps, :3367812 ps, 2500 ps );
#    Time: 3367812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3366875 ps, :3367812 ps, 7 ns );
#    Time: 3367812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3367812 ps, :3368281 ps, 2500 ps );
#    Time: 3368281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3367343 ps, :3368281 ps, 7 ns );
#    Time: 3368281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3368281 ps, :3368750 ps, 2500 ps );
#    Time: 3368750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3367812 ps, :3368750 ps, 7 ns );
#    Time: 3368750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3368750 ps, :3369218 ps, 2500 ps );
#    Time: 3369218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3368281 ps, :3369218 ps, 7 ns );
#    Time: 3369218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3369218 ps, :3369687 ps, 2500 ps );
#    Time: 3369687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3368750 ps, :3369687 ps, 7 ns );
#    Time: 3369687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3369687 ps, :3370156 ps, 2500 ps );
#    Time: 3370156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3369218 ps, :3370156 ps, 7 ns );
#    Time: 3370156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3370156 ps, :3370625 ps, 2500 ps );
#    Time: 3370625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3369687 ps, :3370625 ps, 7 ns );
#    Time: 3370625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3370625 ps, :3371093 ps, 2500 ps );
#    Time: 3371093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3370156 ps, :3371093 ps, 7 ns );
#    Time: 3371093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3371093 ps, :3371562 ps, 2500 ps );
#    Time: 3371562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3370625 ps, :3371562 ps, 7 ns );
#    Time: 3371562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3371562 ps, :3372031 ps, 2500 ps );
#    Time: 3372031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3371093 ps, :3372031 ps, 7 ns );
#    Time: 3372031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3372031 ps, :3372500 ps, 2500 ps );
#    Time: 3372500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3371562 ps, :3372500 ps, 7 ns );
#    Time: 3372500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3372500 ps, :3372968 ps, 2500 ps );
#    Time: 3372968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3372031 ps, :3372968 ps, 7 ns );
#    Time: 3372968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3372968 ps, :3373437 ps, 2500 ps );
#    Time: 3373437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3372500 ps, :3373437 ps, 7 ns );
#    Time: 3373437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3373437 ps, :3373906 ps, 2500 ps );
#    Time: 3373906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3372968 ps, :3373906 ps, 7 ns );
#    Time: 3373906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3373906 ps, :3374375 ps, 2500 ps );
#    Time: 3374375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3373437 ps, :3374375 ps, 7 ns );
#    Time: 3374375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3374375 ps, :3374843 ps, 2500 ps );
#    Time: 3374843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3373906 ps, :3374843 ps, 7 ns );
#    Time: 3374843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3374843 ps, :3375312 ps, 2500 ps );
#    Time: 3375312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3374375 ps, :3375312 ps, 7 ns );
#    Time: 3375312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3375312 ps, :3375781 ps, 2500 ps );
#    Time: 3375781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3374843 ps, :3375781 ps, 7 ns );
#    Time: 3375781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3375781 ps, :3376250 ps, 2500 ps );
#    Time: 3376250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3375312 ps, :3376250 ps, 7 ns );
#    Time: 3376250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3376250 ps, :3376718 ps, 2500 ps );
#    Time: 3376718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3375781 ps, :3376718 ps, 7 ns );
#    Time: 3376718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3376718 ps, :3377187 ps, 2500 ps );
#    Time: 3377187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3376250 ps, :3377187 ps, 7 ns );
#    Time: 3377187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3377187 ps, :3377656 ps, 2500 ps );
#    Time: 3377656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3376718 ps, :3377656 ps, 7 ns );
#    Time: 3377656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3377656 ps, :3378125 ps, 2500 ps );
#    Time: 3378125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3377187 ps, :3378125 ps, 7 ns );
#    Time: 3378125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3378125 ps, :3378593 ps, 2500 ps );
#    Time: 3378593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3377656 ps, :3378593 ps, 7 ns );
#    Time: 3378593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3378593 ps, :3379062 ps, 2500 ps );
#    Time: 3379062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3378125 ps, :3379062 ps, 7 ns );
#    Time: 3379062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3379062 ps, :3379531 ps, 2500 ps );
#    Time: 3379531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3378593 ps, :3379531 ps, 7 ns );
#    Time: 3379531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3379531 ps, :3380 ns, 2500 ps );
#    Time: 3380 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3379062 ps, :3380 ns, 7 ns );
#    Time: 3380 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3380 ns, :3380468 ps, 2500 ps );
#    Time: 3380468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3379531 ps, :3380468 ps, 7 ns );
#    Time: 3380468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3380468 ps, :3380937 ps, 2500 ps );
#    Time: 3380937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3380 ns, :3380937 ps, 7 ns );
#    Time: 3380937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3380937 ps, :3381406 ps, 2500 ps );
#    Time: 3381406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3380468 ps, :3381406 ps, 7 ns );
#    Time: 3381406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3381406 ps, :3381875 ps, 2500 ps );
#    Time: 3381875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3380937 ps, :3381875 ps, 7 ns );
#    Time: 3381875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3381875 ps, :3382343 ps, 2500 ps );
#    Time: 3382343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3381406 ps, :3382343 ps, 7 ns );
#    Time: 3382343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3382343 ps, :3382812 ps, 2500 ps );
#    Time: 3382812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3381875 ps, :3382812 ps, 7 ns );
#    Time: 3382812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3382812 ps, :3383281 ps, 2500 ps );
#    Time: 3383281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3382343 ps, :3383281 ps, 7 ns );
#    Time: 3383281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3383281 ps, :3383750 ps, 2500 ps );
#    Time: 3383750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3382812 ps, :3383750 ps, 7 ns );
#    Time: 3383750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3383750 ps, :3384218 ps, 2500 ps );
#    Time: 3384218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3383281 ps, :3384218 ps, 7 ns );
#    Time: 3384218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3384218 ps, :3384687 ps, 2500 ps );
#    Time: 3384687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3383750 ps, :3384687 ps, 7 ns );
#    Time: 3384687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3384687 ps, :3385156 ps, 2500 ps );
#    Time: 3385156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3384218 ps, :3385156 ps, 7 ns );
#    Time: 3385156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3385156 ps, :3385625 ps, 2500 ps );
#    Time: 3385625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3384687 ps, :3385625 ps, 7 ns );
#    Time: 3385625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3385625 ps, :3386093 ps, 2500 ps );
#    Time: 3386093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3385156 ps, :3386093 ps, 7 ns );
#    Time: 3386093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3386093 ps, :3386562 ps, 2500 ps );
#    Time: 3386562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3385625 ps, :3386562 ps, 7 ns );
#    Time: 3386562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3386562 ps, :3387031 ps, 2500 ps );
#    Time: 3387031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3386093 ps, :3387031 ps, 7 ns );
#    Time: 3387031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3387031 ps, :3387500 ps, 2500 ps );
#    Time: 3387500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3386562 ps, :3387500 ps, 7 ns );
#    Time: 3387500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3387500 ps, :3387968 ps, 2500 ps );
#    Time: 3387968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3387031 ps, :3387968 ps, 7 ns );
#    Time: 3387968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3387968 ps, :3388437 ps, 2500 ps );
#    Time: 3388437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3387500 ps, :3388437 ps, 7 ns );
#    Time: 3388437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3388437 ps, :3388906 ps, 2500 ps );
#    Time: 3388906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3387968 ps, :3388906 ps, 7 ns );
#    Time: 3388906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3388906 ps, :3389375 ps, 2500 ps );
#    Time: 3389375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3388437 ps, :3389375 ps, 7 ns );
#    Time: 3389375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3389375 ps, :3389843 ps, 2500 ps );
#    Time: 3389843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3388906 ps, :3389843 ps, 7 ns );
#    Time: 3389843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3389843 ps, :3390312 ps, 2500 ps );
#    Time: 3390312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3389375 ps, :3390312 ps, 7 ns );
#    Time: 3390312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3390312 ps, :3390781 ps, 2500 ps );
#    Time: 3390781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3389843 ps, :3390781 ps, 7 ns );
#    Time: 3390781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3390781 ps, :3391250 ps, 2500 ps );
#    Time: 3391250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3390312 ps, :3391250 ps, 7 ns );
#    Time: 3391250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3391250 ps, :3391718 ps, 2500 ps );
#    Time: 3391718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3390781 ps, :3391718 ps, 7 ns );
#    Time: 3391718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3391718 ps, :3392187 ps, 2500 ps );
#    Time: 3392187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3391250 ps, :3392187 ps, 7 ns );
#    Time: 3392187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3392187 ps, :3392656 ps, 2500 ps );
#    Time: 3392656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3391718 ps, :3392656 ps, 7 ns );
#    Time: 3392656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3392656 ps, :3393125 ps, 2500 ps );
#    Time: 3393125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3392187 ps, :3393125 ps, 7 ns );
#    Time: 3393125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3393125 ps, :3393593 ps, 2500 ps );
#    Time: 3393593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3392656 ps, :3393593 ps, 7 ns );
#    Time: 3393593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3393593 ps, :3394062 ps, 2500 ps );
#    Time: 3394062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3393125 ps, :3394062 ps, 7 ns );
#    Time: 3394062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3394062 ps, :3394531 ps, 2500 ps );
#    Time: 3394531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3393593 ps, :3394531 ps, 7 ns );
#    Time: 3394531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3394531 ps, :3395 ns, 2500 ps );
#    Time: 3395 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3394062 ps, :3395 ns, 7 ns );
#    Time: 3395 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3395 ns, :3395468 ps, 2500 ps );
#    Time: 3395468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3394531 ps, :3395468 ps, 7 ns );
#    Time: 3395468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3395468 ps, :3395937 ps, 2500 ps );
#    Time: 3395937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3395 ns, :3395937 ps, 7 ns );
#    Time: 3395937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3395937 ps, :3396406 ps, 2500 ps );
#    Time: 3396406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3395468 ps, :3396406 ps, 7 ns );
#    Time: 3396406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3396406 ps, :3396875 ps, 2500 ps );
#    Time: 3396875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3395937 ps, :3396875 ps, 7 ns );
#    Time: 3396875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3396875 ps, :3397343 ps, 2500 ps );
#    Time: 3397343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3396406 ps, :3397343 ps, 7 ns );
#    Time: 3397343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3397343 ps, :3397812 ps, 2500 ps );
#    Time: 3397812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3396875 ps, :3397812 ps, 7 ns );
#    Time: 3397812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3397812 ps, :3398281 ps, 2500 ps );
#    Time: 3398281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3397343 ps, :3398281 ps, 7 ns );
#    Time: 3398281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3398281 ps, :3398750 ps, 2500 ps );
#    Time: 3398750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3397812 ps, :3398750 ps, 7 ns );
#    Time: 3398750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3398750 ps, :3399218 ps, 2500 ps );
#    Time: 3399218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3398281 ps, :3399218 ps, 7 ns );
#    Time: 3399218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3399218 ps, :3399687 ps, 2500 ps );
#    Time: 3399687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3398750 ps, :3399687 ps, 7 ns );
#    Time: 3399687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3399687 ps, :3400156 ps, 2500 ps );
#    Time: 3400156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3399218 ps, :3400156 ps, 7 ns );
#    Time: 3400156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3400156 ps, :3400625 ps, 2500 ps );
#    Time: 3400625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3399687 ps, :3400625 ps, 7 ns );
#    Time: 3400625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3400625 ps, :3401093 ps, 2500 ps );
#    Time: 3401093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3400156 ps, :3401093 ps, 7 ns );
#    Time: 3401093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3401093 ps, :3401562 ps, 2500 ps );
#    Time: 3401562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3400625 ps, :3401562 ps, 7 ns );
#    Time: 3401562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3401562 ps, :3402031 ps, 2500 ps );
#    Time: 3402031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3401093 ps, :3402031 ps, 7 ns );
#    Time: 3402031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3402031 ps, :3402500 ps, 2500 ps );
#    Time: 3402500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3401562 ps, :3402500 ps, 7 ns );
#    Time: 3402500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3402500 ps, :3402968 ps, 2500 ps );
#    Time: 3402968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3402031 ps, :3402968 ps, 7 ns );
#    Time: 3402968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3402968 ps, :3403437 ps, 2500 ps );
#    Time: 3403437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3402500 ps, :3403437 ps, 7 ns );
#    Time: 3403437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3403437 ps, :3403906 ps, 2500 ps );
#    Time: 3403906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3402968 ps, :3403906 ps, 7 ns );
#    Time: 3403906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3403906 ps, :3404375 ps, 2500 ps );
#    Time: 3404375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3403437 ps, :3404375 ps, 7 ns );
#    Time: 3404375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3404375 ps, :3404843 ps, 2500 ps );
#    Time: 3404843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3403906 ps, :3404843 ps, 7 ns );
#    Time: 3404843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3404843 ps, :3405312 ps, 2500 ps );
#    Time: 3405312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3404375 ps, :3405312 ps, 7 ns );
#    Time: 3405312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3405312 ps, :3405781 ps, 2500 ps );
#    Time: 3405781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3404843 ps, :3405781 ps, 7 ns );
#    Time: 3405781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3405781 ps, :3406250 ps, 2500 ps );
#    Time: 3406250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3405312 ps, :3406250 ps, 7 ns );
#    Time: 3406250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3406250 ps, :3406718 ps, 2500 ps );
#    Time: 3406718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3405781 ps, :3406718 ps, 7 ns );
#    Time: 3406718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3406718 ps, :3407187 ps, 2500 ps );
#    Time: 3407187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3406250 ps, :3407187 ps, 7 ns );
#    Time: 3407187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3407187 ps, :3407656 ps, 2500 ps );
#    Time: 3407656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3406718 ps, :3407656 ps, 7 ns );
#    Time: 3407656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3407656 ps, :3408125 ps, 2500 ps );
#    Time: 3408125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3407187 ps, :3408125 ps, 7 ns );
#    Time: 3408125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3408125 ps, :3408593 ps, 2500 ps );
#    Time: 3408593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3407656 ps, :3408593 ps, 7 ns );
#    Time: 3408593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3408593 ps, :3409062 ps, 2500 ps );
#    Time: 3409062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3408125 ps, :3409062 ps, 7 ns );
#    Time: 3409062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3409062 ps, :3409531 ps, 2500 ps );
#    Time: 3409531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3408593 ps, :3409531 ps, 7 ns );
#    Time: 3409531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3409531 ps, :3410 ns, 2500 ps );
#    Time: 3410 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3409062 ps, :3410 ns, 7 ns );
#    Time: 3410 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3410 ns, :3410468 ps, 2500 ps );
#    Time: 3410468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3409531 ps, :3410468 ps, 7 ns );
#    Time: 3410468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3410468 ps, :3410937 ps, 2500 ps );
#    Time: 3410937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3410 ns, :3410937 ps, 7 ns );
#    Time: 3410937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3410937 ps, :3411406 ps, 2500 ps );
#    Time: 3411406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3410468 ps, :3411406 ps, 7 ns );
#    Time: 3411406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3411406 ps, :3411875 ps, 2500 ps );
#    Time: 3411875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3410937 ps, :3411875 ps, 7 ns );
#    Time: 3411875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3411875 ps, :3412343 ps, 2500 ps );
#    Time: 3412343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3411406 ps, :3412343 ps, 7 ns );
#    Time: 3412343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3412343 ps, :3412812 ps, 2500 ps );
#    Time: 3412812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3411875 ps, :3412812 ps, 7 ns );
#    Time: 3412812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3412812 ps, :3413281 ps, 2500 ps );
#    Time: 3413281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3412343 ps, :3413281 ps, 7 ns );
#    Time: 3413281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3413281 ps, :3413750 ps, 2500 ps );
#    Time: 3413750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3412812 ps, :3413750 ps, 7 ns );
#    Time: 3413750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3413750 ps, :3414218 ps, 2500 ps );
#    Time: 3414218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3413281 ps, :3414218 ps, 7 ns );
#    Time: 3414218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3414218 ps, :3414687 ps, 2500 ps );
#    Time: 3414687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3413750 ps, :3414687 ps, 7 ns );
#    Time: 3414687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3414687 ps, :3415156 ps, 2500 ps );
#    Time: 3415156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3414218 ps, :3415156 ps, 7 ns );
#    Time: 3415156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3415156 ps, :3415625 ps, 2500 ps );
#    Time: 3415625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3414687 ps, :3415625 ps, 7 ns );
#    Time: 3415625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3415625 ps, :3416093 ps, 2500 ps );
#    Time: 3416093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3415156 ps, :3416093 ps, 7 ns );
#    Time: 3416093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3416093 ps, :3416562 ps, 2500 ps );
#    Time: 3416562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3415625 ps, :3416562 ps, 7 ns );
#    Time: 3416562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3416562 ps, :3417031 ps, 2500 ps );
#    Time: 3417031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3416093 ps, :3417031 ps, 7 ns );
#    Time: 3417031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3417031 ps, :3417500 ps, 2500 ps );
#    Time: 3417500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3416562 ps, :3417500 ps, 7 ns );
#    Time: 3417500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3417500 ps, :3417968 ps, 2500 ps );
#    Time: 3417968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3417031 ps, :3417968 ps, 7 ns );
#    Time: 3417968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3417968 ps, :3418437 ps, 2500 ps );
#    Time: 3418437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3417500 ps, :3418437 ps, 7 ns );
#    Time: 3418437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3418437 ps, :3418906 ps, 2500 ps );
#    Time: 3418906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3417968 ps, :3418906 ps, 7 ns );
#    Time: 3418906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3418906 ps, :3419375 ps, 2500 ps );
#    Time: 3419375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3418437 ps, :3419375 ps, 7 ns );
#    Time: 3419375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3419375 ps, :3419843 ps, 2500 ps );
#    Time: 3419843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3418906 ps, :3419843 ps, 7 ns );
#    Time: 3419843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3419843 ps, :3420312 ps, 2500 ps );
#    Time: 3420312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3419375 ps, :3420312 ps, 7 ns );
#    Time: 3420312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3420312 ps, :3420781 ps, 2500 ps );
#    Time: 3420781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3419843 ps, :3420781 ps, 7 ns );
#    Time: 3420781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3420781 ps, :3421250 ps, 2500 ps );
#    Time: 3421250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3420312 ps, :3421250 ps, 7 ns );
#    Time: 3421250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3421250 ps, :3421718 ps, 2500 ps );
#    Time: 3421718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3420781 ps, :3421718 ps, 7 ns );
#    Time: 3421718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3421718 ps, :3422187 ps, 2500 ps );
#    Time: 3422187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3421250 ps, :3422187 ps, 7 ns );
#    Time: 3422187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3422187 ps, :3422656 ps, 2500 ps );
#    Time: 3422656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3421718 ps, :3422656 ps, 7 ns );
#    Time: 3422656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3422656 ps, :3423125 ps, 2500 ps );
#    Time: 3423125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3422187 ps, :3423125 ps, 7 ns );
#    Time: 3423125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3423125 ps, :3423593 ps, 2500 ps );
#    Time: 3423593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3422656 ps, :3423593 ps, 7 ns );
#    Time: 3423593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3423593 ps, :3424062 ps, 2500 ps );
#    Time: 3424062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3423125 ps, :3424062 ps, 7 ns );
#    Time: 3424062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3424062 ps, :3424531 ps, 2500 ps );
#    Time: 3424531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3423593 ps, :3424531 ps, 7 ns );
#    Time: 3424531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3424531 ps, :3425 ns, 2500 ps );
#    Time: 3425 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3424062 ps, :3425 ns, 7 ns );
#    Time: 3425 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3425 ns, :3425468 ps, 2500 ps );
#    Time: 3425468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3424531 ps, :3425468 ps, 7 ns );
#    Time: 3425468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3425468 ps, :3425937 ps, 2500 ps );
#    Time: 3425937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3425 ns, :3425937 ps, 7 ns );
#    Time: 3425937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3425937 ps, :3426406 ps, 2500 ps );
#    Time: 3426406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3425468 ps, :3426406 ps, 7 ns );
#    Time: 3426406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3426406 ps, :3426875 ps, 2500 ps );
#    Time: 3426875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3425937 ps, :3426875 ps, 7 ns );
#    Time: 3426875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3426875 ps, :3427343 ps, 2500 ps );
#    Time: 3427343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3426406 ps, :3427343 ps, 7 ns );
#    Time: 3427343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3427343 ps, :3427812 ps, 2500 ps );
#    Time: 3427812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3426875 ps, :3427812 ps, 7 ns );
#    Time: 3427812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3427812 ps, :3428281 ps, 2500 ps );
#    Time: 3428281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3427343 ps, :3428281 ps, 7 ns );
#    Time: 3428281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3428281 ps, :3428750 ps, 2500 ps );
#    Time: 3428750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3427812 ps, :3428750 ps, 7 ns );
#    Time: 3428750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3428750 ps, :3429218 ps, 2500 ps );
#    Time: 3429218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3428281 ps, :3429218 ps, 7 ns );
#    Time: 3429218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3429218 ps, :3429687 ps, 2500 ps );
#    Time: 3429687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3428750 ps, :3429687 ps, 7 ns );
#    Time: 3429687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3429687 ps, :3430156 ps, 2500 ps );
#    Time: 3430156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3429218 ps, :3430156 ps, 7 ns );
#    Time: 3430156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3430156 ps, :3430625 ps, 2500 ps );
#    Time: 3430625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3429687 ps, :3430625 ps, 7 ns );
#    Time: 3430625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3430625 ps, :3431093 ps, 2500 ps );
#    Time: 3431093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3430156 ps, :3431093 ps, 7 ns );
#    Time: 3431093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3431093 ps, :3431562 ps, 2500 ps );
#    Time: 3431562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3430625 ps, :3431562 ps, 7 ns );
#    Time: 3431562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3431562 ps, :3432031 ps, 2500 ps );
#    Time: 3432031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3431093 ps, :3432031 ps, 7 ns );
#    Time: 3432031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3432031 ps, :3432500 ps, 2500 ps );
#    Time: 3432500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3431562 ps, :3432500 ps, 7 ns );
#    Time: 3432500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3432500 ps, :3432968 ps, 2500 ps );
#    Time: 3432968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3432031 ps, :3432968 ps, 7 ns );
#    Time: 3432968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3432968 ps, :3433437 ps, 2500 ps );
#    Time: 3433437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3432500 ps, :3433437 ps, 7 ns );
#    Time: 3433437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3433437 ps, :3433906 ps, 2500 ps );
#    Time: 3433906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3432968 ps, :3433906 ps, 7 ns );
#    Time: 3433906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3433906 ps, :3434375 ps, 2500 ps );
#    Time: 3434375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3433437 ps, :3434375 ps, 7 ns );
#    Time: 3434375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3434375 ps, :3434843 ps, 2500 ps );
#    Time: 3434843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3433906 ps, :3434843 ps, 7 ns );
#    Time: 3434843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3434843 ps, :3435312 ps, 2500 ps );
#    Time: 3435312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3434375 ps, :3435312 ps, 7 ns );
#    Time: 3435312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3435312 ps, :3435781 ps, 2500 ps );
#    Time: 3435781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3434843 ps, :3435781 ps, 7 ns );
#    Time: 3435781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3435781 ps, :3436250 ps, 2500 ps );
#    Time: 3436250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3435312 ps, :3436250 ps, 7 ns );
#    Time: 3436250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3436250 ps, :3436718 ps, 2500 ps );
#    Time: 3436718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3435781 ps, :3436718 ps, 7 ns );
#    Time: 3436718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3436718 ps, :3437187 ps, 2500 ps );
#    Time: 3437187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3436250 ps, :3437187 ps, 7 ns );
#    Time: 3437187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3437187 ps, :3437656 ps, 2500 ps );
#    Time: 3437656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3436718 ps, :3437656 ps, 7 ns );
#    Time: 3437656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3437656 ps, :3438125 ps, 2500 ps );
#    Time: 3438125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3437187 ps, :3438125 ps, 7 ns );
#    Time: 3438125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3438125 ps, :3438593 ps, 2500 ps );
#    Time: 3438593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3437656 ps, :3438593 ps, 7 ns );
#    Time: 3438593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3438593 ps, :3439062 ps, 2500 ps );
#    Time: 3439062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3438125 ps, :3439062 ps, 7 ns );
#    Time: 3439062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3439062 ps, :3439531 ps, 2500 ps );
#    Time: 3439531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3438593 ps, :3439531 ps, 7 ns );
#    Time: 3439531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3439531 ps, :3440 ns, 2500 ps );
#    Time: 3440 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3439062 ps, :3440 ns, 7 ns );
#    Time: 3440 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3440 ns, :3440468 ps, 2500 ps );
#    Time: 3440468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3439531 ps, :3440468 ps, 7 ns );
#    Time: 3440468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3440468 ps, :3440937 ps, 2500 ps );
#    Time: 3440937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3440 ns, :3440937 ps, 7 ns );
#    Time: 3440937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3440937 ps, :3441406 ps, 2500 ps );
#    Time: 3441406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3440468 ps, :3441406 ps, 7 ns );
#    Time: 3441406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3441406 ps, :3441875 ps, 2500 ps );
#    Time: 3441875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3440937 ps, :3441875 ps, 7 ns );
#    Time: 3441875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3441875 ps, :3442343 ps, 2500 ps );
#    Time: 3442343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3441406 ps, :3442343 ps, 7 ns );
#    Time: 3442343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3442343 ps, :3442812 ps, 2500 ps );
#    Time: 3442812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3441875 ps, :3442812 ps, 7 ns );
#    Time: 3442812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3442812 ps, :3443281 ps, 2500 ps );
#    Time: 3443281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3442343 ps, :3443281 ps, 7 ns );
#    Time: 3443281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3443281 ps, :3443750 ps, 2500 ps );
#    Time: 3443750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3442812 ps, :3443750 ps, 7 ns );
#    Time: 3443750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3443750 ps, :3444218 ps, 2500 ps );
#    Time: 3444218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3443281 ps, :3444218 ps, 7 ns );
#    Time: 3444218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3444218 ps, :3444687 ps, 2500 ps );
#    Time: 3444687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3443750 ps, :3444687 ps, 7 ns );
#    Time: 3444687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3444687 ps, :3445156 ps, 2500 ps );
#    Time: 3445156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3444218 ps, :3445156 ps, 7 ns );
#    Time: 3445156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3445156 ps, :3445625 ps, 2500 ps );
#    Time: 3445625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3444687 ps, :3445625 ps, 7 ns );
#    Time: 3445625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3445625 ps, :3446093 ps, 2500 ps );
#    Time: 3446093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3445156 ps, :3446093 ps, 7 ns );
#    Time: 3446093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3446093 ps, :3446562 ps, 2500 ps );
#    Time: 3446562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3445625 ps, :3446562 ps, 7 ns );
#    Time: 3446562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3446562 ps, :3447031 ps, 2500 ps );
#    Time: 3447031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3446093 ps, :3447031 ps, 7 ns );
#    Time: 3447031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3447031 ps, :3447500 ps, 2500 ps );
#    Time: 3447500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3446562 ps, :3447500 ps, 7 ns );
#    Time: 3447500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3447500 ps, :3447968 ps, 2500 ps );
#    Time: 3447968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3447031 ps, :3447968 ps, 7 ns );
#    Time: 3447968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3447968 ps, :3448437 ps, 2500 ps );
#    Time: 3448437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3447500 ps, :3448437 ps, 7 ns );
#    Time: 3448437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3448437 ps, :3448906 ps, 2500 ps );
#    Time: 3448906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3447968 ps, :3448906 ps, 7 ns );
#    Time: 3448906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3448906 ps, :3449375 ps, 2500 ps );
#    Time: 3449375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3448437 ps, :3449375 ps, 7 ns );
#    Time: 3449375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3449375 ps, :3449843 ps, 2500 ps );
#    Time: 3449843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3448906 ps, :3449843 ps, 7 ns );
#    Time: 3449843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3449843 ps, :3450312 ps, 2500 ps );
#    Time: 3450312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3449375 ps, :3450312 ps, 7 ns );
#    Time: 3450312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3450312 ps, :3450781 ps, 2500 ps );
#    Time: 3450781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3449843 ps, :3450781 ps, 7 ns );
#    Time: 3450781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3450781 ps, :3451250 ps, 2500 ps );
#    Time: 3451250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3450312 ps, :3451250 ps, 7 ns );
#    Time: 3451250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3451250 ps, :3451718 ps, 2500 ps );
#    Time: 3451718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3450781 ps, :3451718 ps, 7 ns );
#    Time: 3451718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3451718 ps, :3452187 ps, 2500 ps );
#    Time: 3452187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3451250 ps, :3452187 ps, 7 ns );
#    Time: 3452187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3452187 ps, :3452656 ps, 2500 ps );
#    Time: 3452656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3451718 ps, :3452656 ps, 7 ns );
#    Time: 3452656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3452656 ps, :3453125 ps, 2500 ps );
#    Time: 3453125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3452187 ps, :3453125 ps, 7 ns );
#    Time: 3453125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3453125 ps, :3453593 ps, 2500 ps );
#    Time: 3453593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3452656 ps, :3453593 ps, 7 ns );
#    Time: 3453593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3453593 ps, :3454062 ps, 2500 ps );
#    Time: 3454062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3453125 ps, :3454062 ps, 7 ns );
#    Time: 3454062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3454062 ps, :3454531 ps, 2500 ps );
#    Time: 3454531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3453593 ps, :3454531 ps, 7 ns );
#    Time: 3454531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3454531 ps, :3455 ns, 2500 ps );
#    Time: 3455 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3454062 ps, :3455 ns, 7 ns );
#    Time: 3455 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3455 ns, :3455468 ps, 2500 ps );
#    Time: 3455468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3454531 ps, :3455468 ps, 7 ns );
#    Time: 3455468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3455468 ps, :3455937 ps, 2500 ps );
#    Time: 3455937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3455 ns, :3455937 ps, 7 ns );
#    Time: 3455937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3455937 ps, :3456406 ps, 2500 ps );
#    Time: 3456406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3455468 ps, :3456406 ps, 7 ns );
#    Time: 3456406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3456406 ps, :3456875 ps, 2500 ps );
#    Time: 3456875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3455937 ps, :3456875 ps, 7 ns );
#    Time: 3456875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3456875 ps, :3457343 ps, 2500 ps );
#    Time: 3457343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3456406 ps, :3457343 ps, 7 ns );
#    Time: 3457343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3457343 ps, :3457812 ps, 2500 ps );
#    Time: 3457812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3456875 ps, :3457812 ps, 7 ns );
#    Time: 3457812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3457812 ps, :3458281 ps, 2500 ps );
#    Time: 3458281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3457343 ps, :3458281 ps, 7 ns );
#    Time: 3458281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3458281 ps, :3458750 ps, 2500 ps );
#    Time: 3458750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3457812 ps, :3458750 ps, 7 ns );
#    Time: 3458750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3458750 ps, :3459218 ps, 2500 ps );
#    Time: 3459218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3458281 ps, :3459218 ps, 7 ns );
#    Time: 3459218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3459218 ps, :3459687 ps, 2500 ps );
#    Time: 3459687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3458750 ps, :3459687 ps, 7 ns );
#    Time: 3459687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3459687 ps, :3460156 ps, 2500 ps );
#    Time: 3460156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3459218 ps, :3460156 ps, 7 ns );
#    Time: 3460156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3460156 ps, :3460625 ps, 2500 ps );
#    Time: 3460625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3459687 ps, :3460625 ps, 7 ns );
#    Time: 3460625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3460625 ps, :3461093 ps, 2500 ps );
#    Time: 3461093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3460156 ps, :3461093 ps, 7 ns );
#    Time: 3461093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3461093 ps, :3461562 ps, 2500 ps );
#    Time: 3461562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3460625 ps, :3461562 ps, 7 ns );
#    Time: 3461562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3461562 ps, :3462031 ps, 2500 ps );
#    Time: 3462031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3461093 ps, :3462031 ps, 7 ns );
#    Time: 3462031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3462031 ps, :3462500 ps, 2500 ps );
#    Time: 3462500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3461562 ps, :3462500 ps, 7 ns );
#    Time: 3462500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3462500 ps, :3462968 ps, 2500 ps );
#    Time: 3462968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3462031 ps, :3462968 ps, 7 ns );
#    Time: 3462968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3462968 ps, :3463437 ps, 2500 ps );
#    Time: 3463437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3462500 ps, :3463437 ps, 7 ns );
#    Time: 3463437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3463437 ps, :3463906 ps, 2500 ps );
#    Time: 3463906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3462968 ps, :3463906 ps, 7 ns );
#    Time: 3463906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3463906 ps, :3464375 ps, 2500 ps );
#    Time: 3464375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3463437 ps, :3464375 ps, 7 ns );
#    Time: 3464375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3464375 ps, :3464843 ps, 2500 ps );
#    Time: 3464843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3463906 ps, :3464843 ps, 7 ns );
#    Time: 3464843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3464843 ps, :3465312 ps, 2500 ps );
#    Time: 3465312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3464375 ps, :3465312 ps, 7 ns );
#    Time: 3465312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3465312 ps, :3465781 ps, 2500 ps );
#    Time: 3465781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3464843 ps, :3465781 ps, 7 ns );
#    Time: 3465781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3465781 ps, :3466250 ps, 2500 ps );
#    Time: 3466250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3465312 ps, :3466250 ps, 7 ns );
#    Time: 3466250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3466250 ps, :3466718 ps, 2500 ps );
#    Time: 3466718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3465781 ps, :3466718 ps, 7 ns );
#    Time: 3466718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3466718 ps, :3467187 ps, 2500 ps );
#    Time: 3467187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3466250 ps, :3467187 ps, 7 ns );
#    Time: 3467187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3467187 ps, :3467656 ps, 2500 ps );
#    Time: 3467656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3466718 ps, :3467656 ps, 7 ns );
#    Time: 3467656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3467656 ps, :3468125 ps, 2500 ps );
#    Time: 3468125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3467187 ps, :3468125 ps, 7 ns );
#    Time: 3468125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3468125 ps, :3468593 ps, 2500 ps );
#    Time: 3468593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3467656 ps, :3468593 ps, 7 ns );
#    Time: 3468593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3468593 ps, :3469062 ps, 2500 ps );
#    Time: 3469062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3468125 ps, :3469062 ps, 7 ns );
#    Time: 3469062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3469062 ps, :3469531 ps, 2500 ps );
#    Time: 3469531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3468593 ps, :3469531 ps, 7 ns );
#    Time: 3469531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3469531 ps, :3470 ns, 2500 ps );
#    Time: 3470 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3469062 ps, :3470 ns, 7 ns );
#    Time: 3470 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3470 ns, :3470468 ps, 2500 ps );
#    Time: 3470468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3469531 ps, :3470468 ps, 7 ns );
#    Time: 3470468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3470468 ps, :3470937 ps, 2500 ps );
#    Time: 3470937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3470 ns, :3470937 ps, 7 ns );
#    Time: 3470937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3470937 ps, :3471406 ps, 2500 ps );
#    Time: 3471406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3470468 ps, :3471406 ps, 7 ns );
#    Time: 3471406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3471406 ps, :3471875 ps, 2500 ps );
#    Time: 3471875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3470937 ps, :3471875 ps, 7 ns );
#    Time: 3471875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3471875 ps, :3472343 ps, 2500 ps );
#    Time: 3472343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3471406 ps, :3472343 ps, 7 ns );
#    Time: 3472343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3472343 ps, :3472812 ps, 2500 ps );
#    Time: 3472812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3471875 ps, :3472812 ps, 7 ns );
#    Time: 3472812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3472812 ps, :3473281 ps, 2500 ps );
#    Time: 3473281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3472343 ps, :3473281 ps, 7 ns );
#    Time: 3473281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3473281 ps, :3473750 ps, 2500 ps );
#    Time: 3473750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3472812 ps, :3473750 ps, 7 ns );
#    Time: 3473750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3473750 ps, :3474218 ps, 2500 ps );
#    Time: 3474218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3473281 ps, :3474218 ps, 7 ns );
#    Time: 3474218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3474218 ps, :3474687 ps, 2500 ps );
#    Time: 3474687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3473750 ps, :3474687 ps, 7 ns );
#    Time: 3474687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3474687 ps, :3475156 ps, 2500 ps );
#    Time: 3475156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3474218 ps, :3475156 ps, 7 ns );
#    Time: 3475156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3475156 ps, :3475625 ps, 2500 ps );
#    Time: 3475625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3474687 ps, :3475625 ps, 7 ns );
#    Time: 3475625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3475625 ps, :3476093 ps, 2500 ps );
#    Time: 3476093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3475156 ps, :3476093 ps, 7 ns );
#    Time: 3476093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3476093 ps, :3476562 ps, 2500 ps );
#    Time: 3476562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3475625 ps, :3476562 ps, 7 ns );
#    Time: 3476562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3476562 ps, :3477031 ps, 2500 ps );
#    Time: 3477031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3476093 ps, :3477031 ps, 7 ns );
#    Time: 3477031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3477031 ps, :3477500 ps, 2500 ps );
#    Time: 3477500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3476562 ps, :3477500 ps, 7 ns );
#    Time: 3477500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3477500 ps, :3477968 ps, 2500 ps );
#    Time: 3477968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3477031 ps, :3477968 ps, 7 ns );
#    Time: 3477968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3477968 ps, :3478437 ps, 2500 ps );
#    Time: 3478437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3477500 ps, :3478437 ps, 7 ns );
#    Time: 3478437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3478437 ps, :3478906 ps, 2500 ps );
#    Time: 3478906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3477968 ps, :3478906 ps, 7 ns );
#    Time: 3478906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3478906 ps, :3479375 ps, 2500 ps );
#    Time: 3479375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3478437 ps, :3479375 ps, 7 ns );
#    Time: 3479375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3479375 ps, :3479843 ps, 2500 ps );
#    Time: 3479843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3478906 ps, :3479843 ps, 7 ns );
#    Time: 3479843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3479843 ps, :3480312 ps, 2500 ps );
#    Time: 3480312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3479375 ps, :3480312 ps, 7 ns );
#    Time: 3480312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3480312 ps, :3480781 ps, 2500 ps );
#    Time: 3480781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3479843 ps, :3480781 ps, 7 ns );
#    Time: 3480781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3480781 ps, :3481250 ps, 2500 ps );
#    Time: 3481250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3480312 ps, :3481250 ps, 7 ns );
#    Time: 3481250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3481250 ps, :3481718 ps, 2500 ps );
#    Time: 3481718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3480781 ps, :3481718 ps, 7 ns );
#    Time: 3481718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3481718 ps, :3482187 ps, 2500 ps );
#    Time: 3482187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3481250 ps, :3482187 ps, 7 ns );
#    Time: 3482187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3482187 ps, :3482656 ps, 2500 ps );
#    Time: 3482656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3481718 ps, :3482656 ps, 7 ns );
#    Time: 3482656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3482656 ps, :3483125 ps, 2500 ps );
#    Time: 3483125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3482187 ps, :3483125 ps, 7 ns );
#    Time: 3483125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3483125 ps, :3483593 ps, 2500 ps );
#    Time: 3483593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3482656 ps, :3483593 ps, 7 ns );
#    Time: 3483593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3483593 ps, :3484062 ps, 2500 ps );
#    Time: 3484062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3483125 ps, :3484062 ps, 7 ns );
#    Time: 3484062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3484062 ps, :3484531 ps, 2500 ps );
#    Time: 3484531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3483593 ps, :3484531 ps, 7 ns );
#    Time: 3484531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3484531 ps, :3485 ns, 2500 ps );
#    Time: 3485 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3484062 ps, :3485 ns, 7 ns );
#    Time: 3485 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3485 ns, :3485468 ps, 2500 ps );
#    Time: 3485468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3484531 ps, :3485468 ps, 7 ns );
#    Time: 3485468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3485468 ps, :3485937 ps, 2500 ps );
#    Time: 3485937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3485 ns, :3485937 ps, 7 ns );
#    Time: 3485937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3485937 ps, :3486406 ps, 2500 ps );
#    Time: 3486406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3485468 ps, :3486406 ps, 7 ns );
#    Time: 3486406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3486406 ps, :3486875 ps, 2500 ps );
#    Time: 3486875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3485937 ps, :3486875 ps, 7 ns );
#    Time: 3486875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3486875 ps, :3487343 ps, 2500 ps );
#    Time: 3487343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3486406 ps, :3487343 ps, 7 ns );
#    Time: 3487343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3487343 ps, :3487812 ps, 2500 ps );
#    Time: 3487812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3486875 ps, :3487812 ps, 7 ns );
#    Time: 3487812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3487812 ps, :3488281 ps, 2500 ps );
#    Time: 3488281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3487343 ps, :3488281 ps, 7 ns );
#    Time: 3488281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3488281 ps, :3488750 ps, 2500 ps );
#    Time: 3488750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3487812 ps, :3488750 ps, 7 ns );
#    Time: 3488750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3488750 ps, :3489218 ps, 2500 ps );
#    Time: 3489218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3488281 ps, :3489218 ps, 7 ns );
#    Time: 3489218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3489218 ps, :3489687 ps, 2500 ps );
#    Time: 3489687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3488750 ps, :3489687 ps, 7 ns );
#    Time: 3489687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3489687 ps, :3490156 ps, 2500 ps );
#    Time: 3490156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3489218 ps, :3490156 ps, 7 ns );
#    Time: 3490156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3490156 ps, :3490625 ps, 2500 ps );
#    Time: 3490625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3489687 ps, :3490625 ps, 7 ns );
#    Time: 3490625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3490625 ps, :3491093 ps, 2500 ps );
#    Time: 3491093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3490156 ps, :3491093 ps, 7 ns );
#    Time: 3491093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3491093 ps, :3491562 ps, 2500 ps );
#    Time: 3491562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3490625 ps, :3491562 ps, 7 ns );
#    Time: 3491562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3491562 ps, :3492031 ps, 2500 ps );
#    Time: 3492031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3491093 ps, :3492031 ps, 7 ns );
#    Time: 3492031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3492031 ps, :3492500 ps, 2500 ps );
#    Time: 3492500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3491562 ps, :3492500 ps, 7 ns );
#    Time: 3492500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3492500 ps, :3492968 ps, 2500 ps );
#    Time: 3492968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3492031 ps, :3492968 ps, 7 ns );
#    Time: 3492968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3492968 ps, :3493437 ps, 2500 ps );
#    Time: 3493437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3492500 ps, :3493437 ps, 7 ns );
#    Time: 3493437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3493437 ps, :3493906 ps, 2500 ps );
#    Time: 3493906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3492968 ps, :3493906 ps, 7 ns );
#    Time: 3493906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3493906 ps, :3494375 ps, 2500 ps );
#    Time: 3494375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3493437 ps, :3494375 ps, 7 ns );
#    Time: 3494375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3494375 ps, :3494843 ps, 2500 ps );
#    Time: 3494843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3493906 ps, :3494843 ps, 7 ns );
#    Time: 3494843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3494843 ps, :3495312 ps, 2500 ps );
#    Time: 3495312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3494375 ps, :3495312 ps, 7 ns );
#    Time: 3495312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3495312 ps, :3495781 ps, 2500 ps );
#    Time: 3495781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3494843 ps, :3495781 ps, 7 ns );
#    Time: 3495781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3495781 ps, :3496250 ps, 2500 ps );
#    Time: 3496250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3495312 ps, :3496250 ps, 7 ns );
#    Time: 3496250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3496250 ps, :3496718 ps, 2500 ps );
#    Time: 3496718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3495781 ps, :3496718 ps, 7 ns );
#    Time: 3496718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3496718 ps, :3497187 ps, 2500 ps );
#    Time: 3497187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3496250 ps, :3497187 ps, 7 ns );
#    Time: 3497187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3497187 ps, :3497656 ps, 2500 ps );
#    Time: 3497656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3496718 ps, :3497656 ps, 7 ns );
#    Time: 3497656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3497656 ps, :3498125 ps, 2500 ps );
#    Time: 3498125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3497187 ps, :3498125 ps, 7 ns );
#    Time: 3498125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3498125 ps, :3498593 ps, 2500 ps );
#    Time: 3498593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3497656 ps, :3498593 ps, 7 ns );
#    Time: 3498593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3498593 ps, :3499062 ps, 2500 ps );
#    Time: 3499062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3498125 ps, :3499062 ps, 7 ns );
#    Time: 3499062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3499062 ps, :3499531 ps, 2500 ps );
#    Time: 3499531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3498593 ps, :3499531 ps, 7 ns );
#    Time: 3499531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3499531 ps, :3500 ns, 2500 ps );
#    Time: 3500 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3499062 ps, :3500 ns, 7 ns );
#    Time: 3500 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3500 ns, :3500468 ps, 2500 ps );
#    Time: 3500468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3499531 ps, :3500468 ps, 7 ns );
#    Time: 3500468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3500468 ps, :3500937 ps, 2500 ps );
#    Time: 3500937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3500 ns, :3500937 ps, 7 ns );
#    Time: 3500937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3500937 ps, :3501406 ps, 2500 ps );
#    Time: 3501406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3500468 ps, :3501406 ps, 7 ns );
#    Time: 3501406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3501406 ps, :3501875 ps, 2500 ps );
#    Time: 3501875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3500937 ps, :3501875 ps, 7 ns );
#    Time: 3501875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3501875 ps, :3502343 ps, 2500 ps );
#    Time: 3502343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3501406 ps, :3502343 ps, 7 ns );
#    Time: 3502343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3502343 ps, :3502812 ps, 2500 ps );
#    Time: 3502812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3501875 ps, :3502812 ps, 7 ns );
#    Time: 3502812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3502812 ps, :3503281 ps, 2500 ps );
#    Time: 3503281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3502343 ps, :3503281 ps, 7 ns );
#    Time: 3503281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3503281 ps, :3503750 ps, 2500 ps );
#    Time: 3503750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3502812 ps, :3503750 ps, 7 ns );
#    Time: 3503750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3503750 ps, :3504218 ps, 2500 ps );
#    Time: 3504218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3503281 ps, :3504218 ps, 7 ns );
#    Time: 3504218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3504218 ps, :3504687 ps, 2500 ps );
#    Time: 3504687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3503750 ps, :3504687 ps, 7 ns );
#    Time: 3504687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3504687 ps, :3505156 ps, 2500 ps );
#    Time: 3505156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3504218 ps, :3505156 ps, 7 ns );
#    Time: 3505156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3505156 ps, :3505625 ps, 2500 ps );
#    Time: 3505625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3504687 ps, :3505625 ps, 7 ns );
#    Time: 3505625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3505625 ps, :3506093 ps, 2500 ps );
#    Time: 3506093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3505156 ps, :3506093 ps, 7 ns );
#    Time: 3506093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3506093 ps, :3506562 ps, 2500 ps );
#    Time: 3506562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3505625 ps, :3506562 ps, 7 ns );
#    Time: 3506562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3506562 ps, :3507031 ps, 2500 ps );
#    Time: 3507031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3506093 ps, :3507031 ps, 7 ns );
#    Time: 3507031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3507031 ps, :3507500 ps, 2500 ps );
#    Time: 3507500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3506562 ps, :3507500 ps, 7 ns );
#    Time: 3507500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3507500 ps, :3507968 ps, 2500 ps );
#    Time: 3507968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3507031 ps, :3507968 ps, 7 ns );
#    Time: 3507968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3507968 ps, :3508437 ps, 2500 ps );
#    Time: 3508437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3507500 ps, :3508437 ps, 7 ns );
#    Time: 3508437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3508437 ps, :3508906 ps, 2500 ps );
#    Time: 3508906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3507968 ps, :3508906 ps, 7 ns );
#    Time: 3508906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3508906 ps, :3509375 ps, 2500 ps );
#    Time: 3509375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3508437 ps, :3509375 ps, 7 ns );
#    Time: 3509375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3509375 ps, :3509843 ps, 2500 ps );
#    Time: 3509843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3508906 ps, :3509843 ps, 7 ns );
#    Time: 3509843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3509843 ps, :3510312 ps, 2500 ps );
#    Time: 3510312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3509375 ps, :3510312 ps, 7 ns );
#    Time: 3510312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3510312 ps, :3510781 ps, 2500 ps );
#    Time: 3510781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3509843 ps, :3510781 ps, 7 ns );
#    Time: 3510781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3510781 ps, :3511250 ps, 2500 ps );
#    Time: 3511250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3510312 ps, :3511250 ps, 7 ns );
#    Time: 3511250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3511250 ps, :3511718 ps, 2500 ps );
#    Time: 3511718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3510781 ps, :3511718 ps, 7 ns );
#    Time: 3511718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3511718 ps, :3512187 ps, 2500 ps );
#    Time: 3512187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3511250 ps, :3512187 ps, 7 ns );
#    Time: 3512187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3512187 ps, :3512656 ps, 2500 ps );
#    Time: 3512656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3511718 ps, :3512656 ps, 7 ns );
#    Time: 3512656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3512656 ps, :3513125 ps, 2500 ps );
#    Time: 3513125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3512187 ps, :3513125 ps, 7 ns );
#    Time: 3513125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3513125 ps, :3513593 ps, 2500 ps );
#    Time: 3513593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3512656 ps, :3513593 ps, 7 ns );
#    Time: 3513593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3513593 ps, :3514062 ps, 2500 ps );
#    Time: 3514062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3513125 ps, :3514062 ps, 7 ns );
#    Time: 3514062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3514062 ps, :3514531 ps, 2500 ps );
#    Time: 3514531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3513593 ps, :3514531 ps, 7 ns );
#    Time: 3514531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3514531 ps, :3515 ns, 2500 ps );
#    Time: 3515 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3514062 ps, :3515 ns, 7 ns );
#    Time: 3515 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3515 ns, :3515468 ps, 2500 ps );
#    Time: 3515468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3514531 ps, :3515468 ps, 7 ns );
#    Time: 3515468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3515468 ps, :3515937 ps, 2500 ps );
#    Time: 3515937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3515 ns, :3515937 ps, 7 ns );
#    Time: 3515937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3515937 ps, :3516406 ps, 2500 ps );
#    Time: 3516406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3515468 ps, :3516406 ps, 7 ns );
#    Time: 3516406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3516406 ps, :3516875 ps, 2500 ps );
#    Time: 3516875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3515937 ps, :3516875 ps, 7 ns );
#    Time: 3516875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3516875 ps, :3517343 ps, 2500 ps );
#    Time: 3517343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3516406 ps, :3517343 ps, 7 ns );
#    Time: 3517343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3517343 ps, :3517812 ps, 2500 ps );
#    Time: 3517812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3516875 ps, :3517812 ps, 7 ns );
#    Time: 3517812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3517812 ps, :3518281 ps, 2500 ps );
#    Time: 3518281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3517343 ps, :3518281 ps, 7 ns );
#    Time: 3518281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3518281 ps, :3518750 ps, 2500 ps );
#    Time: 3518750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3517812 ps, :3518750 ps, 7 ns );
#    Time: 3518750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3518750 ps, :3519218 ps, 2500 ps );
#    Time: 3519218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3518281 ps, :3519218 ps, 7 ns );
#    Time: 3519218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3519218 ps, :3519687 ps, 2500 ps );
#    Time: 3519687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3518750 ps, :3519687 ps, 7 ns );
#    Time: 3519687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3519687 ps, :3520156 ps, 2500 ps );
#    Time: 3520156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3519218 ps, :3520156 ps, 7 ns );
#    Time: 3520156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3520156 ps, :3520625 ps, 2500 ps );
#    Time: 3520625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3519687 ps, :3520625 ps, 7 ns );
#    Time: 3520625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3520625 ps, :3521093 ps, 2500 ps );
#    Time: 3521093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3520156 ps, :3521093 ps, 7 ns );
#    Time: 3521093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3521093 ps, :3521562 ps, 2500 ps );
#    Time: 3521562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3520625 ps, :3521562 ps, 7 ns );
#    Time: 3521562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3521562 ps, :3522031 ps, 2500 ps );
#    Time: 3522031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3521093 ps, :3522031 ps, 7 ns );
#    Time: 3522031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3522031 ps, :3522500 ps, 2500 ps );
#    Time: 3522500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3521562 ps, :3522500 ps, 7 ns );
#    Time: 3522500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3522500 ps, :3522968 ps, 2500 ps );
#    Time: 3522968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3522031 ps, :3522968 ps, 7 ns );
#    Time: 3522968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3522968 ps, :3523437 ps, 2500 ps );
#    Time: 3523437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3522500 ps, :3523437 ps, 7 ns );
#    Time: 3523437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3523437 ps, :3523906 ps, 2500 ps );
#    Time: 3523906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3522968 ps, :3523906 ps, 7 ns );
#    Time: 3523906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3523906 ps, :3524375 ps, 2500 ps );
#    Time: 3524375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3523437 ps, :3524375 ps, 7 ns );
#    Time: 3524375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3524375 ps, :3524843 ps, 2500 ps );
#    Time: 3524843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3523906 ps, :3524843 ps, 7 ns );
#    Time: 3524843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3524843 ps, :3525312 ps, 2500 ps );
#    Time: 3525312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3524375 ps, :3525312 ps, 7 ns );
#    Time: 3525312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3525312 ps, :3525781 ps, 2500 ps );
#    Time: 3525781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3524843 ps, :3525781 ps, 7 ns );
#    Time: 3525781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3525781 ps, :3526250 ps, 2500 ps );
#    Time: 3526250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3525312 ps, :3526250 ps, 7 ns );
#    Time: 3526250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3526250 ps, :3526718 ps, 2500 ps );
#    Time: 3526718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3525781 ps, :3526718 ps, 7 ns );
#    Time: 3526718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3526718 ps, :3527187 ps, 2500 ps );
#    Time: 3527187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3526250 ps, :3527187 ps, 7 ns );
#    Time: 3527187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3527187 ps, :3527656 ps, 2500 ps );
#    Time: 3527656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3526718 ps, :3527656 ps, 7 ns );
#    Time: 3527656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3527656 ps, :3528125 ps, 2500 ps );
#    Time: 3528125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3527187 ps, :3528125 ps, 7 ns );
#    Time: 3528125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3528125 ps, :3528593 ps, 2500 ps );
#    Time: 3528593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3527656 ps, :3528593 ps, 7 ns );
#    Time: 3528593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3528593 ps, :3529062 ps, 2500 ps );
#    Time: 3529062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3528125 ps, :3529062 ps, 7 ns );
#    Time: 3529062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3529062 ps, :3529531 ps, 2500 ps );
#    Time: 3529531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3528593 ps, :3529531 ps, 7 ns );
#    Time: 3529531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3529531 ps, :3530 ns, 2500 ps );
#    Time: 3530 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3529062 ps, :3530 ns, 7 ns );
#    Time: 3530 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3530 ns, :3530468 ps, 2500 ps );
#    Time: 3530468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3529531 ps, :3530468 ps, 7 ns );
#    Time: 3530468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3530468 ps, :3530937 ps, 2500 ps );
#    Time: 3530937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3530 ns, :3530937 ps, 7 ns );
#    Time: 3530937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3530937 ps, :3531406 ps, 2500 ps );
#    Time: 3531406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3530468 ps, :3531406 ps, 7 ns );
#    Time: 3531406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3531406 ps, :3531875 ps, 2500 ps );
#    Time: 3531875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3530937 ps, :3531875 ps, 7 ns );
#    Time: 3531875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3531875 ps, :3532343 ps, 2500 ps );
#    Time: 3532343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3531406 ps, :3532343 ps, 7 ns );
#    Time: 3532343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3532343 ps, :3532812 ps, 2500 ps );
#    Time: 3532812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3531875 ps, :3532812 ps, 7 ns );
#    Time: 3532812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3532812 ps, :3533281 ps, 2500 ps );
#    Time: 3533281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3532343 ps, :3533281 ps, 7 ns );
#    Time: 3533281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3533281 ps, :3533750 ps, 2500 ps );
#    Time: 3533750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3532812 ps, :3533750 ps, 7 ns );
#    Time: 3533750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3533750 ps, :3534218 ps, 2500 ps );
#    Time: 3534218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3533281 ps, :3534218 ps, 7 ns );
#    Time: 3534218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3534218 ps, :3534687 ps, 2500 ps );
#    Time: 3534687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3533750 ps, :3534687 ps, 7 ns );
#    Time: 3534687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3534687 ps, :3535156 ps, 2500 ps );
#    Time: 3535156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3534218 ps, :3535156 ps, 7 ns );
#    Time: 3535156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3535156 ps, :3535625 ps, 2500 ps );
#    Time: 3535625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3534687 ps, :3535625 ps, 7 ns );
#    Time: 3535625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3535625 ps, :3536093 ps, 2500 ps );
#    Time: 3536093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3535156 ps, :3536093 ps, 7 ns );
#    Time: 3536093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3536093 ps, :3536562 ps, 2500 ps );
#    Time: 3536562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3535625 ps, :3536562 ps, 7 ns );
#    Time: 3536562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3536562 ps, :3537031 ps, 2500 ps );
#    Time: 3537031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3536093 ps, :3537031 ps, 7 ns );
#    Time: 3537031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3537031 ps, :3537500 ps, 2500 ps );
#    Time: 3537500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3536562 ps, :3537500 ps, 7 ns );
#    Time: 3537500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3537500 ps, :3537968 ps, 2500 ps );
#    Time: 3537968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3537031 ps, :3537968 ps, 7 ns );
#    Time: 3537968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3537968 ps, :3538437 ps, 2500 ps );
#    Time: 3538437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3537500 ps, :3538437 ps, 7 ns );
#    Time: 3538437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3538437 ps, :3538906 ps, 2500 ps );
#    Time: 3538906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3537968 ps, :3538906 ps, 7 ns );
#    Time: 3538906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3538906 ps, :3539375 ps, 2500 ps );
#    Time: 3539375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3538437 ps, :3539375 ps, 7 ns );
#    Time: 3539375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3539375 ps, :3539843 ps, 2500 ps );
#    Time: 3539843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3538906 ps, :3539843 ps, 7 ns );
#    Time: 3539843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3539843 ps, :3540312 ps, 2500 ps );
#    Time: 3540312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3539375 ps, :3540312 ps, 7 ns );
#    Time: 3540312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3540312 ps, :3540781 ps, 2500 ps );
#    Time: 3540781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3539843 ps, :3540781 ps, 7 ns );
#    Time: 3540781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3540781 ps, :3541250 ps, 2500 ps );
#    Time: 3541250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3540312 ps, :3541250 ps, 7 ns );
#    Time: 3541250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3541250 ps, :3541718 ps, 2500 ps );
#    Time: 3541718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3540781 ps, :3541718 ps, 7 ns );
#    Time: 3541718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3541718 ps, :3542187 ps, 2500 ps );
#    Time: 3542187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3541250 ps, :3542187 ps, 7 ns );
#    Time: 3542187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3542187 ps, :3542656 ps, 2500 ps );
#    Time: 3542656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3541718 ps, :3542656 ps, 7 ns );
#    Time: 3542656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3542656 ps, :3543125 ps, 2500 ps );
#    Time: 3543125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3542187 ps, :3543125 ps, 7 ns );
#    Time: 3543125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3543125 ps, :3543593 ps, 2500 ps );
#    Time: 3543593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3542656 ps, :3543593 ps, 7 ns );
#    Time: 3543593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3543593 ps, :3544062 ps, 2500 ps );
#    Time: 3544062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3543125 ps, :3544062 ps, 7 ns );
#    Time: 3544062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3544062 ps, :3544531 ps, 2500 ps );
#    Time: 3544531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3543593 ps, :3544531 ps, 7 ns );
#    Time: 3544531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3544531 ps, :3545 ns, 2500 ps );
#    Time: 3545 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3544062 ps, :3545 ns, 7 ns );
#    Time: 3545 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3545 ns, :3545468 ps, 2500 ps );
#    Time: 3545468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3544531 ps, :3545468 ps, 7 ns );
#    Time: 3545468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3545468 ps, :3545937 ps, 2500 ps );
#    Time: 3545937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3545 ns, :3545937 ps, 7 ns );
#    Time: 3545937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3545937 ps, :3546406 ps, 2500 ps );
#    Time: 3546406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3545468 ps, :3546406 ps, 7 ns );
#    Time: 3546406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3546406 ps, :3546875 ps, 2500 ps );
#    Time: 3546875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3545937 ps, :3546875 ps, 7 ns );
#    Time: 3546875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3546875 ps, :3547343 ps, 2500 ps );
#    Time: 3547343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3546406 ps, :3547343 ps, 7 ns );
#    Time: 3547343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3547343 ps, :3547812 ps, 2500 ps );
#    Time: 3547812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3546875 ps, :3547812 ps, 7 ns );
#    Time: 3547812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3547812 ps, :3548281 ps, 2500 ps );
#    Time: 3548281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3547343 ps, :3548281 ps, 7 ns );
#    Time: 3548281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3548281 ps, :3548750 ps, 2500 ps );
#    Time: 3548750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3547812 ps, :3548750 ps, 7 ns );
#    Time: 3548750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3548750 ps, :3549218 ps, 2500 ps );
#    Time: 3549218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3548281 ps, :3549218 ps, 7 ns );
#    Time: 3549218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3549218 ps, :3549687 ps, 2500 ps );
#    Time: 3549687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3548750 ps, :3549687 ps, 7 ns );
#    Time: 3549687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3549687 ps, :3550156 ps, 2500 ps );
#    Time: 3550156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3549218 ps, :3550156 ps, 7 ns );
#    Time: 3550156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3550156 ps, :3550625 ps, 2500 ps );
#    Time: 3550625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3549687 ps, :3550625 ps, 7 ns );
#    Time: 3550625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3550625 ps, :3551093 ps, 2500 ps );
#    Time: 3551093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3550156 ps, :3551093 ps, 7 ns );
#    Time: 3551093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3551093 ps, :3551562 ps, 2500 ps );
#    Time: 3551562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3550625 ps, :3551562 ps, 7 ns );
#    Time: 3551562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3551562 ps, :3552031 ps, 2500 ps );
#    Time: 3552031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3551093 ps, :3552031 ps, 7 ns );
#    Time: 3552031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3552031 ps, :3552500 ps, 2500 ps );
#    Time: 3552500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3551562 ps, :3552500 ps, 7 ns );
#    Time: 3552500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3552500 ps, :3552968 ps, 2500 ps );
#    Time: 3552968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3552031 ps, :3552968 ps, 7 ns );
#    Time: 3552968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3552968 ps, :3553437 ps, 2500 ps );
#    Time: 3553437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3552500 ps, :3553437 ps, 7 ns );
#    Time: 3553437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3553437 ps, :3553906 ps, 2500 ps );
#    Time: 3553906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3552968 ps, :3553906 ps, 7 ns );
#    Time: 3553906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3553906 ps, :3554375 ps, 2500 ps );
#    Time: 3554375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3553437 ps, :3554375 ps, 7 ns );
#    Time: 3554375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3554375 ps, :3554843 ps, 2500 ps );
#    Time: 3554843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3553906 ps, :3554843 ps, 7 ns );
#    Time: 3554843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3554843 ps, :3555312 ps, 2500 ps );
#    Time: 3555312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3554375 ps, :3555312 ps, 7 ns );
#    Time: 3555312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3555312 ps, :3555781 ps, 2500 ps );
#    Time: 3555781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3554843 ps, :3555781 ps, 7 ns );
#    Time: 3555781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3555781 ps, :3556250 ps, 2500 ps );
#    Time: 3556250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3555312 ps, :3556250 ps, 7 ns );
#    Time: 3556250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3556250 ps, :3556718 ps, 2500 ps );
#    Time: 3556718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3555781 ps, :3556718 ps, 7 ns );
#    Time: 3556718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3556718 ps, :3557187 ps, 2500 ps );
#    Time: 3557187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3556250 ps, :3557187 ps, 7 ns );
#    Time: 3557187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3557187 ps, :3557656 ps, 2500 ps );
#    Time: 3557656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3556718 ps, :3557656 ps, 7 ns );
#    Time: 3557656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3557656 ps, :3558125 ps, 2500 ps );
#    Time: 3558125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3557187 ps, :3558125 ps, 7 ns );
#    Time: 3558125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3558125 ps, :3558593 ps, 2500 ps );
#    Time: 3558593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3557656 ps, :3558593 ps, 7 ns );
#    Time: 3558593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3558593 ps, :3559062 ps, 2500 ps );
#    Time: 3559062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3558125 ps, :3559062 ps, 7 ns );
#    Time: 3559062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3559062 ps, :3559531 ps, 2500 ps );
#    Time: 3559531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3558593 ps, :3559531 ps, 7 ns );
#    Time: 3559531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3559531 ps, :3560 ns, 2500 ps );
#    Time: 3560 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3559062 ps, :3560 ns, 7 ns );
#    Time: 3560 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3560 ns, :3560468 ps, 2500 ps );
#    Time: 3560468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3559531 ps, :3560468 ps, 7 ns );
#    Time: 3560468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3560468 ps, :3560937 ps, 2500 ps );
#    Time: 3560937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3560 ns, :3560937 ps, 7 ns );
#    Time: 3560937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3560937 ps, :3561406 ps, 2500 ps );
#    Time: 3561406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3560468 ps, :3561406 ps, 7 ns );
#    Time: 3561406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3561406 ps, :3561875 ps, 2500 ps );
#    Time: 3561875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3560937 ps, :3561875 ps, 7 ns );
#    Time: 3561875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3561875 ps, :3562343 ps, 2500 ps );
#    Time: 3562343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3561406 ps, :3562343 ps, 7 ns );
#    Time: 3562343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3562343 ps, :3562812 ps, 2500 ps );
#    Time: 3562812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3561875 ps, :3562812 ps, 7 ns );
#    Time: 3562812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3562812 ps, :3563281 ps, 2500 ps );
#    Time: 3563281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3562343 ps, :3563281 ps, 7 ns );
#    Time: 3563281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3563281 ps, :3563750 ps, 2500 ps );
#    Time: 3563750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3562812 ps, :3563750 ps, 7 ns );
#    Time: 3563750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3563750 ps, :3564218 ps, 2500 ps );
#    Time: 3564218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3563281 ps, :3564218 ps, 7 ns );
#    Time: 3564218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3564218 ps, :3564687 ps, 2500 ps );
#    Time: 3564687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3563750 ps, :3564687 ps, 7 ns );
#    Time: 3564687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3564687 ps, :3565156 ps, 2500 ps );
#    Time: 3565156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3564218 ps, :3565156 ps, 7 ns );
#    Time: 3565156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3565156 ps, :3565625 ps, 2500 ps );
#    Time: 3565625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3564687 ps, :3565625 ps, 7 ns );
#    Time: 3565625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3565625 ps, :3566093 ps, 2500 ps );
#    Time: 3566093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3565156 ps, :3566093 ps, 7 ns );
#    Time: 3566093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3566093 ps, :3566562 ps, 2500 ps );
#    Time: 3566562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3565625 ps, :3566562 ps, 7 ns );
#    Time: 3566562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3566562 ps, :3567031 ps, 2500 ps );
#    Time: 3567031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3566093 ps, :3567031 ps, 7 ns );
#    Time: 3567031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3567031 ps, :3567500 ps, 2500 ps );
#    Time: 3567500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3566562 ps, :3567500 ps, 7 ns );
#    Time: 3567500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3567500 ps, :3567968 ps, 2500 ps );
#    Time: 3567968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3567031 ps, :3567968 ps, 7 ns );
#    Time: 3567968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3567968 ps, :3568437 ps, 2500 ps );
#    Time: 3568437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3567500 ps, :3568437 ps, 7 ns );
#    Time: 3568437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3568437 ps, :3568906 ps, 2500 ps );
#    Time: 3568906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3567968 ps, :3568906 ps, 7 ns );
#    Time: 3568906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3568906 ps, :3569375 ps, 2500 ps );
#    Time: 3569375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3568437 ps, :3569375 ps, 7 ns );
#    Time: 3569375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3569375 ps, :3569843 ps, 2500 ps );
#    Time: 3569843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3568906 ps, :3569843 ps, 7 ns );
#    Time: 3569843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3569843 ps, :3570312 ps, 2500 ps );
#    Time: 3570312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3569375 ps, :3570312 ps, 7 ns );
#    Time: 3570312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3570312 ps, :3570781 ps, 2500 ps );
#    Time: 3570781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3569843 ps, :3570781 ps, 7 ns );
#    Time: 3570781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3570781 ps, :3571250 ps, 2500 ps );
#    Time: 3571250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3570312 ps, :3571250 ps, 7 ns );
#    Time: 3571250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3571250 ps, :3571718 ps, 2500 ps );
#    Time: 3571718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3570781 ps, :3571718 ps, 7 ns );
#    Time: 3571718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3571718 ps, :3572187 ps, 2500 ps );
#    Time: 3572187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3571250 ps, :3572187 ps, 7 ns );
#    Time: 3572187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3572187 ps, :3572656 ps, 2500 ps );
#    Time: 3572656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3571718 ps, :3572656 ps, 7 ns );
#    Time: 3572656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3572656 ps, :3573125 ps, 2500 ps );
#    Time: 3573125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3572187 ps, :3573125 ps, 7 ns );
#    Time: 3573125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3573125 ps, :3573593 ps, 2500 ps );
#    Time: 3573593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3572656 ps, :3573593 ps, 7 ns );
#    Time: 3573593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3573593 ps, :3574062 ps, 2500 ps );
#    Time: 3574062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3573125 ps, :3574062 ps, 7 ns );
#    Time: 3574062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3574062 ps, :3574531 ps, 2500 ps );
#    Time: 3574531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3573593 ps, :3574531 ps, 7 ns );
#    Time: 3574531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3574531 ps, :3575 ns, 2500 ps );
#    Time: 3575 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3574062 ps, :3575 ns, 7 ns );
#    Time: 3575 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3575 ns, :3575468 ps, 2500 ps );
#    Time: 3575468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3574531 ps, :3575468 ps, 7 ns );
#    Time: 3575468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3575468 ps, :3575937 ps, 2500 ps );
#    Time: 3575937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3575 ns, :3575937 ps, 7 ns );
#    Time: 3575937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3575937 ps, :3576406 ps, 2500 ps );
#    Time: 3576406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3575468 ps, :3576406 ps, 7 ns );
#    Time: 3576406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3576406 ps, :3576875 ps, 2500 ps );
#    Time: 3576875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3575937 ps, :3576875 ps, 7 ns );
#    Time: 3576875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3576875 ps, :3577343 ps, 2500 ps );
#    Time: 3577343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3576406 ps, :3577343 ps, 7 ns );
#    Time: 3577343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3577343 ps, :3577812 ps, 2500 ps );
#    Time: 3577812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3576875 ps, :3577812 ps, 7 ns );
#    Time: 3577812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3577812 ps, :3578281 ps, 2500 ps );
#    Time: 3578281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3577343 ps, :3578281 ps, 7 ns );
#    Time: 3578281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3578281 ps, :3578750 ps, 2500 ps );
#    Time: 3578750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3577812 ps, :3578750 ps, 7 ns );
#    Time: 3578750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3578750 ps, :3579218 ps, 2500 ps );
#    Time: 3579218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3578281 ps, :3579218 ps, 7 ns );
#    Time: 3579218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3579218 ps, :3579687 ps, 2500 ps );
#    Time: 3579687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3578750 ps, :3579687 ps, 7 ns );
#    Time: 3579687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3579687 ps, :3580156 ps, 2500 ps );
#    Time: 3580156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3579218 ps, :3580156 ps, 7 ns );
#    Time: 3580156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3580156 ps, :3580625 ps, 2500 ps );
#    Time: 3580625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3579687 ps, :3580625 ps, 7 ns );
#    Time: 3580625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3580625 ps, :3581093 ps, 2500 ps );
#    Time: 3581093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3580156 ps, :3581093 ps, 7 ns );
#    Time: 3581093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3581093 ps, :3581562 ps, 2500 ps );
#    Time: 3581562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3580625 ps, :3581562 ps, 7 ns );
#    Time: 3581562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3581562 ps, :3582031 ps, 2500 ps );
#    Time: 3582031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3581093 ps, :3582031 ps, 7 ns );
#    Time: 3582031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3582031 ps, :3582500 ps, 2500 ps );
#    Time: 3582500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3581562 ps, :3582500 ps, 7 ns );
#    Time: 3582500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3582500 ps, :3582968 ps, 2500 ps );
#    Time: 3582968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3582031 ps, :3582968 ps, 7 ns );
#    Time: 3582968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3582968 ps, :3583437 ps, 2500 ps );
#    Time: 3583437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3582500 ps, :3583437 ps, 7 ns );
#    Time: 3583437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3583437 ps, :3583906 ps, 2500 ps );
#    Time: 3583906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3582968 ps, :3583906 ps, 7 ns );
#    Time: 3583906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3583906 ps, :3584375 ps, 2500 ps );
#    Time: 3584375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3583437 ps, :3584375 ps, 7 ns );
#    Time: 3584375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3584375 ps, :3584843 ps, 2500 ps );
#    Time: 3584843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3583906 ps, :3584843 ps, 7 ns );
#    Time: 3584843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3584843 ps, :3585312 ps, 2500 ps );
#    Time: 3585312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3584375 ps, :3585312 ps, 7 ns );
#    Time: 3585312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3585312 ps, :3585781 ps, 2500 ps );
#    Time: 3585781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3584843 ps, :3585781 ps, 7 ns );
#    Time: 3585781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3585781 ps, :3586250 ps, 2500 ps );
#    Time: 3586250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3585312 ps, :3586250 ps, 7 ns );
#    Time: 3586250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3586250 ps, :3586718 ps, 2500 ps );
#    Time: 3586718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3585781 ps, :3586718 ps, 7 ns );
#    Time: 3586718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3586718 ps, :3587187 ps, 2500 ps );
#    Time: 3587187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3586250 ps, :3587187 ps, 7 ns );
#    Time: 3587187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3587187 ps, :3587656 ps, 2500 ps );
#    Time: 3587656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3586718 ps, :3587656 ps, 7 ns );
#    Time: 3587656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3587656 ps, :3588125 ps, 2500 ps );
#    Time: 3588125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3587187 ps, :3588125 ps, 7 ns );
#    Time: 3588125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3588125 ps, :3588593 ps, 2500 ps );
#    Time: 3588593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3587656 ps, :3588593 ps, 7 ns );
#    Time: 3588593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3588593 ps, :3589062 ps, 2500 ps );
#    Time: 3589062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3588125 ps, :3589062 ps, 7 ns );
#    Time: 3589062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3589062 ps, :3589531 ps, 2500 ps );
#    Time: 3589531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3588593 ps, :3589531 ps, 7 ns );
#    Time: 3589531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3589531 ps, :3590 ns, 2500 ps );
#    Time: 3590 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3589062 ps, :3590 ns, 7 ns );
#    Time: 3590 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3590 ns, :3590468 ps, 2500 ps );
#    Time: 3590468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3589531 ps, :3590468 ps, 7 ns );
#    Time: 3590468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
run 20000ps
# ** Error: $width( negedge Clk:3590468 ps, :3590937 ps, 2500 ps );
#    Time: 3590937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3590 ns, :3590937 ps, 7 ns );
#    Time: 3590937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3590937 ps, :3591406 ps, 2500 ps );
#    Time: 3591406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3590468 ps, :3591406 ps, 7 ns );
#    Time: 3591406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3591406 ps, :3591875 ps, 2500 ps );
#    Time: 3591875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3590937 ps, :3591875 ps, 7 ns );
#    Time: 3591875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3591875 ps, :3592343 ps, 2500 ps );
#    Time: 3592343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3591406 ps, :3592343 ps, 7 ns );
#    Time: 3592343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3592343 ps, :3592812 ps, 2500 ps );
#    Time: 3592812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3591875 ps, :3592812 ps, 7 ns );
#    Time: 3592812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3592812 ps, :3593281 ps, 2500 ps );
#    Time: 3593281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3592343 ps, :3593281 ps, 7 ns );
#    Time: 3593281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3593281 ps, :3593750 ps, 2500 ps );
#    Time: 3593750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3592812 ps, :3593750 ps, 7 ns );
#    Time: 3593750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3593750 ps, :3594218 ps, 2500 ps );
#    Time: 3594218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3593281 ps, :3594218 ps, 7 ns );
#    Time: 3594218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3594218 ps, :3594687 ps, 2500 ps );
#    Time: 3594687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3593750 ps, :3594687 ps, 7 ns );
#    Time: 3594687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3594687 ps, :3595156 ps, 2500 ps );
#    Time: 3595156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3594218 ps, :3595156 ps, 7 ns );
#    Time: 3595156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3595156 ps, :3595625 ps, 2500 ps );
#    Time: 3595625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3594687 ps, :3595625 ps, 7 ns );
#    Time: 3595625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3595625 ps, :3596093 ps, 2500 ps );
#    Time: 3596093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3595156 ps, :3596093 ps, 7 ns );
#    Time: 3596093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3596093 ps, :3596562 ps, 2500 ps );
#    Time: 3596562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3595625 ps, :3596562 ps, 7 ns );
#    Time: 3596562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3596562 ps, :3597031 ps, 2500 ps );
#    Time: 3597031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3596093 ps, :3597031 ps, 7 ns );
#    Time: 3597031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3597031 ps, :3597500 ps, 2500 ps );
#    Time: 3597500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3596562 ps, :3597500 ps, 7 ns );
#    Time: 3597500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3597500 ps, :3597968 ps, 2500 ps );
#    Time: 3597968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3597031 ps, :3597968 ps, 7 ns );
#    Time: 3597968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3597968 ps, :3598437 ps, 2500 ps );
#    Time: 3598437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3597500 ps, :3598437 ps, 7 ns );
#    Time: 3598437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3598437 ps, :3598906 ps, 2500 ps );
#    Time: 3598906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3597968 ps, :3598906 ps, 7 ns );
#    Time: 3598906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3598906 ps, :3599375 ps, 2500 ps );
#    Time: 3599375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3598437 ps, :3599375 ps, 7 ns );
#    Time: 3599375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3599375 ps, :3599843 ps, 2500 ps );
#    Time: 3599843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3598906 ps, :3599843 ps, 7 ns );
#    Time: 3599843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3599843 ps, :3600312 ps, 2500 ps );
#    Time: 3600312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3599375 ps, :3600312 ps, 7 ns );
#    Time: 3600312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3600312 ps, :3600781 ps, 2500 ps );
#    Time: 3600781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3599843 ps, :3600781 ps, 7 ns );
#    Time: 3600781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3600781 ps, :3601250 ps, 2500 ps );
#    Time: 3601250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3600312 ps, :3601250 ps, 7 ns );
#    Time: 3601250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3601250 ps, :3601718 ps, 2500 ps );
#    Time: 3601718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3600781 ps, :3601718 ps, 7 ns );
#    Time: 3601718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3601718 ps, :3602187 ps, 2500 ps );
#    Time: 3602187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3601250 ps, :3602187 ps, 7 ns );
#    Time: 3602187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3602187 ps, :3602656 ps, 2500 ps );
#    Time: 3602656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3601718 ps, :3602656 ps, 7 ns );
#    Time: 3602656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3602656 ps, :3603125 ps, 2500 ps );
#    Time: 3603125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3602187 ps, :3603125 ps, 7 ns );
#    Time: 3603125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3603125 ps, :3603593 ps, 2500 ps );
#    Time: 3603593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3602656 ps, :3603593 ps, 7 ns );
#    Time: 3603593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3603593 ps, :3604062 ps, 2500 ps );
#    Time: 3604062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3603125 ps, :3604062 ps, 7 ns );
#    Time: 3604062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3604062 ps, :3604531 ps, 2500 ps );
#    Time: 3604531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3603593 ps, :3604531 ps, 7 ns );
#    Time: 3604531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3604531 ps, :3605 ns, 2500 ps );
#    Time: 3605 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3604062 ps, :3605 ns, 7 ns );
#    Time: 3605 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3605 ns, :3605468 ps, 2500 ps );
#    Time: 3605468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3604531 ps, :3605468 ps, 7 ns );
#    Time: 3605468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3605468 ps, :3605937 ps, 2500 ps );
#    Time: 3605937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3605 ns, :3605937 ps, 7 ns );
#    Time: 3605937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3605937 ps, :3606406 ps, 2500 ps );
#    Time: 3606406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3605468 ps, :3606406 ps, 7 ns );
#    Time: 3606406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3606406 ps, :3606875 ps, 2500 ps );
#    Time: 3606875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3605937 ps, :3606875 ps, 7 ns );
#    Time: 3606875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3606875 ps, :3607343 ps, 2500 ps );
#    Time: 3607343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3606406 ps, :3607343 ps, 7 ns );
#    Time: 3607343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3607343 ps, :3607812 ps, 2500 ps );
#    Time: 3607812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3606875 ps, :3607812 ps, 7 ns );
#    Time: 3607812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3607812 ps, :3608281 ps, 2500 ps );
#    Time: 3608281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3607343 ps, :3608281 ps, 7 ns );
#    Time: 3608281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3608281 ps, :3608750 ps, 2500 ps );
#    Time: 3608750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3607812 ps, :3608750 ps, 7 ns );
#    Time: 3608750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3608750 ps, :3609218 ps, 2500 ps );
#    Time: 3609218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3608281 ps, :3609218 ps, 7 ns );
#    Time: 3609218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3609218 ps, :3609687 ps, 2500 ps );
#    Time: 3609687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3608750 ps, :3609687 ps, 7 ns );
#    Time: 3609687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3609687 ps, :3610156 ps, 2500 ps );
#    Time: 3610156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3609218 ps, :3610156 ps, 7 ns );
#    Time: 3610156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
run 2000ps
# ** Error: $width( negedge Clk:3610156 ps, :3610625 ps, 2500 ps );
#    Time: 3610625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3609687 ps, :3610625 ps, 7 ns );
#    Time: 3610625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3610625 ps, :3611093 ps, 2500 ps );
#    Time: 3611093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3610156 ps, :3611093 ps, 7 ns );
#    Time: 3611093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:3611093 ps, :3611562 ps, 2500 ps );
#    Time: 3611562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3610625 ps, :3611562 ps, 7 ns );
#    Time: 3611562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:3611562 ps, :3612031 ps, 2500 ps );
#    Time: 3612031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:3611093 ps, :3612031 ps, 7 ns );
#    Time: 3612031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
run 1ps
run 20ps
run 200ps
# ** Error: $width( negedge Clk:3612031 ps, :3612500 ps, 2500 ps );
#    Time: 3612500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:3611562 ps, :3612500 ps, 7 ns );
#    Time: 3612500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.mt48lc4m16a2(fast)
run
# ** Note: Cyclone 10 LP PLL was reset
#    Time: 3125 ps  Iteration: 4  Instance: /sdramtoptb/U_DUT/U_4/altpll_component/CYCLONEIII_ALTPLL/M5
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.mt48lc4m16a2(fast)
run
# ** Note: Cyclone 10 LP PLL was reset
#    Time: 3125 ps  Iteration: 4  Instance: /sdramtoptb/U_DUT/U_4/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Note: Cyclone 10 LP PLL locked to incoming clock
#    Time: 121875 ps  Iteration: 3  Instance: /sdramtoptb/U_DUT/U_4/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Error: $width( negedge Clk:121875 ps, :122187 ps, 2500 ps );
#    Time: 122187 ps  Iteration: 11  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $width( posedge Clk:122187 ps, :122656 ps, 2500 ps );
#    Time: 122656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:121875 ps, :122656 ps, 7 ns );
#    Time: 122656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:122656 ps, :123125 ps, 2500 ps );
#    Time: 123125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:122187 ps, :123125 ps, 7 ns );
#    Time: 123125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $hold( posedge Clk:123125 ps, We_n:123387 ps, 800 ps );
#    Time: 123387 ps  Iteration: 0  Process: /sdramtoptb/U_SDRAM/#Setuphold# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1065
# ** Error: $hold( posedge Clk:123125 ps, Cas_n:123387 ps, 800 ps );
#    Time: 123387 ps  Iteration: 0  Process: /sdramtoptb/U_SDRAM/#Setuphold# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1063
# ** Error: $hold( posedge Clk:123125 ps, Ras_n:123387 ps, 800 ps );
#    Time: 123387 ps  Iteration: 0  Process: /sdramtoptb/U_SDRAM/#Setuphold# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1064
# ** Error: $hold( posedge Clk:123125 ps, Cs_n:123387 ps, 800 ps );
#    Time: 123387 ps  Iteration: 0  Process: /sdramtoptb/U_SDRAM/#Setuphold# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1062
# ** Error: $hold( posedge Clk:123125 ps, Addr:123387 ps, 800 ps );
#    Time: 123387 ps  Iteration: 0  Process: /sdramtoptb/U_SDRAM/#Setuphold# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1066
# ** Error: $hold( posedge Clk:123125 ps, Dqm:123387 ps, 800 ps );
#    Time: 123387 ps  Iteration: 0  Process: /sdramtoptb/U_SDRAM/#Setuphold# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1068
# ** Error: $hold( posedge Clk:123125 ps, Cke:123387 ps, 800 ps );
#    Time: 123387 ps  Iteration: 0  Process: /sdramtoptb/U_SDRAM/#Setuphold# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1061
# ** Error: $width( posedge Clk:123125 ps, :123593 ps, 2500 ps );
#    Time: 123593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:122656 ps, :123593 ps, 7 ns );
#    Time: 123593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:123593 ps, :124062 ps, 2500 ps );
#    Time: 124062 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:123125 ps, :124062 ps, 7 ns );
#    Time: 124062 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $setup( We_n:123387 ps, posedge Clk:124062 ps, 1500 ps );
#    Time: 124062 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Setuphold# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1065
# ** Error: $setup( Cas_n:123387 ps, posedge Clk:124062 ps, 1500 ps );
#    Time: 124062 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Setuphold# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1063
# ** Error: $setup( Ras_n:123387 ps, posedge Clk:124062 ps, 1500 ps );
#    Time: 124062 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Setuphold# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1064
# ** Error: $setup( Cs_n:123387 ps, posedge Clk:124062 ps, 1500 ps );
#    Time: 124062 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Setuphold# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1062
# ** Error: $setup( Addr:123387 ps, posedge Clk:124062 ps, 1500 ps );
#    Time: 124062 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Setuphold# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1066
# ** Error: $setup( Dqm:123387 ps, posedge Clk:124062 ps, 1500 ps );
#    Time: 124062 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Setuphold# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1068
# ** Error: $setup( Cke:123387 ps, posedge Clk:124062 ps, 1500 ps );
#    Time: 124062 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Setuphold# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1061
# ** Error: $width( posedge Clk:124062 ps, :124531 ps, 2500 ps );
#    Time: 124531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:123593 ps, :124531 ps, 7 ns );
#    Time: 124531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:124531 ps, :125 ns, 2500 ps );
#    Time: 125 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:124062 ps, :125 ns, 7 ns );
#    Time: 125 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:125 ns, :125468 ps, 2500 ps );
#    Time: 125468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:124531 ps, :125468 ps, 7 ns );
#    Time: 125468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:125468 ps, :125937 ps, 2500 ps );
#    Time: 125937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:125 ns, :125937 ps, 7 ns );
#    Time: 125937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:125937 ps, :126406 ps, 2500 ps );
#    Time: 126406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:125468 ps, :126406 ps, 7 ns );
#    Time: 126406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:126406 ps, :126875 ps, 2500 ps );
#    Time: 126875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:125937 ps, :126875 ps, 7 ns );
#    Time: 126875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:126875 ps, :127343 ps, 2500 ps );
#    Time: 127343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:126406 ps, :127343 ps, 7 ns );
#    Time: 127343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:127343 ps, :127812 ps, 2500 ps );
#    Time: 127812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:126875 ps, :127812 ps, 7 ns );
#    Time: 127812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:127812 ps, :128281 ps, 2500 ps );
#    Time: 128281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:127343 ps, :128281 ps, 7 ns );
#    Time: 128281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:128281 ps, :128750 ps, 2500 ps );
#    Time: 128750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:127812 ps, :128750 ps, 7 ns );
#    Time: 128750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:128750 ps, :129218 ps, 2500 ps );
#    Time: 129218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:128281 ps, :129218 ps, 7 ns );
#    Time: 129218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:129218 ps, :129687 ps, 2500 ps );
#    Time: 129687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:128750 ps, :129687 ps, 7 ns );
#    Time: 129687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:129687 ps, :130156 ps, 2500 ps );
#    Time: 130156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:129218 ps, :130156 ps, 7 ns );
#    Time: 130156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:130156 ps, :130625 ps, 2500 ps );
#    Time: 130625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:129687 ps, :130625 ps, 7 ns );
#    Time: 130625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:130625 ps, :131093 ps, 2500 ps );
#    Time: 131093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:130156 ps, :131093 ps, 7 ns );
#    Time: 131093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:131093 ps, :131562 ps, 2500 ps );
#    Time: 131562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:130625 ps, :131562 ps, 7 ns );
#    Time: 131562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:131562 ps, :132031 ps, 2500 ps );
#    Time: 132031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:131093 ps, :132031 ps, 7 ns );
#    Time: 132031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:132031 ps, :132500 ps, 2500 ps );
#    Time: 132500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:131562 ps, :132500 ps, 7 ns );
#    Time: 132500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:132500 ps, :132968 ps, 2500 ps );
#    Time: 132968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:132031 ps, :132968 ps, 7 ns );
#    Time: 132968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:132968 ps, :133437 ps, 2500 ps );
#    Time: 133437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:132500 ps, :133437 ps, 7 ns );
#    Time: 133437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:133437 ps, :133906 ps, 2500 ps );
#    Time: 133906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:132968 ps, :133906 ps, 7 ns );
#    Time: 133906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:133906 ps, :134375 ps, 2500 ps );
#    Time: 134375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:133437 ps, :134375 ps, 7 ns );
#    Time: 134375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:134375 ps, :134843 ps, 2500 ps );
#    Time: 134843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:133906 ps, :134843 ps, 7 ns );
#    Time: 134843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:134843 ps, :135312 ps, 2500 ps );
#    Time: 135312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:134375 ps, :135312 ps, 7 ns );
#    Time: 135312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:135312 ps, :135781 ps, 2500 ps );
#    Time: 135781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:134843 ps, :135781 ps, 7 ns );
#    Time: 135781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:135781 ps, :136250 ps, 2500 ps );
#    Time: 136250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:135312 ps, :136250 ps, 7 ns );
#    Time: 136250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:136250 ps, :136718 ps, 2500 ps );
#    Time: 136718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:135781 ps, :136718 ps, 7 ns );
#    Time: 136718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:136718 ps, :137187 ps, 2500 ps );
#    Time: 137187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:136250 ps, :137187 ps, 7 ns );
#    Time: 137187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:137187 ps, :137656 ps, 2500 ps );
#    Time: 137656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:136718 ps, :137656 ps, 7 ns );
#    Time: 137656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:137656 ps, :138125 ps, 2500 ps );
#    Time: 138125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:137187 ps, :138125 ps, 7 ns );
#    Time: 138125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:138125 ps, :138593 ps, 2500 ps );
#    Time: 138593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:137656 ps, :138593 ps, 7 ns );
#    Time: 138593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:138593 ps, :139062 ps, 2500 ps );
#    Time: 139062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:138125 ps, :139062 ps, 7 ns );
#    Time: 139062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:139062 ps, :139531 ps, 2500 ps );
#    Time: 139531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:138593 ps, :139531 ps, 7 ns );
#    Time: 139531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:139531 ps, :140 ns, 2500 ps );
#    Time: 140 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:139062 ps, :140 ns, 7 ns );
#    Time: 140 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:140 ns, :140468 ps, 2500 ps );
#    Time: 140468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:139531 ps, :140468 ps, 7 ns );
#    Time: 140468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:140468 ps, :140937 ps, 2500 ps );
#    Time: 140937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:140 ns, :140937 ps, 7 ns );
#    Time: 140937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:140937 ps, :141406 ps, 2500 ps );
#    Time: 141406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:140468 ps, :141406 ps, 7 ns );
#    Time: 141406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:141406 ps, :141875 ps, 2500 ps );
#    Time: 141875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:140937 ps, :141875 ps, 7 ns );
#    Time: 141875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:141875 ps, :142343 ps, 2500 ps );
#    Time: 142343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:141406 ps, :142343 ps, 7 ns );
#    Time: 142343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:142343 ps, :142812 ps, 2500 ps );
#    Time: 142812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:141875 ps, :142812 ps, 7 ns );
#    Time: 142812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:142812 ps, :143281 ps, 2500 ps );
#    Time: 143281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:142343 ps, :143281 ps, 7 ns );
#    Time: 143281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:143281 ps, :143750 ps, 2500 ps );
#    Time: 143750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:142812 ps, :143750 ps, 7 ns );
#    Time: 143750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:143750 ps, :144218 ps, 2500 ps );
#    Time: 144218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:143281 ps, :144218 ps, 7 ns );
#    Time: 144218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:144218 ps, :144687 ps, 2500 ps );
#    Time: 144687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:143750 ps, :144687 ps, 7 ns );
#    Time: 144687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:144687 ps, :145156 ps, 2500 ps );
#    Time: 145156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:144218 ps, :145156 ps, 7 ns );
#    Time: 145156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:145156 ps, :145625 ps, 2500 ps );
#    Time: 145625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:144687 ps, :145625 ps, 7 ns );
#    Time: 145625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:145625 ps, :146093 ps, 2500 ps );
#    Time: 146093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:145156 ps, :146093 ps, 7 ns );
#    Time: 146093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:146093 ps, :146562 ps, 2500 ps );
#    Time: 146562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:145625 ps, :146562 ps, 7 ns );
#    Time: 146562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:146562 ps, :147031 ps, 2500 ps );
#    Time: 147031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:146093 ps, :147031 ps, 7 ns );
#    Time: 147031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:147031 ps, :147500 ps, 2500 ps );
#    Time: 147500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:146562 ps, :147500 ps, 7 ns );
#    Time: 147500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:147500 ps, :147968 ps, 2500 ps );
#    Time: 147968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:147031 ps, :147968 ps, 7 ns );
#    Time: 147968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:147968 ps, :148437 ps, 2500 ps );
#    Time: 148437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:147500 ps, :148437 ps, 7 ns );
#    Time: 148437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:148437 ps, :148906 ps, 2500 ps );
#    Time: 148906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:147968 ps, :148906 ps, 7 ns );
#    Time: 148906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:148906 ps, :149375 ps, 2500 ps );
#    Time: 149375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:148437 ps, :149375 ps, 7 ns );
#    Time: 149375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:149375 ps, :149843 ps, 2500 ps );
#    Time: 149843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:148906 ps, :149843 ps, 7 ns );
#    Time: 149843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:149843 ps, :150312 ps, 2500 ps );
#    Time: 150312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:149375 ps, :150312 ps, 7 ns );
#    Time: 150312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:150312 ps, :150781 ps, 2500 ps );
#    Time: 150781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:149843 ps, :150781 ps, 7 ns );
#    Time: 150781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:150781 ps, :151250 ps, 2500 ps );
#    Time: 151250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:150312 ps, :151250 ps, 7 ns );
#    Time: 151250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:151250 ps, :151718 ps, 2500 ps );
#    Time: 151718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:150781 ps, :151718 ps, 7 ns );
#    Time: 151718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:151718 ps, :152187 ps, 2500 ps );
#    Time: 152187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:151250 ps, :152187 ps, 7 ns );
#    Time: 152187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:152187 ps, :152656 ps, 2500 ps );
#    Time: 152656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:151718 ps, :152656 ps, 7 ns );
#    Time: 152656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:152656 ps, :153125 ps, 2500 ps );
#    Time: 153125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:152187 ps, :153125 ps, 7 ns );
#    Time: 153125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:153125 ps, :153593 ps, 2500 ps );
#    Time: 153593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:152656 ps, :153593 ps, 7 ns );
#    Time: 153593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:153593 ps, :154062 ps, 2500 ps );
#    Time: 154062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:153125 ps, :154062 ps, 7 ns );
#    Time: 154062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:154062 ps, :154531 ps, 2500 ps );
#    Time: 154531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:153593 ps, :154531 ps, 7 ns );
#    Time: 154531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:154531 ps, :155 ns, 2500 ps );
#    Time: 155 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:154062 ps, :155 ns, 7 ns );
#    Time: 155 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:155 ns, :155468 ps, 2500 ps );
#    Time: 155468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:154531 ps, :155468 ps, 7 ns );
#    Time: 155468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:155468 ps, :155937 ps, 2500 ps );
#    Time: 155937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:155 ns, :155937 ps, 7 ns );
#    Time: 155937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:155937 ps, :156406 ps, 2500 ps );
#    Time: 156406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:155468 ps, :156406 ps, 7 ns );
#    Time: 156406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:156406 ps, :156875 ps, 2500 ps );
#    Time: 156875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:155937 ps, :156875 ps, 7 ns );
#    Time: 156875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:156875 ps, :157343 ps, 2500 ps );
#    Time: 157343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:156406 ps, :157343 ps, 7 ns );
#    Time: 157343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:157343 ps, :157812 ps, 2500 ps );
#    Time: 157812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:156875 ps, :157812 ps, 7 ns );
#    Time: 157812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:157812 ps, :158281 ps, 2500 ps );
#    Time: 158281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:157343 ps, :158281 ps, 7 ns );
#    Time: 158281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:158281 ps, :158750 ps, 2500 ps );
#    Time: 158750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:157812 ps, :158750 ps, 7 ns );
#    Time: 158750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:158750 ps, :159218 ps, 2500 ps );
#    Time: 159218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:158281 ps, :159218 ps, 7 ns );
#    Time: 159218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:159218 ps, :159687 ps, 2500 ps );
#    Time: 159687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:158750 ps, :159687 ps, 7 ns );
#    Time: 159687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:159687 ps, :160156 ps, 2500 ps );
#    Time: 160156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:159218 ps, :160156 ps, 7 ns );
#    Time: 160156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:160156 ps, :160625 ps, 2500 ps );
#    Time: 160625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:159687 ps, :160625 ps, 7 ns );
#    Time: 160625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:160625 ps, :161093 ps, 2500 ps );
#    Time: 161093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:160156 ps, :161093 ps, 7 ns );
#    Time: 161093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:161093 ps, :161562 ps, 2500 ps );
#    Time: 161562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:160625 ps, :161562 ps, 7 ns );
#    Time: 161562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:161562 ps, :162031 ps, 2500 ps );
#    Time: 162031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:161093 ps, :162031 ps, 7 ns );
#    Time: 162031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:162031 ps, :162500 ps, 2500 ps );
#    Time: 162500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:161562 ps, :162500 ps, 7 ns );
#    Time: 162500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:162500 ps, :162968 ps, 2500 ps );
#    Time: 162968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:162031 ps, :162968 ps, 7 ns );
#    Time: 162968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:162968 ps, :163437 ps, 2500 ps );
#    Time: 163437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:162500 ps, :163437 ps, 7 ns );
#    Time: 163437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:163437 ps, :163906 ps, 2500 ps );
#    Time: 163906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:162968 ps, :163906 ps, 7 ns );
#    Time: 163906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:163906 ps, :164375 ps, 2500 ps );
#    Time: 164375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:163437 ps, :164375 ps, 7 ns );
#    Time: 164375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:164375 ps, :164843 ps, 2500 ps );
#    Time: 164843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:163906 ps, :164843 ps, 7 ns );
#    Time: 164843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:164843 ps, :165312 ps, 2500 ps );
#    Time: 165312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:164375 ps, :165312 ps, 7 ns );
#    Time: 165312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:165312 ps, :165781 ps, 2500 ps );
#    Time: 165781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:164843 ps, :165781 ps, 7 ns );
#    Time: 165781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:165781 ps, :166250 ps, 2500 ps );
#    Time: 166250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:165312 ps, :166250 ps, 7 ns );
#    Time: 166250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:166250 ps, :166718 ps, 2500 ps );
#    Time: 166718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:165781 ps, :166718 ps, 7 ns );
#    Time: 166718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:166718 ps, :167187 ps, 2500 ps );
#    Time: 167187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:166250 ps, :167187 ps, 7 ns );
#    Time: 167187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:167187 ps, :167656 ps, 2500 ps );
#    Time: 167656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:166718 ps, :167656 ps, 7 ns );
#    Time: 167656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:167656 ps, :168125 ps, 2500 ps );
#    Time: 168125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:167187 ps, :168125 ps, 7 ns );
#    Time: 168125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:168125 ps, :168593 ps, 2500 ps );
#    Time: 168593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:167656 ps, :168593 ps, 7 ns );
#    Time: 168593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:168593 ps, :169062 ps, 2500 ps );
#    Time: 169062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:168125 ps, :169062 ps, 7 ns );
#    Time: 169062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:169062 ps, :169531 ps, 2500 ps );
#    Time: 169531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:168593 ps, :169531 ps, 7 ns );
#    Time: 169531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:169531 ps, :170 ns, 2500 ps );
#    Time: 170 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:169062 ps, :170 ns, 7 ns );
#    Time: 170 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:170 ns, :170468 ps, 2500 ps );
#    Time: 170468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:169531 ps, :170468 ps, 7 ns );
#    Time: 170468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:170468 ps, :170937 ps, 2500 ps );
#    Time: 170937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:170 ns, :170937 ps, 7 ns );
#    Time: 170937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:170937 ps, :171406 ps, 2500 ps );
#    Time: 171406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:170468 ps, :171406 ps, 7 ns );
#    Time: 171406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:171406 ps, :171875 ps, 2500 ps );
#    Time: 171875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:170937 ps, :171875 ps, 7 ns );
#    Time: 171875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:171875 ps, :172343 ps, 2500 ps );
#    Time: 172343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:171406 ps, :172343 ps, 7 ns );
#    Time: 172343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:172343 ps, :172812 ps, 2500 ps );
#    Time: 172812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:171875 ps, :172812 ps, 7 ns );
#    Time: 172812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:172812 ps, :173281 ps, 2500 ps );
#    Time: 173281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:172343 ps, :173281 ps, 7 ns );
#    Time: 173281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:173281 ps, :173750 ps, 2500 ps );
#    Time: 173750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:172812 ps, :173750 ps, 7 ns );
#    Time: 173750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:173750 ps, :174218 ps, 2500 ps );
#    Time: 174218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:173281 ps, :174218 ps, 7 ns );
#    Time: 174218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:174218 ps, :174687 ps, 2500 ps );
#    Time: 174687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:173750 ps, :174687 ps, 7 ns );
#    Time: 174687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:174687 ps, :175156 ps, 2500 ps );
#    Time: 175156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:174218 ps, :175156 ps, 7 ns );
#    Time: 175156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:175156 ps, :175625 ps, 2500 ps );
#    Time: 175625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:174687 ps, :175625 ps, 7 ns );
#    Time: 175625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:175625 ps, :176093 ps, 2500 ps );
#    Time: 176093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:175156 ps, :176093 ps, 7 ns );
#    Time: 176093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:176093 ps, :176562 ps, 2500 ps );
#    Time: 176562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:175625 ps, :176562 ps, 7 ns );
#    Time: 176562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:176562 ps, :177031 ps, 2500 ps );
#    Time: 177031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:176093 ps, :177031 ps, 7 ns );
#    Time: 177031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:177031 ps, :177500 ps, 2500 ps );
#    Time: 177500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:176562 ps, :177500 ps, 7 ns );
#    Time: 177500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:177500 ps, :177968 ps, 2500 ps );
#    Time: 177968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:177031 ps, :177968 ps, 7 ns );
#    Time: 177968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:177968 ps, :178437 ps, 2500 ps );
#    Time: 178437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:177500 ps, :178437 ps, 7 ns );
#    Time: 178437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:178437 ps, :178906 ps, 2500 ps );
#    Time: 178906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:177968 ps, :178906 ps, 7 ns );
#    Time: 178906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:178906 ps, :179375 ps, 2500 ps );
#    Time: 179375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:178437 ps, :179375 ps, 7 ns );
#    Time: 179375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:179375 ps, :179843 ps, 2500 ps );
#    Time: 179843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:178906 ps, :179843 ps, 7 ns );
#    Time: 179843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:179843 ps, :180312 ps, 2500 ps );
#    Time: 180312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:179375 ps, :180312 ps, 7 ns );
#    Time: 180312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:180312 ps, :180781 ps, 2500 ps );
#    Time: 180781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:179843 ps, :180781 ps, 7 ns );
#    Time: 180781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:180781 ps, :181250 ps, 2500 ps );
#    Time: 181250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:180312 ps, :181250 ps, 7 ns );
#    Time: 181250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:181250 ps, :181718 ps, 2500 ps );
#    Time: 181718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:180781 ps, :181718 ps, 7 ns );
#    Time: 181718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:181718 ps, :182187 ps, 2500 ps );
#    Time: 182187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:181250 ps, :182187 ps, 7 ns );
#    Time: 182187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:182187 ps, :182656 ps, 2500 ps );
#    Time: 182656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:181718 ps, :182656 ps, 7 ns );
#    Time: 182656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:182656 ps, :183125 ps, 2500 ps );
#    Time: 183125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:182187 ps, :183125 ps, 7 ns );
#    Time: 183125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:183125 ps, :183593 ps, 2500 ps );
#    Time: 183593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:182656 ps, :183593 ps, 7 ns );
#    Time: 183593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:183593 ps, :184062 ps, 2500 ps );
#    Time: 184062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:183125 ps, :184062 ps, 7 ns );
#    Time: 184062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:184062 ps, :184531 ps, 2500 ps );
#    Time: 184531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:183593 ps, :184531 ps, 7 ns );
#    Time: 184531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:184531 ps, :185 ns, 2500 ps );
#    Time: 185 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:184062 ps, :185 ns, 7 ns );
#    Time: 185 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:185 ns, :185468 ps, 2500 ps );
#    Time: 185468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:184531 ps, :185468 ps, 7 ns );
#    Time: 185468 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:185468 ps, :185937 ps, 2500 ps );
#    Time: 185937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:185 ns, :185937 ps, 7 ns );
#    Time: 185937 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:185937 ps, :186406 ps, 2500 ps );
#    Time: 186406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:185468 ps, :186406 ps, 7 ns );
#    Time: 186406 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:186406 ps, :186875 ps, 2500 ps );
#    Time: 186875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:185937 ps, :186875 ps, 7 ns );
#    Time: 186875 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:186875 ps, :187343 ps, 2500 ps );
#    Time: 187343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:186406 ps, :187343 ps, 7 ns );
#    Time: 187343 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:187343 ps, :187812 ps, 2500 ps );
#    Time: 187812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:186875 ps, :187812 ps, 7 ns );
#    Time: 187812 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:187812 ps, :188281 ps, 2500 ps );
#    Time: 188281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:187343 ps, :188281 ps, 7 ns );
#    Time: 188281 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:188281 ps, :188750 ps, 2500 ps );
#    Time: 188750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:187812 ps, :188750 ps, 7 ns );
#    Time: 188750 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:188750 ps, :189218 ps, 2500 ps );
#    Time: 189218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:188281 ps, :189218 ps, 7 ns );
#    Time: 189218 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:189218 ps, :189687 ps, 2500 ps );
#    Time: 189687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:188750 ps, :189687 ps, 7 ns );
#    Time: 189687 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:189687 ps, :190156 ps, 2500 ps );
#    Time: 190156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:189218 ps, :190156 ps, 7 ns );
#    Time: 190156 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:190156 ps, :190625 ps, 2500 ps );
#    Time: 190625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:189687 ps, :190625 ps, 7 ns );
#    Time: 190625 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:190625 ps, :191093 ps, 2500 ps );
#    Time: 191093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:190156 ps, :191093 ps, 7 ns );
#    Time: 191093 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:191093 ps, :191562 ps, 2500 ps );
#    Time: 191562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:190625 ps, :191562 ps, 7 ns );
#    Time: 191562 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:191562 ps, :192031 ps, 2500 ps );
#    Time: 192031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:191093 ps, :192031 ps, 7 ns );
#    Time: 192031 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:192031 ps, :192500 ps, 2500 ps );
#    Time: 192500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:191562 ps, :192500 ps, 7 ns );
#    Time: 192500 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:192500 ps, :192968 ps, 2500 ps );
#    Time: 192968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:192031 ps, :192968 ps, 7 ns );
#    Time: 192968 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:192968 ps, :193437 ps, 2500 ps );
#    Time: 193437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:192500 ps, :193437 ps, 7 ns );
#    Time: 193437 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:193437 ps, :193906 ps, 2500 ps );
#    Time: 193906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:192968 ps, :193906 ps, 7 ns );
#    Time: 193906 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:193906 ps, :194375 ps, 2500 ps );
#    Time: 194375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:193437 ps, :194375 ps, 7 ns );
#    Time: 194375 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:194375 ps, :194843 ps, 2500 ps );
#    Time: 194843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:193906 ps, :194843 ps, 7 ns );
#    Time: 194843 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:194843 ps, :195312 ps, 2500 ps );
#    Time: 195312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:194375 ps, :195312 ps, 7 ns );
#    Time: 195312 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:195312 ps, :195781 ps, 2500 ps );
#    Time: 195781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:194843 ps, :195781 ps, 7 ns );
#    Time: 195781 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:195781 ps, :196250 ps, 2500 ps );
#    Time: 196250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:195312 ps, :196250 ps, 7 ns );
#    Time: 196250 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:196250 ps, :196718 ps, 2500 ps );
#    Time: 196718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:195781 ps, :196718 ps, 7 ns );
#    Time: 196718 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:196718 ps, :197187 ps, 2500 ps );
#    Time: 197187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:196250 ps, :197187 ps, 7 ns );
#    Time: 197187 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:197187 ps, :197656 ps, 2500 ps );
#    Time: 197656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:196718 ps, :197656 ps, 7 ns );
#    Time: 197656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:197656 ps, :198125 ps, 2500 ps );
#    Time: 198125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:197187 ps, :198125 ps, 7 ns );
#    Time: 198125 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:198125 ps, :198593 ps, 2500 ps );
#    Time: 198593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:197656 ps, :198593 ps, 7 ns );
#    Time: 198593 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:198593 ps, :199062 ps, 2500 ps );
#    Time: 199062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:198125 ps, :199062 ps, 7 ns );
#    Time: 199062 ps  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
# ** Error: $width( posedge Clk:199062 ps, :199531 ps, 2500 ps );
#    Time: 199531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:198593 ps, :199531 ps, 7 ns );
#    Time: 199531 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# ** Error: $width( negedge Clk:199531 ps, :200 ns, 2500 ps );
#    Time: 200 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $period( posedge Clk:199062 ps, :200 ns, 7 ns );
#    Time: 200 ns  Iteration: 10  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1060
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.mt48lc4m16a2(fast)
run
# ** Note: Cyclone 10 LP PLL was reset
#    Time: 3125 ps  Iteration: 4  Instance: /sdramtoptb/U_DUT/U_4/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Note: Cyclone 10 LP PLL locked to incoming clock
#    Time: 121875 ps  Iteration: 3  Instance: /sdramtoptb/U_DUT/U_4/altpll_component/CYCLONEIII_ALTPLL/M5
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.mt48lc4m16a2(fast)
run
# ** Note: Cyclone 10 LP PLL was reset
#    Time: 3125 ps  Iteration: 4  Instance: /sdramtoptb/U_DUT/U_4/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Note: Cyclone 10 LP PLL locked to incoming clock
#    Time: 121875 ps  Iteration: 3  Instance: /sdramtoptb/U_DUT/U_4/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Error: $width( negedge Clk:121875 ps, :122187 ps, 2500 ps );
#    Time: 122187 ps  Iteration: 11  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $width( posedge Clk:122187 ps, :122656 ps, 2500 ps );
#    Time: 122656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:121875 ps, :122656 ps, 7 ns );
#    Time: 122656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
add wave -position insertpoint sim:/sdramtoptb/U_DUT/U_0/*
add wave -position insertpoint sim:/sdramtoptb/U_DUT/*
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.mt48lc4m16a2(fast)
run
# ** Note: Cyclone 10 LP PLL was reset
#    Time: 3125 ps  Iteration: 4  Instance: /sdramtoptb/U_DUT/U_4/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Note: Cyclone 10 LP PLL locked to incoming clock
#    Time: 121875 ps  Iteration: 3  Instance: /sdramtoptb/U_DUT/U_4/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Error: $width( negedge Clk:121875 ps, :122187 ps, 2500 ps );
#    Time: 122187 ps  Iteration: 11  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1058
# ** Error: $width( posedge Clk:122187 ps, :122656 ps, 2500 ps );
#    Time: 122656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Width# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1057
# ** Error: $period( negedge Clk:121875 ps, :122656 ps, 7 ns );
#    Time: 122656 ps  Iteration: 9  Process: /sdramtoptb/U_SDRAM/#Period# File: /home/drexler/FPGA_projects/sdram_fsm/mt48lc4m16a2.v Line: 1059
# Compile of mt48lc4m16a2.v was successful.
# Compile of PLL_i12MHz_o160MHz.vhd was successful.
# Compile of sdram_arbiter_rtl.vhd was successful.
# Compile of sdram_fsm_rtl.vhd was successful.
# Compile of sdram_subsys_package.vhd was successful.
# Compile of sdram_subsys_rtl.vhd was successful.
# Compile of sdram_top.vhd was successful.
# Compile of sdram_top_tb.vhd was successful.
# Compile of sdram_top_tester.vhd failed with 1 errors.
# 9 compiles, 1 failed with 1 error.
# Compile of mt48lc4m16a2.v was successful.
# Compile of PLL_i12MHz_o160MHz.vhd was successful.
# Compile of sdram_arbiter_rtl.vhd was successful.
# Compile of sdram_fsm_rtl.vhd was successful.
# Compile of sdram_subsys_package.vhd was successful.
# Compile of sdram_subsys_rtl.vhd was successful.
# Compile of sdram_top.vhd was successful.
# Compile of sdram_top_tb.vhd was successful.
# Compile of sdram_top_tester.vhd was successful.
# 9 compiles, 0 failed with no errors.
vsim -t ps work.sdramtoptb
# End time: 09:22:15 on Feb 12,2026, Elapsed time: 0:21:56
# Errors: 3, Warnings: 3
# ** Note: (vsim-220) '/home/drexler/FPGA_projects/sim/sdram_fsm.mpf' is used as the ini file.
# vsim -t ps work.sdramtoptb 
# Start time: 09:22:15 on Feb 12,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-220) '/home/drexler/FPGA_projects/sim/sdram_fsm.mpf' is used as the ini file.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sdram_subsys_package
# Loading work.sdramtoptb(struct)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.math_real(body)
# Loading work.sdramtop(rtl)#1
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.mf_pllpack(body)
# Loading altera_mf.altpll(behavior)#1
# Loading altera_mf.mf_cycloneiii_pll(vital_pll)#1
# Loading work.mt48lc4m16a2(fast)
add wave -position insertpoint sim:/sdramtoptb/U_DUT/*
add wave -position insertpoint sim:/sdramtoptb/U_DUT/U_FSM/*
add wave -position insertpoint sim:/sdramtoptb/U_DUT/U_0/*
run
# ** Note: Cyclone 10 LP PLL was reset
#    Time: 41666 ps  Iteration: 4  Instance: /sdramtoptb/U_DUT/U_4/altpll_component/CYCLONEIII_ALTPLL/M5
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.mt48lc4m16a2(fast)
run
# ** Note: Cyclone 10 LP PLL was reset
#    Time: 41666 ps  Iteration: 4  Instance: /sdramtoptb/U_DUT/U_4/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Note: Cyclone 10 LP PLL locked to incoming clock
#    Time: 541658 ps  Iteration: 3  Instance: /sdramtoptb/U_DUT/U_4/altpll_component/CYCLONEIII_ALTPLL/M5
# Causality operation skipped due to absence of debug database file
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.mt48lc4m16a2(fast)
run
# ** Note: Cyclone 10 LP PLL was reset
#    Time: 41666 ps  Iteration: 4  Instance: /sdramtoptb/U_DUT/U_4/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Note: Cyclone 10 LP PLL locked to incoming clock
#    Time: 541658 ps  Iteration: 3  Instance: /sdramtoptb/U_DUT/U_4/altpll_component/CYCLONEIII_ALTPLL/M5
# sdramtoptb.U_SDRAM : at time  400623.0 ns LMR  : Load Mode Register
# sdramtoptb.U_SDRAM :                             CAS Latency      = 3
# sdramtoptb.U_SDRAM :                             Burst Length     = 8
# sdramtoptb.U_SDRAM :                             Burst Type       = Sequential
# sdramtoptb.U_SDRAM :                             Write Burst Mode = Programmed Burst Length
# sdramtoptb.U_SDRAM : at time  400648.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time  400773.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time  400898.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time  401023.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time  401148.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time  401273.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time  401398.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time  401523.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time  401735.0 ns ACT  : Bank = 0 Row =    1
# sdramtoptb.U_SDRAM : at time  401803.0 ns READ : Bank = 0 Row =    1, Col =   0, Data =     x
# sdramtoptb.U_SDRAM : at time  401816.0 ns READ : Bank = 0 Row =    1, Col =   1, Data =     x
# sdramtoptb.U_SDRAM : at time  401828.0 ns READ : Bank = 0 Row =    1, Col =   2, Data =     x
# sdramtoptb.U_SDRAM : at time  401841.0 ns READ : Bank = 0 Row =    1, Col =   3, Data =     x
# sdramtoptb.U_SDRAM : at time  401853.0 ns READ : Bank = 0 Row =    1, Col =   4, Data =     x
# sdramtoptb.U_SDRAM : at time  401866.0 ns READ : Bank = 0 Row =    1, Col =   5, Data =     x
# sdramtoptb.U_SDRAM : at time  401878.0 ns READ : Bank = 0 Row =    1, Col =   6, Data =     x
# sdramtoptb.U_SDRAM : at time  401891.0 ns READ : Bank = 0 Row =    1, Col =   7, Data =     x
# sdramtoptb.U_SDRAM : at time  402123.0 ns ACT  : Bank = 0 Row =    1
# sdramtoptb.U_SDRAM : at time  402191.0 ns READ : Bank = 0 Row =    1, Col =   0, Data =     x
# sdramtoptb.U_SDRAM : at time  402203.0 ns READ : Bank = 0 Row =    1, Col =   1, Data =     x
# sdramtoptb.U_SDRAM : at time  402216.0 ns READ : Bank = 0 Row =    1, Col =   2, Data =     x
# sdramtoptb.U_SDRAM : at time  402228.0 ns READ : Bank = 0 Row =    1, Col =   3, Data =     x
# sdramtoptb.U_SDRAM : at time  402241.0 ns READ : Bank = 0 Row =    1, Col =   4, Data =     x
# sdramtoptb.U_SDRAM : at time  402253.0 ns READ : Bank = 0 Row =    1, Col =   5, Data =     x
# sdramtoptb.U_SDRAM : at time  402266.0 ns READ : Bank = 0 Row =    1, Col =   6, Data =     x
# sdramtoptb.U_SDRAM : at time  402278.0 ns READ : Bank = 0 Row =    1, Col =   7, Data =     x
# sdramtoptb.U_SDRAM : at time  402510.0 ns ACT  : Bank = 0 Row =    1
# sdramtoptb.U_SDRAM : at time  402578.0 ns READ : Bank = 0 Row =    1, Col =   0, Data =     x
# sdramtoptb.U_SDRAM : at time  402591.0 ns READ : Bank = 0 Row =    1, Col =   1, Data =     x
# sdramtoptb.U_SDRAM : at time  402603.0 ns READ : Bank = 0 Row =    1, Col =   2, Data =     x
# sdramtoptb.U_SDRAM : at time  402616.0 ns READ : Bank = 0 Row =    1, Col =   3, Data =     x
# sdramtoptb.U_SDRAM : at time  402628.0 ns READ : Bank = 0 Row =    1, Col =   4, Data =     x
# sdramtoptb.U_SDRAM : at time  402641.0 ns READ : Bank = 0 Row =    1, Col =   5, Data =     x
# sdramtoptb.U_SDRAM : at time  402653.0 ns READ : Bank = 0 Row =    1, Col =   6, Data =     x
# sdramtoptb.U_SDRAM : at time  402666.0 ns READ : Bank = 0 Row =    1, Col =   7, Data =     x
# sdramtoptb.U_SDRAM : at time  402898.0 ns ACT  : Bank = 0 Row =    1
# sdramtoptb.U_SDRAM : at time  402966.0 ns READ : Bank = 0 Row =    1, Col =   0, Data =     x
# sdramtoptb.U_SDRAM : at time  402978.0 ns READ : Bank = 0 Row =    1, Col =   1, Data =     x
# sdramtoptb.U_SDRAM : at time  402991.0 ns READ : Bank = 0 Row =    1, Col =   2, Data =     x
# sdramtoptb.U_SDRAM : at time  403003.0 ns READ : Bank = 0 Row =    1, Col =   3, Data =     x
# sdramtoptb.U_SDRAM : at time  403016.0 ns READ : Bank = 0 Row =    1, Col =   4, Data =     x
# sdramtoptb.U_SDRAM : at time  403028.0 ns READ : Bank = 0 Row =    1, Col =   5, Data =     x
# sdramtoptb.U_SDRAM : at time  403041.0 ns READ : Bank = 0 Row =    1, Col =   6, Data =     x
# sdramtoptb.U_SDRAM : at time  403053.0 ns READ : Bank = 0 Row =    1, Col =   7, Data =     x
# sdramtoptb.U_SDRAM : at time  403285.0 ns ACT  : Bank = 0 Row =    1
# sdramtoptb.U_SDRAM : at time  403353.0 ns READ : Bank = 0 Row =    1, Col =   0, Data =     x
# sdramtoptb.U_SDRAM : at time  403366.0 ns READ : Bank = 0 Row =    1, Col =   1, Data =     x
# sdramtoptb.U_SDRAM : at time  403378.0 ns READ : Bank = 0 Row =    1, Col =   2, Data =     x
# sdramtoptb.U_SDRAM : at time  403391.0 ns READ : Bank = 0 Row =    1, Col =   3, Data =     x
# sdramtoptb.U_SDRAM : at time  403403.0 ns READ : Bank = 0 Row =    1, Col =   4, Data =     x
# sdramtoptb.U_SDRAM : at time  403416.0 ns READ : Bank = 0 Row =    1, Col =   5, Data =     x
# sdramtoptb.U_SDRAM : at time  403428.0 ns READ : Bank = 0 Row =    1, Col =   6, Data =     x
# sdramtoptb.U_SDRAM : at time  403441.0 ns READ : Bank = 0 Row =    1, Col =   7, Data =     x
# sdramtoptb.U_SDRAM : at time  403673.0 ns ACT  : Bank = 0 Row =    1
# sdramtoptb.U_SDRAM : at time  403741.0 ns READ : Bank = 0 Row =    1, Col =   0, Data =     x
# sdramtoptb.U_SDRAM : at time  403753.0 ns READ : Bank = 0 Row =    1, Col =   1, Data =     x
# sdramtoptb.U_SDRAM : at time  403766.0 ns READ : Bank = 0 Row =    1, Col =   2, Data =     x
# sdramtoptb.U_SDRAM : at time  403778.0 ns READ : Bank = 0 Row =    1, Col =   3, Data =     x
# sdramtoptb.U_SDRAM : at time  403791.0 ns READ : Bank = 0 Row =    1, Col =   4, Data =     x
# sdramtoptb.U_SDRAM : at time  403803.0 ns READ : Bank = 0 Row =    1, Col =   5, Data =     x
# sdramtoptb.U_SDRAM : at time  403816.0 ns READ : Bank = 0 Row =    1, Col =   6, Data =     x
# sdramtoptb.U_SDRAM : at time  403828.0 ns READ : Bank = 0 Row =    1, Col =   7, Data =     x
# sdramtoptb.U_SDRAM : at time  404060.0 ns ACT  : Bank = 0 Row =    1
# sdramtoptb.U_SDRAM : at time  404128.0 ns READ : Bank = 0 Row =    1, Col =   0, Data =     x
# sdramtoptb.U_SDRAM : at time  404141.0 ns READ : Bank = 0 Row =    1, Col =   1, Data =     x
# sdramtoptb.U_SDRAM : at time  404153.0 ns READ : Bank = 0 Row =    1, Col =   2, Data =     x
# sdramtoptb.U_SDRAM : at time  404166.0 ns READ : Bank = 0 Row =    1, Col =   3, Data =     x
# sdramtoptb.U_SDRAM : at time  404178.0 ns READ : Bank = 0 Row =    1, Col =   4, Data =     x
# sdramtoptb.U_SDRAM : at time  404191.0 ns READ : Bank = 0 Row =    1, Col =   5, Data =     x
# sdramtoptb.U_SDRAM : at time  404203.0 ns READ : Bank = 0 Row =    1, Col =   6, Data =     x
# sdramtoptb.U_SDRAM : at time  404216.0 ns READ : Bank = 0 Row =    1, Col =   7, Data =     x
# sdramtoptb.U_SDRAM : at time  404448.0 ns ACT  : Bank = 0 Row =    1
# sdramtoptb.U_SDRAM : at time  404516.0 ns READ : Bank = 0 Row =    1, Col =   0, Data =     x
# sdramtoptb.U_SDRAM : at time  404528.0 ns READ : Bank = 0 Row =    1, Col =   1, Data =     x
# sdramtoptb.U_SDRAM : at time  404541.0 ns READ : Bank = 0 Row =    1, Col =   2, Data =     x
# sdramtoptb.U_SDRAM : at time  404553.0 ns READ : Bank = 0 Row =    1, Col =   3, Data =     x
# sdramtoptb.U_SDRAM : at time  404566.0 ns READ : Bank = 0 Row =    1, Col =   4, Data =     x
# sdramtoptb.U_SDRAM : at time  404578.0 ns READ : Bank = 0 Row =    1, Col =   5, Data =     x
# sdramtoptb.U_SDRAM : at time  404591.0 ns READ : Bank = 0 Row =    1, Col =   6, Data =     x
# sdramtoptb.U_SDRAM : at time  404603.0 ns READ : Bank = 0 Row =    1, Col =   7, Data =     x
# sdramtoptb.U_SDRAM : at time  404835.0 ns ACT  : Bank = 0 Row =    1
# sdramtoptb.U_SDRAM : at time  404903.0 ns READ : Bank = 0 Row =    1, Col =   0, Data =     x
# sdramtoptb.U_SDRAM : at time  404916.0 ns READ : Bank = 0 Row =    1, Col =   1, Data =     x
# sdramtoptb.U_SDRAM : at time  404928.0 ns READ : Bank = 0 Row =    1, Col =   2, Data =     x
# sdramtoptb.U_SDRAM : at time  404941.0 ns READ : Bank = 0 Row =    1, Col =   3, Data =     x
# sdramtoptb.U_SDRAM : at time  404953.0 ns READ : Bank = 0 Row =    1, Col =   4, Data =     x
# sdramtoptb.U_SDRAM : at time  404966.0 ns READ : Bank = 0 Row =    1, Col =   5, Data =     x
# sdramtoptb.U_SDRAM : at time  404978.0 ns READ : Bank = 0 Row =    1, Col =   6, Data =     x
# sdramtoptb.U_SDRAM : at time  404991.0 ns READ : Bank = 0 Row =    1, Col =   7, Data =     x
# sdramtoptb.U_SDRAM : at time  405223.0 ns ACT  : Bank = 0 Row =    1
# sdramtoptb.U_SDRAM : at time  405291.0 ns READ : Bank = 0 Row =    1, Col =   0, Data =     x
# sdramtoptb.U_SDRAM : at time  405303.0 ns READ : Bank = 0 Row =    1, Col =   1, Data =     x
# sdramtoptb.U_SDRAM : at time  405316.0 ns READ : Bank = 0 Row =    1, Col =   2, Data =     x
# sdramtoptb.U_SDRAM : at time  405328.0 ns READ : Bank = 0 Row =    1, Col =   3, Data =     x
# sdramtoptb.U_SDRAM : at time  405341.0 ns READ : Bank = 0 Row =    1, Col =   4, Data =     x
# sdramtoptb.U_SDRAM : at time  405353.0 ns READ : Bank = 0 Row =    1, Col =   5, Data =     x
# sdramtoptb.U_SDRAM : at time  405366.0 ns READ : Bank = 0 Row =    1, Col =   6, Data =     x
# sdramtoptb.U_SDRAM : at time  405378.0 ns READ : Bank = 0 Row =    1, Col =   7, Data =     x
# sdramtoptb.U_SDRAM : at time  405610.0 ns ACT  : Bank = 0 Row =    1
# sdramtoptb.U_SDRAM : at time  405678.0 ns READ : Bank = 0 Row =    1, Col =   0, Data =     x
# sdramtoptb.U_SDRAM : at time  405691.0 ns READ : Bank = 0 Row =    1, Col =   1, Data =     x
# sdramtoptb.U_SDRAM : at time  405703.0 ns READ : Bank = 0 Row =    1, Col =   2, Data =     x
# sdramtoptb.U_SDRAM : at time  405716.0 ns READ : Bank = 0 Row =    1, Col =   3, Data =     x
# sdramtoptb.U_SDRAM : at time  405728.0 ns READ : Bank = 0 Row =    1, Col =   4, Data =     x
# sdramtoptb.U_SDRAM : at time  405741.0 ns READ : Bank = 0 Row =    1, Col =   5, Data =     x
# sdramtoptb.U_SDRAM : at time  405753.0 ns READ : Bank = 0 Row =    1, Col =   6, Data =     x
# sdramtoptb.U_SDRAM : at time  405766.0 ns READ : Bank = 0 Row =    1, Col =   7, Data =     x
# sdramtoptb.U_SDRAM : at time  405998.0 ns ACT  : Bank = 0 Row =    1
# sdramtoptb.U_SDRAM : at time  406066.0 ns READ : Bank = 0 Row =    1, Col =   0, Data =     x
# sdramtoptb.U_SDRAM : at time  406078.0 ns READ : Bank = 0 Row =    1, Col =   1, Data =     x
# sdramtoptb.U_SDRAM : at time  406091.0 ns READ : Bank = 0 Row =    1, Col =   2, Data =     x
# sdramtoptb.U_SDRAM : at time  406103.0 ns READ : Bank = 0 Row =    1, Col =   3, Data =     x
# sdramtoptb.U_SDRAM : at time  406116.0 ns READ : Bank = 0 Row =    1, Col =   4, Data =     x
# sdramtoptb.U_SDRAM : at time  406128.0 ns READ : Bank = 0 Row =    1, Col =   5, Data =     x
# sdramtoptb.U_SDRAM : at time  406141.0 ns READ : Bank = 0 Row =    1, Col =   6, Data =     x
# sdramtoptb.U_SDRAM : at time  406153.0 ns READ : Bank = 0 Row =    1, Col =   7, Data =     x
# sdramtoptb.U_SDRAM : at time  406385.0 ns ACT  : Bank = 0 Row =    1
# sdramtoptb.U_SDRAM : at time  406453.0 ns READ : Bank = 0 Row =    1, Col =   0, Data =     x
# sdramtoptb.U_SDRAM : at time  406466.0 ns READ : Bank = 0 Row =    1, Col =   1, Data =     x
# sdramtoptb.U_SDRAM : at time  406478.0 ns READ : Bank = 0 Row =    1, Col =   2, Data =     x
# sdramtoptb.U_SDRAM : at time  406491.0 ns READ : Bank = 0 Row =    1, Col =   3, Data =     x
# sdramtoptb.U_SDRAM : at time  406503.0 ns READ : Bank = 0 Row =    1, Col =   4, Data =     x
# sdramtoptb.U_SDRAM : at time  406516.0 ns READ : Bank = 0 Row =    1, Col =   5, Data =     x
# sdramtoptb.U_SDRAM : at time  406528.0 ns READ : Bank = 0 Row =    1, Col =   6, Data =     x
# sdramtoptb.U_SDRAM : at time  406541.0 ns READ : Bank = 0 Row =    1, Col =   7, Data =     x
# sdramtoptb.U_SDRAM : at time  406773.0 ns ACT  : Bank = 0 Row =    1
# sdramtoptb.U_SDRAM : at time  406841.0 ns READ : Bank = 0 Row =    1, Col =   0, Data =     x
# sdramtoptb.U_SDRAM : at time  406853.0 ns READ : Bank = 0 Row =    1, Col =   1, Data =     x
# sdramtoptb.U_SDRAM : at time  406866.0 ns READ : Bank = 0 Row =    1, Col =   2, Data =     x
# sdramtoptb.U_SDRAM : at time  406878.0 ns READ : Bank = 0 Row =    1, Col =   3, Data =     x
# sdramtoptb.U_SDRAM : at time  406891.0 ns READ : Bank = 0 Row =    1, Col =   4, Data =     x
# sdramtoptb.U_SDRAM : at time  406903.0 ns READ : Bank = 0 Row =    1, Col =   5, Data =     x
# sdramtoptb.U_SDRAM : at time  406916.0 ns READ : Bank = 0 Row =    1, Col =   6, Data =     x
# sdramtoptb.U_SDRAM : at time  406928.0 ns READ : Bank = 0 Row =    1, Col =   7, Data =     x
# sdramtoptb.U_SDRAM : at time  427047.0 ns ACT  : Bank = 1 Row =    2
# sdramtoptb.U_SDRAM : at time  427115.0 ns READ : Bank = 1 Row =    2, Col =  16, Data =     x
# sdramtoptb.U_SDRAM : at time  427128.0 ns READ : Bank = 1 Row =    2, Col =  17, Data =     x
# sdramtoptb.U_SDRAM : at time  427140.0 ns READ : Bank = 1 Row =    2, Col =  18, Data =     x
# sdramtoptb.U_SDRAM : at time  427153.0 ns READ : Bank = 1 Row =    2, Col =  19, Data =     x
# sdramtoptb.U_SDRAM : at time  427165.0 ns READ : Bank = 1 Row =    2, Col =  20, Data =     x
# sdramtoptb.U_SDRAM : at time  427178.0 ns READ : Bank = 1 Row =    2, Col =  21, Data =     x
# sdramtoptb.U_SDRAM : at time  427190.0 ns READ : Bank = 1 Row =    2, Col =  22, Data =     x
# sdramtoptb.U_SDRAM : at time  427203.0 ns READ : Bank = 1 Row =    2, Col =  23, Data =     x
# sdramtoptb.U_SDRAM : at time  427435.0 ns ACT  : Bank = 1 Row =    2
# sdramtoptb.U_SDRAM : at time  427503.0 ns READ : Bank = 1 Row =    2, Col =  16, Data =     x
# sdramtoptb.U_SDRAM : at time  427515.0 ns READ : Bank = 1 Row =    2, Col =  17, Data =     x
# sdramtoptb.U_SDRAM : at time  427528.0 ns READ : Bank = 1 Row =    2, Col =  18, Data =     x
# sdramtoptb.U_SDRAM : at time  427540.0 ns READ : Bank = 1 Row =    2, Col =  19, Data =     x
# sdramtoptb.U_SDRAM : at time  427553.0 ns READ : Bank = 1 Row =    2, Col =  20, Data =     x
# sdramtoptb.U_SDRAM : at time  427565.0 ns READ : Bank = 1 Row =    2, Col =  21, Data =     x
# sdramtoptb.U_SDRAM : at time  427578.0 ns READ : Bank = 1 Row =    2, Col =  22, Data =     x
# sdramtoptb.U_SDRAM : at time  427590.0 ns READ : Bank = 1 Row =    2, Col =  23, Data =     x
# sdramtoptb.U_SDRAM : at time  432947.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time  464372.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time  495796.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time  527221.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time  558645.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time  590070.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time  621494.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time  652919.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time  684343.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time  715768.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time  747192.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time  778617.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time  810041.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time  841466.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time  872890.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time  904315.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time  935739.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time  967164.0 ns AREF : Auto Refresh
# Compile of mt48lc4m16a2.v was successful.
# Compile of PLL_i12MHz_o160MHz.vhd was successful.
# Compile of sdram_arbiter_rtl.vhd was successful.
# Compile of sdram_fsm_rtl.vhd was successful.
# Compile of sdram_subsys_package.vhd was successful.
# Compile of sdram_subsys_rtl.vhd was successful.
# Compile of sdram_top.vhd was successful.
# Compile of sdram_top_tb.vhd was successful.
# Compile of sdram_top_tester.vhd was successful.
# 9 compiles, 0 failed with no errors.
vsim -t ns work.sdramtoptb
# End time: 10:01:10 on Feb 12,2026, Elapsed time: 0:38:55
# Errors: 0, Warnings: 2
# ** Note: (vsim-220) '/home/drexler/FPGA_projects/sim/sdram_fsm.mpf' is used as the ini file.
# vsim -t ns work.sdramtoptb 
# Start time: 10:01:10 on Feb 12,2026
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-220) '/home/drexler/FPGA_projects/sim/sdram_fsm.mpf' is used as the ini file.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sdram_subsys_package
# Loading work.sdramtoptb(struct)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.math_real(body)
# Loading work.sdramtop(rtl)#1
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.mf_pllpack(body)
# Loading altera_mf.altpll(behavior)#1
# Loading altera_mf.mf_cycloneiii_pll(vital_pll)#1
# ** Warning: (vsim-3479) Time unit 'ps' is less than the simulator resolution (1ns).
#    Time: 0 ns  Iteration: 0  Instance: /sdramtoptb/U_DUT/U_4/altpll_component/CYCLONEIII_ALTPLL/M5
# Loading work.mt48lc4m16a2(fast)
add wave -position insertpoint sim:/sdramtoptb/U_DUT/*
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.mt48lc4m16a2(fast)
restart
add wave -position insertpoint sim:/sdramtoptb/U_DUT/U_FSM/*
add wave -position insertpoint sim:/sdramtoptb/U_DUT/U_0/*
add wave -position insertpoint sim:/sdramtoptb/U_DUT/*
run
# ** Note: Cyclone 10 LP PLL was reset
#    Time: 41 ns  Iteration: 4  Instance: /sdramtoptb/U_DUT/U_4/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Fatal: (SIGFPE) Floating point exception.
#    Time: 451 ns  Iteration: 4  Process: /sdramtoptb/U_DUT/U_4/altpll_component/CYCLONEIII_ALTPLL/M5/line__13843 File: /home/drexler/altera/25.1std/questa_fse/linux_x86_64/../intel/vhdl/src/altera_mf/altera_mf.vhd
# Fatal error in Process line__13843 at /home/drexler/altera/25.1std/questa_fse/linux_x86_64/../intel/vhdl/src/altera_mf/altera_mf.vhd line 14011
# 
# HDL call sequence:
# Stopped at /home/drexler/altera/25.1std/questa_fse/linux_x86_64/../intel/vhdl/src/altera_mf/altera_mf.vhd 14011 Process line__13843
# 
vsim -t ps work.sdramtoptb
# End time: 10:03:18 on Feb 12,2026, Elapsed time: 0:02:08
# Errors: 1, Warnings: 1
# ** Note: (vsim-220) '/home/drexler/FPGA_projects/sim/sdram_fsm.mpf' is used as the ini file.
# vsim -t ps work.sdramtoptb 
# Start time: 10:03:18 on Feb 12,2026
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sdram_subsys_package
# Loading work.sdramtoptb(struct)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.math_real(body)
# Loading work.sdramtop(rtl)#1
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.mf_pllpack(body)
# Loading altera_mf.altpll(behavior)#1
# Loading altera_mf.mf_cycloneiii_pll(vital_pll)#1
# Loading work.mt48lc4m16a2(fast)
add wave -position insertpoint sim:/sdramtoptb/U_DUT/U_FSM/*
add wave -position insertpoint sim:/sdramtoptb/U_DUT/U_0/*
add wave -position insertpoint sim:/sdramtoptb/U_DUT/*
run
# ** Note: Cyclone 10 LP PLL was reset
#    Time: 41666 ps  Iteration: 4  Instance: /sdramtoptb/U_DUT/U_4/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Note: Cyclone 10 LP PLL locked to incoming clock
#    Time: 708322 ps  Iteration: 3  Instance: /sdramtoptb/U_DUT/U_4/altpll_component/CYCLONEIII_ALTPLL/M5
# sdramtoptb.U_SDRAM : at time  400789.0 ns LMR  : Load Mode Register
# sdramtoptb.U_SDRAM :                             CAS Latency      = 3
# sdramtoptb.U_SDRAM :                             Burst Length     = 8
# sdramtoptb.U_SDRAM :                             Burst Type       = Sequential
# sdramtoptb.U_SDRAM :                             Write Burst Mode = Programmed Burst Length
# sdramtoptb.U_SDRAM : at time  400814.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time  400939.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time  401064.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time  401189.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time  401314.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time  401439.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time  401564.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time  401689.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time  433114.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time  464538.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time  495963.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time  500713.0 ns ACT  : Bank = 0 Row =    1
# sdramtoptb.U_SDRAM : at time  500781.0 ns READ : Bank = 0 Row =    1, Col =   0, Data =     x
# sdramtoptb.U_SDRAM : at time  500793.0 ns READ : Bank = 0 Row =    1, Col =   1, Data =     x
# sdramtoptb.U_SDRAM : at time  500806.0 ns READ : Bank = 0 Row =    1, Col =   2, Data =     x
# sdramtoptb.U_SDRAM : at time  500818.0 ns READ : Bank = 0 Row =    1, Col =   3, Data =     x
# sdramtoptb.U_SDRAM : at time  500831.0 ns READ : Bank = 0 Row =    1, Col =   4, Data =     x
# sdramtoptb.U_SDRAM : at time  500843.0 ns READ : Bank = 0 Row =    1, Col =   5, Data =     x
# sdramtoptb.U_SDRAM : at time  500856.0 ns READ : Bank = 0 Row =    1, Col =   6, Data =     x
# sdramtoptb.U_SDRAM : at time  500868.0 ns READ : Bank = 0 Row =    1, Col =   7, Data =     x
# sdramtoptb.U_SDRAM : at time  501100.0 ns ACT  : Bank = 0 Row =    1
# sdramtoptb.U_SDRAM : at time  501168.0 ns READ : Bank = 0 Row =    1, Col =   0, Data =     x
# sdramtoptb.U_SDRAM : at time  501181.0 ns READ : Bank = 0 Row =    1, Col =   1, Data =     x
# sdramtoptb.U_SDRAM : at time  501193.0 ns READ : Bank = 0 Row =    1, Col =   2, Data =     x
# sdramtoptb.U_SDRAM : at time  501206.0 ns READ : Bank = 0 Row =    1, Col =   3, Data =     x
# sdramtoptb.U_SDRAM : at time  501218.0 ns READ : Bank = 0 Row =    1, Col =   4, Data =     x
# sdramtoptb.U_SDRAM : at time  501231.0 ns READ : Bank = 0 Row =    1, Col =   5, Data =     x
# sdramtoptb.U_SDRAM : at time  501243.0 ns READ : Bank = 0 Row =    1, Col =   6, Data =     x
# sdramtoptb.U_SDRAM : at time  501256.0 ns READ : Bank = 0 Row =    1, Col =   7, Data =     x
# sdramtoptb.U_SDRAM : at time  509625.0 ns ACT  : Bank = 1 Row =    2
# sdramtoptb.U_SDRAM : at time  509693.0 ns READ : Bank = 1 Row =    2, Col =  16, Data =     x
# sdramtoptb.U_SDRAM : at time  509706.0 ns READ : Bank = 1 Row =    2, Col =  17, Data =     x
# sdramtoptb.U_SDRAM : at time  509718.0 ns READ : Bank = 1 Row =    2, Col =  18, Data =     x
# sdramtoptb.U_SDRAM : at time  509731.0 ns READ : Bank = 1 Row =    2, Col =  19, Data =     x
# sdramtoptb.U_SDRAM : at time  509743.0 ns READ : Bank = 1 Row =    2, Col =  20, Data =     x
# sdramtoptb.U_SDRAM : at time  509756.0 ns READ : Bank = 1 Row =    2, Col =  21, Data =     x
# sdramtoptb.U_SDRAM : at time  509768.0 ns READ : Bank = 1 Row =    2, Col =  22, Data =     x
# sdramtoptb.U_SDRAM : at time  509781.0 ns READ : Bank = 1 Row =    2, Col =  23, Data =     x
# sdramtoptb.U_SDRAM : at time  510013.0 ns ACT  : Bank = 1 Row =    2
# sdramtoptb.U_SDRAM : at time  510081.0 ns READ : Bank = 1 Row =    2, Col =  16, Data =     x
# sdramtoptb.U_SDRAM : at time  510093.0 ns READ : Bank = 1 Row =    2, Col =  17, Data =     x
# sdramtoptb.U_SDRAM : at time  510106.0 ns READ : Bank = 1 Row =    2, Col =  18, Data =     x
# sdramtoptb.U_SDRAM : at time  510118.0 ns READ : Bank = 1 Row =    2, Col =  19, Data =     x
# sdramtoptb.U_SDRAM : at time  510131.0 ns READ : Bank = 1 Row =    2, Col =  20, Data =     x
# sdramtoptb.U_SDRAM : at time  510143.0 ns READ : Bank = 1 Row =    2, Col =  21, Data =     x
# sdramtoptb.U_SDRAM : at time  510156.0 ns READ : Bank = 1 Row =    2, Col =  22, Data =     x
# sdramtoptb.U_SDRAM : at time  510168.0 ns READ : Bank = 1 Row =    2, Col =  23, Data =     x
# sdramtoptb.U_SDRAM : at time  518538.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  518575.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  518588.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  518600.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  518613.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  518625.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  518638.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  518650.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  518663.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  518913.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  518950.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  518963.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  518975.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  518988.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  519000.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  519013.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  519025.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  519038.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  519288.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  519325.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  519338.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  519350.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  519363.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  519375.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  519388.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  519400.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  519413.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  519663.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  519700.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  519713.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  519725.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  519738.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  519750.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  519763.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  519775.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  519788.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  520038.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  520075.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  520088.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  520100.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  520113.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  520125.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  520138.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  520150.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  520163.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  520413.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  520450.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  520463.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  520475.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  520488.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  520500.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  520513.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  520525.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  520538.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  520788.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  520825.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  520837.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  520850.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  520862.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  520875.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  520887.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  520900.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  520912.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  521162.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  521200.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  521212.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  521225.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  521237.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  521250.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  521262.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  521275.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  521287.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  521537.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  521575.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  521587.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  521600.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  521612.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  521625.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  521637.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  521650.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  521662.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  521912.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  521950.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  521962.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  521975.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  521987.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  522000.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  522012.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  522025.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  522037.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  522287.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  522325.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  522337.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  522350.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  522362.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  522375.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  522387.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  522400.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  522412.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  522662.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  522700.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  522712.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  522725.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  522737.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  522750.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  522762.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  522775.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  522787.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  523037.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  523075.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  523087.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  523100.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  523112.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  523125.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  523137.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  523150.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  523162.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  523412.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  523450.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  523462.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  523475.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  523487.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  523500.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  523512.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  523525.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  523537.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  523787.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  523825.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  523837.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  523850.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  523862.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  523875.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  523887.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  523900.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  523912.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  524162.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  524200.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  524212.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  524225.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  524237.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  524250.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  524262.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  524275.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  524287.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  524537.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  524575.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  524587.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  524600.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  524612.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  524625.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  524637.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  524650.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  524662.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  524912.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  524950.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  524962.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  524975.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  524987.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  525000.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  525012.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  525025.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  525037.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  525287.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  525325.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  525337.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  525350.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  525362.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  525375.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  525387.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  525400.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  525412.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  525662.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  525700.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  525712.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  525725.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  525737.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  525750.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  525762.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  525775.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  525787.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  526037.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  526075.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  526087.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  526100.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  526112.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  526125.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  526137.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  526150.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  526162.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  526412.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  526450.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  526462.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  526475.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  526487.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  526500.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  526512.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  526525.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  526537.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  526787.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  526825.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  526837.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  526850.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  526862.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  526875.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  526887.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  526900.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  526912.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  527162.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  527200.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  527212.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  527225.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  527237.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  527250.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  527262.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  527275.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  527287.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  527400.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time  527400.0 ns ERROR: All banks must be Precharge before Auto Refresh
# sdramtoptb.U_SDRAM : at time  527612.0 ns ERROR: Bank already activated -- data can be corrupted
# sdramtoptb.U_SDRAM : at time  527650.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  527662.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  527675.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  527687.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  527700.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  527712.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  527725.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  527737.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  527987.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  528025.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  528037.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  528050.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  528062.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  528075.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  528087.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  528100.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  528112.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  528362.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  528400.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  528412.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  528425.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  528437.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  528450.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  528462.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  528475.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  528487.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  528737.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  528775.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  528787.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  528800.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  528812.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  528825.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  528837.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  528850.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  528862.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  529112.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  529150.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  529162.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  529175.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  529187.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  529200.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  529212.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  529225.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  529237.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  529487.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  529525.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  529537.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  529550.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  529562.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  529575.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  529587.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  529600.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  529612.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  529862.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  529900.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  529912.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  529925.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  529937.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  529950.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  529962.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  529975.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  529987.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  530237.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  530275.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  530287.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  530300.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  530312.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  530325.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  530337.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  530350.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  530362.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  530612.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  530650.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  530662.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  530675.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  530687.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  530700.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  530712.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  530725.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  530737.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  530987.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  531025.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  531037.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  531050.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  531062.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  531075.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  531087.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  531100.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  531112.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  531362.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  531400.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  531412.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  531425.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  531437.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  531450.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  531462.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  531475.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  531487.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  531737.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  531775.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  531787.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  531800.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  531812.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  531825.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  531837.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  531850.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  531862.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  532112.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  532150.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  532162.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  532175.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  532187.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  532200.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  532212.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  532225.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  532237.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  532487.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  532525.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  532537.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  532550.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  532562.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  532575.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  532587.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  532600.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  532612.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  532862.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  532900.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  532912.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  532925.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  532937.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  532950.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  532962.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  532975.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  532987.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  533237.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  533275.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  533287.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  533300.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  533312.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  533325.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  533337.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  533350.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  533362.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  533612.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  533650.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  533662.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  533675.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  533687.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  533700.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  533712.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  533725.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  533737.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  533987.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  534025.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  534037.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  534050.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  534062.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  534075.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  534087.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  534100.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  534112.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  534362.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  534400.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  534412.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  534425.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  534437.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  534450.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  534462.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  534475.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  534487.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  534737.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  534775.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  534787.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  534800.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  534812.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  534825.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  534837.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  534850.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  534862.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  535112.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  535150.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  535162.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  535175.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  535187.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  535200.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  535212.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  535225.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  535237.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  535487.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  535525.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  535537.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  535550.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  535562.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  535575.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  535587.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  535600.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  535612.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  535862.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  535900.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  535912.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  535925.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  535937.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  535950.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  535962.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  535975.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  535987.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  536237.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  536275.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  536287.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  536300.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  536312.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  536325.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  536337.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  536350.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  536362.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  536612.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  536650.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  536662.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  536675.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  536687.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  536700.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  536712.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  536725.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  536737.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  536987.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  537025.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  537037.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  537050.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  537062.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  537075.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  537087.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  537100.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  537112.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  537362.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  537400.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  537412.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  537425.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  537437.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  537450.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  537462.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  537475.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  537487.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  537737.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  537775.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  537787.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  537800.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  537812.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  537825.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  537837.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  537850.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  537862.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  538112.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  538150.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  538162.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  538175.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  538187.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  538200.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  538212.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  538225.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  538237.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  538487.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  538525.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  538537.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  538550.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  538562.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  538575.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  538587.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  538600.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  538612.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  538862.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  538900.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  538912.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  538925.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  538937.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  538950.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  538962.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  538975.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  538987.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  539237.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  539275.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  539287.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  539300.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  539312.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  539325.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  539337.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  539350.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  539362.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  539612.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  539650.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  539662.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  539675.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  539687.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  539700.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  539712.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  539725.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  539737.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  539987.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  540025.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  540037.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  540050.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  540062.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  540075.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  540087.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  540100.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  540112.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  540362.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  540400.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  540412.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  540425.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  540437.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  540450.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  540462.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  540475.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  540487.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  540737.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  540775.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  540787.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  540800.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  540812.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  540825.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  540837.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  540850.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  540862.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  541112.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  541150.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  541162.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  541175.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  541187.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  541200.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  541212.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  541225.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  541237.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  541487.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  541525.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  541537.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  541550.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  541562.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  541575.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  541587.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  541600.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  541612.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  541862.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  541900.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  541912.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  541925.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  541937.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  541950.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  541962.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  541975.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  541987.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  542237.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  542275.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  542287.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  542300.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  542312.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  542325.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  542337.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  542350.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  542362.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  542612.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  542650.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  542662.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  542675.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  542687.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  542700.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  542712.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  542725.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  542737.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  542987.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  543025.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  543037.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  543050.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  543062.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  543075.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  543087.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  543100.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  543112.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  543362.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  543400.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  543412.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  543425.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  543437.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  543450.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  543462.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  543475.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  543487.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  543737.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  543775.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  543787.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  543800.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  543812.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  543825.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  543837.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  543850.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  543862.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  544112.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  544150.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  544162.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  544175.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  544187.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  544200.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  544212.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  544225.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  544237.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  544487.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  544525.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  544537.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  544550.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  544562.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  544575.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  544587.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  544600.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  544612.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  544862.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  544900.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  544912.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  544925.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  544937.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  544950.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  544962.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  544975.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  544987.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  545237.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  545275.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  545287.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  545300.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  545312.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  545325.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  545337.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  545350.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  545362.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  545612.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  545650.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  545662.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  545675.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  545687.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  545700.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  545712.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  545725.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  545737.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  545987.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  546025.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  546037.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  546050.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  546062.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  546075.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  546087.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  546100.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  546112.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  546362.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  546400.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  546412.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  546425.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  546437.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  546450.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  546462.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  546475.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  546487.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  546737.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  546775.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  546787.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  546800.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  546812.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  546825.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  546837.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  546850.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  546862.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  547112.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  547150.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  547162.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  547175.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  547187.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  547200.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  547212.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  547225.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  547237.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  547487.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  547525.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  547537.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  547550.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  547562.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  547575.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  547587.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  547600.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  547612.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  547862.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  547900.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  547912.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  547925.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  547937.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  547950.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  547962.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  547975.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  547987.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  548237.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  548275.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  548287.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  548300.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  548312.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  548325.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  548337.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  548350.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  548362.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  548612.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  548650.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  548662.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  548675.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  548687.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  548700.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  548712.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  548725.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  548737.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  548987.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  549025.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  549037.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  549050.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  549062.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  549075.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  549087.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  549100.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  549112.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  549362.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  549400.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  549412.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  549425.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  549437.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  549450.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  549462.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  549475.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  549487.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  549737.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  549775.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  549787.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  549800.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  549812.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  549825.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  549837.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  549850.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  549862.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  550112.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  550150.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  550162.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  550175.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  550187.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  550200.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  550212.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  550225.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  550237.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  550487.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  550525.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  550537.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  550550.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  550562.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  550575.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  550587.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  550600.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  550612.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  550862.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  550900.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  550912.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  550925.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  550937.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  550950.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  550962.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  550975.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  550987.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  551237.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  551275.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  551287.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  551300.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  551312.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  551325.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  551337.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  551350.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  551362.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  551612.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  551650.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  551662.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  551675.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  551687.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  551700.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  551712.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  551725.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  551737.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  551987.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  552025.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  552037.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  552050.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  552062.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  552075.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  552087.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  552099.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  552112.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  552362.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  552399.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  552412.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  552424.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  552437.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  552449.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  552462.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  552474.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  552487.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  552737.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  552774.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  552787.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  552799.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  552812.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  552824.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  552837.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  552849.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  552862.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  553112.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  553149.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  553162.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  553174.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  553187.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  553199.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  553212.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  553224.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  553237.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  553487.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  553524.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  553537.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  553549.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  553562.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  553574.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  553587.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  553599.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  553612.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  553862.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  553899.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  553912.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  553924.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  553937.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  553949.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  553962.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  553974.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  553987.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  554237.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  554274.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  554287.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  554299.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  554312.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  554324.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  554337.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  554349.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  554362.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  554612.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  554649.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  554662.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  554674.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  554687.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  554699.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  554712.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  554724.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  554737.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  554987.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  555024.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  555037.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  555049.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  555062.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  555074.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  555087.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  555099.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  555112.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  555362.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  555399.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  555412.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  555424.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  555437.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  555449.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  555462.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  555474.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  555487.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  555737.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  555774.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  555787.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  555799.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  555812.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  555824.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  555837.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  555849.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  555862.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  556112.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  556149.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  556162.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  556174.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  556187.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  556199.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  556212.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  556224.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  556237.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  556487.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  556524.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  556537.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  556549.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  556562.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  556574.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  556587.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  556599.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  556612.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  556862.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  556899.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  556912.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  556924.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  556937.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  556949.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  556962.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  556974.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  556987.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  557237.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  557274.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  557287.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  557299.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  557312.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  557324.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  557337.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  557349.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  557362.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  557612.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  557649.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  557662.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  557674.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  557687.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  557699.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  557712.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  557724.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  557737.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  557987.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  558024.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  558037.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  558049.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  558062.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  558074.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  558087.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  558099.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  558112.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  558362.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  558399.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  558412.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  558424.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  558437.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  558449.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  558462.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  558474.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  558487.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  558737.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  558774.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  558787.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  558799.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  558812.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  558824.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  558837.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  558849.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  558862.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  558974.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time  559212.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  559249.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  559262.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  559274.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  559287.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  559299.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  559312.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  559324.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  559337.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  559587.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  559624.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  559637.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  559649.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  559662.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  559674.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  559687.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  559699.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  559712.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  559962.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  559999.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  560012.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  560024.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  560037.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  560049.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  560062.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  560074.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  560087.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  560337.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  560374.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  560387.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  560399.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  560412.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  560424.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  560437.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  560449.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  560462.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  560712.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  560749.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  560762.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  560774.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  560787.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  560799.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  560812.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  560824.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  560837.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  561087.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  561124.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  561137.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  561149.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  561162.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  561174.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  561187.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  561199.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  561212.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  561462.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  561499.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  561512.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  561524.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  561537.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  561549.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  561562.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  561574.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  561587.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  561837.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  561874.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  561887.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  561899.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  561912.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  561924.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  561937.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  561949.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  561962.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  562212.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  562249.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  562262.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  562274.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  562287.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  562299.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  562312.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  562324.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  562337.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  562587.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  562624.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  562637.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  562649.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  562662.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  562674.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  562687.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  562699.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  562712.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  562962.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  562999.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  563012.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  563024.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  563037.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  563049.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  563062.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  563074.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  563087.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  563337.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  563374.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  563387.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  563399.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  563412.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  563424.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  563437.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  563449.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  563462.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  563712.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  563749.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  563762.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  563774.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  563787.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  563799.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  563812.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  563824.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  563837.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  564087.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  564124.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  564137.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  564149.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  564162.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  564174.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  564187.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  564199.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  564212.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  564462.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  564499.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  564512.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  564524.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  564537.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  564549.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  564562.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  564574.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  564587.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  564837.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  564874.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  564887.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  564899.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  564912.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  564924.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  564937.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  564949.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  564962.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  565212.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  565249.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  565262.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  565274.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  565287.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  565299.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  565312.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  565324.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  565337.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  565587.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  565624.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  565637.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  565649.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  565662.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  565674.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  565687.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  565699.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  565712.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  565962.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  565999.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  566012.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  566024.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  566037.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  566049.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  566062.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  566074.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  566087.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  566337.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  566374.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  566387.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  566399.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  566412.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  566424.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  566437.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  566449.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  566462.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  566712.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  566749.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  566762.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  566774.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  566787.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  566799.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  566812.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  566824.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  566837.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  567087.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  567124.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  567137.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  567149.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  567162.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  567174.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  567187.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  567199.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  567212.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  567462.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  567499.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  567512.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  567524.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  567537.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  567549.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  567562.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  567574.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  567587.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  567837.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  567874.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  567887.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  567899.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  567912.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  567924.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  567937.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  567949.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  567962.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  568212.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  568249.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  568262.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  568274.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  568287.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  568299.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  568312.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  568324.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  568337.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  568587.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  568624.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  568637.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  568649.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  568662.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  568674.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  568687.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  568699.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  568712.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  568962.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  568999.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  569012.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  569024.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  569037.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  569049.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  569062.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  569074.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  569087.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  569337.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  569374.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  569387.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  569399.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  569412.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  569424.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  569437.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  569449.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  569462.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  569712.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  569749.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  569762.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  569774.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  569787.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  569799.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  569812.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  569824.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  569837.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  570087.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  570124.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  570137.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  570149.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  570162.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  570174.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  570187.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  570199.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  570212.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  570462.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  570499.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  570512.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  570524.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  570537.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  570549.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  570562.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  570574.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  570587.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  570837.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  570874.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  570887.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  570899.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  570912.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  570924.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  570937.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  570949.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  570962.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  571212.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  571249.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  571262.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  571274.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  571287.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  571299.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  571312.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  571324.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  571337.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  571587.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  571624.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  571637.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  571649.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  571662.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  571674.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  571687.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  571699.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  571712.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  571962.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  571999.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  572012.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  572024.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  572037.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  572049.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  572062.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  572074.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  572087.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  572337.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  572374.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  572387.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  572399.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  572412.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  572424.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  572437.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  572449.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  572462.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  572712.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  572749.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  572762.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  572774.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  572787.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  572799.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  572812.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  572824.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  572837.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  573087.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  573124.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  573137.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  573149.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  573162.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  573174.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  573187.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  573199.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  573212.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  573462.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  573499.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  573512.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  573524.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  573537.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  573549.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  573562.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  573574.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  573587.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  573837.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  573874.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  573887.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  573899.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  573912.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  573924.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  573937.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  573949.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  573962.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  574212.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  574249.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  574262.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  574274.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  574287.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  574299.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  574312.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  574324.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  574337.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  574587.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  574624.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  574637.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  574649.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  574662.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  574674.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  574687.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  574699.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  574712.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  574962.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  574999.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  575012.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  575024.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  575037.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  575049.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  575062.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  575074.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  575087.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  575337.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  575374.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  575387.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  575399.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  575412.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  575424.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  575437.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  575449.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  575462.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  575712.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  575749.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  575762.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  575774.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  575787.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  575799.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  575812.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  575824.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  575837.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  576087.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  576124.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  576137.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  576149.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  576162.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  576174.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  576187.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  576199.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  576212.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  576462.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  576499.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  576512.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  576524.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  576537.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  576549.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  576562.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  576574.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  576587.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  576837.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  576874.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  576887.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  576899.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  576912.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  576924.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  576937.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  576949.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  576962.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  577212.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  577249.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  577262.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  577274.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  577287.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  577299.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  577312.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  577324.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  577337.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  577587.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  577624.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  577637.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  577649.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  577662.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  577674.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  577687.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  577699.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  577712.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  577962.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  577999.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  578012.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  578024.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  578037.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  578049.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  578062.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  578074.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  578087.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  578337.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  578374.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  578387.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  578399.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  578412.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  578424.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  578437.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  578449.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  578462.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  578712.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  578749.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  578762.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  578774.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  578787.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  578799.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  578812.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  578824.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  578837.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  579087.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  579124.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  579137.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  579149.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  579162.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  579174.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  579187.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  579199.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  579212.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  579462.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  579499.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  579512.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  579524.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  579537.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  579549.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  579562.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  579574.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  579587.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  579837.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  579874.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  579887.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  579899.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  579912.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  579924.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  579937.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  579949.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  579962.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  580212.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  580249.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  580262.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  580274.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  580287.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  580299.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  580312.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  580324.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  580337.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  580587.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  580624.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  580637.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  580649.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  580662.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  580674.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  580687.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  580699.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  580712.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  580962.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  580999.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  581012.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  581024.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  581037.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  581049.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  581062.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  581074.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  581087.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  581337.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  581374.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  581387.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  581399.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  581412.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  581424.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  581437.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  581449.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  581462.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  581712.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  581749.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  581762.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  581774.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  581787.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  581799.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  581812.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  581824.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  581837.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  582087.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  582124.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  582137.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  582149.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  582162.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  582174.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  582187.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  582199.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  582212.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  582462.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  582499.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  582512.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  582524.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  582537.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  582549.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  582562.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  582574.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  582587.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  582837.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  582874.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  582887.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  582899.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  582912.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  582924.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  582937.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  582949.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  582962.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  583212.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  583249.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  583262.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  583274.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  583287.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  583299.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  583312.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  583324.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  583336.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  583586.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  583624.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  583636.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  583649.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  583661.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  583674.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  583686.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  583699.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  583711.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  583961.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  583999.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  584011.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  584024.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  584036.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  584049.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  584061.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  584074.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  584086.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  584336.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  584374.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  584386.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  584399.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  584411.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  584424.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  584436.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  584449.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  584461.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  584711.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  584749.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  584761.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  584774.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  584786.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  584799.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  584811.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  584824.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  584836.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  585086.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  585124.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  585136.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  585149.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  585161.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  585174.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  585186.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  585199.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  585211.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  585461.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  585499.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  585511.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  585524.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  585536.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  585549.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  585561.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  585574.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  585586.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  585836.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  585874.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  585886.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  585899.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  585911.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  585924.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  585936.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  585949.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  585961.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  586211.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  586249.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  586261.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  586274.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  586286.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  586299.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  586311.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  586324.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  586336.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  586586.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  586624.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  586636.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  586649.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  586661.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  586674.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  586686.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  586699.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  586711.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  586961.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  586999.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  587011.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  587024.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  587036.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  587049.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  587061.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  587074.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  587086.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  587336.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  587374.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  587386.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  587399.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  587411.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  587424.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  587436.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  587449.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  587461.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  587711.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  587749.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  587761.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  587774.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  587786.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  587799.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  587811.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  587824.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  587836.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  588086.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  588124.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  588136.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  588149.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  588161.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  588174.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  588186.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  588199.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  588211.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  588461.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  588499.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  588511.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  588524.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  588536.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  588549.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  588561.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  588574.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  588586.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  588836.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  588874.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  588886.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  588899.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  588911.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  588924.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  588936.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  588949.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  588961.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  589211.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  589249.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  589261.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  589274.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  589286.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  589299.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  589311.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  589324.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  589336.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  589586.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  589624.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  589636.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  589649.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  589661.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  589674.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  589686.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  589699.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  589711.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  589961.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  589999.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  590011.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  590024.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  590036.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  590049.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  590061.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  590074.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  590086.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  590336.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  590374.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  590386.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  590399.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  590411.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  590424.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  590436.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  590449.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  590461.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  590574.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time  590811.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  590849.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  590861.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  590874.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  590886.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  590899.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  590911.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  590924.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  590936.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  591186.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  591224.0 ns WRITE: Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  591236.0 ns WRITE: Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  591249.0 ns WRITE: Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  591261.0 ns WRITE: Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  591274.0 ns WRITE: Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  591286.0 ns WRITE: Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  591299.0 ns WRITE: Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  591311.0 ns WRITE: Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  599711.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  599779.0 ns READ : Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  599792.0 ns READ : Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  599804.0 ns READ : Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  599817.0 ns READ : Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  599829.0 ns READ : Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  599842.0 ns READ : Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  599854.0 ns READ : Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  599867.0 ns READ : Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  600099.0 ns ACT  : Bank = 0 Row =    3
# sdramtoptb.U_SDRAM : at time  600167.0 ns READ : Bank = 0 Row =    3, Col =   0, Data =     z
# sdramtoptb.U_SDRAM : at time  600179.0 ns READ : Bank = 0 Row =    3, Col =   1, Data =     z
# sdramtoptb.U_SDRAM : at time  600192.0 ns READ : Bank = 0 Row =    3, Col =   2, Data =     z
# sdramtoptb.U_SDRAM : at time  600204.0 ns READ : Bank = 0 Row =    3, Col =   3, Data =     z
# sdramtoptb.U_SDRAM : at time  600217.0 ns READ : Bank = 0 Row =    3, Col =   4, Data =     z
# sdramtoptb.U_SDRAM : at time  600229.0 ns READ : Bank = 0 Row =    3, Col =   5, Data =     z
# sdramtoptb.U_SDRAM : at time  600242.0 ns READ : Bank = 0 Row =    3, Col =   6, Data =     z
# sdramtoptb.U_SDRAM : at time  600254.0 ns READ : Bank = 0 Row =    3, Col =   7, Data =     z
# sdramtoptb.U_SDRAM : at time  608624.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  608661.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  608674.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  608686.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  608699.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  608711.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  608724.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  608736.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  608749.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  608999.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  609036.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  609049.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  609061.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  609074.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  609086.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  609099.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  609111.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  609124.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  609374.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  609411.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  609424.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  609436.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  609449.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  609461.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  609474.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  609486.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  609499.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  609749.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  609786.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  609799.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  609811.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  609824.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  609836.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  609849.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  609861.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  609874.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  610124.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  610161.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  610174.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  610186.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  610199.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  610211.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  610224.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  610236.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  610249.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  610499.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  610536.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  610549.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  610561.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  610574.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  610586.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  610599.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  610611.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  610624.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  610874.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  610911.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  610924.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  610936.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  610949.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  610961.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  610974.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  610986.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  610999.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  611249.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  611286.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  611299.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  611311.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  611324.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  611336.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  611349.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  611361.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  611374.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  611624.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  611661.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  611674.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  611686.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  611699.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  611711.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  611724.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  611736.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  611749.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  611999.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  612036.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  612049.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  612061.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  612074.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  612086.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  612099.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  612111.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  612124.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  612374.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  612411.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  612424.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  612436.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  612449.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  612461.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  612474.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  612486.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  612499.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  612749.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  612786.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  612799.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  612811.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  612824.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  612836.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  612849.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  612861.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  612874.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  613124.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  613161.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  613174.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  613186.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  613199.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  613211.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  613224.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  613236.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  613249.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  613499.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  613536.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  613549.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  613561.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  613574.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  613586.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  613599.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  613611.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  613624.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  613874.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  613911.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  613924.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  613936.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  613949.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  613961.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  613974.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  613986.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  613999.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  614249.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  614286.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  614299.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  614311.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  614324.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  614336.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  614349.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  614361.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  614374.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  614623.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  614661.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  614673.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  614686.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  614698.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  614711.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  614723.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  614736.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  614748.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  614998.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  615036.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  615048.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  615061.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  615073.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  615086.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  615098.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  615111.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  615123.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  615373.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  615411.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  615423.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  615436.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  615448.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  615461.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  615473.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  615486.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  615498.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  615748.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  615786.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  615798.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  615811.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  615823.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  615836.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  615848.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  615861.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  615873.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  616123.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  616161.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  616173.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  616186.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  616198.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  616211.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  616223.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  616236.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  616248.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  616498.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  616536.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  616548.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  616561.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  616573.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  616586.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  616598.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  616611.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  616623.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  616873.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  616911.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  616923.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  616936.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  616948.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  616961.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  616973.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  616986.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  616998.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  617248.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  617286.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  617298.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  617311.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  617323.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  617336.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  617348.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  617361.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  617373.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  617623.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  617661.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  617673.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  617686.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  617698.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  617711.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  617723.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  617736.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  617748.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  617998.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  618036.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  618048.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  618061.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  618073.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  618086.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  618098.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  618111.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  618123.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  618373.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  618411.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  618423.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  618436.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  618448.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  618461.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  618473.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  618486.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  618498.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  618748.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  618786.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  618798.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  618811.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  618823.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  618836.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  618848.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  618861.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  618873.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  619123.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  619161.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  619173.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  619186.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  619198.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  619211.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  619223.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  619236.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  619248.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  619498.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  619536.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  619548.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  619561.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  619573.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  619586.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  619598.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  619611.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  619623.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  619873.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  619911.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  619923.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  619936.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  619948.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  619961.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  619973.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  619986.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  619998.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  620248.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  620286.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  620298.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  620311.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  620323.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  620336.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  620348.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  620361.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  620373.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  620623.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  620661.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  620673.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  620686.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  620698.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  620711.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  620723.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  620736.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  620748.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  620998.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  621036.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  621048.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  621061.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  621073.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  621086.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  621098.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  621111.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  621123.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  621373.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  621411.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  621423.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  621436.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  621448.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  621461.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  621473.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  621486.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  621498.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  621748.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  621786.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  621798.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  621811.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  621823.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  621836.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  621848.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  621861.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  621873.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  622036.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time  622248.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  622286.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  622298.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  622311.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  622323.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  622336.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  622348.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  622361.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  622373.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  622623.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  622661.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  622673.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  622686.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  622698.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  622711.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  622723.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  622736.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  622748.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  622998.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  623036.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  623048.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  623061.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  623073.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  623086.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  623098.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  623111.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  623123.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  623373.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  623411.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  623423.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  623436.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  623448.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  623461.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  623473.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  623486.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  623498.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  623748.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  623786.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  623798.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  623811.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  623823.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  623836.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  623848.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  623861.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  623873.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  624123.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  624161.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  624173.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  624186.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  624198.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  624211.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  624223.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  624236.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  624248.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  624498.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  624536.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  624548.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  624561.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  624573.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  624586.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  624598.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  624611.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  624623.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  624873.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  624911.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  624923.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  624936.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  624948.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  624961.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  624973.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  624986.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  624998.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  625248.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  625286.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  625298.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  625311.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  625323.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  625336.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  625348.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  625361.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  625373.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  625623.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  625661.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  625673.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  625686.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  625698.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  625711.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  625723.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  625736.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  625748.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  625998.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  626036.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  626048.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  626061.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  626073.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  626086.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  626098.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  626111.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  626123.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  626373.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  626411.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  626423.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  626436.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  626448.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  626461.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  626473.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  626486.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  626498.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  626748.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  626786.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  626798.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  626811.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  626823.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  626836.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  626848.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  626861.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  626873.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  627123.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  627161.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  627173.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  627186.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  627198.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  627211.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  627223.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  627236.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  627248.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  627498.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  627536.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  627548.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  627561.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  627573.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  627586.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  627598.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  627611.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  627623.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  627873.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  627911.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  627923.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  627936.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  627948.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  627961.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  627973.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  627986.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  627998.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  628248.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  628286.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  628298.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  628311.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  628323.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  628336.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  628348.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  628361.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  628373.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  628623.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  628661.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  628673.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  628686.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  628698.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  628711.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  628723.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  628736.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  628748.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  628998.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  629036.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  629048.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  629061.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  629073.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  629086.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  629098.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  629111.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  629123.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  629373.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  629411.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  629423.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  629436.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  629448.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  629461.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  629473.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  629486.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  629498.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  629748.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  629786.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  629798.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  629811.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  629823.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  629836.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  629848.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  629861.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  629873.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  630123.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  630161.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  630173.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  630186.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  630198.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  630211.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  630223.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  630236.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  630248.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  630498.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  630536.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  630548.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  630561.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  630573.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  630586.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  630598.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  630611.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  630623.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  630873.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  630911.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  630923.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  630936.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  630948.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  630961.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  630973.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  630986.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  630998.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  631248.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  631286.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  631298.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  631311.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  631323.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  631336.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  631348.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  631361.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  631373.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  631623.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  631661.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  631673.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  631686.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  631698.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  631711.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  631723.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  631736.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  631748.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  631998.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  632036.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  632048.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  632061.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  632073.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  632086.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  632098.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  632111.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  632123.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  632373.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  632411.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  632423.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  632436.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  632448.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  632461.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  632473.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  632486.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  632498.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  632748.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  632786.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  632798.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  632811.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  632823.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  632836.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  632848.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  632861.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  632873.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  633123.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  633161.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  633173.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  633186.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  633198.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  633211.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  633223.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  633236.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  633248.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  633498.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  633536.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  633548.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  633561.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  633573.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  633586.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  633598.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  633611.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  633623.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  633873.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  633911.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  633923.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  633936.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  633948.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  633961.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  633973.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  633986.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  633998.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  634248.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  634286.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  634298.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  634311.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  634323.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  634336.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  634348.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  634361.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  634373.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  634623.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  634661.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  634673.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  634686.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  634698.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  634711.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  634723.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  634736.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  634748.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  634998.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  635036.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  635048.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  635061.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  635073.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  635086.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  635098.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  635111.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  635123.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  635373.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  635411.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  635423.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  635436.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  635448.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  635461.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  635473.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  635486.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  635498.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  635748.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  635786.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  635798.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  635811.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  635823.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  635836.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  635848.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  635861.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  635873.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  636123.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  636161.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  636173.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  636186.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  636198.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  636211.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  636223.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  636236.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  636248.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  636498.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  636536.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  636548.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  636561.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  636573.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  636586.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  636598.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  636611.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  636623.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  636873.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  636911.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  636923.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  636936.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  636948.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  636961.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  636973.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  636986.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  636998.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  637248.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  637286.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  637298.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  637311.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  637323.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  637336.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  637348.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  637361.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  637373.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  637623.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  637661.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  637673.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  637686.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  637698.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  637711.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  637723.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  637736.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  637748.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  637998.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  638036.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  638048.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  638061.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  638073.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  638086.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  638098.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  638111.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  638123.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  638373.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  638411.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  638423.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  638436.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  638448.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  638461.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  638473.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  638486.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  638498.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  638748.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  638786.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  638798.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  638811.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  638823.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  638836.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  638848.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  638861.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  638873.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  639123.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  639161.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  639173.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  639186.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  639198.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  639211.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  639223.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  639236.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  639248.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  639498.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  639536.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  639548.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  639561.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  639573.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  639586.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  639598.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  639611.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  639623.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  639873.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  639911.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  639923.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  639936.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  639948.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  639961.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  639973.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  639986.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  639998.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  640248.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  640286.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  640298.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  640311.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  640323.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  640336.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  640348.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  640361.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  640373.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  640623.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  640661.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  640673.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  640686.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  640698.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  640711.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  640723.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  640736.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  640748.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  640998.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  641036.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  641048.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  641061.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  641073.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  641086.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  641098.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  641111.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  641123.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  641373.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  641411.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  641423.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  641436.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  641448.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  641461.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  641473.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  641486.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  641498.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  641748.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  641786.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  641798.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  641811.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  641823.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  641836.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  641848.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  641861.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  641873.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  642123.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  642161.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  642173.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  642186.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  642198.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  642211.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  642223.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  642236.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  642248.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  642498.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  642536.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  642548.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  642561.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  642573.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  642586.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  642598.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  642611.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  642623.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  642873.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  642911.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  642923.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  642936.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  642948.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  642961.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  642973.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  642986.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  642998.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  643248.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  643286.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  643298.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  643311.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  643323.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  643336.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  643348.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  643361.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  643373.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  643623.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  643661.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  643673.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  643686.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  643698.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  643711.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  643723.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  643736.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  643748.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  643998.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  644036.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  644048.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  644061.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  644073.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  644086.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  644098.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  644111.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  644123.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  644373.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  644411.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  644423.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  644436.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  644448.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  644461.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  644473.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  644486.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  644498.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  644748.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  644786.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  644798.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  644811.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  644823.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  644836.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  644848.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  644861.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  644873.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  645123.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  645161.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  645173.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  645186.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  645198.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  645211.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  645223.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  645236.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  645248.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  645498.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  645536.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  645548.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  645561.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  645573.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  645586.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  645598.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  645611.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  645623.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  645873.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  645910.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  645923.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  645935.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  645948.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  645960.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  645973.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  645985.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  645998.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  646248.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  646285.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  646298.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  646310.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  646323.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  646335.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  646348.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  646360.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  646373.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  646623.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  646660.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  646673.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  646685.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  646698.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  646710.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  646723.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  646735.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  646748.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  646998.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  647035.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  647048.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  647060.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  647073.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  647085.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  647098.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  647110.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  647123.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  647373.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  647410.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  647423.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  647435.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  647448.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  647460.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  647473.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  647485.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  647498.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  647748.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  647785.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  647798.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  647810.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  647823.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  647835.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  647848.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  647860.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  647873.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  648123.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  648160.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  648173.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  648185.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  648198.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  648210.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  648223.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  648235.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  648248.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  648498.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  648535.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  648548.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  648560.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  648573.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  648585.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  648598.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  648610.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  648623.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  648873.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  648910.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  648923.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  648935.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  648948.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  648960.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  648973.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  648985.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  648998.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  649248.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  649285.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  649298.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  649310.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  649323.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  649335.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  649348.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  649360.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  649373.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  649623.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  649660.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  649673.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  649685.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  649698.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  649710.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  649723.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  649735.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  649748.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  649998.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  650035.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  650048.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  650060.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  650073.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  650085.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  650098.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  650110.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  650123.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  650373.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  650410.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  650423.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  650435.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  650448.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  650460.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  650473.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  650485.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  650498.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  650748.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  650785.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  650798.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  650810.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  650823.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  650835.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  650848.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  650860.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  650873.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  651123.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  651160.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  651173.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  651185.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  651198.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  651210.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  651223.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  651235.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  651248.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  651498.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  651535.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  651548.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  651560.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  651573.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  651585.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  651598.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  651610.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  651623.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  651873.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  651910.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  651923.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  651935.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  651948.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  651960.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  651973.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  651985.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  651998.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  652248.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  652285.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  652298.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  652310.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  652323.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  652335.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  652348.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  652360.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  652373.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  652623.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  652660.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  652673.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  652685.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  652698.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  652710.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  652723.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  652735.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  652748.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  652998.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  653035.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  653048.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  653060.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  653073.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  653085.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  653098.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  653110.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  653123.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  653373.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  653410.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  653423.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  653435.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  653448.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  653460.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  653473.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  653485.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  653498.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  653610.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time  653848.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  653885.0 ns WRITE: Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  653898.0 ns WRITE: Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  653910.0 ns WRITE: Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  653923.0 ns WRITE: Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  653935.0 ns WRITE: Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  653948.0 ns WRITE: Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  653960.0 ns WRITE: Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  653973.0 ns WRITE: Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  662373.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  662441.0 ns READ : Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  662453.0 ns READ : Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  662466.0 ns READ : Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  662478.0 ns READ : Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  662491.0 ns READ : Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  662503.0 ns READ : Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  662516.0 ns READ : Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  662528.0 ns READ : Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  662760.0 ns ACT  : Bank = 1 Row =    4
# sdramtoptb.U_SDRAM : at time  662828.0 ns READ : Bank = 1 Row =    4, Col =  32, Data =     z
# sdramtoptb.U_SDRAM : at time  662841.0 ns READ : Bank = 1 Row =    4, Col =  33, Data =     z
# sdramtoptb.U_SDRAM : at time  662853.0 ns READ : Bank = 1 Row =    4, Col =  34, Data =     z
# sdramtoptb.U_SDRAM : at time  662866.0 ns READ : Bank = 1 Row =    4, Col =  35, Data =     z
# sdramtoptb.U_SDRAM : at time  662878.0 ns READ : Bank = 1 Row =    4, Col =  36, Data =     z
# sdramtoptb.U_SDRAM : at time  662891.0 ns READ : Bank = 1 Row =    4, Col =  37, Data =     z
# sdramtoptb.U_SDRAM : at time  662903.0 ns READ : Bank = 1 Row =    4, Col =  38, Data =     z
# sdramtoptb.U_SDRAM : at time  662916.0 ns READ : Bank = 1 Row =    4, Col =  39, Data =     z
# sdramtoptb.U_SDRAM : at time  685035.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time  716459.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time  747884.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time  779308.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time  810733.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time  842157.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time  873582.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time  905006.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time  936431.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time  967855.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time  999280.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time 1030704.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time 1062129.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time 1093553.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time 1124978.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time 1156402.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time 1187827.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time 1219251.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time 1250676.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time 1282100.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time 1313525.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time 1344949.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time 1376374.0 ns AREF : Auto Refresh
# sdramtoptb.U_SDRAM : at time 1407798.0 ns AREF : Auto Refresh
# End time: 23:30:58 on Feb 12,2026, Elapsed time: 13:27:40
# Errors: 0, Warnings: 1
