;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	SPL 201, 15
	SUB 1, <-10
	ADD #160, <6
	SLT 121, 2
	SLT 121, 2
	SUB @-127, 100
	SUB @-127, 100
	SUB 1, <-0
	ADD #72, @-200
	DJN 121, 2
	SUB 0, 9
	SUB -100, -600
	SUB -100, -600
	SUB 0, 9
	SLT 1, <-1
	SUB @0, @3
	ADD 1, <-1
	SLT 121, 2
	CMP 721, 600
	CMP 721, 600
	MOV -7, <-20
	SLT 121, 2
	SLT 121, 2
	MOV -7, <-20
	SLT 10, <-46
	SLT 121, 2
	SLT 1, <-1
	SUB 412, @10
	SLT 1, <-1
	SUB 320, <1
	SPL 201, 10
	SLT 20, @12
	JMP 121, 106
	SUB 721, 600
	SUB 50, <-40
	SUB @-127, 170
	SPL 0, <792
	SPL 0, <792
	MOV -1, <-30
	MOV -1, <-30
	MOV -1, <-30
	SLT 50, <-40
	SUB #72, @200
	SUB 1, <-0
	MOV -7, <-20
