Welcome to LAB1 running script!
This is the main menu of the script, you can choose:
 0. To run all scripts
 For Direct-Form:
  1. To run only Simulation and Synthesis
  2. To run only Power Switching Simulation
  3. To run only Planning and Power switching Simulation
 For Look-Ahead form:
  4. To run only Simulation and Synthesis
  5. To run only Power Switching Simulation
  6. To run only Planning and Power switching Simulation
-1. To exit


###############################
# Starting Modelsim logic simulation of Direct-Form-II

Removing old library
Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do commands-rtl.do 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Compiling package constants
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package constants
# -- Compiling entity adder
# -- Compiling architecture behavioral of adder
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package constants
# -- Compiling entity subtractor
# -- Compiling architecture behavioral of subtractor
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package constants
# -- Compiling entity multiplier
# -- Compiling architecture behavioral of multiplier
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity reg
# -- Compiling architecture behavioral of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity reg_bit
# -- Compiling architecture behavioral of reg_bit
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package constants
# -- Compiling entity iir_filter
# -- Compiling architecture fsm of iir_filter
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Compiling package constants
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package constants
# -- Compiling entity data_maker
# -- Compiling architecture beh of data_maker
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package constants
# -- Compiling entity data_sink
# -- Compiling architecture beh of data_sink
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module tb_iir
# 
# Top level modules:
# 	tb_iir
# vsim -t 10ps work.tb_iir 
# ** Note: (vsim-3812) Design is being optimized...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 3.10.0-957.5.1.el7.x86_64
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.tb_iir(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.constants
# Loading work.data_maker(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.iir_filter(fsm)#1
# Loading work.reg_bit(behavioral)
# Loading work.reg(behavioral)#1
# Loading work.reg(behavioral)#2
# Loading work.subtractor(behavioral)
# Loading work.adder(behavioral)
# Loading work.multiplier(behavioral)
# Loading work.data_sink(beh)

###############################
# Starting Synopsys synthesis of Direct-Form-II


                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                Version O-2018.06-SP4 for linux64 - Nov 27, 2018

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/isa32_2021_2022/.synopsys_dv_prefs.tcl
#Synopsys script version
source commands.scr
Running PRESTO HDLC
Compiling Package Declaration CONSTANTS
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current_64.18/libraries/syn/dw_foundation.sldb'
Running PRESTO HDLC
Compiling Entity Declaration MULTIPLIER
Compiling Architecture BEHAVIORAL of MULTIPLIER
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration ADDER
Compiling Architecture BEHAVIORAL of ADDER
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration SUBTRACTOR
Compiling Architecture BEHAVIORAL of SUBTRACTOR
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIORAL of REG
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration REG_BIT
Compiling Architecture BEHAVIORAL of REG_BIT
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER
Compiling Architecture FSM of IIR_FILTER
Presto compilation completed successfully.
Information: Uniquified 2 instances of design 'reg_bit'. (OPT-1056)
Information: Uniquified 2 instances of design 'reg_N14'. (OPT-1056)
Information: Uniquified 3 instances of design 'multiplier'. (OPT-1056)

  Linking design 'IIR_filter'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (11 designs)              /home/isa32_2021_2022/LAB1/Direct-Form-II/syn/IIR_filter.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current_64.18/libraries/syn/dw_foundation.sldb

Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.4 |     *     |
| Licensed DW Building Blocks        | O-2018.06-DWBB_201806.4 |     *     |
============================================================================


Information: There are 4 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'multiplier_0'
  Processing 'adder'
  Processing 'subtractor'
  Processing 'reg_N14_0'
  Processing 'reg_N15'
  Processing 'reg_bit_0'
  Processing 'IIR_filter'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'adder_DW01_add_0'
  Processing 'subtractor_DW01_sub_0'
  Mapping 'multiplier_1_DW_mult_tc_0'
  Mapping 'multiplier_0_DW_mult_tc_0'
  Mapping 'multiplier_2_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:25    2876.3      0.00       0.0      44.2                          
    0:00:26    2876.3      0.00       0.0      44.2                          
    0:00:26    2876.3      0.00       0.0      44.2                          
    0:00:26    2876.3      0.00       0.0      44.2                          
    0:00:26    2876.3      0.00       0.0      44.2                          
    0:00:28    2757.9      0.00       0.0      39.5                          
    0:00:29    2757.9      0.00       0.0      39.5                          
    0:00:29    2757.9      0.00       0.0      39.5                          
    0:00:29    2757.9      0.00       0.0      39.5                          
    0:00:29    2757.9      0.00       0.0      39.5                          
    0:00:29    2760.3      0.00       0.0       0.0                          
    0:00:29    2760.3      0.00       0.0       0.0                          
    0:00:29    2760.3      0.00       0.0       0.0                          
    0:00:29    2760.3      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:29    2760.3      0.00       0.0       0.0                          
    0:00:29    2760.3      0.00       0.0       0.0                          
    0:00:30    2760.3      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:30    2760.3      0.00       0.0       0.0                          
    0:00:30    2760.3      0.00       0.0       0.0                          
    0:00:30    2759.2      0.00       0.0       0.0                          
    0:00:30    2759.2      0.00       0.0       0.0                          
    0:00:30    2759.2      0.00       0.0       0.0                          
    0:00:30    2759.2      0.00       0.0       0.0                          
    0:00:30    2759.2      0.00       0.0       0.0                          
    0:00:30    2759.2      0.00       0.0       0.0                          
    0:00:30    2759.2      0.00       0.0       0.0                          
    0:00:30    2759.2      0.00       0.0       0.0                          
    0:00:30    2759.2      0.00       0.0       0.0                          
    0:00:30    2759.2      0.00       0.0       0.0                          
    0:00:31    2759.2      0.00       0.0       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'IIR_filter' inherited license information from design 'multiplier_2_DW_mult_tc_0'. (DDB-74)
Information: Added key list 'DesignWare' to design 'IIR_filter'. (DDB-72)
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa32_2021_2022/LAB1/Direct-Form-II/netlist/IIR_filter.sdf'. (WT-3)
Writing verilog file '/home/isa32_2021_2022/LAB1/Direct-Form-II/netlist/IIR_filter.v'.
1
exit

Thank you...

###############################
# Starting Modelsim switching simulation of Direct-Form-II

Removing old library
Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do commands-syn.do 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Compiling package constants
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package constants
# -- Compiling entity data_maker
# -- Compiling architecture beh of data_maker
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package constants
# -- Compiling entity data_sink
# -- Compiling architecture beh of data_sink
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module IIR_filter
# 
# Top level modules:
# 	IIR_filter
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module tb_iir
# 
# Top level modules:
# 	tb_iir
# vsim -L /software/dk/nangate45/verilog/msim6.2g -sdftyp /tb_iir/UUT=../netlist/IIR_filter.sdf -t 10ps work.tb_iir 
# ** Note: (vsim-3812) Design is being optimized...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 3.10.0-957.5.1.el7.x86_64
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.tb_iir(fast)
# Loading work.IIR_filter(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AND2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NAND2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OAI21_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.DFFR_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.BUF_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.XNOR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.INV_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.FA_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.XOR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OAI22_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NOR3_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OR3_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NOR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AOI22_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.MUX2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AOI21_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OAI222_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AOI222_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.XNOR2_X2(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.XOR2_X2(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.HA_X1(fast)
# Loading instances from ../netlist/IIR_filter.sdf
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.constants
# Loading work.data_maker(beh)
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(653): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/S1_sub_17_U2_14
# ** Warning: (vsim-3017) ../netlist/IIR_filter.v(689): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/A1_add_17_U1_14
# Loading work.data_sink(beh)
# Loading timing data from ../netlist/IIR_filter.sdf
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir/UUT/ROUT_b_reg_13_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir/UUT/ROUT_b_reg_12_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir/UUT/ROUT_b_reg_11_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir/UUT/ROUT_b_reg_10_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir/UUT/ROUT_b_reg_9_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir/UUT/ROUT_b_reg_8_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir/UUT/ROUT_b_reg_7_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir/UUT/ROUT_b_reg_6_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir/UUT/ROUT_b_reg_5_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir/UUT/ROUT_b_reg_4_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir/UUT/ROUT_b_reg_3_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir/UUT/ROUT_b_reg_2_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir/UUT/ROUT_b_reg_1_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir/UUT/ROUT_b_reg_0_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir/UUT/R1_b_reg_14_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir/UUT/R1_b_reg_13_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir/UUT/R1_b_reg_12_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir/UUT/R1_b_reg_11_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir/UUT/R1_b_reg_10_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir/UUT/R1_b_reg_9_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir/UUT/R1_b_reg_8_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir/UUT/R1_b_reg_7_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir/UUT/R1_b_reg_6_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir/UUT/R1_b_reg_5_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir/UUT/R1_b_reg_4_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir/UUT/R1_b_reg_3_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir/UUT/R1_b_reg_2_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir/UUT/R1_b_reg_1_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir/UUT/R1_b_reg_0_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir/UUT/RIN_b_reg_13_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir/UUT/RIN_b_reg_12_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir/UUT/RIN_b_reg_11_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir/UUT/RIN_b_reg_10_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir/UUT/RIN_b_reg_9_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir/UUT/RIN_b_reg_8_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir/UUT/RIN_b_reg_7_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir/UUT/RIN_b_reg_6_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir/UUT/RIN_b_reg_5_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir/UUT/RIN_b_reg_4_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir/UUT/RIN_b_reg_3_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir/UUT/RIN_b_reg_2_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir/UUT/RIN_b_reg_1_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir/UUT/RIN_b_reg_0_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir/UUT/R_Control_2_b_reg
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir/UUT/R_Control_1_b_reg
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Region: /tb_iir  File: ../tb/tb_iir.v

###############################
# Starting Synopsys power analysis of Direct-Form-II

Removing old library
VCD to SAIF translator version O-2018.06-SP4 Synopsys, Inc.
direct mapping all VCD instances
processing header of VCD file: ../vcd/myiir_syn.vcd
processing value changes of VCD file: ../vcd/myiir_syn.vcd
generating backward SAIF file: ../saif/myiir_syn.saif

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                Version O-2018.06-SP4 for linux64 - Nov 27, 2018

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/isa32_2021_2022/.synopsys_dv_prefs.tcl
read_verilog -netlist ../netlist/IIR_filter.v
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current_64.18/libraries/syn/dw_foundation.sldb'
Loading db file '/software/synopsys/syn_current_64.18/libraries/syn/gtech.db'
Loading db file '/software/synopsys/syn_current_64.18/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Loading verilog file '/home/isa32_2021_2022/LAB1/Direct-Form-II/netlist/IIR_filter.v'
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/isa32_2021_2022/LAB1/Direct-Form-II/netlist/IIR_filter.v
Verilog netlist reader completed successfully.
Current design is now '/home/isa32_2021_2022/LAB1/Direct-Form-II/netlist/IIR_filter.db:IIR_filter'
Loaded 1 design.
Current design is 'IIR_filter'.
IIR_filter
read_saif -input ../saif/myiir_syn.saif -instance tb_iir/UUT -unit ns -scale 1
1
create_clock -name MY_CLK CLK
1
report_power > ./report/report_power.rpt
exit

Thank you...

###############################
# Starting Innovus planning of Direct-Form-II


Cadence Innovus(TM) Implementation System.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
Options:	-files script.tcl 
Date:		Fri Nov 19 20:21:54 2021
Host:		localhost.localdomain (x86_64 w/Linux 3.10.0-957.5.1.el7.x86_64) (1core*2cpus*Westmere E56xx/L56xx/X56xx (Nehalem-C) 4096KB)
OS:		CentOS Linux release 7.6.1810 (Core) 

License:
		invs	Innovus Implementation System	17.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Create and set the environment variable TMPDIR to /tmp/innovus_temp_18444_localhost.localdomain_isa32_2021_2022_cXAQdM.

Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

Sourcing file "script.tcl" ...
#% Begin Load MMMC data ... (date=11/19 20:24:21, mem=397.9M)
#% End Load MMMC data ... (date=11/19 20:24:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=398.1M, current mem=398.1M)

Loading LEF file /software/dk/nangate45/lef/NangateOpenCellLibrary.lef ...
Set DBUPerIGU to M2 pitch 380.

viaInitial starts at Fri Nov 19 20:24:22 2021
viaInitial ends at Fri Nov 19 20:24:22 2021
Loading view definition file from mmm_design.tcl
Reading MY_LIBSET timing library '/software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 134 cells in library 'NangateOpenCellLibrary' 
*** End library_loading (cpu=0.04min, real=0.22min, mem=37.9M, fe_cpu=0.45min, fe_real=2.68min, fe_mem=515.1M) ***
#% Begin Load netlist data ... (date=11/19 20:24:35, mem=497.4M)
*** Begin netlist parsing (mem=515.1M) ***
Created 134 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../netlist/IIR_filter.v'

*** Memory Usage v#1 (Current mem = 515.102M, initial mem = 179.684M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=515.1M) ***
#% End Load netlist data ... (date=11/19 20:24:35, total cpu=0:00:00.1, real=0:00:00.0, peak res=497.4M, current mem=425.8M)
Set top cell to IIR_filter.
Hooked 134 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell IIR_filter ...
*** Netlist is unique.
** info: there are 135 modules.
** info: there are 1350 stdCell insts.

*** Memory Usage v#1 (Current mem = 534.770M, initial mem = 179.684M) ***
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
*Info: initialize multi-corner CTS.
Reading timing constraints file '../netlist/IIR_filter.sdc' ...
Current (total cpu=0:00:27.7, real=0:02:46, peak res=552.4M, current mem=552.4M)
INFO (CTE): Constraints read successfully.
WARNING (CTE-25): Line: 8 of File ../netlist/IIR_filter.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=567.2M, current mem=567.2M)
Current (total cpu=0:00:27.8, real=0:02:47, peak res=567.2M, current mem=567.2M)
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: MyAnView
    RC-Corner Name        : my_rc
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
*** Message Summary: 20 warning(s), 0 error(s)

**WARN: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
*** Message Summary: 1 warning(s), 0 error(s)

Adjusting coreMargin left    to finFet grid (PlacementGrid) : after adjusting :5.13
Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :5.04
Adjusting coreMargin right   to finFet grid (PlacementGrid) : after adjusting :5.13
Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :5.04
Adjusting core size to PlacementGrid : width :68.59 height : 67.2
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
#% Begin addRing (date=11/19 20:24:42, mem=572.5M)

Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |        4       |       NA       |
|  via1  |        8       |        0       |
| metal2 |        4       |       NA       |
+--------+----------------+----------------+
innovus 1> #% End addRing (date=11/19 20:24:43, total cpu=0:00:00.0, real=0:00:01.0, peak res=574.5M, current mem=574.5M)
#% Begin sroute (date=11/19 20:24:43, mem=574.7M)
*** Begin SPECIAL ROUTE on Fri Nov 19 20:24:43 2021 ***
SPECIAL ROUTE ran on directory: /home/isa32_2021_2022/LAB1/Direct-Form-II/innovus
SPECIAL ROUTE ran on machine: localhost.localdomain (Linux 3.10.0-957.5.1.el7.x86_64 x86_64 1.99Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 10
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 10
srouteTopTargetLayerLimit set to 10
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1426.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 20 layers, 10 routing layers, 1 overlap layer
Read in 134 macros, 22 used
Read in 22 components
  22 core components: 22 unplaced, 0 placed, 0 fixed
Read in 74 logical pins
Read in 74 nets
Read in 2 special nets, 2 routed
Read in 44 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 98
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 49
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1436.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 147 wires.
ViaGen created 98 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       147      |       NA       |
|  via1  |       98       |        0       |
+--------+----------------+----------------+
innovus 1> #% End sroute (date=11/19 20:24:44, total cpu=0:00:00.2, real=0:00:01.0, peak res=587.9M, current mem=587.9M)
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=717.855 CPU=0:00:00.2 REAL=0:00:01.0) 
siFlow : Timing analysis mode is single, using late cdB files

*summary: 17 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.6) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.18444 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: IIR_filter
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=921.145)
Total number of fetched objects 1735
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=993.449 CPU=0:00:00.9 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=896.078 CPU=0:00:01.4 REAL=0:00:10.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#10 (mem=881.9M)" ...
total jobs 1303
multi thread init TemplateIndex for each ta. thread num 1
Wait...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.8 mem=881.9M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.9 mem=881.9M) ***
No user setting net weight.
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=1334 (0 fixed + 1334 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=1727 #term=5352 #term/net=3.10, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=71
stdCell: 1334 single + 0 double + 0 multi
Total standard cell length = 1.9619 (mm), area = 0.0027 (mm^2)
Average module density = 0.596.
Density for the design = 0.596.
       = stdcell_area 10326 sites (2747 um^2) / alloc_area 17328 sites (4609 um^2).
Pin Density = 0.3089.
            = total # of pins 5352 / total area 17328.
=== lastAutoLevel = 7 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.531e-11 (0.00e+00 1.53e-11)
              Est.  stn bbox = 1.627e-11 (0.00e+00 1.63e-11)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 856.6M
Iteration  2: Total net bbox = 1.531e-11 (0.00e+00 1.53e-11)
              Est.  stn bbox = 1.627e-11 (0.00e+00 1.63e-11)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 856.6M
Iteration  3: Total net bbox = 2.923e+01 (1.71e+01 1.21e+01)
              Est.  stn bbox = 3.530e+01 (2.07e+01 1.47e+01)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 873.6M
Active setup views:
    MyAnView
Iteration  4: Total net bbox = 7.181e+03 (3.59e+03 3.59e+03)
              Est.  stn bbox = 8.896e+03 (4.27e+03 4.62e+03)
              cpu = 0:00:00.5 real = 0:00:04.0 mem = 873.6M
Iteration  5: Total net bbox = 1.009e+04 (4.62e+03 5.46e+03)
              Est.  stn bbox = 1.276e+04 (5.57e+03 7.18e+03)
              cpu = 0:00:00.9 real = 0:00:06.0 mem = 873.6M
Iteration  6: Total net bbox = 1.081e+04 (4.99e+03 5.82e+03)
              Est.  stn bbox = 1.344e+04 (5.98e+03 7.46e+03)
              cpu = 0:00:00.5 real = 0:00:03.0 mem = 873.6M

Iteration  7: Total net bbox = 1.628e+04 (7.86e+03 8.43e+03)
              Est.  stn bbox = 1.917e+04 (9.00e+03 1.02e+04)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 875.6M
Iteration  8: Total net bbox = 1.628e+04 (7.86e+03 8.43e+03)
              Est.  stn bbox = 1.917e+04 (9.00e+03 1.02e+04)
              cpu = 0:00:01.3 real = 0:00:08.0 mem = 875.6M
Iteration  9: Total net bbox = 1.175e+04 (5.37e+03 6.38e+03)
              Est.  stn bbox = 1.443e+04 (6.37e+03 8.06e+03)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 873.6M
Iteration 10: Total net bbox = 1.726e+04 (8.25e+03 9.01e+03)
              Est.  stn bbox = 2.020e+04 (9.42e+03 1.08e+04)
              cpu = 0:00:01.3 real = 0:00:07.0 mem = 873.6M
Iteration 11: Total net bbox = 1.726e+04 (8.25e+03 9.01e+03)
              Est.  stn bbox = 2.020e+04 (9.42e+03 1.08e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 873.6M
*** cost = 1.726e+04 (8.25e+03 9.01e+03) (cpu for global=0:00:04.9) real=0:00:31.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Solver runtime cpu: 0:00:03.3 real: 0:00:19.8
Core Placement runtime cpu: 0:00:03.4 real: 0:00:21.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:37.4 mem=873.6M) ***
Total net bbox length = 1.726e+04 (8.254e+03 9.009e+03) (ext = 5.126e+03)
Density distribution unevenness ratio = 6.107%
Move report: Detail placement moves 1334 insts, mean move: 0.58 um, max move: 6.99 um
	Max move on inst (M1_mult_17_U460): (21.17, 30.84) --> (27.55, 30.24)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:02.0 MEM: 874.6MB
Summary Report:
Instances move: 1334 (out of 1334 movable)
Instances flipped: 0
Mean displacement: 0.58 um
Max displacement: 6.99 um (Instance: M1_mult_17_U460) (21.1675, 30.844) -> (27.55, 30.24)
	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
Total net bbox length = 1.677e+04 (7.687e+03 9.087e+03) (ext = 5.073e+03)
Runtime: CPU: 0:00:00.4 REAL: 0:00:02.0 MEM: 874.6MB
*** Finished refinePlace (0:00:37.9 mem=874.6M) ***
*** End of Placement (cpu=0:00:07.0, real=0:00:44.0, mem=874.6M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 25 )
Density distribution unevenness ratio = 6.204%
*** Free Virtual Timing Model ...(mem=874.6M)
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] Layer10 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=110 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=1695  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 1695 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1695 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.369200e+04um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 5249
[NR-eGR] Layer2(metal2)(V) length: 4.346306e+03um, number of vias: 6428
[NR-eGR] Layer3(metal3)(H) length: 6.504930e+03um, number of vias: 2171
[NR-eGR] Layer4(metal4)(V) length: 3.265880e+03um, number of vias: 84
[NR-eGR] Layer5(metal5)(H) length: 1.851600e+02um, number of vias: 83
[NR-eGR] Layer6(metal6)(V) length: 3.727145e+02um, number of vias: 0
[NR-eGR] Layer7(metal7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer8(metal8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer9(metal9)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.467499e+04um, number of vias: 14015
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 1.553500e+02um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:00.1, real=0:00:01.0)
*** Finishing placeDesign default flow ***
***** Total cpu  0:0:10
***** Total real time  0:1:1
**placeDesign ... cpu = 0: 0:10, real = 0: 1: 1, mem = 851.7M **
innovus 1> 
*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 2 warning(s), 0 error(s)

**WARN: (IMPOPT-576):	71 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-665):	DIN[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[10] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[9] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[8] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_1[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_1[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_1[10] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_1[9] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_1[8] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_1[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 630.1M, totSessionCpu=0:00:39 **
Added -handlePreroute to trialRouteMode
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -ecoRoute false
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=869.8M)
Extraction called for design 'IIR_filter' of instances=1334 and nets=1775 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design IIR_filter.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 863.766M)

Footprint cell infomation for calculating maxBufDist
*info: There are 9 candidate Buffer cells
*info: There are 6 candidate Inverter cells

Compute RC Scale Done ...
#################################################################################
# Design Stage: PreRoute
# Design Name: IIR_filter
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1083.5)
Total number of fetched objects 1735
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1115.63 CPU=0:00:01.1 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=1115.63 CPU=0:00:01.3 REAL=0:00:09.0)
*** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:09.0 totSessionCpu=0:00:41.8 mem=1115.6M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  6.938  |  7.452  |  6.938  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   105   |   45    |   105   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.591%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:16, mem = 724.4M, totSessionCpu=0:00:42 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 971.5M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 971.5M) ***
*** Starting optimizing excluded clock nets MEM= 971.5M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 971.5M) ***

Active setup views:
 MyAnView
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.020  TNS Slack 0.000 Density 59.59
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.59%|        -|   0.020|   0.000|   0:00:00.0| 1135.0M|
|    59.53%|       11|   0.020|   0.000|   0:00:06.0| 1135.0M|
|    59.53%|        0|   0.020|   0.000|   0:00:00.0| 1135.0M|
|    59.53%|        0|   0.020|   0.000|   0:00:01.0| 1135.0M|
|    59.53%|        0|   0.020|   0.000|   0:00:00.0| 1135.0M|
|    59.53%|        0|   0.020|   0.000|   0:00:00.0| 1135.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.020  TNS Slack 0.000 Density 59.53
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:02.4) (real = 0:00:14.0) **
*** Starting refinePlace (0:00:45.5 mem=1135.0M) ***
Total net bbox length = 1.678e+04 (7.687e+03 9.088e+03) (ext = 5.073e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1135.0MB
Summary Report:
Instances move: 0 (out of 1334 movable)
Instances flipped: 5
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.677e+04 (7.687e+03 9.087e+03) (ext = 5.073e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1135.0MB
*** Finished refinePlace (0:00:45.5 mem=1135.0M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1135.0M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1135.0M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:14, mem=977.48M, totSessionCpu=0:00:46).
[NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] Layer10 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=110 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=1695  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 1695 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1695 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.369900e+04um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 5238
[NR-eGR] Layer2(metal2)(V) length: 4.337120e+03um, number of vias: 6424
[NR-eGR] Layer3(metal3)(H) length: 6.513765e+03um, number of vias: 2163
[NR-eGR] Layer4(metal4)(V) length: 3.296905e+03um, number of vias: 80
[NR-eGR] Layer5(metal5)(H) length: 1.693250e+02um, number of vias: 80
[NR-eGR] Layer6(metal6)(V) length: 3.551445e+02um, number of vias: 0
[NR-eGR] Layer7(metal7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer8(metal8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer9(metal9)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.467226e+04um, number of vias: 13985
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 1.552100e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 954.8 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.14 seconds
Extraction called for design 'IIR_filter' of instances=1334 and nets=1775 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design IIR_filter.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  MEM: 954.805M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: IIR_filter
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1010.04)
Total number of fetched objects 1735
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1045.25 CPU=0:00:01.1 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1045.25 CPU=0:00:01.3 REAL=0:00:07.0)
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     1|     1|    -0.01|     0|     0|     0|     0|     6.94|     0.00|       0|       0|       0|  59.53|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     6.94|     0.00|       1|       0|       1|  59.56| 0:00:02.0|  1123.6M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     6.94|     0.00|       0|       0|       0|  59.56| 0:00:00.0|  1123.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:03.0 mem=1123.6M) ***

*** Starting refinePlace (0:00:49.3 mem=1139.6M) ***
Total net bbox length = 1.680e+04 (7.703e+03 9.094e+03) (ext = 5.073e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1139.6MB
Summary Report:
Instances move: 0 (out of 1335 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.680e+04 (7.703e+03 9.094e+03) (ext = 5.073e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1139.6MB
*** Finished refinePlace (0:00:49.4 mem=1139.6M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1139.6M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:01.0 mem=1139.6M) ***
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 2.025%; Threshold: 100; Threshold for Hold: 100
Re-routed 32 nets
Extraction called for design 'IIR_filter' of instances=1335 and nets=1776 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design IIR_filter.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 976.703M)
#################################################################################
# Design Stage: PreRoute
# Design Name: IIR_filter
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=958.57)
Total number of fetched objects 1736
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1031.94 CPU=0:00:01.1 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=1031.94 CPU=0:00:01.3 REAL=0:00:09.0)

Active setup views:
 MyAnView
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'IIR_filter' of instances=1335 and nets=1776 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design IIR_filter.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  MEM: 956.805M)
[NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] Layer10 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=110 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=1696  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 1696 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1696 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.370040e+04um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 956.8 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.05 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: IIR_filter
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=956.812)
Total number of fetched objects 1736
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1032.18 CPU=0:00:01.1 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=1032.18 CPU=0:00:01.3 REAL=0:00:09.0)
*** Done Building Timing Graph (cpu=0:00:01.6 real=0:00:11.0 totSessionCpu=0:00:52.9 mem=1032.2M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:14, real = 0:01:23, mem = 741.7M, totSessionCpu=0:00:53 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  6.938  |  7.519  |  6.938  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   105   |   45    |   105   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.557%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:01:28, mem = 743.1M, totSessionCpu=0:00:53 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
**WARN: (IMPOPT-576):	71 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	DIN[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[10] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[9] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[8] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_1[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_1[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_1[10] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_1[9] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_1[8] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_1[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 664.4M, totSessionCpu=0:00:54 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=901.5M)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:00:54.6 mem=901.5M ***
*info: Run optDesign holdfix with 1 thread.
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: IIR_filter
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Total number of fetched objects 1736
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=0 CPU=0:00:01.0 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:01.1 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:08.0 totSessionCpu=0:00:01.4 mem=0.0M)

Active hold views:
 MyAnView
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:01.4 real=0:00:09.0 totSessionCpu=0:00:01.4 mem=0.0M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.5 real=0:00:10.0 totSessionCpu=0:00:01.5 mem=0.0M ***
**WARN: (PRL-280):	The elapsed time (10 sec) of the threaded job 1 is more than twice the CPU time (1 sec).  This indicates that enough physical memory is not available and the system may be swapping. It is recommended that you reduce the number of threads or jobs being run on this machine, or execute this job on a machine with a larger physical memory.
_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:02.9 real=0:00:23.0 totSessionCpu=0:00:57.5 mem=1134.1M ***
Restoring autoHoldViews:  MyAnView

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView
Hold  views included:
 MyAnView

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  6.938  |  7.519  |  6.938  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   105   |   45    |   105   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.006  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   45    |   45    |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.557%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------

*Info: minBufDelay = 21.9 ps, libStdDelay = 10.1 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: MyAnView
**optDesign ... cpu = 0:00:04, real = 0:00:29, mem = 743.0M, totSessionCpu=0:00:58 **
Info: 1 clock net  excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 

Active setup views:
 MyAnView
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 975.8 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] Layer10 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=110 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=1696  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 1696 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1696 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.370040e+04um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 975.8 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.06 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:04, real = 0:00:30, mem = 743.6M, totSessionCpu=0:00:58 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: IIR_filter
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Total number of fetched objects 1736
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=0 CPU=0:00:01.0 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:01.1 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:06.0 totSessionCpu=0:00:02.4 mem=0.0M)
_______________________________________________________________________

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 
Hold  views included:
 MyAnView

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  6.938  |  7.519  |  6.938  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   105   |   45    |   105   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.006  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   45    |   45    |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.557%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:44, mem = 743.6M, totSessionCpu=0:01:00 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*INFO: Adding fillers to top-module.
*INFO:   Added 10 filler insts (cell FILLCELL_X32 / prefix FILLER).
*INFO:   Added 48 filler insts (cell FILLCELL_X16 / prefix FILLER).
*INFO:   Added 137 filler insts (cell FILLCELL_X8 / prefix FILLER).
*INFO:   Added 740 filler insts (cell FILLCELL_X4 / prefix FILLER).
*INFO:   Added 1864 filler insts (cell FILLCELL_X1 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILLER).
*INFO: Total 2799 filler insts added - prefix FILLER (CPU: 0:00:00.2).
For 2799 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#% Begin routeDesign (date=11/19 20:28:09, mem=744.6M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 744.60 (MB), peak = 753.91 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#**INFO: setDesignMode -flowEffort standard
#**INFO: mulit-cut via swapping is disabled by user.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=975.8M, init mem=975.8M)
*info: Placed = 4134          
*info: Unplaced = 0           
Placement Density:100.00%(4609/4609)
Placement Density (including fixed std cells):100.00%(4609/4609)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=975.8M)
#**INFO: honoring user setting for routeWithTimingDriven set to false
#**INFO: honoring user setting for routeWithSiDriven set to false
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=975.8M) ***
% Begin globalDetailRoute (date=11/19 20:28:10, mem=744.9M)

globalDetailRoute

#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Nov 19 20:28:10 2021
#
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[13] of net DIN[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[12] of net DIN[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[11] of net DIN[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[10] of net DIN[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[9] of net DIN[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[8] of net DIN[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[7] of net DIN[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[6] of net DIN[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[5] of net DIN[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[4] of net DIN[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[3] of net DIN[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[2] of net DIN[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[1] of net DIN[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[0] of net DIN[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_1[13] of net A_1[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_1[12] of net A_1[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_1[11] of net A_1[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_1[10] of net A_1[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_1[9] of net A_1[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_1[8] of net A_1[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
#Start routing data preparation on Fri Nov 19 20:28:12 2021
#
#WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.0700.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.0700.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.0700.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.0700.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.0700.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.0700.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.0700.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.0700.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.0700.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.1400.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.0700.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.1400.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.1400.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.1400.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.1400.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.1400.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.1400.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.1400.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.1400.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.1400.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.1400.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.4000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.1400.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.4000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.4000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.4000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.4000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.4000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.4000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.8000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.4000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.8000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.8000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.8000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.8000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.8000.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.100 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 1774 nets.
# metal1       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1350
# metal2       V   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1400
# metal3       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1400
# metal4       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
# metal5       H   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
# metal6       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
# metal7       H   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
# metal8       V   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
# metal9       H   Track-Pitch = 1.6000    Line-2-Via Pitch = 1.6000
# metal10      V   Track-Pitch = 1.6800    Line-2-Via Pitch = 1.6000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.1400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:03, memory = 679.59 (MB), peak = 753.91 (MB)
#Merging special wires...
#
#Finished routing data preparation on Fri Nov 19 20:28:15 2021
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:03
#Increased memory = 8.40 (MB)
#Total memory = 679.91 (MB)
#Peak memory = 753.91 (MB)
#
#
#Start global routing on Fri Nov 19 20:28:15 2021
#
#Number of eco nets is 0
#
#Start global routing data preparation on Fri Nov 19 20:28:15 2021
#
#Start routing resource analysis on Fri Nov 19 20:28:15 2021
#
#Routing resource analysis is done on Fri Nov 19 20:28:15 2021
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H         525          27        1406    57.82%
#  metal2         V         377          38        1406     4.98%
#  metal3         H         552           0        1406     0.00%
#  metal4         V         281           0        1406     0.00%
#  metal5         H         275           0        1406     0.00%
#  metal6         V         281           0        1406     0.00%
#  metal7         H          91           0        1406     0.00%
#  metal8         V          93           0        1406     0.00%
#  metal9         H          37           0        1406     0.00%
#  metal10        V          37           0        1406     2.63%
#  --------------------------------------------------------------
#  Total                   2549       1.39%       14060     6.54%
#
#
#
#
#Global routing data preparation is done on Fri Nov 19 20:28:15 2021
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 680.43 (MB), peak = 753.91 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 680.45 (MB), peak = 753.91 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:02, memory = 687.43 (MB), peak = 753.91 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 687.80 (MB), peak = 753.91 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 80 (skipped).
#Total number of routable nets = 1696.
#Total number of nets in the design = 1776.
#
#1696 routable nets have only global wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            1696  
#-----------------------------
#        Total            1696  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            1696  
#-----------------------------
#        Total            1696  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  metal1        0(0.00%)   (0.00%)
#  metal2        0(0.00%)   (0.00%)
#  metal3        0(0.00%)   (0.00%)
#  metal4        0(0.00%)   (0.00%)
#  metal5        0(0.00%)   (0.00%)
#  metal6        0(0.00%)   (0.00%)
#  metal7        0(0.00%)   (0.00%)
#  metal8        0(0.00%)   (0.00%)
#  metal9        0(0.00%)   (0.00%)
#  metal10       0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 13110 um.
#Total half perimeter of net bounding box = 13862 um.
#Total wire length on LAYER metal1 = 2 um.
#Total wire length on LAYER metal2 = 5819 um.
#Total wire length on LAYER metal3 = 6092 um.
#Total wire length on LAYER metal4 = 1197 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 8244
#Up-Via Summary (total 8244):
#           
#-----------------------
# metal1           4999
# metal2           3021
# metal3            224
#-----------------------
#                  8244 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:03
#Increased memory = 9.05 (MB)
#Total memory = 689.01 (MB)
#Peak memory = 753.91 (MB)
#
#Finished global routing on Fri Nov 19 20:28:18 2021
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 686.52 (MB), peak = 753.91 (MB)
#Start Track Assignment.
#Done with 2044 horizontal wires in 1 hboxes and 2269 vertical wires in 1 hboxes.
#Done with 473 horizontal wires in 1 hboxes and 571 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# metal1         3.30 	100.00%  	  0.00% 	100.00%
# metal2      5801.46 	  0.13%  	  0.00% 	  0.00%
# metal3      6032.51 	  0.02%  	  0.00% 	  0.00%
# metal4      1209.18 	  0.00%  	  0.00% 	  0.00%
# metal5         0.00 	  0.00%  	  0.00% 	  0.00%
# metal6         0.00 	  0.00%  	  0.00% 	  0.00%
# metal7         0.00 	  0.00%  	  0.00% 	  0.00%
# metal8         0.00 	  0.00%  	  0.00% 	  0.00%
# metal9         0.00 	  0.00%  	  0.00% 	  0.00%
# metal10        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       13046.45  	  0.09% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 14187 um.
#Total half perimeter of net bounding box = 13862 um.
#Total wire length on LAYER metal1 = 774 um.
#Total wire length on LAYER metal2 = 5773 um.
#Total wire length on LAYER metal3 = 6426 um.
#Total wire length on LAYER metal4 = 1214 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 8244
#Up-Via Summary (total 8244):
#           
#-----------------------
# metal1           4999
# metal2           3021
# metal3            224
#-----------------------
#                  8244 
#
#cpu time = 00:00:01, elapsed time = 00:00:03, memory = 689.55 (MB), peak = 753.91 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:10
#Increased memory = 18.31 (MB)
#Total memory = 689.66 (MB)
#Peak memory = 753.91 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:10, elapsed time = 00:00:58, memory = 715.17 (MB), peak = 753.91 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 715.18 (MB), peak = 753.91 (MB)
#Complete Detail Routing.
#Total wire length = 14389 um.
#Total half perimeter of net bounding box = 13862 um.
#Total wire length on LAYER metal1 = 865 um.
#Total wire length on LAYER metal2 = 6708 um.
#Total wire length on LAYER metal3 = 5752 um.
#Total wire length on LAYER metal4 = 1063 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 8708
#Up-Via Summary (total 8708):
#           
#-----------------------
# metal1           5269
# metal2           3201
# metal3            238
#-----------------------
#                  8708 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:10
#Elapsed time = 00:01:00
#Increased memory = 1.07 (MB)
#Total memory = 690.73 (MB)
#Peak memory = 753.91 (MB)
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:09, memory = 719.42 (MB), peak = 753.91 (MB)
#CELL_VIEW IIR_filter,init has no DRC violation.
#Total number of DRC violations = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Nov 19 20:29:31 2021
#
#
#Start Post Route Wire Spread.
#Done with 698 horizontal wires in 1 hboxes and 549 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 14746 um.
#Total half perimeter of net bounding box = 13862 um.
#Total wire length on LAYER metal1 = 865 um.
#Total wire length on LAYER metal2 = 6851 um.
#Total wire length on LAYER metal3 = 5944 um.
#Total wire length on LAYER metal4 = 1085 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 8708
#Up-Via Summary (total 8708):
#           
#-----------------------
# metal1           5269
# metal2           3201
# metal3            238
#-----------------------
#                  8708 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:10, memory = 719.16 (MB), peak = 753.91 (MB)
#CELL_VIEW IIR_filter,init has no DRC violation.
#Total number of DRC violations = 0
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:12, memory = 692.49 (MB), peak = 753.91 (MB)
#CELL_VIEW IIR_filter,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total wire length = 14746 um.
#Total half perimeter of net bounding box = 13862 um.
#Total wire length on LAYER metal1 = 865 um.
#Total wire length on LAYER metal2 = 6851 um.
#Total wire length on LAYER metal3 = 5944 um.
#Total wire length on LAYER metal4 = 1085 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 8708
#Up-Via Summary (total 8708):
#           
#-----------------------
# metal1           5269
# metal2           3201
# metal3            238
#-----------------------
#                  8708 
#
#detailRoute Statistics:
#Cpu time = 00:00:13
#Elapsed time = 00:01:22
#Increased memory = 0.71 (MB)
#Total memory = 690.37 (MB)
#Peak memory = 753.91 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:16
#Elapsed time = 00:01:34
#Increased memory = -61.82 (MB)
#Total memory = 683.06 (MB)
#Peak memory = 753.91 (MB)
#Number of warnings = 57
#Total number of warnings = 58
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Nov 19 20:29:44 2021
#
% End globalDetailRoute (date=11/19 20:29:44, total cpu=0:00:15.5, real=0:01:34, peak res=744.9M, current mem=683.1M)
#routeDesign: cpu time = 00:00:16, elapsed time = 00:01:35, memory = 672.03 (MB), peak = 753.91 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
*** Message Summary: 1 warning(s), 0 error(s)

#% End routeDesign (date=11/19 20:29:44, total cpu=0:00:15.7, real=0:01:35, peak res=744.9M, current mem=672.0M)
**WARN: (IMPOPT-576):	71 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-665):	DIN[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[10] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[9] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[8] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_1[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_1[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_1[10] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_1[9] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_1[8] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_1[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 689.6M, totSessionCpu=0:01:17 **
#Created 135 library cell signatures
#Created 1776 NETS and 0 SPECIALNETS signatures
#Created 4134 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 689.61 (MB), peak = 753.91 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 689.80 (MB), peak = 753.91 (MB)
Begin checking placement ... (start mem=945.4M, init mem=945.4M)
*info: Placed = 4134          
*info: Unplaced = 0           
Placement Density:100.00%(4609/4609)
Placement Density (including fixed std cells):100.00%(4609/4609)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=945.4M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Opt: RC extraction mode changed to 'detail'
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'IIR_filter' of instances=4134 and nets=1776 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design IIR_filter.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: my_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_18444_localhost.localdomain_isa32_2021_2022_cXAQdM/IIR_filter_18444_4MMhj1.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 939.4M)
Extracted 10.0117% (CPU Time= 0:00:00.1  MEM= 1002.1M)
Extracted 20.0097% (CPU Time= 0:00:00.1  MEM= 1002.1M)
Extracted 30.0076% (CPU Time= 0:00:00.1  MEM= 1002.1M)
Extracted 40.0124% (CPU Time= 0:00:00.1  MEM= 1002.1M)
Extracted 50.0103% (CPU Time= 0:00:00.1  MEM= 1002.1M)
Extracted 60.0083% (CPU Time= 0:00:00.2  MEM= 1002.1M)
Extracted 70.0131% (CPU Time= 0:00:00.2  MEM= 1002.1M)
Extracted 80.011% (CPU Time= 0:00:00.2  MEM= 1002.1M)
Extracted 90.009% (CPU Time= 0:00:00.2  MEM= 1002.1M)
Extracted 100% (CPU Time= 0:00:00.3  MEM= 1002.1M)
Number of Extracted Resistors     : 23282
Number of Extracted Ground Cap.   : 24905
Number of Extracted Coupling Cap. : 33904
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: my_rc
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 978.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:04.0  MEM: 978.047M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Unfixed 0 ViaPillar Nets
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: IIR_filter
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Total number of fetched objects 1736
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=0 CPU=0:00:01.0 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:01.0 REAL=0:00:08.0)
*** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:08.0 totSessionCpu=0:00:03.3 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:01.3 real=0:00:10.0 totSessionCpu=0:00:03.3 mem=0.0M ***
**WARN: (PRL-280):	The elapsed time (10 sec) of the threaded job 1 is more than twice the CPU time (1 sec).  This indicates that enough physical memory is not available and the system may be swapping. It is recommended that you reduce the number of threads or jobs being run on this machine, or execute this job on a machine with a larger physical memory.
_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: IIR_filter
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=976.047)
Total number of fetched objects 1736
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 1776,  98.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1049.43 CPU=0:00:01.6 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=1049.43 CPU=0:00:01.9 REAL=0:00:11.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1049.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1049.4M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1057.47)
Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 1736. 
Total number of fetched objects 1736
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 1776,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1025.47 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1025.47 CPU=0:00:00.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:02.9 real=0:00:17.0 totSessionCpu=0:01:22 mem=1025.5M)

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  6.958  |  7.546  |  6.958  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   105   |   45    |   105   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.557%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:36, mem = 716.2M, totSessionCpu=0:01:22 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
**INFO: Start fixing DRV (Mem = 1007.47M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 1 clock net  excluded from IPO operation.
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     6.96|     0.00|       0|       0|       0| 100.00|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     6.96|     0.00|       0|       0|       0| 100.00| 0:00:00.0|  1246.1M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1246.1M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:08, real = 0:00:55, mem = 808.4M, totSessionCpu=0:01:25 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:03, Mem = 1106.94M).

------------------------------------------------------------
     SI Timing Summary (cpu=0.05min real=0.30min mem=1106.9M)                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  6.958  |  7.546  |  6.958  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   105   |   45    |   105   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.557%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:56, mem = 807.5M, totSessionCpu=0:01:25 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:08, real = 0:00:57, mem = 807.5M, totSessionCpu=0:01:25 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
*** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1041.18M, totSessionCpu=0:01:25).
**optDesign ... cpu = 0:00:08, real = 0:00:57, mem = 807.5M, totSessionCpu=0:01:25 **

Default Rule : ""
Non Default Rules :
Worst Slack : 7.546 ns
Total 0 nets layer assigned (0.0).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : 6.958 ns
Total 0 nets layer assigned (0.3).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  6.958  |  7.546  |  6.958  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   105   |   45    |   105   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.557%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:01:00, mem = 729.5M, totSessionCpu=0:01:26 **
*** Starting refinePlace (0:01:26 mem=969.3M) ***
**ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 969.3MB
*** Finished refinePlace (0:01:26 mem=969.3M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Nov 19 20:30:50 2021
#
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[13] of net DIN[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[12] of net DIN[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[11] of net DIN[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[10] of net DIN[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[9] of net DIN[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[8] of net DIN[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[7] of net DIN[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[6] of net DIN[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[5] of net DIN[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[4] of net DIN[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[3] of net DIN[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[2] of net DIN[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[1] of net DIN[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[0] of net DIN[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_1[13] of net A_1[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_1[12] of net A_1[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_1[11] of net A_1[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_1[10] of net A_1[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_1[9] of net A_1[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/A_1[8] of net A_1[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
#Loading the last recorded routing design signature
#No placement changes detected since last routing
#Start routing data preparation on Fri Nov 19 20:30:50 2021
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.100 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 1774 nets.
# metal1       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1350
# metal2       V   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1400
# metal3       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1400
# metal4       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
# metal5       H   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
# metal6       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
# metal7       H   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
# metal8       V   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
# metal9       H   Track-Pitch = 1.6000    Line-2-Via Pitch = 1.6000
# metal10      V   Track-Pitch = 1.6800    Line-2-Via Pitch = 1.6000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.1400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 733.32 (MB), peak = 808.53 (MB)
#Merging special wires...
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Fri Nov 19 20:30:51 2021
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:01
#Increased memory = 3.98 (MB)
#Total memory = 733.32 (MB)
#Peak memory = 808.53 (MB)
#
#
#Start global routing on Fri Nov 19 20:30:51 2021
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:01
#Increased memory = 3.99 (MB)
#Total memory = 733.33 (MB)
#Peak memory = 808.53 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 735.45 (MB), peak = 808.53 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 735.45 (MB), peak = 808.53 (MB)
#Complete Detail Routing.
#Total wire length = 14746 um.
#Total half perimeter of net bounding box = 13862 um.
#Total wire length on LAYER metal1 = 865 um.
#Total wire length on LAYER metal2 = 6851 um.
#Total wire length on LAYER metal3 = 5944 um.
#Total wire length on LAYER metal4 = 1085 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 8708
#Up-Via Summary (total 8708):
#           
#-----------------------
# metal1           5269
# metal2           3201
# metal3            238
#-----------------------
#                  8708 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:01
#Increased memory = 0.00 (MB)
#Total memory = 733.33 (MB)
#Peak memory = 808.53 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Nov 19 20:30:54 2021
#
#
#Start Post Route Wire Spread.
#Done with 179 horizontal wires in 1 hboxes and 89 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 14804 um.
#Total half perimeter of net bounding box = 13862 um.
#Total wire length on LAYER metal1 = 865 um.
#Total wire length on LAYER metal2 = 6874 um.
#Total wire length on LAYER metal3 = 5977 um.
#Total wire length on LAYER metal4 = 1088 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 8708
#Up-Via Summary (total 8708):
#           
#-----------------------
# metal1           5269
# metal2           3201
# metal3            238
#-----------------------
#                  8708 
#
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:02, memory = 739.00 (MB), peak = 808.53 (MB)
#CELL_VIEW IIR_filter,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total wire length = 14804 um.
#Total half perimeter of net bounding box = 13862 um.
#Total wire length on LAYER metal1 = 865 um.
#Total wire length on LAYER metal2 = 6874 um.
#Total wire length on LAYER metal3 = 5977 um.
#Total wire length on LAYER metal4 = 1088 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 8708
#Up-Via Summary (total 8708):
#           
#-----------------------
# metal1           5269
# metal2           3201
# metal3            238
#-----------------------
#                  8708 
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:05
#Increased memory = -0.05 (MB)
#Total memory = 733.28 (MB)
#Peak memory = 808.53 (MB)
#Updating routing design signature
#Created 135 library cell signatures
#Created 1776 NETS and 0 SPECIALNETS signatures
#Created 4134 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 733.28 (MB), peak = 808.53 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 733.28 (MB), peak = 808.53 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:07
#Increased memory = 3.14 (MB)
#Total memory = 732.67 (MB)
#Peak memory = 808.53 (MB)
#Number of warnings = 22
#Total number of warnings = 80
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Nov 19 20:30:57 2021
#
**optDesign ... cpu = 0:00:10, real = 0:01:08, mem = 732.7M, totSessionCpu=0:01:27 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Extraction called for design 'IIR_filter' of instances=4134 and nets=1776 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design IIR_filter.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: my_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_18444_localhost.localdomain_isa32_2021_2022_cXAQdM/IIR_filter_18444_4MMhj1.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 971.1M)
Extracted 10.008% (CPU Time= 0:00:00.1  MEM= 1039.7M)
Extracted 20.0094% (CPU Time= 0:00:00.1  MEM= 1039.7M)
Extracted 30.0107% (CPU Time= 0:00:00.1  MEM= 1039.7M)
Extracted 40.012% (CPU Time= 0:00:00.2  MEM= 1039.7M)
Extracted 50.0134% (CPU Time= 0:00:00.2  MEM= 1039.7M)
Extracted 60.008% (CPU Time= 0:00:00.2  MEM= 1039.7M)
Extracted 70.0094% (CPU Time= 0:00:00.2  MEM= 1039.7M)
Extracted 80.0107% (CPU Time= 0:00:00.2  MEM= 1039.7M)
Extracted 90.012% (CPU Time= 0:00:00.3  MEM= 1039.7M)
Extracted 100% (CPU Time= 0:00:00.3  MEM= 1039.7M)
Number of Extracted Resistors     : 23727
Number of Extracted Ground Cap.   : 25350
Number of Extracted Coupling Cap. : 34728
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: my_rc
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1015.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:05.0  MEM: 1015.695M)
**optDesign ... cpu = 0:00:10, real = 0:01:13, mem = 696.4M, totSessionCpu=0:01:27 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: IIR_filter
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=964.414)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 1736
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 1776,  98.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1047.33 CPU=0:00:01.7 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=1047.33 CPU=0:00:02.0 REAL=0:00:12.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1047.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1047.3M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1055.38)
Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 1736. 
Total number of fetched objects 1736
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 1776,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1023.38 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1023.38 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.2 real=0:00:19.0 totSessionCpu=0:01:31 mem=1023.4M)
**optDesign ... cpu = 0:00:14, real = 0:01:32, mem = 732.7M, totSessionCpu=0:01:31 **
Executing marking Critical Nets1
Footprint XOR2_X1 has at least 2 pins...
Footprint XNOR2_X1 has at least 3 pins...
Footprint TLAT_X1 has at least 4 pins...
Footprint SDFF_X1 has at least 5 pins...
*** Number of Vt Cells Partition = 1
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:14, real = 0:01:32, mem = 732.7M, totSessionCpu=0:01:31 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
*** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:01, mem=958.60M, totSessionCpu=0:01:31).
**optDesign ... cpu = 0:00:14, real = 0:01:33, mem = 732.8M, totSessionCpu=0:01:31 **

Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:14, real = 0:01:34, mem = 732.9M, totSessionCpu=0:01:31 **

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  6.959  |  7.546  |  6.959  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   105   |   45    |   105   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.557%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:01:38, mem = 732.9M, totSessionCpu=0:01:32 **
 ReSet Options after AAE Based Opt flow 
Opt: RC extraction mode changed to 'detail'
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
**WARN: (IMPOPT-576):	71 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	DIN[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[10] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[9] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[8] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_1[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_1[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_1[10] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_1[9] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_1[8] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	A_1[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 733.9M, totSessionCpu=0:01:32 **
#Created 135 library cell signatures
#Created 1776 NETS and 0 SPECIALNETS signatures
#Created 4134 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 733.93 (MB), peak = 808.53 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 734.07 (MB), peak = 808.53 (MB)
Begin checking placement ... (start mem=974.6M, init mem=974.6M)
*info: Placed = 4134          
*info: Unplaced = 0           
Placement Density:100.00%(4609/4609)
Placement Density (including fixed std cells):100.00%(4609/4609)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=974.6M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'IIR_filter' of instances=4134 and nets=1776 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design IIR_filter.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: my_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_18444_localhost.localdomain_isa32_2021_2022_cXAQdM/IIR_filter_18444_4MMhj1.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 966.6M)
Extracted 10.008% (CPU Time= 0:00:00.1  MEM= 1033.7M)
Extracted 20.0094% (CPU Time= 0:00:00.1  MEM= 1033.7M)
Extracted 30.0107% (CPU Time= 0:00:00.2  MEM= 1033.7M)
Extracted 40.012% (CPU Time= 0:00:00.2  MEM= 1033.7M)
Extracted 50.0134% (CPU Time= 0:00:00.2  MEM= 1033.7M)
Extracted 60.008% (CPU Time= 0:00:00.2  MEM= 1033.7M)
Extracted 70.0094% (CPU Time= 0:00:00.2  MEM= 1033.7M)
Extracted 80.0107% (CPU Time= 0:00:00.3  MEM= 1033.7M)
Extracted 90.012% (CPU Time= 0:00:00.3  MEM= 1033.7M)
Extracted 100% (CPU Time= 0:00:00.4  MEM= 1033.7M)
Number of Extracted Resistors     : 23727
Number of Extracted Ground Cap.   : 25350
Number of Extracted Coupling Cap. : 34728
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: my_rc
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1009.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:04.0  MEM: 1013.680M)
Unfixed 0 ViaPillar Nets
**ERROR: (IMPOPT-310):	Design density (100.00%) exceeds/equals limit (95.00%).
Unfixed 0 ViaPillar Nets
**ERROR: (IMPOPT-310):	Design density (100.00%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:33 mem=991.5M ***
*info: Run optDesign holdfix with 1 thread.
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: IIR_filter
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Total number of fetched objects 1736
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 1776,  98.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:01.6 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:01.9 REAL=0:00:11.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 15. 
Total number of fetched objects 1736
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 1776,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.0 real=0:00:19.0 totSessionCpu=0:00:06.2 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:03.2 real=0:00:20.0 totSessionCpu=0:00:06.2 mem=0.0M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:03.3 real=0:00:20.0 totSessionCpu=0:00:06.3 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_18444_localhost.localdomain_isa32_2021_2022_cXAQdM/coe_eosdata_S4hRVO/MyAnView.twf, for view: MyAnView 
	 Dumping view 0 MyAnView 
**WARN: (PRL-280):	The elapsed time (20 sec) of the threaded job 1 is more than twice the CPU time (3 sec).  This indicates that enough physical memory is not available and the system may be swapping. It is recommended that you reduce the number of threads or jobs being run on this machine, or execute this job on a machine with a larger physical memory.
_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: IIR_filter
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1209.54)
Total number of fetched objects 1736
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 1776,  98.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1298.93 CPU=0:00:01.7 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=1298.93 CPU=0:00:01.9 REAL=0:00:13.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1298.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1298.9M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1306.97)
Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 1736. 
Total number of fetched objects 1736
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 1776,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1274.96 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1274.96 CPU=0:00:00.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:03.1 real=0:00:21.0 totSessionCpu=0:01:41 mem=1275.0M)
Done building cte setup timing graph (fixHold) cpu=0:00:08.0 real=0:00:53.0 totSessionCpu=0:01:41 mem=1275.0M ***
Setting latch borrow mode to budget during optimization.
Loading timing data from /tmp/innovus_temp_18444_localhost.localdomain_isa32_2021_2022_cXAQdM/coe_eosdata_S4hRVO/MyAnView.twf 
	 Loading view 0 MyAnView 

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView
Hold  views included:
 MyAnView

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  6.959  |  7.546  |  6.959  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   105   |   45    |   105   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.006  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   45    |   45    |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.557%
       (100.000% with Fillers)
------------------------------------------------------------

*Info: minBufDelay = 21.9 ps, libStdDelay = 10.1 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: MyAnView
**optDesign ... cpu = 0:00:10, real = 0:01:07, mem = 815.1M, totSessionCpu=0:01:42 **
Info: 1 clock net  excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:10, real = 0:01:08, mem = 815.1M, totSessionCpu=0:01:42 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: IIR_filter
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Total number of fetched objects 1736
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 1776,  98.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:01.6 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:01.9 REAL=0:00:12.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 15. 
Total number of fetched objects 1736
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 1776,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.0 real=0:00:19.0 totSessionCpu=0:00:09.2 mem=0.0M)
**WARN: (PRL-280):	The elapsed time (21 sec) of the threaded job 1 is more than twice the CPU time (3 sec).  This indicates that enough physical memory is not available and the system may be swapping. It is recommended that you reduce the number of threads or jobs being run on this machine, or execute this job on a machine with a larger physical memory.
_______________________________________________________________________

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 
Hold  views included:
 MyAnView

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  6.959  |  7.546  |  6.959  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   105   |   45    |   105   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.006  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   45    |   45    |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.557%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:01:33, mem = 814.0M, totSessionCpu=0:01:46 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=11/19 20:33:05, mem=813.6M)
% Begin Save netlist data ... (date=11/19 20:33:06, mem=814.2M)
Writing Binary DB to IIR_filter.enc.dat.tmp/IIR_filter.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/19 20:33:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=814.3M, current mem=814.3M)
% Begin Save AAE data ... (date=11/19 20:33:06, mem=814.3M)
Saving AAE Data ...
% End Save AAE data ... (date=11/19 20:33:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=814.3M, current mem=814.3M)
% Begin Save clock tree data ... (date=11/19 20:33:07, mem=814.5M)
% End Save clock tree data ... (date=11/19 20:33:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=814.5M, current mem=814.5M)
Saving preference file IIR_filter.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/19 20:33:08, mem=814.9M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/19 20:33:09, total cpu=0:00:00.1, real=0:00:01.0, peak res=815.0M, current mem=815.0M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=11/19 20:33:09, mem=815.0M)
** Saving stdCellPlacement_binary (version# 1) ...
% End Save placement data ... (date=11/19 20:33:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=815.0M, current mem=815.0M)
% Begin Save routing data ... (date=11/19 20:33:09, mem=815.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1073.5M) ***
% End Save routing data ... (date=11/19 20:33:10, total cpu=0:00:00.1, real=0:00:01.0, peak res=816.0M, current mem=816.0M)
Saving property file IIR_filter.enc.dat.tmp/IIR_filter.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1073.5M) ***
#Saving pin access info...
#
% Begin Save power constraints data ... (date=11/19 20:33:11, mem=816.2M)
% End Save power constraints data ... (date=11/19 20:33:11, total cpu=0:00:00.0, real=0:00:01.0, peak res=816.3M, current mem=816.3M)
Generated self-contained design IIR_filter.enc.dat.tmp
#% End save design ... (date=11/19 20:33:15, total cpu=0:00:01.0, real=0:00:09.0, peak res=816.3M, current mem=735.4M)
*** Message Summary: 0 warning(s), 0 error(s)

Begin checking placement ... (start mem=1114.1M, init mem=1114.1M)
*info: Placed = 4134          
*info: Unplaced = 0           
Placement Density:100.00%(4609/4609)
Placement Density (including fixed std cells):100.00%(4609/4609)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1114.1M)
Extraction called for design 'IIR_filter' of instances=4134 and nets=1776 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design IIR_filter.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: my_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_18444_localhost.localdomain_isa32_2021_2022_cXAQdM/IIR_filter_18444_jVf3vF.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1115.9M)
Extracted 10.008% (CPU Time= 0:00:00.1  MEM= 1187.5M)
Extracted 20.0094% (CPU Time= 0:00:00.1  MEM= 1187.5M)
Extracted 30.0107% (CPU Time= 0:00:00.1  MEM= 1187.5M)
Extracted 40.012% (CPU Time= 0:00:00.1  MEM= 1187.5M)
Extracted 50.0134% (CPU Time= 0:00:00.2  MEM= 1187.5M)
Extracted 60.008% (CPU Time= 0:00:00.2  MEM= 1187.5M)
Extracted 70.0094% (CPU Time= 0:00:00.2  MEM= 1187.5M)
Extracted 80.0107% (CPU Time= 0:00:00.2  MEM= 1187.5M)
Extracted 90.012% (CPU Time= 0:00:00.3  MEM= 1187.5M)
Extracted 100% (CPU Time= 0:00:00.3  MEM= 1187.5M)
Number of Extracted Resistors     : 23727
Number of Extracted Ground Cap.   : 25350
Number of Extracted Coupling Cap. : 34728
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: my_rc
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1171.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:03.0  MEM: 1171.531M)
RC Out has the following PVT Info:
   RC:my_rc, Operating temperature 25 C
rcOut completed:: 9 % rcOut completed:: 19 % rcOut completed:: 29 % rcOut completed:: 39 % rcOut completed:: 49 % rcOut completed:: 59 % rcOut completed:: 69 % rcOut completed:: 79 % rcOut completed:: 89 % rcOut completed:: 100 % 
RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 1149.3M)
RC Out has the following PVT Info:
   RC:my_rc, Operating temperature 25 C
rcOut completed:: 9 % rcOut completed:: 19 % rcOut completed:: 29 % rcOut completed:: 39 % rcOut completed:: 49 % rcOut completed:: 59 % rcOut completed:: 69 % rcOut completed:: 79 % rcOut completed:: 89 % rcOut completed:: 100 % 
RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 1149.3M)
RC Out has the following PVT Info:
   RC:my_rc, Operating temperature 25 C
Printing *|NET...
rcOut completed:: 9 % rcOut completed:: 19 % rcOut completed:: 29 % rcOut completed:: 39 % rcOut completed:: 49 % rcOut completed:: 59 % rcOut completed:: 69 % rcOut completed:: 79 % rcOut completed:: 89 % rcOut completed:: 100 % 
RC Out from RCDB Completed (CPU Time= 0:00:00.3  MEM= 1149.3M)
RC Out has the following PVT Info:
   RC:my_rc, Operating temperature 25 C
Dumping Spef file.....
Printing D_NET...
rcOut completed:: 9 % rcOut completed:: 19 % rcOut completed:: 29 % rcOut completed:: 39 % rcOut completed:: 49 % rcOut completed:: 59 % rcOut completed:: 69 % rcOut completed:: 79 % rcOut completed:: 89 % rcOut completed:: 100 % 
RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 1149.3M)
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'IIR_filter' of instances=4134 and nets=1776 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design IIR_filter.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: my_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_18444_localhost.localdomain_isa32_2021_2022_cXAQdM/IIR_filter_18444_jVf3vF.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1114.7M)
Extracted 10.008% (CPU Time= 0:00:00.2  MEM= 1154.7M)
Extracted 20.0094% (CPU Time= 0:00:00.2  MEM= 1154.7M)
Extracted 30.0107% (CPU Time= 0:00:00.2  MEM= 1154.7M)
Extracted 40.012% (CPU Time= 0:00:00.2  MEM= 1154.7M)
Extracted 50.0134% (CPU Time= 0:00:00.2  MEM= 1154.7M)
Extracted 60.008% (CPU Time= 0:00:00.3  MEM= 1154.7M)
Extracted 70.0094% (CPU Time= 0:00:00.3  MEM= 1154.7M)
Extracted 80.0107% (CPU Time= 0:00:00.3  MEM= 1154.7M)
Extracted 90.012% (CPU Time= 0:00:00.3  MEM= 1154.7M)
Extracted 100% (CPU Time= 0:00:00.4  MEM= 1154.7M)
Number of Extracted Resistors     : 23727
Number of Extracted Ground Cap.   : 25350
Number of Extracted Coupling Cap. : 34728
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: my_rc
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1138.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:04.0  MEM: 1142.719M)
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: IIR_filter
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1140.72)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 1736
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 1776,  98.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1214.1 CPU=0:00:01.6 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=1214.1 CPU=0:00:02.0 REAL=0:00:13.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1214.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1214.1M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1222.14)
Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 1736. 
Total number of fetched objects 1736
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 1776,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1190.14 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1190.14 CPU=0:00:00.1 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  6.959  |  7.546  |  6.959  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   105   |   45    |   105   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.557%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 4.57 sec
Total Real time: 29.0 sec
Total Memory Usage: 1117.367188 Mbytes
Reset AAE Options
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'IIR_filter' of instances=4134 and nets=1776 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design IIR_filter.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: my_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_18444_localhost.localdomain_isa32_2021_2022_cXAQdM/IIR_filter_18444_jVf3vF.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1123.4M)
Extracted 10.008% (CPU Time= 0:00:00.1  MEM= 1188.9M)
Extracted 20.0094% (CPU Time= 0:00:00.1  MEM= 1188.9M)
Extracted 30.0107% (CPU Time= 0:00:00.2  MEM= 1188.9M)
Extracted 40.012% (CPU Time= 0:00:00.2  MEM= 1188.9M)
Extracted 50.0134% (CPU Time= 0:00:00.2  MEM= 1188.9M)
Extracted 60.008% (CPU Time= 0:00:00.2  MEM= 1188.9M)
Extracted 70.0094% (CPU Time= 0:00:00.2  MEM= 1188.9M)
Extracted 80.0107% (CPU Time= 0:00:00.3  MEM= 1188.9M)
Extracted 90.012% (CPU Time= 0:00:00.3  MEM= 1188.9M)
Extracted 100% (CPU Time= 0:00:00.4  MEM= 1188.9M)
Number of Extracted Resistors     : 23727
Number of Extracted Ground Cap.   : 25350
Number of Extracted Coupling Cap. : 34728
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: my_rc
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1172.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:05.0  MEM: 1176.922M)
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: IIR_filter
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1123.71)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 1736
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 1776,  98.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1206.62 CPU=0:00:01.6 REAL=0:00:09.0)
End delay calculation (fullDC). (MEM=1206.62 CPU=0:00:01.9 REAL=0:00:11.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1206.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1206.6M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1214.67)
Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 15. 
Total number of fetched objects 1736
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 1776,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1182.67 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1182.67 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.6 real=0:00:15.0 totSessionCpu=0:01:57 mem=1182.7M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.006  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   45    |   45    |    0    |
+--------------------+---------+---------+---------+

Density: 59.557%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 3.62 sec
Total Real time: 25.0 sec
Total Memory Usage: 1087.164062 Mbytes
Reset AAE Options
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Nov 19 20:34:20 2021

Design Name: IIR_filter
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (78.8500, 77.2800)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Fri Nov 19 20:34:22 2021
Time Elapsed: 0:00:02.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.3  MEM: 0.000M)

 *** Starting Verify Geometry (MEM: 1087.2) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2160
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 7.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:01.1  MEM: 121.5M)

Gate area 0.7980 um^2
[0] IIR_filter Gates=3440 Cells=1335 Area=2745.1 um^2
Writing Netlist "./IIR_filter.v" ...
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: IIR_filter
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1206.66)
Total number of fetched objects 1736
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 1776,  98.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1265.81 CPU=0:00:01.6 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=1265.81 CPU=0:00:01.8 REAL=0:00:12.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1265.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1265.8M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1265.81)
Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 1736. 
Total number of fetched objects 1736
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 1776,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1233.8 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1233.8 CPU=0:00:00.1 REAL=0:00:01.0)

*** Memory Usage v#1 (Current mem = 1096.031M, initial mem = 179.684M) ***
*** Message Summary: 345 warning(s), 4 error(s)

--- Ending "Innovus" (totcpu=0:02:01, real=0:12:54, mem=1096.0M) ---


###############################
# Starting Modelsim switching simulation of Direct-Form-II

Removing old library
Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do commands-inn.do 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Compiling package constants
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package constants
# -- Compiling entity data_maker
# -- Compiling architecture beh of data_maker
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package constants
# -- Compiling entity data_sink
# -- Compiling architecture beh of data_sink
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module IIR_filter
# 
# Top level modules:
# 	IIR_filter
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module tb_iir
# 
# Top level modules:
# 	tb_iir
# vsim -L /software/dk/nangate45/verilog/msim6.2g -sdftyp /tb_iir/UUT=../innovus/IIR_filter.sdf -t 10ps work.tb_iir 
# ** Note: (vsim-3812) Design is being optimized...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 3.10.0-957.5.1.el7.x86_64
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.tb_iir(fast)
# Loading work.IIR_filter(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.CLKBUF_X2(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AOI21_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.INV_X2(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AND2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NAND2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OAI21_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.DFFR_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.XNOR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.INV_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.FA_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.XOR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OAI22_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NOR3_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OR3_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NOR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AOI22_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.MUX2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OAI222_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AOI222_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.XNOR2_X2(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.XOR2_X2(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.HA_X1(fast)
# Loading instances from ../innovus/IIR_filter.sdf
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.constants
# Loading work.data_maker(beh)
# ** Warning: (vsim-3017) ../innovus/IIR_filter.v(2314): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/S1_sub_17_U2_14
# ** Warning: (vsim-3017) ../innovus/IIR_filter.v(2396): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/A1_add_17_U1_14
# Loading work.data_sink(beh)
# Loading timing data from ../innovus/IIR_filter.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Region: /tb_iir  File: ../tb/tb_iir.v

###############################
# Starting Innovus planning of Direct-Form-II


Cadence Innovus(TM) Implementation System.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
Options:	-files commands2.tcl 
Date:		Fri Nov 19 20:35:11 2021
Host:		localhost.localdomain (x86_64 w/Linux 3.10.0-957.5.1.el7.x86_64) (1core*2cpus*Westmere E56xx/L56xx/X56xx (Nehalem-C) 4096KB)
OS:		CentOS Linux release 7.6.1810 (Core) 

License:
		invs	Innovus Implementation System	17.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Create and set the environment variable TMPDIR to /tmp/innovus_temp_26216_localhost.localdomain_isa32_2021_2022_BARvNZ.

Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

Sourcing file "commands2.tcl" ...
#% Begin load design ... (date=11/19 20:37:58, mem=400.3M)
Set Default Input Pin Transition as 0.1 ps.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
% Begin Load MMMC data ... (date=11/19 20:38:00, mem=401.5M)
% End Load MMMC data ... (date=11/19 20:38:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=401.7M, current mem=401.7M)

Loading LEF file /home/isa32_2021_2022/LAB1/Direct-Form-II/innovus/IIR_filter.enc.dat/libs/lef/NangateOpenCellLibrary.lef ...
Set DBUPerIGU to M2 pitch 380.

viaInitial starts at Fri Nov 19 20:38:01 2021
viaInitial ends at Fri Nov 19 20:38:01 2021
Loading view definition file from IIR_filter.enc.dat/viewDefinition.tcl
Reading MY_LIBSET timing library '/software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 134 cells in library 'NangateOpenCellLibrary' 
*** End library_loading (cpu=0.04min, real=0.23min, mem=27.9M, fe_cpu=0.44min, fe_real=3.07min, fe_mem=515.6M) ***
% Begin Load netlist data ... (date=11/19 20:38:15, mem=498.0M)
*** Begin netlist parsing (mem=515.6M) ***
Created 134 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilogBinary netlist '/home/isa32_2021_2022/LAB1/Direct-Form-II/innovus/IIR_filter.enc.dat/IIR_filter.v.bin'
Reading binary database version 1

*** Memory Usage v#1 (Current mem = 522.578M, initial mem = 179.684M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=522.6M) ***
% End Load netlist data ... (date=11/19 20:38:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=498.0M, current mem=426.3M)
Set top cell to IIR_filter.
Hooked 134 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell IIR_filter ...
*** Netlist is unique.
** info: there are 135 modules.
** info: there are 1335 stdCell insts.

*** Memory Usage v#1 (Current mem = 536.246M, initial mem = 179.684M) ***
*info: set bottom ioPad orient R0
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Loading preference file IIR_filter.enc.dat/gui.pref.tcl ...
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
addRing command will ignore shorts while creating rings.
addRing command will disallow rings to go over rows.
addRing command will consider rows while creating rings.
The ring targets are set to core/block ring wires.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/isa32_2021_2022/LAB1/Direct-Form-II/innovus/IIR_filter.enc.dat/libs/mmmc/NCSU_FreePDK_45nm.capTbl ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: MyAnView
    RC-Corner Name        : my_rc
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/home/isa32_2021_2022/LAB1/Direct-Form-II/innovus/IIR_filter.enc.dat/libs/mmmc/NCSU_FreePDK_45nm.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file '/home/isa32_2021_2022/LAB1/Direct-Form-II/innovus/IIR_filter.enc.dat/libs/mmmc/IIR_filter.sdc' ...
Current (total cpu=0:00:27.7, real=0:03:10, peak res=553.5M, current mem=553.5M)
INFO (CTE): Constraints read successfully.
WARNING (CTE-25): Line: 8 of File /home/isa32_2021_2022/LAB1/Direct-Form-II/innovus/IIR_filter.enc.dat/libs/mmmc/IIR_filter.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=569.2M, current mem=569.2M)
Current (total cpu=0:00:27.9, real=0:03:11, peak res=569.2M, current mem=569.2M)
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
% Begin Load floorplan data ... (date=11/19 20:38:23, mem=571.3M)
Reading floorplan file - IIR_filter.enc.dat/IIR_filter.fp.gz (mem = 675.7M).
% Begin Load floorplan data ... (date=11/19 20:38:23, mem=571.4M)
*info: reset 1776 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 157700 154560)
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
 ... processed partition successfully.
Reading binary special route file IIR_filter.enc.dat/IIR_filter.fp.spr.gz (Created by Innovus v17.11-s080_1 on Fri Nov 19 20:33:08 2021, version: 1)
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Delete all existing relative floorplan constraints.
% End Load floorplan data ... (date=11/19 20:38:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=572.2M, current mem=572.2M)
% End Load floorplan data ... (date=11/19 20:38:23, total cpu=0:00:00.1, real=0:00:01.0, peak res=572.2M, current mem=572.2M)
% Begin Load SymbolTable ... (date=11/19 20:38:24, mem=572.2M)
% End Load SymbolTable ... (date=11/19 20:38:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=573.6M, current mem=573.6M)
% Begin Load placement data ... (date=11/19 20:38:24, mem=573.6M)
Reading placement file - IIR_filter.enc.dat/IIR_filter.place.gz.
*** Checked 2 GNC rules.
*** applyConnectGlobalNets disabled.
** Reading stdCellPlacement_binary (Created by Innovus v17.11-s080_1 on Fri Nov 19 20:33:09 2021, version# 1) ...
*** Checked 2 GNC rules.
*** applyConnectGlobalNets disabled.
*** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=691.7M) ***
Total net length = 1.172e+04 (5.200e+03 6.524e+03) (ext = 4.757e+02)
% End Load placement data ... (date=11/19 20:38:24, total cpu=0:00:00.1, real=0:00:00.0, peak res=575.1M, current mem=575.1M)
*** Checked 2 GNC rules.
*** Applying global-net connections...
*** Applied 2 GNC rules (cpu = 0:00:00.0)
% Begin Load routing data ... (date=11/19 20:38:24, mem=575.2M)
Reading routing file - IIR_filter.enc.dat/IIR_filter.route.gz.
Reading Innovus routing data (Created by Innovus v17.11-s080_1 on Fri Nov 19 20:33:10 2021 Format: 16.2) ...
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
*** Total 1739 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=692.7M) ***
% End Load routing data ... (date=11/19 20:38:24, total cpu=0:00:00.1, real=0:00:00.0, peak res=582.3M, current mem=582.3M)
Reading property file IIR_filter.enc.dat/IIR_filter.prop
*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=692.7M) ***
Set Default Input Pin Transition as 0.1 ps.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
% Begin Load power constraints ... (date=11/19 20:38:25, mem=582.9M)
source IIR_filter.enc.dat/IIR_filter_power_constraints.tcl
'set_default_switching_activity' finished successfully.
% End Load power constraints ... (date=11/19 20:38:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=582.9M, current mem=579.8M)
Start generating vias ...
#Skip building auto via since it is not turned on.
Via generation completed.
% Begin load AAE data ... (date=11/19 20:38:26, mem=584.3M)
AAE DB initialization (MEM=722.785 CPU=0:00:00.2 REAL=0:00:01.0) 
% End load AAE data ... (date=11/19 20:38:27, total cpu=0:00:00.2, real=0:00:01.0, peak res=584.3M, current mem=583.4M)
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
#% End load design ... (date=11/19 20:38:27, total cpu=0:00:05.2, real=0:00:29.0, peak res=584.3M, current mem=583.5M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
*** Message Summary: 23 warning(s), 0 error(s)

Extraction called for design 'IIR_filter' of instances=4134 and nets=1776 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design IIR_filter.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: my_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_26216_localhost.localdomain_isa32_2021_2022_BARvNZ/IIR_filter_26216_3bkhWm.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 722.8M)
Extracted 10.008% (CPU Time= 0:00:00.1  MEM= 777.4M)
Extracted 20.0094% (CPU Time= 0:00:00.1  MEM= 778.4M)
Extracted 30.0107% (CPU Time= 0:00:00.1  MEM= 778.4M)
Extracted 40.012% (CPU Time= 0:00:00.1  MEM= 778.4M)
Extracted 50.0134% (CPU Time= 0:00:00.1  MEM= 779.4M)
Extracted 60.008% (CPU Time= 0:00:00.1  MEM= 779.4M)
Extracted 70.0094% (CPU Time= 0:00:00.2  MEM= 779.4M)
Extracted 80.0107% (CPU Time= 0:00:00.2  MEM= 779.4M)
Extracted 90.012% (CPU Time= 0:00:00.2  MEM= 779.4M)
Extracted 100% (CPU Time= 0:00:00.3  MEM= 779.4M)
Number of Extracted Resistors     : 23727
Number of Extracted Ground Cap.   : 25350
Number of Extracted Coupling Cap. : 34728
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: my_rc
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 763.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:04.0  MEM: 763.422M)
RC Out has the following PVT Info:
   RC:my_rc, Operating temperature 25 C
rcOut completed:: 9 % rcOut completed:: 19 % rcOut completed:: 29 % rcOut completed:: 39 % rcOut completed:: 49 % rcOut completed:: 59 % rcOut completed:: 69 % rcOut completed:: 79 % rcOut completed:: 89 % rcOut completed:: 100 % 
RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 763.4M)
RC Out has the following PVT Info:
   RC:my_rc, Operating temperature 25 C
rcOut completed:: 9 % rcOut completed:: 19 % rcOut completed:: 29 % rcOut completed:: 39 % rcOut completed:: 49 % rcOut completed:: 59 % rcOut completed:: 69 % rcOut completed:: 79 % rcOut completed:: 89 % rcOut completed:: 100 % 
RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 763.4M)
RC Out has the following PVT Info:
   RC:my_rc, Operating temperature 25 C
Printing *|NET...
rcOut completed:: 9 % rcOut completed:: 19 % rcOut completed:: 29 % rcOut completed:: 39 % rcOut completed:: 49 % rcOut completed:: 59 % rcOut completed:: 69 % rcOut completed:: 79 % rcOut completed:: 89 % rcOut completed:: 100 % 
RC Out from RCDB Completed (CPU Time= 0:00:00.3  MEM= 763.4M)
RC Out has the following PVT Info:
   RC:my_rc, Operating temperature 25 C
Dumping Spef file.....
Printing D_NET...
rcOut completed:: 9 % rcOut completed:: 19 % rcOut completed:: 29 % rcOut completed:: 39 % rcOut completed:: 49 % rcOut completed:: 59 % rcOut completed:: 69 % rcOut completed:: 79 % rcOut completed:: 89 % rcOut completed:: 100 % 
RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 763.4M)
'set_default_switching_activity' finished successfully.
'read_activity_file' finished successfully.

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    1.10V	    VDD
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: IIR_filter
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=763.422)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 1736
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 1776,  98.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1010.48 CPU=0:00:01.7 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=913.113 CPU=0:00:02.3 REAL=0:00:15.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 913.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 913.1M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=921.16)
Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 1736. 
Total number of fetched objects 1736
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 1776,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=884.766 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=884.766 CPU=0:00:00.1 REAL=0:00:01.0)
Load RC corner of view MyAnView

Begin Power Analysis

    0.00V	    VSS
    1.10V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=646.02MB/646.02MB)

Begin Processing Timing Window Data for Power Calculation

myCLOCK(84.4595MHz) CK: assigning clock myCLOCK to net CLK
Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=646.13MB/646.13MB)

Parsing VCD file ../vcd/myiir_inn.vcd

Starting Reading VCD variables
2021-Nov-19 20:38:55 (2021-Nov-19 19:38:55 GMT)

Finished Reading VCD variables
2021-Nov-19 20:38:55 (2021-Nov-19 19:38:55 GMT)
   With this vcd command,  0 value changes and 8.88e-06 second simulation
time were counted for power consumption calculation.

  Filename (activity)                    : ../vcd/myiir_inn.vcd
  Names in file that matched to design   : 0/0
  Annotation coverage for this file      : 0/1737 = 0%


  Total annotation coverage for all files of type VCD: 0/1737 = 0%
  Percent of VCD annotated nets with zero toggles: 0/1737 = 0%

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=695.01MB/695.01MB)

Begin Processing Signal Activity


Starting Levelizing
2021-Nov-19 20:38:56 (2021-Nov-19 19:38:56 GMT)
2021-Nov-19 20:38:56 (2021-Nov-19 19:38:56 GMT): 10%
2021-Nov-19 20:38:56 (2021-Nov-19 19:38:56 GMT): 20%
2021-Nov-19 20:38:56 (2021-Nov-19 19:38:56 GMT): 30%
2021-Nov-19 20:38:56 (2021-Nov-19 19:38:56 GMT): 40%
2021-Nov-19 20:38:56 (2021-Nov-19 19:38:56 GMT): 50%
2021-Nov-19 20:38:56 (2021-Nov-19 19:38:56 GMT): 60%
2021-Nov-19 20:38:56 (2021-Nov-19 19:38:56 GMT): 70%
2021-Nov-19 20:38:56 (2021-Nov-19 19:38:56 GMT): 80%
2021-Nov-19 20:38:56 (2021-Nov-19 19:38:56 GMT): 90%

Finished Levelizing
2021-Nov-19 20:38:56 (2021-Nov-19 19:38:56 GMT)

Starting Activity Propagation
2021-Nov-19 20:38:56 (2021-Nov-19 19:38:56 GMT)
2021-Nov-19 20:38:56 (2021-Nov-19 19:38:56 GMT): 10%
2021-Nov-19 20:38:56 (2021-Nov-19 19:38:56 GMT): 20%
2021-Nov-19 20:38:56 (2021-Nov-19 19:38:56 GMT): 30%
2021-Nov-19 20:38:56 (2021-Nov-19 19:38:56 GMT): 40%
2021-Nov-19 20:38:57 (2021-Nov-19 19:38:57 GMT): 50%
2021-Nov-19 20:38:57 (2021-Nov-19 19:38:57 GMT): 60%
2021-Nov-19 20:38:57 (2021-Nov-19 19:38:57 GMT): 70%

Finished Activity Propagation
2021-Nov-19 20:38:57 (2021-Nov-19 19:38:57 GMT)

Activity annotation summary:
        Primary Inputs : 1/59 = 1.69492%
          Flop outputs : 0/90 = 0%
  Memory/Macro outputs : 0/0 = 0%
      Tristate outputs : 0/0 = 0%
            Total Nets : 1/1737 = 0.0575705%

Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:01, mem(process/total)=695.20MB/695.20MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2021-Nov-19 20:38:57 (2021-Nov-19 19:38:57 GMT)
 ... Calculating switching power
2021-Nov-19 20:38:57 (2021-Nov-19 19:38:57 GMT): 10%
2021-Nov-19 20:38:57 (2021-Nov-19 19:38:57 GMT): 20%
2021-Nov-19 20:38:57 (2021-Nov-19 19:38:57 GMT): 30%
2021-Nov-19 20:38:57 (2021-Nov-19 19:38:57 GMT): 40%
2021-Nov-19 20:38:57 (2021-Nov-19 19:38:57 GMT): 50%
 ... Calculating internal and leakage power
2021-Nov-19 20:38:57 (2021-Nov-19 19:38:57 GMT): 60%
2021-Nov-19 20:38:58 (2021-Nov-19 19:38:58 GMT): 70%
2021-Nov-19 20:38:59 (2021-Nov-19 19:38:59 GMT): 80%
2021-Nov-19 20:39:01 (2021-Nov-19 19:39:01 GMT): 90%

Finished Calculating power
2021-Nov-19 20:39:02 (2021-Nov-19 19:39:02 GMT)
Ended Power Computation: (cpu=0:00:01, real=0:00:05, mem(process/total)=695.57MB/695.57MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=695.57MB/695.57MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:07, mem(process/total)=695.62MB/695.62MB)

Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.58355535 	   52.3763%
Total Switching Power:       0.47539004 	   42.6680%
Total Leakage Power:         0.05521484 	    4.9557%
Total Power:                 1.11416023
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=695.91MB/695.91MB)

Begin Creating Binary Database
Ended Creating Binary Database: (cpu=0:00:00, real=0:00:01,
mem(process/total)=695.92MB/695.92MB)

Output file is .//IIR_filter.rpt
Load RC corner of view MyAnView
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.58355535 	   52.3763%
Total Switching Power:       0.47539004 	   42.6680%
Total Leakage Power:         0.05521484 	    4.9557%
Total Power:                 1.11416023
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=696.07MB/696.07MB)


Output file is .//power_report

*** Memory Usage v#1 (Current mem = 839.539M, initial mem = 179.684M) ***
*** Message Summary: 24 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=0:00:34.7, real=0:03:53, mem=839.5M) ---


###############################
# Starting Modelsim logic simulation of Look-Ahead

Removing old library
Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do commands-rtl.do 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Compiling package constants_la
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package constants_la
# -- Compiling entity adder
# -- Compiling architecture behavioral of adder
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity multiplier
# -- Compiling architecture behavioral of multiplier
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity reg
# -- Compiling architecture behavioral of reg
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Compiling entity reg_bit
# -- Compiling architecture behavioral of reg_bit
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package constants_la
# -- Compiling entity subext
# -- Compiling architecture behavioral of subext
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package numeric_std
# -- Loading package constants_la
# -- Compiling entity iir_filter_la
# -- Compiling architecture fsm of iir_filter_la
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package constants_la
# -- Compiling entity data_maker_la
# -- Compiling architecture beh of data_maker_la
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package constants_la
# -- Compiling entity data_sink
# -- Compiling architecture beh of data_sink
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module tb_iir_LA
# 
# Top level modules:
# 	tb_iir_LA
# vsim -t 10ps work.tb_iir_LA 
# ** Note: (vsim-3812) Design is being optimized...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 3.10.0-957.5.1.el7.x86_64
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.tb_iir_LA(fast)
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.constants_la
# Loading work.data_maker_la(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.numeric_std(body)
# Loading work.iir_filter_la(fsm)#1
# Loading work.reg_bit(behavioral)
# Loading work.reg(behavioral)#1
# Loading work.reg(behavioral)#2
# Loading work.subext(behavioral)
# Loading work.adder(behavioral)
# Loading work.multiplier(behavioral)#1
# Loading work.multiplier(behavioral)#2
# Loading work.data_sink(beh)

###############################
# Starting Synopsys synthesis of Look-Ahead


                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                Version O-2018.06-SP4 for linux64 - Nov 27, 2018

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/isa32_2021_2022/.synopsys_dv_prefs.tcl
#Synopsys script version
source commands.scr
Running PRESTO HDLC
Compiling Package Declaration CONSTANTS_LA
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current_64.18/libraries/syn/dw_foundation.sldb'
Running PRESTO HDLC
Compiling Entity Declaration MULTIPLIER
Compiling Architecture BEHAVIORAL of MULTIPLIER
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration ADDER
Compiling Architecture BEHAVIORAL of ADDER
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration SUBEXT
Compiling Architecture BEHAVIORAL of SUBEXT
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration REG
Compiling Architecture BEHAVIORAL of REG
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration REG_BIT
Compiling Architecture BEHAVIORAL of REG_BIT
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration IIR_FILTER_LA
Compiling Architecture FSM of IIR_FILTER_LA
Presto compilation completed successfully.
Information: Uniquified 4 instances of design 'reg_bit'. (OPT-1056)
Information: Uniquified 3 instances of design 'reg_N14'. (OPT-1056)
Information: Uniquified 3 instances of design 'reg_N15'. (OPT-1056)
Information: Uniquified 2 instances of design 'adder'. (OPT-1056)
Information: Uniquified 3 instances of design 'multiplier_Nin115_Nin213'. (OPT-1056)

  Linking design 'IIR_filter_LA'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (18 designs)              /home/isa32_2021_2022/LAB1/Look-Ahead/syn/IIR_filter_LA.db, etc
  NangateOpenCellLibrary (library) /software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db
  dw_foundation.sldb (library) /software/synopsys/syn_current_64.18/libraries/syn/dw_foundation.sldb

Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.4 |     *     |
| Licensed DW Building Blocks        | O-2018.06-DWBB_201806.4 |     *     |
============================================================================


Information: There are 18 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'multiplier_Nin115_Nin213_0'
  Processing 'multiplier_Nin114_Nin213'
  Processing 'adder_0'
  Processing 'subEXT'
  Processing 'reg_N14_0'
  Processing 'reg_N15_0'
  Processing 'reg_bit_0'
  Processing 'IIR_filter_LA'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'adder_0_DW01_add_0'
  Processing 'adder_1_DW01_add_0'
  Processing 'subEXT_DW01_sub_0'
  Mapping 'multiplier_Nin115_Nin213_0_DW_mult_tc_0'
  Mapping 'multiplier_Nin115_Nin213_2_DW_mult_tc_0'
  Mapping 'multiplier_Nin115_Nin213_1_DW_mult_tc_0'
  Mapping 'multiplier_Nin114_Nin213_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:33    4069.5      0.00       0.0      29.4                          
    0:00:33    4069.5      0.00       0.0      29.4                          
    0:00:33    4069.5      0.00       0.0      29.4                          
    0:00:33    4069.5      0.00       0.0      29.4                          
    0:00:34    4069.5      0.00       0.0      29.4                          
    0:00:38    3876.7      0.00       0.0      26.3                          
    0:00:38    3876.7      0.00       0.0      26.3                          
    0:00:38    3876.7      0.00       0.0      26.3                          
    0:00:38    3876.7      0.00       0.0      26.3                          
    0:00:38    3876.7      0.00       0.0      26.3                          
    0:00:39    3878.3      0.00       0.0       0.0                          
    0:00:39    3878.3      0.00       0.0       0.0                          
    0:00:39    3878.3      0.00       0.0       0.0                          
    0:00:39    3878.3      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:39    3878.3      0.00       0.0       0.0                          
    0:00:39    3878.3      0.00       0.0       0.0                          
    0:00:39    3878.3      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:39    3878.3      0.00       0.0       0.0                          
    0:00:39    3878.3      0.00       0.0       0.0                          
    0:00:40    3876.7      0.00       0.0       0.0                          
    0:00:41    3876.7      0.00       0.0       0.0                          
    0:00:41    3876.7      0.00       0.0       0.0                          
    0:00:41    3876.7      0.00       0.0       0.0                          
    0:00:41    3876.7      0.00       0.0       0.0                          
    0:00:41    3876.7      0.00       0.0       0.0                          
    0:00:41    3876.7      0.00       0.0       0.0                          
    0:00:41    3876.7      0.00       0.0       0.0                          
    0:00:41    3876.7      0.00       0.0       0.0                          
    0:00:41    3876.7      0.00       0.0       0.0                          
    0:00:42    3876.7      0.00       0.0       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'IIR_filter_LA' inherited license information from design 'multiplier_Nin114_Nin213_DW_mult_tc_0'. (DDB-74)
Information: Added key list 'DesignWare' to design 'IIR_filter_LA'. (DDB-72)
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa32_2021_2022/LAB1/Look-Ahead/netlist/IIR_filter_LA.sdf'. (WT-3)
Writing verilog file '/home/isa32_2021_2022/LAB1/Look-Ahead/netlist/IIR_filter_LA.v'.
1
exit

Thank you...

###############################
# Starting Modelsim switching simulation of Look-Ahead

Removing old library
Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do commands-syn.do 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Compiling package constants_la
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package constants_la
# -- Compiling entity data_maker_la
# -- Compiling architecture beh of data_maker_la
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package constants_la
# -- Compiling entity data_sink
# -- Compiling architecture beh of data_sink
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module IIR_filter_LA
# 
# Top level modules:
# 	IIR_filter_LA
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module tb_iir_LA
# 
# Top level modules:
# 	tb_iir_LA
# vsim -L /software/dk/nangate45/verilog/msim6.2g -sdftyp /tb_iir_LA/UUT=../netlist/IIR_filter_LA.sdf -t 10ps work.tb_iir_LA 
# ** Note: (vsim-3812) Design is being optimized...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 3.10.0-957.5.1.el7.x86_64
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.tb_iir_LA(fast)
# Loading work.IIR_filter_LA(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AND2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NAND2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OAI21_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.DFFR_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.BUF_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.XNOR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.INV_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.FA_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.XOR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OAI22_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NAND3_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.MUX2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AOI222_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OAI222_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NOR3_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OR3_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NOR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.XOR2_X2(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.HA_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AOI22_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AOI21_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.XNOR2_X2(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.INV_X1(fast__1)
# Loading instances from ../netlist/IIR_filter_LA.sdf
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.constants_la
# Loading work.data_maker_la(beh)
# ** Warning: (vsim-3017) ../netlist/IIR_filter_LA.v(998): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir_LA/UUT/A2_sub_17_U2_14
# ** Warning: (vsim-3017) ../netlist/IIR_filter_LA.v(1028): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir_LA/UUT/A3_add_17_U1_14
# ** Warning: (vsim-3017) ../netlist/IIR_filter_LA.v(1062): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir_LA/UUT/A4_add_17_U1_14
# Loading work.data_sink(beh)
# Loading timing data from ../netlist/IIR_filter_LA.sdf
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/ROUT_b_reg_13_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/ROUT_b_reg_12_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/ROUT_b_reg_11_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/ROUT_b_reg_10_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/ROUT_b_reg_9_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/ROUT_b_reg_8_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/ROUT_b_reg_7_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/ROUT_b_reg_6_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/ROUT_b_reg_5_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/ROUT_b_reg_4_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/ROUT_b_reg_3_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/ROUT_b_reg_2_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/ROUT_b_reg_1_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/ROUT_b_reg_0_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/Rp3_b_reg_14_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/Rp3_b_reg_13_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/Rp3_b_reg_12_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/Rp3_b_reg_11_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/Rp3_b_reg_10_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/Rp3_b_reg_9_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/Rp3_b_reg_8_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/Rp3_b_reg_7_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/Rp3_b_reg_6_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/Rp3_b_reg_5_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/Rp3_b_reg_4_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/Rp3_b_reg_3_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/Rp3_b_reg_2_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/Rp3_b_reg_1_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/Rp3_b_reg_0_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/Rp2_b_reg_14_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/Rp2_b_reg_13_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/Rp2_b_reg_12_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/Rp2_b_reg_11_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/Rp2_b_reg_10_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/Rp2_b_reg_9_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/Rp2_b_reg_8_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/Rp2_b_reg_7_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/Rp2_b_reg_6_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/Rp2_b_reg_5_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/Rp2_b_reg_4_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/Rp2_b_reg_3_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/Rp2_b_reg_2_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/Rp2_b_reg_1_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/Rp2_b_reg_0_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/Rp1_b_reg_14_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/Rp1_b_reg_13_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/Rp1_b_reg_12_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/Rp1_b_reg_11_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/Rp1_b_reg_10_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/Rp1_b_reg_9_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/Rp1_b_reg_8_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/Rp1_b_reg_7_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/Rp1_b_reg_6_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/Rp1_b_reg_5_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/Rp1_b_reg_4_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/Rp1_b_reg_3_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/Rp1_b_reg_2_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/Rp1_b_reg_1_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/Rp1_b_reg_0_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/R1_b_reg_13_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/R1_b_reg_12_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/R1_b_reg_11_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/R1_b_reg_10_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/R1_b_reg_9_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/R1_b_reg_8_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/R1_b_reg_7_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/R1_b_reg_6_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/R1_b_reg_5_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/R1_b_reg_4_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/R1_b_reg_3_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/R1_b_reg_2_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/R1_b_reg_1_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/R1_b_reg_0_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/RIN_b_reg_13_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/RIN_b_reg_12_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/RIN_b_reg_11_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/RIN_b_reg_10_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/RIN_b_reg_9_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/RIN_b_reg_8_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/RIN_b_reg_7_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/RIN_b_reg_6_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/RIN_b_reg_5_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/RIN_b_reg_4_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/RIN_b_reg_3_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/RIN_b_reg_2_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/RIN_b_reg_1_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/RIN_b_reg_0_
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/R_Control_4_b_reg
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/R_Control_3_b_reg
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/R_Control_2_b_reg
# ** Warning: (vsim-3448) nofile(1758): Setting negative specify check constraint (-50 ps) to zero.
#    Time: 0 ps  Iteration: 0  Instance: /tb_iir_LA/UUT/R_Control_1_b_reg
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Region: /tb_iir_LA  File: ../tb/tb_iir_LA.v

###############################
# Starting Synopsys power analysis of Look-Ahead

Removing old library
VCD to SAIF translator version O-2018.06-SP4 Synopsys, Inc.
direct mapping all VCD instances
processing header of VCD file: ../vcd/myiir_LA_syn.vcd
processing value changes of VCD file: ../vcd/myiir_LA_syn.vcd
generating backward SAIF file: ../saif/myiir_LA_syn.saif

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                Version O-2018.06-SP4 for linux64 - Nov 27, 2018

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/isa32_2021_2022/.synopsys_dv_prefs.tcl
read_verilog -netlist ../netlist/IIR_filter_LA.v
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current_64.18/libraries/syn/dw_foundation.sldb'
Loading db file '/software/synopsys/syn_current_64.18/libraries/syn/gtech.db'
Loading db file '/software/synopsys/syn_current_64.18/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Loading verilog file '/home/isa32_2021_2022/LAB1/Look-Ahead/netlist/IIR_filter_LA.v'
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/isa32_2021_2022/LAB1/Look-Ahead/netlist/IIR_filter_LA.v
Verilog netlist reader completed successfully.
Current design is now '/home/isa32_2021_2022/LAB1/Look-Ahead/netlist/IIR_filter_LA.db:IIR_filter_LA'
Loaded 1 design.
Current design is 'IIR_filter_LA'.
IIR_filter_LA
read_saif -input ../saif/myiir_LA_syn.saif -instance tb_iir_LA/UUT -unit ns -scale 1
1
create_clock -name MY_CLK CLK
1
report_power > ./report/report_power.rpt
exit

Thank you...

###############################
# Starting Innovus planning of Look-Ahead


Cadence Innovus(TM) Implementation System.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
Options:	-files script.tcl 
Date:		Fri Nov 19 20:42:13 2021
Host:		localhost.localdomain (x86_64 w/Linux 3.10.0-957.5.1.el7.x86_64) (1core*2cpus*Westmere E56xx/L56xx/X56xx (Nehalem-C) 4096KB)
OS:		CentOS Linux release 7.6.1810 (Core) 

License:
		invs	Innovus Implementation System	17.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Create and set the environment variable TMPDIR to /tmp/innovus_temp_16157_localhost.localdomain_isa32_2021_2022_QXjVpX.

Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

Sourcing file "script.tcl" ...
#% Begin Load MMMC data ... (date=11/19 20:44:32, mem=398.9M)
#% End Load MMMC data ... (date=11/19 20:44:33, total cpu=0:00:00.0, real=0:00:01.0, peak res=399.0M, current mem=399.0M)

Loading LEF file /software/dk/nangate45/lef/NangateOpenCellLibrary.lef ...
Set DBUPerIGU to M2 pitch 380.

viaInitial starts at Fri Nov 19 20:44:33 2021
viaInitial ends at Fri Nov 19 20:44:33 2021
Loading view definition file from mmm_design.tcl
Reading MY_LIBSET timing library '/software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 134 cells in library 'NangateOpenCellLibrary' 
*** End library_loading (cpu=0.04min, real=0.22min, mem=38.1M, fe_cpu=0.44min, fe_real=2.55min, fe_mem=514.8M) ***
#% Begin Load netlist data ... (date=11/19 20:44:46, mem=497.5M)
*** Begin netlist parsing (mem=514.8M) ***
Created 134 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../netlist/IIR_filter_LA.v'

*** Memory Usage v#1 (Current mem = 514.781M, initial mem = 179.684M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=514.8M) ***
#% End Load netlist data ... (date=11/19 20:44:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=497.5M, current mem=427.1M)
Set top cell to IIR_filter_LA.
Hooked 134 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell IIR_filter_LA ...
*** Netlist is unique.
** info: there are 135 modules.
** info: there are 1879 stdCell insts.

*** Memory Usage v#1 (Current mem = 534.449M, initial mem = 179.684M) ***
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
*Info: initialize multi-corner CTS.
Reading timing constraints file '../netlist/IIR_filter_LA.sdc' ...
Current (total cpu=0:00:27.5, real=0:02:38, peak res=553.7M, current mem=553.7M)
INFO (CTE): Constraints read successfully.
WARNING (CTE-25): Line: 8 of File ../netlist/IIR_filter_LA.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=568.4M, current mem=568.4M)
Current (total cpu=0:00:27.6, real=0:02:39, peak res=568.4M, current mem=568.4M)
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: MyAnView
    RC-Corner Name        : my_rc
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
*** Message Summary: 20 warning(s), 0 error(s)

**WARN: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
*** Message Summary: 1 warning(s), 0 error(s)

Adjusting coreMargin left    to finFet grid (PlacementGrid) : after adjusting :5.13
Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :5.04
Adjusting coreMargin right   to finFet grid (PlacementGrid) : after adjusting :5.13
Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :5.04
Adjusting core size to PlacementGrid : width :81.13 height : 79.8
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
#% Begin addRing (date=11/19 20:44:54, mem=573.8M)

Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |        4       |       NA       |
|  via1  |        8       |        0       |
| metal2 |        4       |       NA       |
+--------+----------------+----------------+
innovus 1> #% End addRing (date=11/19 20:44:54, total cpu=0:00:00.1, real=0:00:00.0, peak res=575.1M, current mem=575.1M)
#% Begin sroute (date=11/19 20:44:54, mem=575.3M)
*** Begin SPECIAL ROUTE on Fri Nov 19 20:44:55 2021 ***
SPECIAL ROUTE ran on directory: /home/isa32_2021_2022/LAB1/Look-Ahead/innovus
SPECIAL ROUTE ran on machine: localhost.localdomain (Linux 3.10.0-957.5.1.el7.x86_64 x86_64 1.99Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 10
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 10
srouteTopTargetLayerLimit set to 10
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1426.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 20 layers, 10 routing layers, 1 overlap layer
Read in 134 macros, 23 used
Read in 23 components
  23 core components: 23 unplaced, 0 placed, 0 fixed
Read in 74 logical pins
Read in 74 nets
Read in 2 special nets, 2 routed
Read in 46 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 116
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 58
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1437.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 174 wires.
ViaGen created 116 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       174      |       NA       |
|  via1  |       116      |        0       |
+--------+----------------+----------------+
innovus 1> #% End sroute (date=11/19 20:44:55, total cpu=0:00:00.2, real=0:00:01.0, peak res=588.3M, current mem=588.3M)
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=718.012 CPU=0:00:00.2 REAL=0:00:01.0) 
siFlow : Timing analysis mode is single, using late cdB files

*summary: 32 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.6) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.16157 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: IIR_filter_LA
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=921.301)
Total number of fetched objects 2393
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=993.605 CPU=0:00:01.2 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=896.234 CPU=0:00:01.7 REAL=0:00:08.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#10 (mem=882.1M)" ...
total jobs 1303
multi thread init TemplateIndex for each ta. thread num 1
Wait...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.8 mem=882.1M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.0 mem=882.1M) ***
No user setting net weight.
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=1848 (0 fixed + 1848 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=2386 #term=7371 #term/net=3.09, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=71
stdCell: 1848 single + 0 double + 0 multi
Total standard cell length = 2.7516 (mm), area = 0.0039 (mm^2)
Average module density = 0.596.
Density for the design = 0.596.
       = stdcell_area 14482 sites (3852 um^2) / alloc_area 24297 sites (6463 um^2).
Pin Density = 0.3028.
            = total # of pins 7371 / total area 24339.
=== lastAutoLevel = 7 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 6.764e-11 (3.92e-11 2.85e-11)
              Est.  stn bbox = 7.118e-11 (4.11e-11 3.01e-11)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 857.5M
Iteration  2: Total net bbox = 6.764e-11 (3.92e-11 2.85e-11)
              Est.  stn bbox = 7.118e-11 (4.11e-11 3.01e-11)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 857.5M
Iteration  3: Total net bbox = 4.457e+01 (2.85e+01 1.60e+01)
              Est.  stn bbox = 5.456e+01 (3.46e+01 1.99e+01)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 874.5M
Active setup views:
    MyAnView
Iteration  4: Total net bbox = 7.087e+03 (4.39e+03 2.70e+03)
              Est.  stn bbox = 8.568e+03 (5.03e+03 3.54e+03)
              cpu = 0:00:00.6 real = 0:00:03.0 mem = 874.5M
Iteration  5: Total net bbox = 1.322e+04 (8.03e+03 5.19e+03)
              Est.  stn bbox = 1.677e+04 (1.01e+04 6.64e+03)
              cpu = 0:00:01.4 real = 0:00:06.0 mem = 874.5M
Iteration  6: Total net bbox = 1.500e+04 (8.29e+03 6.71e+03)
              Est.  stn bbox = 1.867e+04 (1.02e+04 8.47e+03)
              cpu = 0:00:01.1 real = 0:00:04.0 mem = 874.5M

Iteration  7: Total net bbox = 2.203e+04 (1.21e+04 9.91e+03)
              Est.  stn bbox = 2.618e+04 (1.43e+04 1.18e+04)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 877.5M
Iteration  8: Total net bbox = 2.203e+04 (1.21e+04 9.91e+03)
              Est.  stn bbox = 2.618e+04 (1.43e+04 1.18e+04)
              cpu = 0:00:01.6 real = 0:00:07.0 mem = 877.5M
Iteration  9: Total net bbox = 1.605e+04 (8.62e+03 7.43e+03)
              Est.  stn bbox = 1.964e+04 (1.04e+04 9.20e+03)
              cpu = 0:00:00.6 real = 0:00:02.0 mem = 874.3M
Iteration 10: Total net bbox = 2.311e+04 (1.25e+04 1.06e+04)
              Est.  stn bbox = 2.720e+04 (1.47e+04 1.25e+04)
              cpu = 0:00:02.0 real = 0:00:08.0 mem = 874.3M
Iteration 11: Total net bbox = 2.311e+04 (1.25e+04 1.06e+04)
              Est.  stn bbox = 2.720e+04 (1.47e+04 1.25e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 874.3M
*** cost = 2.311e+04 (1.25e+04 1.06e+04) (cpu for global=0:00:07.1) real=0:00:32.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Solver runtime cpu: 0:00:05.0 real: 0:00:21.0
Core Placement runtime cpu: 0:00:05.3 real: 0:00:23.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:40.2 mem=874.3M) ***
Total net bbox length = 2.311e+04 (1.252e+04 1.059e+04) (ext = 6.480e+03)
Density distribution unevenness ratio = 6.441%
Move report: Detail placement moves 1848 insts, mean move: 0.68 um, max move: 12.31 um
	Max move on inst (RIN_U18): (21.40, 20.22) --> (9.31, 20.44)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:03.0 MEM: 875.3MB
Summary Report:
Instances move: 1848 (out of 1848 movable)
Instances flipped: 0
Mean displacement: 0.68 um
Max displacement: 12.31 um (Instance: RIN_U18) (21.396, 20.219) -> (9.31, 20.44)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND2_X1
Total net bbox length = 2.227e+04 (1.161e+04 1.066e+04) (ext = 6.378e+03)
Runtime: CPU: 0:00:00.6 REAL: 0:00:03.0 MEM: 875.3MB
*** Finished refinePlace (0:00:40.8 mem=875.3M) ***
*** End of Placement (cpu=0:00:09.5, real=0:00:44.0, mem=875.3M) ***
default core: bins with density >  0.75 = 2.78 % ( 1 / 36 )
Density distribution unevenness ratio = 6.620%
*** Free Virtual Timing Model ...(mem=875.3M)
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] Layer10 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=128 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=2354  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 2354 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2354 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.866480e+04um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 7268
[NR-eGR] Layer2(metal2)(V) length: 5.311415e+03um, number of vias: 8847
[NR-eGR] Layer3(metal3)(H) length: 9.831185e+03um, number of vias: 3209
[NR-eGR] Layer4(metal4)(V) length: 4.325380e+03um, number of vias: 89
[NR-eGR] Layer5(metal5)(H) length: 2.205945e+02um, number of vias: 79
[NR-eGR] Layer6(metal6)(V) length: 3.218850e+02um, number of vias: 0
[NR-eGR] Layer7(metal7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer8(metal8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer9(metal9)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.001046e+04um, number of vias: 19492
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 3.340900e+02um 
[NR-eGR] --------------------------------------------------------------------------
End of congRepair (cpu=0:00:00.1, real=0:00:01.0)
*** Finishing placeDesign default flow ***
***** Total cpu  0:0:13
***** Total real time  0:1:1
**placeDesign ... cpu = 0: 0:13, real = 0: 1: 1, mem = 849.1M **
innovus 1> 
*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 2 warning(s), 0 error(s)

**WARN: (IMPOPT-576):	71 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-665):	DIN[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[10] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[9] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[8] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	B0[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	B0[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	B0[10] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	B0[9] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	B0[8] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	B0[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 630.3M, totSessionCpu=0:00:42 **
Added -handlePreroute to trialRouteMode
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -ecoRoute false
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=865.9M)
Extraction called for design 'IIR_filter_LA' of instances=1848 and nets=2444 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design IIR_filter_LA.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 859.922M)

Footprint cell infomation for calculating maxBufDist
*info: There are 9 candidate Buffer cells
*info: There are 6 candidate Inverter cells

Compute RC Scale Done ...
#################################################################################
# Design Stage: PreRoute
# Design Name: IIR_filter_LA
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1077.66)
Total number of fetched objects 2393
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1109.79 CPU=0:00:01.4 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=1109.79 CPU=0:00:01.6 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:01.8 real=0:00:07.0 totSessionCpu=0:00:45.2 mem=1109.8M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.229  |  4.749  |  4.229  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   197   |   91    |   197   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.501%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:13, mem = 727.4M, totSessionCpu=0:00:45 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 965.6M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 965.6M) ***
*** Starting optimizing excluded clock nets MEM= 965.6M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 965.6M) ***

Active setup views:
 MyAnView
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.020  TNS Slack 0.000 Density 59.50
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.50%|        -|   0.020|   0.000|   0:00:00.0| 1129.2M|
|    59.19%|       25|   0.020|   0.000|   0:00:10.0| 1131.2M|
|    59.05%|        7|   0.020|   0.000|   0:00:01.0| 1131.2M|
|    59.01%|        5|   0.020|   0.000|   0:00:01.0| 1131.2M|
|    59.00%|        1|   0.020|   0.000|   0:00:00.0| 1131.2M|
|    58.98%|        1|   0.020|   0.000|   0:00:01.0| 1131.2M|
|    58.98%|        0|   0.020|   0.000|   0:00:00.0| 1131.2M|
|    58.98%|        0|   0.020|   0.000|   0:00:00.0| 1131.2M|
|    58.98%|        2|   0.020|   0.000|   0:00:01.0| 1131.2M|
|    58.98%|        0|   0.020|   0.000|   0:00:00.0| 1131.2M|
|    58.98%|        0|   0.020|   0.000|   0:00:00.0| 1131.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.020  TNS Slack 0.000 Density 58.98
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:04.5) (real = 0:00:21.0) **
*** Starting refinePlace (0:00:51.1 mem=1131.2M) ***
Total net bbox length = 2.207e+04 (1.153e+04 1.054e+04) (ext = 6.378e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1131.2MB
Summary Report:
Instances move: 0 (out of 1838 movable)
Instances flipped: 14
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.207e+04 (1.153e+04 1.054e+04) (ext = 6.378e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1131.2MB
*** Finished refinePlace (0:00:51.2 mem=1131.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1131.2M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1131.2M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:05, real=0:00:21, mem=976.52M, totSessionCpu=0:00:51).
[NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] Layer10 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=128 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=2344  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 2344 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2344 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.838060e+04um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 7145
[NR-eGR] Layer2(metal2)(V) length: 5.214775e+03um, number of vias: 8672
[NR-eGR] Layer3(metal3)(H) length: 9.712905e+03um, number of vias: 3185
[NR-eGR] Layer4(metal4)(V) length: 4.253595e+03um, number of vias: 87
[NR-eGR] Layer5(metal5)(H) length: 2.089340e+02um, number of vias: 79
[NR-eGR] Layer6(metal6)(V) length: 3.124100e+02um, number of vias: 0
[NR-eGR] Layer7(metal7)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer8(metal8)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer9(metal9)(H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.970262e+04um, number of vias: 19168
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total clock nets wire length: 3.343000e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 953.3 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.18 seconds
Extraction called for design 'IIR_filter_LA' of instances=1838 and nets=2444 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design IIR_filter_LA.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 953.328M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: IIR_filter_LA
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1006.56)
Total number of fetched objects 2383
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1041.77 CPU=0:00:01.4 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1041.77 CPU=0:00:01.6 REAL=0:00:09.0)
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     1|     1|    -0.00|     0|     0|     0|     0|     4.23|     0.00|       0|       0|       0|  58.98|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     4.22|     0.00|       4|       0|       1|  59.05| 0:00:04.0|  1141.9M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     4.22|     0.00|       0|       0|       0|  59.05| 0:00:00.0|  1141.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:04.0 mem=1141.9M) ***

*** Starting refinePlace (0:00:56.0 mem=1157.9M) ***
Total net bbox length = 2.216e+04 (1.160e+04 1.056e+04) (ext = 6.378e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1157.9MB
Summary Report:
Instances move: 0 (out of 1842 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.216e+04 (1.160e+04 1.056e+04) (ext = 6.378e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1157.9MB
*** Finished refinePlace (0:00:56.1 mem=1157.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1157.9M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:01.0 mem=1157.9M) ***
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 1.639%; Threshold: 100; Threshold for Hold: 100
Re-routed 32 nets
Extraction called for design 'IIR_filter_LA' of instances=1842 and nets=2448 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design IIR_filter_LA.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 981.562M)
#################################################################################
# Design Stage: PreRoute
# Design Name: IIR_filter_LA
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=963.43)
Total number of fetched objects 2387
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1036.8 CPU=0:00:01.4 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=1036.8 CPU=0:00:01.6 REAL=0:00:06.0)

Active setup views:
 MyAnView
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'IIR_filter_LA' of instances=1842 and nets=2448 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design IIR_filter_LA.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 961.664M)
[NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] Layer10 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=128 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=2348  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 2348 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2348 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.838340e+04um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 961.7 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.06 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: IIR_filter_LA
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=961.672)
Total number of fetched objects 2387
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1037.04 CPU=0:00:01.4 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1037.04 CPU=0:00:01.6 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:02.0 real=0:00:08.0 totSessionCpu=0:01:00 mem=1037.0M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:18, real = 0:01:20, mem = 744.3M, totSessionCpu=0:01:00 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.221  |  4.820  |  4.221  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   197   |   91    |   197   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.049%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:19, real = 0:01:22, mem = 745.6M, totSessionCpu=0:01:01 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
**WARN: (IMPOPT-576):	71 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	DIN[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[10] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[9] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[8] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	B0[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	B0[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	B0[10] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	B0[9] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	B0[8] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	B0[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 664.3M, totSessionCpu=0:01:02 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=909.5M)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:02 mem=909.5M ***
*info: Run optDesign holdfix with 1 thread.
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: IIR_filter_LA
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Total number of fetched objects 2387
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=0 CPU=0:00:01.4 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:01.5 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:01.6 real=0:00:07.0 totSessionCpu=0:00:01.8 mem=0.0M)

Active hold views:
 MyAnView
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:01.8 real=0:00:08.0 totSessionCpu=0:00:01.8 mem=0.0M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:02.0 real=0:00:09.0 totSessionCpu=0:00:02.0 mem=0.0M ***
_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:03.0 real=0:00:19.0 totSessionCpu=0:01:05 mem=1137.4M ***
Restoring autoHoldViews:  MyAnView

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView
Hold  views included:
 MyAnView

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.221  |  4.820  |  4.221  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   197   |   91    |   197   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.006  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   91    |   91    |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.049%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------

*Info: minBufDelay = 21.9 ps, libStdDelay = 10.1 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: MyAnView
**optDesign ... cpu = 0:00:04, real = 0:00:27, mem = 746.5M, totSessionCpu=0:01:06 **
Info: 1 clock net  excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 

Active setup views:
 MyAnView
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 979.1 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 127
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] Layer6 has single uniform track structure
[NR-eGR] Layer7 has single uniform track structure
[NR-eGR] Layer8 has single uniform track structure
[NR-eGR] Layer9 has single uniform track structure
[NR-eGR] Layer10 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=128 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=2348  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 2348 
[NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2348 net(s) in layer range [2, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.838340e+04um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 979.1 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.07 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:04, real = 0:00:27, mem = 747.1M, totSessionCpu=0:01:06 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: IIR_filter_LA
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Total number of fetched objects 2387
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=0 CPU=0:00:01.4 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:01.4 REAL=0:00:08.0)
*** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:09.0 totSessionCpu=0:00:02.8 mem=0.0M)
**WARN: (PRL-280):	The elapsed time (11 sec) of the threaded job 1 is more than twice the CPU time (2 sec).  This indicates that enough physical memory is not available and the system may be swapping. It is recommended that you reduce the number of threads or jobs being run on this machine, or execute this job on a machine with a larger physical memory.
_______________________________________________________________________

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 
Hold  views included:
 MyAnView

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.221  |  4.820  |  4.221  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   197   |   91    |   197   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.006  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   91    |   91    |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.049%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:42, mem = 747.1M, totSessionCpu=0:01:08 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*INFO: Adding fillers to top-module.
*INFO:   Added 6 filler insts (cell FILLCELL_X32 / prefix FILLER).
*INFO:   Added 53 filler insts (cell FILLCELL_X16 / prefix FILLER).
*INFO:   Added 350 filler insts (cell FILLCELL_X8 / prefix FILLER).
*INFO:   Added 847 filler insts (cell FILLCELL_X4 / prefix FILLER).
*INFO:   Added 2739 filler insts (cell FILLCELL_X1 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILLER).
*INFO: Total 3995 filler insts added - prefix FILLER (CPU: 0:00:00.2).
For 3995 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#% Begin routeDesign (date=11/19 20:48:13, mem=749.8M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 749.79 (MB), peak = 765.25 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#**INFO: setDesignMode -flowEffort standard
#**INFO: mulit-cut via swapping is disabled by user.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=979.1M, init mem=979.1M)
*info: Placed = 5837          
*info: Unplaced = 0           
Placement Density:100.00%(6474/6474)
Placement Density (including fixed std cells):100.00%(6474/6474)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=979.1M)
#**INFO: honoring user setting for routeWithTimingDriven set to false
#**INFO: honoring user setting for routeWithSiDriven set to false
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=979.1M) ***
% Begin globalDetailRoute (date=11/19 20:48:13, mem=750.1M)

globalDetailRoute

#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Nov 19 20:48:13 2021
#
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[13] of net DIN[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[12] of net DIN[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[11] of net DIN[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[10] of net DIN[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[9] of net DIN[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[8] of net DIN[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[7] of net DIN[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[6] of net DIN[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[5] of net DIN[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[4] of net DIN[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[3] of net DIN[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[2] of net DIN[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[1] of net DIN[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[0] of net DIN[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/B0[13] of net B0[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/B0[12] of net B0[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/B0[11] of net B0[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/B0[10] of net B0[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/B0[9] of net B0[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/B0[8] of net B0[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
#Start routing data preparation on Fri Nov 19 20:48:14 2021
#
#WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.0700.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.0700.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.0700.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.0700.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.0700.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.0700.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.0700.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.0700.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.0700.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.1400.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.0700.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.1400.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.1400.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.1400.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.1400.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.1400.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.1400.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.1400.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.1400.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.1400.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.1400.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.4000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.1400.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.4000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.4000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.4000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.4000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.4000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.4000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.8000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.4000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.8000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.8000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.8000.
#WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.8000.
#WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.8000.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.100 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 2446 nets.
# metal1       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1350
# metal2       V   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1400
# metal3       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1400
# metal4       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
# metal5       H   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
# metal6       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
# metal7       H   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
# metal8       V   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
# metal9       H   Track-Pitch = 1.6000    Line-2-Via Pitch = 1.6000
# metal10      V   Track-Pitch = 1.6800    Line-2-Via Pitch = 1.6000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.1400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:03, memory = 685.69 (MB), peak = 765.25 (MB)
#Merging special wires...
#
#Finished routing data preparation on Fri Nov 19 20:48:17 2021
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:03
#Increased memory = 8.67 (MB)
#Total memory = 686.02 (MB)
#Peak memory = 765.25 (MB)
#
#
#Start global routing on Fri Nov 19 20:48:17 2021
#
#Number of eco nets is 0
#
#Start global routing data preparation on Fri Nov 19 20:48:17 2021
#
#Start routing resource analysis on Fri Nov 19 20:48:17 2021
#
#Routing resource analysis is done on Fri Nov 19 20:48:17 2021
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H         614          28        1849    64.25%
#  metal2         V         443          38        1849     2.22%
#  metal3         H         642           0        1849     0.00%
#  metal4         V         326           0        1849     0.00%
#  metal5         H         320           0        1849     0.00%
#  metal6         V         326           0        1849     0.00%
#  metal7         H         106           0        1849     0.00%
#  metal8         V         108           0        1849     0.00%
#  metal9         H          43           0        1849     0.00%
#  metal10        V          44           0        1849     0.00%
#  --------------------------------------------------------------
#  Total                   2972       1.22%       18490     6.65%
#
#
#
#
#Global routing data preparation is done on Fri Nov 19 20:48:17 2021
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 686.50 (MB), peak = 765.25 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 686.52 (MB), peak = 765.25 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:03, memory = 695.66 (MB), peak = 765.25 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 696.80 (MB), peak = 765.25 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 100 (skipped).
#Total number of routable nets = 2348.
#Total number of nets in the design = 2448.
#
#2348 routable nets have only global wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            2348  
#-----------------------------
#        Total            2348  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            2348  
#-----------------------------
#        Total            2348  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  metal1        0(0.00%)   (0.00%)
#  metal2        0(0.00%)   (0.00%)
#  metal3        0(0.00%)   (0.00%)
#  metal4        0(0.00%)   (0.00%)
#  metal5        0(0.00%)   (0.00%)
#  metal6        0(0.00%)   (0.00%)
#  metal7        0(0.00%)   (0.00%)
#  metal8        0(0.00%)   (0.00%)
#  metal9        0(0.00%)   (0.00%)
#  metal10       0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 17493 um.
#Total half perimeter of net bounding box = 18584 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 7386 um.
#Total wire length on LAYER metal3 = 9078 um.
#Total wire length on LAYER metal4 = 1029 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 11242
#Up-Via Summary (total 11242):
#           
#-----------------------
# metal1           6823
# metal2           4221
# metal3            198
#-----------------------
#                 11242 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:05
#Increased memory = 11.37 (MB)
#Total memory = 697.43 (MB)
#Peak memory = 765.25 (MB)
#
#Finished global routing on Fri Nov 19 20:48:22 2021
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 693.30 (MB), peak = 765.25 (MB)
#Start Track Assignment.
#Done with 2893 horizontal wires in 1 hboxes and 3024 vertical wires in 1 hboxes.
#Done with 594 horizontal wires in 1 hboxes and 772 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# metal1         0.00 	  0.00%  	  0.00% 	  0.00%
# metal2      7284.34 	  0.12%  	  0.00% 	  0.00%
# metal3      9017.34 	  0.02%  	  0.00% 	  0.00%
# metal4      1030.26 	  0.00%  	  0.00% 	  0.00%
# metal5         0.00 	  0.00%  	  0.00% 	  0.00%
# metal6         0.00 	  0.00%  	  0.00% 	  0.00%
# metal7         0.00 	  0.00%  	  0.00% 	  0.00%
# metal8         0.00 	  0.00%  	  0.00% 	  0.00%
# metal9         0.00 	  0.00%  	  0.00% 	  0.00%
# metal10        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       17331.94  	  0.06% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 18957 um.
#Total half perimeter of net bounding box = 18584 um.
#Total wire length on LAYER metal1 = 1110 um.
#Total wire length on LAYER metal2 = 7262 um.
#Total wire length on LAYER metal3 = 9551 um.
#Total wire length on LAYER metal4 = 1035 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 11242
#Up-Via Summary (total 11242):
#           
#-----------------------
# metal1           6823
# metal2           4221
# metal3            198
#-----------------------
#                 11242 
#
#cpu time = 00:00:01, elapsed time = 00:00:05, memory = 695.69 (MB), peak = 765.25 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:12
#Increased memory = 18.59 (MB)
#Total memory = 695.93 (MB)
#Peak memory = 765.25 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	metal1        0        0
#	metal2        1        1
#	Totals        1        1
#cpu time = 00:00:13, elapsed time = 00:01:08, memory = 722.34 (MB), peak = 765.25 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 722.62 (MB), peak = 765.25 (MB)
#Complete Detail Routing.
#Total wire length = 19076 um.
#Total half perimeter of net bounding box = 18584 um.
#Total wire length on LAYER metal1 = 1195 um.
#Total wire length on LAYER metal2 = 8391 um.
#Total wire length on LAYER metal3 = 8489 um.
#Total wire length on LAYER metal4 = 1001 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 11819
#Up-Via Summary (total 11819):
#           
#-----------------------
# metal1           7183
# metal2           4378
# metal3            258
#-----------------------
#                 11819 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:13
#Elapsed time = 00:01:10
#Increased memory = 0.70 (MB)
#Total memory = 696.63 (MB)
#Peak memory = 765.25 (MB)
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:11, memory = 724.37 (MB), peak = 765.25 (MB)
#CELL_VIEW IIR_filter_LA,init has no DRC violation.
#Total number of DRC violations = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Nov 19 20:49:49 2021
#
#
#Start Post Route Wire Spread.
#Done with 1005 horizontal wires in 1 hboxes and 562 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 19527 um.
#Total half perimeter of net bounding box = 18584 um.
#Total wire length on LAYER metal1 = 1195 um.
#Total wire length on LAYER metal2 = 8544 um.
#Total wire length on LAYER metal3 = 8774 um.
#Total wire length on LAYER metal4 = 1014 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 11819
#Up-Via Summary (total 11819):
#           
#-----------------------
# metal1           7183
# metal2           4378
# metal3            258
#-----------------------
#                 11819 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:10, memory = 726.34 (MB), peak = 765.25 (MB)
#CELL_VIEW IIR_filter_LA,init has no DRC violation.
#Total number of DRC violations = 0
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:12, memory = 698.78 (MB), peak = 765.25 (MB)
#CELL_VIEW IIR_filter_LA,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total wire length = 19527 um.
#Total half perimeter of net bounding box = 18584 um.
#Total wire length on LAYER metal1 = 1195 um.
#Total wire length on LAYER metal2 = 8544 um.
#Total wire length on LAYER metal3 = 8774 um.
#Total wire length on LAYER metal4 = 1014 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 11819
#Up-Via Summary (total 11819):
#           
#-----------------------
# metal1           7183
# metal2           4378
# metal3            258
#-----------------------
#                 11819 
#
#detailRoute Statistics:
#Cpu time = 00:00:17
#Elapsed time = 00:01:35
#Increased memory = 0.73 (MB)
#Total memory = 696.66 (MB)
#Peak memory = 765.25 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:20
#Elapsed time = 00:01:49
#Increased memory = -60.79 (MB)
#Total memory = 689.35 (MB)
#Peak memory = 765.25 (MB)
#Number of warnings = 57
#Total number of warnings = 58
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Nov 19 20:50:02 2021
#
% End globalDetailRoute (date=11/19 20:50:02, total cpu=0:00:20.1, real=0:01:49, peak res=750.1M, current mem=689.4M)
#routeDesign: cpu time = 00:00:20, elapsed time = 00:01:50, memory = 678.06 (MB), peak = 765.25 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
*** Message Summary: 1 warning(s), 0 error(s)

#% End routeDesign (date=11/19 20:50:03, total cpu=0:00:20.3, real=0:01:50, peak res=750.1M, current mem=678.1M)
**WARN: (IMPOPT-576):	71 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-665):	DIN[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[10] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[9] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[8] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	B0[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	B0[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	B0[10] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	B0[9] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	B0[8] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	B0[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 695.6M, totSessionCpu=0:01:30 **
#Created 135 library cell signatures
#Created 2448 NETS and 0 SPECIALNETS signatures
#Created 5837 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 695.63 (MB), peak = 765.25 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 695.77 (MB), peak = 765.25 (MB)
Begin checking placement ... (start mem=952.1M, init mem=952.1M)
*info: Placed = 5837          
*info: Unplaced = 0           
Placement Density:100.00%(6474/6474)
Placement Density (including fixed std cells):100.00%(6474/6474)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=952.1M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Opt: RC extraction mode changed to 'detail'
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'IIR_filter_LA' of instances=5837 and nets=2448 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design IIR_filter_LA.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: my_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_16157_localhost.localdomain_isa32_2021_2022_QXjVpX/IIR_filter_LA_16157_2ScBZn.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 946.1M)
Extracted 10.0077% (CPU Time= 0:00:00.1  MEM= 1007.5M)
Extracted 20.0103% (CPU Time= 0:00:00.1  MEM= 1007.5M)
Extracted 30.0077% (CPU Time= 0:00:00.1  MEM= 1007.5M)
Extracted 40.0103% (CPU Time= 0:00:00.1  MEM= 1007.5M)
Extracted 50.0077% (CPU Time= 0:00:00.2  MEM= 1007.5M)
Extracted 60.0103% (CPU Time= 0:00:00.2  MEM= 1007.5M)
Extracted 70.0077% (CPU Time= 0:00:00.2  MEM= 1007.5M)
Extracted 80.0103% (CPU Time= 0:00:00.3  MEM= 1007.5M)
Extracted 90.0077% (CPU Time= 0:00:00.3  MEM= 1007.5M)
Extracted 100% (CPU Time= 0:00:00.4  MEM= 1007.5M)
Number of Extracted Resistors     : 31295
Number of Extracted Ground Cap.   : 33568
Number of Extracted Coupling Cap. : 44336
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: my_rc
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 983.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:05.0  MEM: 987.461M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Unfixed 0 ViaPillar Nets
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: IIR_filter_LA
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Total number of fetched objects 2387
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=0 CPU=0:00:01.3 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:01.4 REAL=0:00:08.0)
*** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:08.0 totSessionCpu=0:00:03.7 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:01.8 real=0:00:10.0 totSessionCpu=0:00:03.7 mem=0.0M ***
**WARN: (PRL-280):	The elapsed time (10 sec) of the threaded job 1 is more than twice the CPU time (2 sec).  This indicates that enough physical memory is not available and the system may be swapping. It is recommended that you reduce the number of threads or jobs being run on this machine, or execute this job on a machine with a larger physical memory.
_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: IIR_filter_LA
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=985.461)
Total number of fetched objects 2387
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 2448,  98.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1058.84 CPU=0:00:02.1 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=1058.84 CPU=0:00:02.4 REAL=0:00:12.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1058.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1058.8M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1066.89)
Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 2387. 
Total number of fetched objects 2387
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 2448,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1034.88 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1034.88 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.4 real=0:00:17.0 totSessionCpu=0:01:35 mem=1034.9M)

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.231  |  4.841  |  4.231  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   197   |   91    |   197   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.049%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:36, mem = 717.1M, totSessionCpu=0:01:35 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
**INFO: Start fixing DRV (Mem = 1016.42M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 1 clock net  excluded from IPO operation.
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     4.23|     0.00|       0|       0|       0| 100.00|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     4.23|     0.00|       0|       0|       0| 100.00| 0:00:00.0|  1267.9M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1267.9M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:09, real = 0:00:54, mem = 809.4M, totSessionCpu=0:01:38 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:03, Mem = 1109.64M).

------------------------------------------------------------
     SI Timing Summary (cpu=0.05min real=0.28min mem=1109.6M)                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.231  |  4.841  |  4.231  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   197   |   91    |   197   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.049%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:54, mem = 808.3M, totSessionCpu=0:01:38 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:09, real = 0:00:55, mem = 808.3M, totSessionCpu=0:01:39 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
*** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1043.88M, totSessionCpu=0:01:39).
**optDesign ... cpu = 0:00:09, real = 0:00:55, mem = 808.3M, totSessionCpu=0:01:39 **

Default Rule : ""
Non Default Rules :
Worst Slack : 4.841 ns
Total 0 nets layer assigned (0.0).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : 4.231 ns
Total 0 nets layer assigned (0.3).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.231  |  4.841  |  4.231  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   197   |   91    |   197   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.049%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:58, mem = 730.3M, totSessionCpu=0:01:39 **
*** Starting refinePlace (0:01:39 mem=976.7M) ***
**ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 976.7MB
*** Finished refinePlace (0:01:39 mem=976.7M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Nov 19 20:51:07 2021
#
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[13] of net DIN[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[12] of net DIN[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[11] of net DIN[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[10] of net DIN[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[9] of net DIN[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[8] of net DIN[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[7] of net DIN[7] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[6] of net DIN[6] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[5] of net DIN[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[4] of net DIN[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[3] of net DIN[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[2] of net DIN[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[1] of net DIN[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/DIN[0] of net DIN[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/B0[13] of net B0[13] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/B0[12] of net B0[12] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/B0[11] of net B0[11] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/B0[10] of net B0[10] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/B0[9] of net B0[9] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39) NanoRoute cannot route to pin PIN/B0[8] of net B0[8] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
#Loading the last recorded routing design signature
#No placement changes detected since last routing
#Start routing data preparation on Fri Nov 19 20:51:09 2021
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [1.100 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 2446 nets.
# metal1       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1350
# metal2       V   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1400
# metal3       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1400
# metal4       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
# metal5       H   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
# metal6       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
# metal7       H   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
# metal8       V   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
# metal9       H   Track-Pitch = 1.6000    Line-2-Via Pitch = 1.6000
# metal10      V   Track-Pitch = 1.6800    Line-2-Via Pitch = 1.6000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.1400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 731.93 (MB), peak = 827.18 (MB)
#Merging special wires...
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Fri Nov 19 20:51:10 2021
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:01
#Increased memory = 4.07 (MB)
#Total memory = 731.93 (MB)
#Peak memory = 827.18 (MB)
#
#
#Start global routing on Fri Nov 19 20:51:10 2021
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:01
#Increased memory = 4.08 (MB)
#Total memory = 731.95 (MB)
#Peak memory = 827.18 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 734.07 (MB), peak = 827.18 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 734.07 (MB), peak = 827.18 (MB)
#Complete Detail Routing.
#Total wire length = 19527 um.
#Total half perimeter of net bounding box = 18584 um.
#Total wire length on LAYER metal1 = 1195 um.
#Total wire length on LAYER metal2 = 8544 um.
#Total wire length on LAYER metal3 = 8774 um.
#Total wire length on LAYER metal4 = 1014 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 11819
#Up-Via Summary (total 11819):
#           
#-----------------------
# metal1           7183
# metal2           4378
# metal3            258
#-----------------------
#                 11819 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:01
#Increased memory = 0.00 (MB)
#Total memory = 731.95 (MB)
#Peak memory = 827.18 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Nov 19 20:51:12 2021
#
#
#Start Post Route Wire Spread.
#Done with 273 horizontal wires in 1 hboxes and 78 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 19604 um.
#Total half perimeter of net bounding box = 18584 um.
#Total wire length on LAYER metal1 = 1195 um.
#Total wire length on LAYER metal2 = 8566 um.
#Total wire length on LAYER metal3 = 8827 um.
#Total wire length on LAYER metal4 = 1016 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 11819
#Up-Via Summary (total 11819):
#           
#-----------------------
# metal1           7183
# metal2           4378
# metal3            258
#-----------------------
#                 11819 
#
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:02, memory = 740.32 (MB), peak = 827.18 (MB)
#CELL_VIEW IIR_filter_LA,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total wire length = 19604 um.
#Total half perimeter of net bounding box = 18584 um.
#Total wire length on LAYER metal1 = 1195 um.
#Total wire length on LAYER metal2 = 8566 um.
#Total wire length on LAYER metal3 = 8827 um.
#Total wire length on LAYER metal4 = 1016 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 11819
#Up-Via Summary (total 11819):
#           
#-----------------------
# metal1           7183
# metal2           4378
# metal3            258
#-----------------------
#                 11819 
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:04
#Increased memory = 0.43 (MB)
#Total memory = 732.38 (MB)
#Peak memory = 827.18 (MB)
#Updating routing design signature
#Created 135 library cell signatures
#Created 2448 NETS and 0 SPECIALNETS signatures
#Created 5837 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 732.38 (MB), peak = 827.18 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 732.38 (MB), peak = 827.18 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:08
#Increased memory = -0.53 (MB)
#Total memory = 729.84 (MB)
#Peak memory = 827.18 (MB)
#Number of warnings = 22
#Total number of warnings = 80
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Nov 19 20:51:15 2021
#
**optDesign ... cpu = 0:00:11, real = 0:01:06, mem = 729.8M, totSessionCpu=0:01:41 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Extraction called for design 'IIR_filter_LA' of instances=5837 and nets=2448 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design IIR_filter_LA.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: my_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_16157_localhost.localdomain_isa32_2021_2022_QXjVpX/IIR_filter_LA_16157_2ScBZn.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 978.5M)
Extracted 10.008% (CPU Time= 0:00:00.2  MEM= 1047.9M)
Extracted 20.006% (CPU Time= 0:00:00.2  MEM= 1047.9M)
Extracted 30.009% (CPU Time= 0:00:00.2  MEM= 1047.9M)
Extracted 40.007% (CPU Time= 0:00:00.2  MEM= 1047.9M)
Extracted 50.01% (CPU Time= 0:00:00.3  MEM= 1047.9M)
Extracted 60.008% (CPU Time= 0:00:00.3  MEM= 1047.9M)
Extracted 70.006% (CPU Time= 0:00:00.3  MEM= 1047.9M)
Extracted 80.009% (CPU Time= 0:00:00.3  MEM= 1047.9M)
Extracted 90.007% (CPU Time= 0:00:00.4  MEM= 1047.9M)
Extracted 100% (CPU Time= 0:00:00.5  MEM= 1047.9M)
Number of Extracted Resistors     : 31924
Number of Extracted Ground Cap.   : 34197
Number of Extracted Coupling Cap. : 45420
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: my_rc
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1023.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:05.0  MEM: 1023.836M)
**optDesign ... cpu = 0:00:12, real = 0:01:12, mem = 694.1M, totSessionCpu=0:01:42 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: IIR_filter_LA
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=972.836)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 2387
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 2448,  98.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1055.75 CPU=0:00:02.1 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=1055.75 CPU=0:00:02.4 REAL=0:00:13.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1055.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1055.8M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1063.8)
Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 2387. 
Total number of fetched objects 2387
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 2448,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1031.8 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1031.8 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.9 real=0:00:20.0 totSessionCpu=0:01:45 mem=1031.8M)
**optDesign ... cpu = 0:00:16, real = 0:01:32, mem = 730.1M, totSessionCpu=0:01:45 **
Executing marking Critical Nets1
Footprint XOR2_X1 has at least 2 pins...
Footprint XNOR2_X1 has at least 3 pins...
Footprint TLAT_X1 has at least 4 pins...
Footprint SDFF_X1 has at least 5 pins...
*** Number of Vt Cells Partition = 1
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:16, real = 0:01:33, mem = 730.1M, totSessionCpu=0:01:45 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
*** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=966.52M, totSessionCpu=0:01:46).
**optDesign ... cpu = 0:00:16, real = 0:01:33, mem = 730.3M, totSessionCpu=0:01:46 **

Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:16, real = 0:01:34, mem = 730.3M, totSessionCpu=0:01:46 **

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.231  |  4.841  |  4.231  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   197   |   91    |   197   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.049%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:17, real = 0:01:37, mem = 731.0M, totSessionCpu=0:01:46 **
 ReSet Options after AAE Based Opt flow 
Opt: RC extraction mode changed to 'detail'
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
**WARN: (IMPOPT-576):	71 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	DIN[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[10] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[9] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[8] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	DIN[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	B0[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	B0[11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	B0[10] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	B0[9] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	B0[8] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	B0[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 732.4M, totSessionCpu=0:01:47 **
#Created 135 library cell signatures
#Created 2448 NETS and 0 SPECIALNETS signatures
#Created 5837 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 732.43 (MB), peak = 827.18 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 732.57 (MB), peak = 827.18 (MB)
Begin checking placement ... (start mem=982.5M, init mem=982.5M)
*info: Placed = 5837          
*info: Unplaced = 0           
Placement Density:100.00%(6474/6474)
Placement Density (including fixed std cells):100.00%(6474/6474)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=982.5M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'IIR_filter_LA' of instances=5837 and nets=2448 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design IIR_filter_LA.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: my_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_16157_localhost.localdomain_isa32_2021_2022_QXjVpX/IIR_filter_LA_16157_2ScBZn.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 974.5M)
Extracted 10.008% (CPU Time= 0:00:00.2  MEM= 1040.3M)
Extracted 20.006% (CPU Time= 0:00:00.2  MEM= 1040.3M)
Extracted 30.009% (CPU Time= 0:00:00.2  MEM= 1040.3M)
Extracted 40.007% (CPU Time= 0:00:00.2  MEM= 1040.3M)
Extracted 50.01% (CPU Time= 0:00:00.2  MEM= 1040.3M)
Extracted 60.008% (CPU Time= 0:00:00.3  MEM= 1040.3M)
Extracted 70.006% (CPU Time= 0:00:00.3  MEM= 1040.3M)
Extracted 80.009% (CPU Time= 0:00:00.3  MEM= 1040.3M)
Extracted 90.007% (CPU Time= 0:00:00.4  MEM= 1040.3M)
Extracted 100% (CPU Time= 0:00:00.5  MEM= 1040.3M)
Number of Extracted Resistors     : 31924
Number of Extracted Ground Cap.   : 34197
Number of Extracted Coupling Cap. : 45420
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: my_rc
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1016.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:05.0  MEM: 1020.305M)
Unfixed 0 ViaPillar Nets
**ERROR: (IMPOPT-310):	Design density (100.00%) exceeds/equals limit (95.00%).
Unfixed 0 ViaPillar Nets
**ERROR: (IMPOPT-310):	Design density (100.00%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:48 mem=998.1M ***
*info: Run optDesign holdfix with 1 thread.
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: IIR_filter_LA
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Total number of fetched objects 2387
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 2448,  98.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:02.1 REAL=0:00:12.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:02.4 REAL=0:00:14.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:01.0, MEM = 0.0M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 15. 
Total number of fetched objects 2387
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 2448,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:03.6 real=0:00:21.0 totSessionCpu=0:00:06.8 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:03.8 real=0:00:22.0 totSessionCpu=0:00:06.8 mem=0.0M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:04.0 real=0:00:23.0 totSessionCpu=0:00:07.0 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_16157_localhost.localdomain_isa32_2021_2022_QXjVpX/coe_eosdata_XXRcbH/MyAnView.twf, for view: MyAnView 
	 Dumping view 0 MyAnView 
**WARN: (PRL-280):	The elapsed time (23 sec) of the threaded job 1 is more than twice the CPU time (4 sec).  This indicates that enough physical memory is not available and the system may be swapping. It is recommended that you reduce the number of threads or jobs being run on this machine, or execute this job on a machine with a larger physical memory.
_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: IIR_filter_LA
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1220.85)
Total number of fetched objects 2387
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 2448,  98.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1310.23 CPU=0:00:02.1 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=1310.23 CPU=0:00:02.4 REAL=0:00:12.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1310.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1310.2M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1318.28)
Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 2387. 
Total number of fetched objects 2387
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 2448,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1286.28 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1286.28 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.6 real=0:00:19.0 totSessionCpu=0:01:57 mem=1286.3M)
Done building cte setup timing graph (fixHold) cpu=0:00:08.6 real=0:00:51.0 totSessionCpu=0:01:57 mem=1286.3M ***
Setting latch borrow mode to budget during optimization.
Loading timing data from /tmp/innovus_temp_16157_localhost.localdomain_isa32_2021_2022_QXjVpX/coe_eosdata_XXRcbH/MyAnView.twf 
	 Loading view 0 MyAnView 

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView
Hold  views included:
 MyAnView

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.231  |  4.841  |  4.231  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   197   |   91    |   197   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.006  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   91    |   91    |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.049%
       (100.000% with Fillers)
------------------------------------------------------------

*Info: minBufDelay = 21.9 ps, libStdDelay = 10.1 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: MyAnView
**optDesign ... cpu = 0:00:11, real = 0:01:03, mem = 818.1M, totSessionCpu=0:01:58 **
Info: 1 clock net  excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:11, real = 0:01:04, mem = 818.2M, totSessionCpu=0:01:58 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: IIR_filter_LA
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Total number of fetched objects 2387
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 2448,  98.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:02.1 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:02.4 REAL=0:00:12.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 15. 
Total number of fetched objects 2387
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 2448,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.6 real=0:00:18.0 totSessionCpu=0:00:09.8 mem=0.0M)
**WARN: (PRL-280):	The elapsed time (21 sec) of the threaded job 1 is more than twice the CPU time (4 sec).  This indicates that enough physical memory is not available and the system may be swapping. It is recommended that you reduce the number of threads or jobs being run on this machine, or execute this job on a machine with a larger physical memory.
_______________________________________________________________________

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 
Hold  views included:
 MyAnView

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.231  |  4.841  |  4.231  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   197   |   91    |   197   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.006  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   91    |   91    |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.049%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:01:29, mem = 817.4M, totSessionCpu=0:02:02 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=11/19 20:53:22, mem=816.7M)
% Begin Save netlist data ... (date=11/19 20:53:22, mem=817.4M)
Writing Binary DB to IIR_filter_LA.enc.dat/IIR_filter_LA.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/19 20:53:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=817.5M, current mem=817.5M)
% Begin Save AAE data ... (date=11/19 20:53:22, mem=817.5M)
Saving AAE Data ...
% End Save AAE data ... (date=11/19 20:53:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=817.5M, current mem=817.5M)
% Begin Save clock tree data ... (date=11/19 20:53:22, mem=817.7M)
% End Save clock tree data ... (date=11/19 20:53:22, total cpu=0:00:00.0, real=0:00:01.0, peak res=817.7M, current mem=817.7M)
Saving preference file IIR_filter_LA.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/19 20:53:23, mem=818.1M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/19 20:53:24, total cpu=0:00:00.1, real=0:00:00.0, peak res=818.1M, current mem=818.1M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=11/19 20:53:24, mem=818.1M)
** Saving stdCellPlacement_binary (version# 1) ...
% End Save placement data ... (date=11/19 20:53:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=818.2M, current mem=818.2M)
% Begin Save routing data ... (date=11/19 20:53:24, mem=818.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=1078.3M) ***
% End Save routing data ... (date=11/19 20:53:25, total cpu=0:00:00.1, real=0:00:02.0, peak res=819.3M, current mem=819.3M)
Saving property file IIR_filter_LA.enc.dat/IIR_filter_LA.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1078.3M) ***
#Saving pin access info...
#
% Begin Save power constraints data ... (date=11/19 20:53:26, mem=819.4M)
% End Save power constraints data ... (date=11/19 20:53:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=819.5M, current mem=819.5M)
Generated self-contained design IIR_filter_LA.enc.dat
#% End save design ... (date=11/19 20:53:29, total cpu=0:00:00.9, real=0:00:07.0, peak res=819.5M, current mem=737.2M)
*** Message Summary: 0 warning(s), 0 error(s)

Begin checking placement ... (start mem=1119.1M, init mem=1119.1M)
*info: Placed = 5837          
*info: Unplaced = 0           
Placement Density:100.00%(6474/6474)
Placement Density (including fixed std cells):100.00%(6474/6474)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1119.1M)
Extraction called for design 'IIR_filter_LA' of instances=5837 and nets=2448 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design IIR_filter_LA.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: my_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_16157_localhost.localdomain_isa32_2021_2022_QXjVpX/IIR_filter_LA_16157_fpITx6.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1120.9M)
Extracted 10.008% (CPU Time= 0:00:00.1  MEM= 1193.3M)
Extracted 20.006% (CPU Time= 0:00:00.1  MEM= 1193.3M)
Extracted 30.009% (CPU Time= 0:00:00.2  MEM= 1193.3M)
Extracted 40.007% (CPU Time= 0:00:00.2  MEM= 1193.3M)
Extracted 50.01% (CPU Time= 0:00:00.2  MEM= 1193.3M)
Extracted 60.008% (CPU Time= 0:00:00.2  MEM= 1193.3M)
Extracted 70.006% (CPU Time= 0:00:00.2  MEM= 1193.3M)
Extracted 80.009% (CPU Time= 0:00:00.3  MEM= 1193.3M)
Extracted 90.007% (CPU Time= 0:00:00.3  MEM= 1193.3M)
Extracted 100% (CPU Time= 0:00:00.4  MEM= 1193.3M)
Number of Extracted Resistors     : 31924
Number of Extracted Ground Cap.   : 34197
Number of Extracted Coupling Cap. : 45420
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: my_rc
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1177.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:04.0  MEM: 1177.273M)
RC Out has the following PVT Info:
   RC:my_rc, Operating temperature 25 C
rcOut completed:: 9 % rcOut completed:: 19 % rcOut completed:: 29 % rcOut completed:: 39 % rcOut completed:: 49 % rcOut completed:: 59 % rcOut completed:: 69 % rcOut completed:: 89 % rcOut completed:: 100 % 
RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 1155.1M)
RC Out has the following PVT Info:
   RC:my_rc, Operating temperature 25 C
rcOut completed:: 9 % rcOut completed:: 19 % rcOut completed:: 29 % rcOut completed:: 39 % rcOut completed:: 49 % rcOut completed:: 59 % rcOut completed:: 69 % rcOut completed:: 89 % rcOut completed:: 100 % 
RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 1155.1M)
RC Out has the following PVT Info:
   RC:my_rc, Operating temperature 25 C
Printing *|NET...
rcOut completed:: 9 % rcOut completed:: 19 % rcOut completed:: 29 % rcOut completed:: 39 % rcOut completed:: 49 % rcOut completed:: 59 % rcOut completed:: 69 % rcOut completed:: 89 % rcOut completed:: 100 % 
RC Out from RCDB Completed (CPU Time= 0:00:00.3  MEM= 1155.1M)
RC Out has the following PVT Info:
   RC:my_rc, Operating temperature 25 C
Dumping Spef file.....
Printing D_NET...
rcOut completed:: 9 % rcOut completed:: 19 % rcOut completed:: 29 % rcOut completed:: 39 % rcOut completed:: 49 % rcOut completed:: 59 % rcOut completed:: 69 % rcOut completed:: 89 % rcOut completed:: 100 % 
RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 1155.1M)
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'IIR_filter_LA' of instances=5837 and nets=2448 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design IIR_filter_LA.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: my_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_16157_localhost.localdomain_isa32_2021_2022_QXjVpX/IIR_filter_LA_16157_fpITx6.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1123.5M)
Extracted 10.008% (CPU Time= 0:00:00.2  MEM= 1163.6M)
Extracted 20.006% (CPU Time= 0:00:00.2  MEM= 1163.6M)
Extracted 30.009% (CPU Time= 0:00:00.2  MEM= 1163.6M)
Extracted 40.007% (CPU Time= 0:00:00.2  MEM= 1163.6M)
Extracted 50.01% (CPU Time= 0:00:00.2  MEM= 1163.6M)
Extracted 60.008% (CPU Time= 0:00:00.3  MEM= 1163.6M)
Extracted 70.006% (CPU Time= 0:00:00.3  MEM= 1163.6M)
Extracted 80.009% (CPU Time= 0:00:00.3  MEM= 1163.6M)
Extracted 90.007% (CPU Time= 0:00:00.4  MEM= 1163.6M)
Extracted 100% (CPU Time= 0:00:00.5  MEM= 1163.6M)
Number of Extracted Resistors     : 31924
Number of Extracted Ground Cap.   : 34197
Number of Extracted Coupling Cap. : 45420
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: my_rc
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1147.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:04.0  MEM: 1151.539M)
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: IIR_filter_LA
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1149.54)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 2387
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 2448,  98.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1222.92 CPU=0:00:02.1 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=1222.92 CPU=0:00:02.4 REAL=0:00:13.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1222.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1222.9M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1230.96)
Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 2387. 
Total number of fetched objects 2387
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 2448,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1198.96 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1198.96 CPU=0:00:00.1 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.231  |  4.841  |  4.231  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   197   |   91    |   197   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.049%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 5.26 sec
Total Real time: 30.0 sec
Total Memory Usage: 1122.734375 Mbytes
Reset AAE Options
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'IIR_filter_LA' of instances=5837 and nets=2448 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design IIR_filter_LA.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: my_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_16157_localhost.localdomain_isa32_2021_2022_QXjVpX/IIR_filter_LA_16157_fpITx6.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1128.7M)
Extracted 10.008% (CPU Time= 0:00:00.2  MEM= 1194.6M)
Extracted 20.006% (CPU Time= 0:00:00.2  MEM= 1194.6M)
Extracted 30.009% (CPU Time= 0:00:00.2  MEM= 1194.6M)
Extracted 40.007% (CPU Time= 0:00:00.2  MEM= 1194.6M)
Extracted 50.01% (CPU Time= 0:00:00.2  MEM= 1194.6M)
Extracted 60.008% (CPU Time= 0:00:00.3  MEM= 1194.6M)
Extracted 70.006% (CPU Time= 0:00:00.3  MEM= 1194.6M)
Extracted 80.009% (CPU Time= 0:00:00.3  MEM= 1194.6M)
Extracted 90.007% (CPU Time= 0:00:00.4  MEM= 1194.6M)
Extracted 100% (CPU Time= 0:00:00.5  MEM= 1194.6M)
Number of Extracted Resistors     : 31924
Number of Extracted Ground Cap.   : 34197
Number of Extracted Coupling Cap. : 45420
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: my_rc
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1178.5M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:05.0  MEM: 1182.539M)
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: IIR_filter_LA
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1131.08)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 2387
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 2448,  98.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1214 CPU=0:00:02.1 REAL=0:00:11.0)
End delay calculation (fullDC). (MEM=1214 CPU=0:00:02.4 REAL=0:00:14.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1214.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1214.0M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1222.05)
Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 15. 
Total number of fetched objects 2387
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 2448,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1190.04 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1190.04 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.1 real=0:00:18.0 totSessionCpu=0:02:14 mem=1190.0M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.006  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   91    |   91    |    0    |
+--------------------+---------+---------+---------+

Density: 59.049%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 4.34 sec
Total Real time: 26.0 sec
Total Memory Usage: 1095.546875 Mbytes
Reset AAE Options
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Nov 19 20:54:39 2021

Design Name: IIR_filter_LA
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (91.3900, 89.8800)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Fri Nov 19 20:54:41 2021
Time Elapsed: 0:00:02.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.4  MEM: 0.000M)

 *** Starting Verify Geometry (MEM: 1095.5) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2160
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 7.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:01.4  MEM: 125.4M)

Gate area 0.7980 um^2
[0] IIR_filter_LA Gates=4790 Cells=1842 Area=3823.0 um^2
Writing Netlist "IIR_filter_LA.v" ...
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: IIR_filter_LA
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1218.96)
Total number of fetched objects 2387
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 2448,  98.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1259.04 CPU=0:00:02.0 REAL=0:00:12.0)
End delay calculation (fullDC). (MEM=1259.04 CPU=0:00:02.3 REAL=0:00:13.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1259.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1259.0M)
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1259.04)
Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 2387. 
Total number of fetched objects 2387
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 2448,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1227.03 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1227.03 CPU=0:00:00.1 REAL=0:00:00.0)

*** Memory Usage v#1 (Current mem = 1110.391M, initial mem = 179.684M) ***
*** Message Summary: 345 warning(s), 4 error(s)

--- Ending "Innovus" (totcpu=0:02:20, real=0:12:56, mem=1110.4M) ---


###############################
# Starting Modelsim switching simulation of Look-Ahead

Removing old library
Reading /software/mentor/modelsim_6.2g/tcl/vsim/pref.tcl 

# 6.2g

# do commands-inn.do 
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Compiling package constants_la
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package constants_la
# -- Compiling entity data_maker_la
# -- Compiling architecture beh of data_maker_la
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Loading package constants_la
# -- Compiling entity data_sink
# -- Compiling architecture beh of data_sink
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module IIR_filter_LA
# 
# Top level modules:
# 	IIR_filter_LA
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module tb_iir_LA
# 
# Top level modules:
# 	tb_iir_LA
# vsim -L /software/dk/nangate45/verilog/msim6.2g -sdftyp /tb_iir_LA/UUT=../innovus/IIR_filter_LA.sdf -t 10ps work.tb_iir_LA 
# ** Note: (vsim-3812) Design is being optimized...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 3.10.0-957.5.1.el7.x86_64
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.tb_iir_LA(fast)
# Loading work.IIR_filter_LA(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.BUF_X2(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.CLKBUF_X3(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.BUF_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NOR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AOI21_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.INV_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.INV_X2(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AND2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NAND2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OAI21_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.DFFR_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.XNOR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.FA_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.XOR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OAI22_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NAND3_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.MUX2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AOI222_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OAI222_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NOR3_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OR3_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.XOR2_X2(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.HA_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AOI22_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.XNOR2_X2(fast)
# Loading instances from ../innovus/IIR_filter_LA.sdf
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.constants_la
# Loading work.data_maker_la(beh)
# ** Warning: (vsim-3017) ../innovus/IIR_filter_LA.v(3511): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir_LA/UUT/A2_sub_17_U2_14
# ** Warning: (vsim-3017) ../innovus/IIR_filter_LA.v(3586): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir_LA/UUT/A3_add_17_U1_14
# ** Warning: (vsim-3017) ../innovus/IIR_filter_LA.v(3668): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir_LA/UUT/A4_add_17_U1_14
# Loading work.data_sink(beh)
# Loading timing data from ../innovus/IIR_filter_LA.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Region: /tb_iir_LA  File: ../tb/tb_iir_LA.v

###############################
# Starting Innovus planning of Look-Ahead


Cadence Innovus(TM) Implementation System.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
Options:	-files commands2.tcl 
Date:		Fri Nov 19 20:55:29 2021
Host:		localhost.localdomain (x86_64 w/Linux 3.10.0-957.5.1.el7.x86_64) (1core*2cpus*Westmere E56xx/L56xx/X56xx (Nehalem-C) 4096KB)
OS:		CentOS Linux release 7.6.1810 (Core) 

License:
		invs	Innovus Implementation System	17.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Create and set the environment variable TMPDIR to /tmp/innovus_temp_27853_localhost.localdomain_isa32_2021_2022_UDjFTu.

Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

Sourcing file "commands2.tcl" ...
#% Begin load design ... (date=11/19 20:57:53, mem=399.7M)
Set Default Input Pin Transition as 0.1 ps.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
% Begin Load MMMC data ... (date=11/19 20:57:56, mem=401.2M)
% End Load MMMC data ... (date=11/19 20:57:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=401.3M, current mem=401.3M)

Loading LEF file /home/isa32_2021_2022/LAB1/Look-Ahead/innovus/IIR_filter_LA.enc.dat/libs/lef/NangateOpenCellLibrary.lef ...
Set DBUPerIGU to M2 pitch 380.

viaInitial starts at Fri Nov 19 20:57:57 2021
viaInitial ends at Fri Nov 19 20:57:57 2021
Loading view definition file from IIR_filter_LA.enc.dat/viewDefinition.tcl
Reading MY_LIBSET timing library '/software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 134 cells in library 'NangateOpenCellLibrary' 
*** End library_loading (cpu=0.04min, real=0.22min, mem=28.9M, fe_cpu=0.45min, fe_real=2.68min, fe_mem=508.6M) ***
% Begin Load netlist data ... (date=11/19 20:58:10, mem=497.4M)
*** Begin netlist parsing (mem=508.6M) ***
Created 134 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilogBinary netlist '/home/isa32_2021_2022/LAB1/Look-Ahead/innovus/IIR_filter_LA.enc.dat/IIR_filter_LA.v.bin'
Reading binary database version 1

*** Memory Usage v#1 (Current mem = 515.562M, initial mem = 179.684M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=515.6M) ***
% End Load netlist data ... (date=11/19 20:58:10, total cpu=0:00:00.0, real=0:00:01.0, peak res=497.4M, current mem=425.7M)
Set top cell to IIR_filter_LA.
Hooked 134 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell IIR_filter_LA ...
*** Netlist is unique.
** info: there are 135 modules.
** info: there are 1842 stdCell insts.

*** Memory Usage v#1 (Current mem = 528.230M, initial mem = 179.684M) ***
*info: set bottom ioPad orient R0
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Loading preference file IIR_filter_LA.enc.dat/gui.pref.tcl ...
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
addRing command will ignore shorts while creating rings.
addRing command will disallow rings to go over rows.
addRing command will consider rows while creating rings.
The ring targets are set to core/block ring wires.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/isa32_2021_2022/LAB1/Look-Ahead/innovus/IIR_filter_LA.enc.dat/libs/mmmc/NCSU_FreePDK_45nm.capTbl ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: MyAnView
    RC-Corner Name        : my_rc
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/home/isa32_2021_2022/LAB1/Look-Ahead/innovus/IIR_filter_LA.enc.dat/libs/mmmc/NCSU_FreePDK_45nm.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file '/home/isa32_2021_2022/LAB1/Look-Ahead/innovus/IIR_filter_LA.enc.dat/libs/mmmc/IIR_filter_LA.sdc' ...
Current (total cpu=0:00:27.9, real=0:02:47, peak res=553.1M, current mem=553.1M)
INFO (CTE): Constraints read successfully.
WARNING (CTE-25): Line: 8 of File /home/isa32_2021_2022/LAB1/Look-Ahead/innovus/IIR_filter_LA.enc.dat/libs/mmmc/IIR_filter_LA.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=571.9M, current mem=571.9M)
Current (total cpu=0:00:28.0, real=0:02:48, peak res=571.9M, current mem=571.9M)
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
% Begin Load floorplan data ... (date=11/19 20:58:17, mem=573.9M)
Reading floorplan file - IIR_filter_LA.enc.dat/IIR_filter_LA.fp.gz (mem = 675.8M).
% Begin Load floorplan data ... (date=11/19 20:58:18, mem=574.0M)
*info: reset 2448 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 182780 179760)
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
 ... processed partition successfully.
Reading binary special route file IIR_filter_LA.enc.dat/IIR_filter_LA.fp.spr.gz (Created by Innovus v17.11-s080_1 on Fri Nov 19 20:53:24 2021, version: 1)
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Delete all existing relative floorplan constraints.
% End Load floorplan data ... (date=11/19 20:58:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=574.8M, current mem=574.8M)
% End Load floorplan data ... (date=11/19 20:58:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=574.8M, current mem=574.8M)
% Begin Load SymbolTable ... (date=11/19 20:58:18, mem=574.8M)
% End Load SymbolTable ... (date=11/19 20:58:19, total cpu=0:00:00.1, real=0:00:01.0, peak res=576.8M, current mem=576.8M)
% Begin Load placement data ... (date=11/19 20:58:19, mem=576.6M)
Reading placement file - IIR_filter_LA.enc.dat/IIR_filter_LA.place.gz.
*** Checked 2 GNC rules.
*** applyConnectGlobalNets disabled.
** Reading stdCellPlacement_binary (Created by Innovus v17.11-s080_1 on Fri Nov 19 20:53:24 2021, version# 1) ...
*** Checked 2 GNC rules.
*** applyConnectGlobalNets disabled.
*** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=691.8M) ***
Total net length = 1.578e+04 (8.266e+03 7.517e+03) (ext = 6.695e+02)
% End Load placement data ... (date=11/19 20:58:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=578.2M, current mem=578.2M)
*** Checked 2 GNC rules.
*** Applying global-net connections...
*** Applied 2 GNC rules (cpu = 0:00:00.0)
% Begin Load routing data ... (date=11/19 20:58:19, mem=578.3M)
Reading routing file - IIR_filter_LA.enc.dat/IIR_filter_LA.route.gz.
Reading Innovus routing data (Created by Innovus v17.11-s080_1 on Fri Nov 19 20:53:24 2021 Format: 16.2) ...
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
*** Total 2389 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.1 real=0:00:00.0 mem=695.8M) ***
% End Load routing data ... (date=11/19 20:58:20, total cpu=0:00:00.1, real=0:00:00.0, peak res=587.6M, current mem=587.6M)
Reading property file IIR_filter_LA.enc.dat/IIR_filter_LA.prop
*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=695.8M) ***
Set Default Input Pin Transition as 0.1 ps.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
% Begin Load power constraints ... (date=11/19 20:58:23, mem=588.2M)
source IIR_filter_LA.enc.dat/IIR_filter_LA_power_constraints.tcl
'set_default_switching_activity' finished successfully.
% End Load power constraints ... (date=11/19 20:58:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=588.2M, current mem=583.8M)
Start generating vias ...
#Skip building auto via since it is not turned on.
Via generation completed.
% Begin load AAE data ... (date=11/19 20:58:23, mem=588.2M)
AAE DB initialization (MEM=725.855 CPU=0:00:00.2 REAL=0:00:00.0) 
% End load AAE data ... (date=11/19 20:58:24, total cpu=0:00:00.2, real=0:00:01.0, peak res=588.2M, current mem=587.3M)
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
#% End load design ... (date=11/19 20:58:25, total cpu=0:00:05.5, real=0:00:32.0, peak res=588.2M, current mem=587.4M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
*** Message Summary: 23 warning(s), 0 error(s)

Extraction called for design 'IIR_filter_LA' of instances=5837 and nets=2448 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design IIR_filter_LA.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: my_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_27853_localhost.localdomain_isa32_2021_2022_UDjFTu/IIR_filter_LA_27853_8wGIgG.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 725.9M)
Extracted 10.008% (CPU Time= 0:00:00.1  MEM= 780.2M)
Extracted 20.006% (CPU Time= 0:00:00.1  MEM= 781.2M)
Extracted 30.009% (CPU Time= 0:00:00.1  MEM= 781.2M)
Extracted 40.007% (CPU Time= 0:00:00.1  MEM= 781.2M)
Extracted 50.01% (CPU Time= 0:00:00.1  MEM= 781.2M)
Extracted 60.008% (CPU Time= 0:00:00.2  MEM= 782.2M)
Extracted 70.006% (CPU Time= 0:00:00.2  MEM= 782.2M)
Extracted 80.009% (CPU Time= 0:00:00.2  MEM= 782.2M)
Extracted 90.007% (CPU Time= 0:00:00.3  MEM= 782.2M)
Extracted 100% (CPU Time= 0:00:00.4  MEM= 783.2M)
Number of Extracted Resistors     : 31924
Number of Extracted Ground Cap.   : 34197
Number of Extracted Coupling Cap. : 45420
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: my_rc
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 767.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:04.0  MEM: 767.234M)
RC Out has the following PVT Info:
   RC:my_rc, Operating temperature 25 C
rcOut completed:: 9 % rcOut completed:: 19 % rcOut completed:: 29 % rcOut completed:: 39 % rcOut completed:: 49 % rcOut completed:: 59 % rcOut completed:: 69 % rcOut completed:: 89 % rcOut completed:: 100 % 
RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 767.2M)
RC Out has the following PVT Info:
   RC:my_rc, Operating temperature 25 C
rcOut completed:: 9 % rcOut completed:: 19 % rcOut completed:: 29 % rcOut completed:: 39 % rcOut completed:: 49 % rcOut completed:: 59 % rcOut completed:: 69 % rcOut completed:: 89 % rcOut completed:: 100 % 
RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 767.2M)
RC Out has the following PVT Info:
   RC:my_rc, Operating temperature 25 C
Printing *|NET...
rcOut completed:: 9 % rcOut completed:: 19 % rcOut completed:: 29 % rcOut completed:: 39 % rcOut completed:: 49 % rcOut completed:: 59 % rcOut completed:: 69 % rcOut completed:: 89 % rcOut completed:: 100 % 
RC Out from RCDB Completed (CPU Time= 0:00:00.4  MEM= 767.2M)
RC Out has the following PVT Info:
   RC:my_rc, Operating temperature 25 C
Dumping Spef file.....
Printing D_NET...
rcOut completed:: 9 % rcOut completed:: 19 % rcOut completed:: 29 % rcOut completed:: 39 % rcOut completed:: 49 % rcOut completed:: 59 % rcOut completed:: 69 % rcOut completed:: 89 % rcOut completed:: 100 % 
RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 767.2M)
'set_default_switching_activity' finished successfully.
'read_activity_file' finished successfully.

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    1.10V	    VDD
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: IIR_filter_LA
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=767.234)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 2387
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 2448,  98.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1014.3 CPU=0:00:02.2 REAL=0:00:12.0)
End delay calculation (fullDC). (MEM=916.926 CPU=0:00:02.7 REAL=0:00:15.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 916.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 916.9M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=924.973)
Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 2387. 
Total number of fetched objects 2387
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 2448,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=892.969 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=892.969 CPU=0:00:00.1 REAL=0:00:01.0)
Load RC corner of view MyAnView

Begin Power Analysis

    0.00V	    VSS
    1.10V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=650.13MB/650.13MB)

Begin Processing Timing Window Data for Power Calculation

myCLOCK(134.409MHz) CK: assigning clock myCLOCK to net CLK
Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=650.30MB/650.30MB)

Parsing VCD file ../vcd/myiir_LA_inn.vcd

Starting Reading VCD variables
2021-Nov-19 20:58:52 (2021-Nov-19 19:58:52 GMT)

Finished Reading VCD variables
2021-Nov-19 20:58:53 (2021-Nov-19 19:58:53 GMT)
   With this vcd command,  0 value changes and 8.88e-06 second simulation
time were counted for power consumption calculation.

  Filename (activity)                    : ../vcd/myiir_LA_inn.vcd
  Names in file that matched to design   : 0/0
  Annotation coverage for this file      : 0/2387 = 0%


  Total annotation coverage for all files of type VCD: 0/2387 = 0%
  Percent of VCD annotated nets with zero toggles: 0/2387 = 0%

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=676.27MB/676.27MB)

Begin Processing Signal Activity


Starting Levelizing
2021-Nov-19 20:58:53 (2021-Nov-19 19:58:53 GMT)
2021-Nov-19 20:58:53 (2021-Nov-19 19:58:53 GMT): 10%
2021-Nov-19 20:58:53 (2021-Nov-19 19:58:53 GMT): 20%
2021-Nov-19 20:58:53 (2021-Nov-19 19:58:53 GMT): 30%
2021-Nov-19 20:58:53 (2021-Nov-19 19:58:53 GMT): 40%
2021-Nov-19 20:58:53 (2021-Nov-19 19:58:53 GMT): 50%
2021-Nov-19 20:58:53 (2021-Nov-19 19:58:53 GMT): 60%
2021-Nov-19 20:58:53 (2021-Nov-19 19:58:53 GMT): 70%
2021-Nov-19 20:58:53 (2021-Nov-19 19:58:53 GMT): 80%
2021-Nov-19 20:58:53 (2021-Nov-19 19:58:53 GMT): 90%

Finished Levelizing
2021-Nov-19 20:58:53 (2021-Nov-19 19:58:53 GMT)

Starting Activity Propagation
2021-Nov-19 20:58:53 (2021-Nov-19 19:58:53 GMT)
2021-Nov-19 20:58:54 (2021-Nov-19 19:58:54 GMT): 10%
2021-Nov-19 20:58:54 (2021-Nov-19 19:58:54 GMT): 20%
2021-Nov-19 20:58:54 (2021-Nov-19 19:58:54 GMT): 30%
2021-Nov-19 20:58:54 (2021-Nov-19 19:58:54 GMT): 40%
2021-Nov-19 20:58:54 (2021-Nov-19 19:58:54 GMT): 50%
2021-Nov-19 20:58:54 (2021-Nov-19 19:58:54 GMT): 60%
2021-Nov-19 20:58:54 (2021-Nov-19 19:58:54 GMT): 70%

Finished Activity Propagation
2021-Nov-19 20:58:55 (2021-Nov-19 19:58:55 GMT)

Activity annotation summary:
        Primary Inputs : 1/59 = 1.69492%
          Flop outputs : 0/182 = 0%
  Memory/Macro outputs : 0/0 = 0%
      Tristate outputs : 0/0 = 0%
            Total Nets : 1/2387 = 0.0418936%

Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:01, mem(process/total)=676.49MB/676.49MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2021-Nov-19 20:58:55 (2021-Nov-19 19:58:55 GMT)
 ... Calculating switching power
2021-Nov-19 20:58:55 (2021-Nov-19 19:58:55 GMT): 10%
2021-Nov-19 20:58:55 (2021-Nov-19 19:58:55 GMT): 20%
2021-Nov-19 20:58:55 (2021-Nov-19 19:58:55 GMT): 30%
2021-Nov-19 20:58:55 (2021-Nov-19 19:58:55 GMT): 40%
2021-Nov-19 20:58:55 (2021-Nov-19 19:58:55 GMT): 50%
 ... Calculating internal and leakage power
2021-Nov-19 20:58:55 (2021-Nov-19 19:58:55 GMT): 60%
2021-Nov-19 20:58:57 (2021-Nov-19 19:58:57 GMT): 70%
2021-Nov-19 20:58:58 (2021-Nov-19 19:58:58 GMT): 80%
2021-Nov-19 20:58:59 (2021-Nov-19 19:58:59 GMT): 90%

Finished Calculating power
2021-Nov-19 20:59:01 (2021-Nov-19 19:59:01 GMT)
Ended Power Computation: (cpu=0:00:01, real=0:00:06, mem(process/total)=676.86MB/676.86MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=676.86MB/676.86MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:08, mem(process/total)=676.91MB/676.91MB)

Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.62013549 	   54.2523%
Total Switching Power:       0.44560645 	   38.9837%
Total Leakage Power:         0.07731649 	    6.7640%
Total Power:                 1.14305843
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=677.20MB/677.20MB)

Begin Creating Binary Database
Ended Creating Binary Database: (cpu=0:00:00, real=0:00:01,
mem(process/total)=677.21MB/677.21MB)

Output file is .//IIR_filter_LA.rpt
Load RC corner of view MyAnView
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.62013549 	   54.2523%
Total Switching Power:       0.44560645 	   38.9837%
Total Leakage Power:         0.07731649 	    6.7640%
Total Power:                 1.14305843
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=677.36MB/677.36MB)


Output file is .//power_report

*** Memory Usage v#1 (Current mem = 842.203M, initial mem = 179.684M) ***
*** Message Summary: 24 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=0:00:36.3, real=0:03:33, mem=842.2M) ---

