$date
	Mon Oct 23 15:39:13 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module and_1b_test $end
$var reg 1 ! clk $end
$upscope $end
$scope module and_1b_test $end
$var reg 4 " x [3:0] $end
$upscope $end
$scope module and_1b_test $end
$var reg 4 # y [3:0] $end
$upscope $end
$scope module and_1b_test $end
$var wire 4 $ out [3:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 $
b0 #
b0 "
0!
$end
#10
b1000 "
1!
#20
b1000 $
b1001 #
0!
#30
b1001 $
b1101 "
1!
#40
b100 $
b110 #
0!
#50
1!
