#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffcceb6880 .scope module, "MUX2to1" "MUX2to1" 2 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "src1"
    .port_info 1 /INPUT 1 "src2"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 1 "result"
v0x7fffcceb0be0_0 .var "result", 0 0;
o0x7f860b010048 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffccecf870_0 .net "select", 0 0, o0x7f860b010048;  0 drivers
o0x7f860b010078 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffccecf930_0 .net "src1", 0 0, o0x7f860b010078;  0 drivers
o0x7f860b0100a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffccecfa00_0 .net "src2", 0 0, o0x7f860b0100a8;  0 drivers
E_0x7fffcceb5740 .event edge, v0x7fffccecf870_0, v0x7fffccecfa00_0, v0x7fffccecf930_0;
S_0x7fffcceb6a00 .scope module, "MUX4to1" "MUX4to1" 3 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "src1"
    .port_info 1 /INPUT 1 "src2"
    .port_info 2 /INPUT 1 "src3"
    .port_info 3 /INPUT 1 "src4"
    .port_info 4 /INPUT 2 "select"
    .port_info 5 /OUTPUT 1 "result"
v0x7fffccecfbc0_0 .var "result", 0 0;
o0x7f860b0101c8 .functor BUFZ 2, C4<zz>; HiZ drive
v0x7fffccecfca0_0 .net "select", 1 0, o0x7f860b0101c8;  0 drivers
o0x7f860b0101f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffccecfd80_0 .net "src1", 0 0, o0x7f860b0101f8;  0 drivers
o0x7f860b010228 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffccecfe20_0 .net "src2", 0 0, o0x7f860b010228;  0 drivers
o0x7f860b010258 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffccecfee0_0 .net "src3", 0 0, o0x7f860b010258;  0 drivers
o0x7f860b010288 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffccecfff0_0 .net "src4", 0 0, o0x7f860b010288;  0 drivers
E_0x7fffcceb5980/0 .event edge, v0x7fffccecfca0_0, v0x7fffccecfff0_0, v0x7fffccecfee0_0, v0x7fffccecfe20_0;
E_0x7fffcceb5980/1 .event edge, v0x7fffccecfd80_0;
E_0x7fffcceb5980 .event/or E_0x7fffcceb5980/0, E_0x7fffcceb5980/1;
S_0x7fffcceb0960 .scope module, "alu_1bit_tb" "alu_1bit_tb" 4 4;
 .timescale -9 -11;
P_0x7fffcceb0ae0 .param/l "period" 1 4 11, +C4<00000000000000000000000000010100>;
v0x7fffcced0fc0_0 .var "Ainvert", 0 0;
v0x7fffcced1080_0 .var "Binvert", 0 0;
v0x7fffcced1150_0 .var "a", 0 0;
v0x7fffcced1250_0 .var "b", 0 0;
v0x7fffcced1320_0 .net "carry", 0 0, v0x7fffcced06f0_0;  1 drivers
v0x7fffcced13c0_0 .var "cin", 0 0;
v0x7fffcced1490_0 .var "less", 0 0;
v0x7fffcced1560_0 .var "operation", 1 0;
v0x7fffcced1630_0 .net "set", 0 0, v0x7fffcced0a60_0;  1 drivers
v0x7fffcced1700_0 .net "sum", 0 0, v0x7fffcced09a0_0;  1 drivers
S_0x7fffcced0170 .scope module, "UUT" "alu_1bit" 4 12, 5 6 0, S_0x7fffcceb0960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "src1"
    .port_info 1 /INPUT 1 "src2"
    .port_info 2 /INPUT 1 "less"
    .port_info 3 /INPUT 1 "Ainvert"
    .port_info 4 /INPUT 1 "Binvert"
    .port_info 5 /INPUT 1 "cin"
    .port_info 6 /INPUT 2 "operation"
    .port_info 7 /OUTPUT 1 "result"
    .port_info 8 /OUTPUT 1 "set"
    .port_info 9 /OUTPUT 1 "cout"
L_0x7fffcced17d0 .functor XOR 1, v0x7fffcced1150_0, v0x7fffcced0fc0_0, C4<0>, C4<0>;
L_0x7fffcced18c0 .functor XOR 1, v0x7fffcced1250_0, v0x7fffcced1080_0, C4<0>, C4<0>;
v0x7fffcced04b0_0 .net "Ainvert", 0 0, v0x7fffcced0fc0_0;  1 drivers
v0x7fffcced0590_0 .net "Binvert", 0 0, v0x7fffcced1080_0;  1 drivers
v0x7fffcced0650_0 .net "cin", 0 0, v0x7fffcced13c0_0;  1 drivers
v0x7fffcced06f0_0 .var "cout", 0 0;
v0x7fffcced07b0_0 .net "less", 0 0, v0x7fffcced1490_0;  1 drivers
v0x7fffcced08c0_0 .net "operation", 1 0, v0x7fffcced1560_0;  1 drivers
v0x7fffcced09a0_0 .var "result", 0 0;
v0x7fffcced0a60_0 .var "set", 0 0;
v0x7fffcced0b20_0 .net "src1", 0 0, v0x7fffcced1150_0;  1 drivers
v0x7fffcced0be0_0 .net "src1_to_a", 0 0, L_0x7fffcced17d0;  1 drivers
v0x7fffcced0ca0_0 .net "src2", 0 0, v0x7fffcced1250_0;  1 drivers
v0x7fffcced0d60_0 .net "src2_to_b", 0 0, L_0x7fffcced18c0;  1 drivers
E_0x7fffcceb5b80/0 .event edge, v0x7fffcced08c0_0, v0x7fffcced0be0_0, v0x7fffcced0d60_0, v0x7fffcced0650_0;
E_0x7fffcceb5b80/1 .event edge, v0x7fffcced07b0_0;
E_0x7fffcceb5b80 .event/or E_0x7fffcceb5b80/0, E_0x7fffcceb5b80/1;
    .scope S_0x7fffcceb6880;
T_0 ;
    %wait E_0x7fffcceb5740;
    %load/vec4 v0x7fffccecf870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %load/vec4 v0x7fffccecf930_0;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x7fffccecfa00_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v0x7fffcceb0be0_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fffcceb6a00;
T_1 ;
    %wait E_0x7fffcceb5980;
    %load/vec4 v0x7fffccecfca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %load/vec4 v0x7fffccecfff0_0;
    %store/vec4 v0x7fffccecfbc0_0, 0, 1;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x7fffccecfd80_0;
    %store/vec4 v0x7fffccecfbc0_0, 0, 1;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x7fffccecfe20_0;
    %store/vec4 v0x7fffccecfbc0_0, 0, 1;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x7fffccecfee0_0;
    %store/vec4 v0x7fffccecfbc0_0, 0, 1;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffcced0170;
T_2 ;
    %wait E_0x7fffcceb5b80;
    %load/vec4 v0x7fffcced08c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %load/vec4 v0x7fffcced0be0_0;
    %pad/u 2;
    %load/vec4 v0x7fffcced0d60_0;
    %pad/u 2;
    %add;
    %load/vec4 v0x7fffcced0650_0;
    %pad/u 2;
    %add;
    %split/vec4 1;
    %store/vec4 v0x7fffcced0a60_0, 0, 1;
    %store/vec4 v0x7fffcced06f0_0, 0, 1;
    %load/vec4 v0x7fffcced07b0_0;
    %store/vec4 v0x7fffcced09a0_0, 0, 1;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x7fffcced0be0_0;
    %load/vec4 v0x7fffcced0d60_0;
    %and;
    %store/vec4 v0x7fffcced09a0_0, 0, 1;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0x7fffcced0be0_0;
    %load/vec4 v0x7fffcced0d60_0;
    %or;
    %store/vec4 v0x7fffcced09a0_0, 0, 1;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x7fffcced0be0_0;
    %pad/u 2;
    %load/vec4 v0x7fffcced0d60_0;
    %pad/u 2;
    %add;
    %load/vec4 v0x7fffcced0650_0;
    %pad/u 2;
    %add;
    %split/vec4 1;
    %store/vec4 v0x7fffcced09a0_0, 0, 1;
    %store/vec4 v0x7fffcced06f0_0, 0, 1;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fffcceb0960;
T_3 ;
    %vpi_call 4 16 "$dumpfile", "alu_1bit.vcd" {0 0 0};
    %vpi_call 4 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffcceb0960 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7fffcceb0960;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffcced1150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffcced1250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcced1490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcced0fc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcced1080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcced13c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fffcced1560_0, 0, 2;
    %delay 1000, 0;
    %vpi_call 4 33 "$display", "sum %d", v0x7fffcced1700_0 {0 0 0};
    %vpi_call 4 34 "$display", "carry %d", v0x7fffcced1320_0 {0 0 0};
    %vpi_call 4 35 "$display", "===============" {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffcced1150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffcced1250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcced1490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcced0fc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcced1080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcced13c0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fffcced1560_0, 0, 2;
    %delay 1000, 0;
    %vpi_call 4 46 "$display", "sum %d", v0x7fffcced1700_0 {0 0 0};
    %vpi_call 4 47 "$display", "carry %d", v0x7fffcced1320_0 {0 0 0};
    %vpi_call 4 48 "$display", "===============" {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffcced1150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffcced1250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffcced1490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcced0fc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcced1080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcced13c0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fffcced1560_0, 0, 2;
    %delay 1000, 0;
    %vpi_call 4 59 "$display", "sum %d", v0x7fffcced1700_0 {0 0 0};
    %vpi_call 4 60 "$display", "carry %d", v0x7fffcced1320_0 {0 0 0};
    %vpi_call 4 61 "$display", "===============" {0 0 0};
    %delay 20000, 0;
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "MUX2to1.v";
    "MUX4to1.v";
    "alu_1bit_tb.v";
    "alu_1bit.v";
