13:58:19 **** Incremental Build of configuration Debug for project hello_ultra96v2_system ****
make all 
Generating bif file for the system project
Executing command '::scw::generate_bif -xpfm /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/ultra96v2_0.xpfm -domains standalone_domain -bifpath /home/parallels/ultra96v2_0/vitis_workspace/hello_ultra96v2_system/Debug/system.bif' on XSCT
sdcard_gen --xpfm /home/parallels/ultra96v2_0/vitis_workspace/ultra96v2_0/export/ultra96v2_0/ultra96v2_0.xpfm --sys_config ultra96v2_0 --bif /home/parallels/ultra96v2_0/vitis_workspace/hello_ultra96v2_system/Debug/system.bif --bitstream /home/parallels/ultra96v2_0/vitis_workspace/hello_ultra96v2/_ide/bitstream/ultra96v2_top.bit --elf /home/parallels/ultra96v2_0/vitis_workspace/hello_ultra96v2/Debug/hello_ultra96v2.elf,psu_cortexa53_0
creating BOOT.BIN using /home/parallels/ultra96v2_0/vitis_workspace/hello_ultra96v2/_ide/bitstream/ultra96v2_top.bit
Running /tools/Xilinx/Vitis/2019.2/bin/bootgen -arch zynqmp -image /home/parallels/ultra96v2_0/vitis_workspace/hello_ultra96v2_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

13:58:25 Build Finished (took 6s.475ms)

