/* Generated by Yosys 0.8+     369 (git sha1 ea0e0722, clang 10.0.1 -fPIC -Os) */

(* \nmigen.hierarchy  = "top" *)
(* top =  1  *)
(* generator = "nMigen" *)
module top(hs2_in, end_in, rst, clk, reset_out, hs1_in);
  wire \$1 ;
  wire \$3 ;
  wire \$5 ;
  wire \$7 ;
  wire \$9 ;
  (* src = "auto_reset.py:43" *)
  reg \$next\reset_out ;
  (* src = "nmigen/hdl/ir.py:329" *)
  input clk;
  (* src = "auto_reset.py:34" *)
  input end_in;
  (* src = "auto_reset.py:37" *)
  input hs1_in;
  (* src = "auto_reset.py:40" *)
  input hs2_in;
  (* init = 1'h0 *)
  (* src = "auto_reset.py:43" *)
  output reset_out;
  reg reset_out = 1'h0;
  (* src = "nmigen/hdl/ir.py:329" *)
  input rst;
  assign \$9  = \$5  & (* src = "auto_reset.py:54" *) \$7 ;
  assign \$1  = hs1_in == (* src = "auto_reset.py:54" *) 1'h1;
  assign \$3  = hs2_in == (* src = "auto_reset.py:54" *) 1'h1;
  assign \$5  = \$1  & (* src = "auto_reset.py:54" *) \$3 ;
  assign \$7  = end_in == (* src = "auto_reset.py:54" *) 1'h1;
  always @(posedge clk)
      reset_out <= \$next\reset_out ;
  always @* begin
    \$next\reset_out  = reset_out;
    casez (\$9 )
      1'h1:
          \$next\reset_out  = 1'h1;
    endcase
    casez (rst)
      1'h1:
          \$next\reset_out  = 1'h0;
    endcase
  end
endmodule

