Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun May 12 15:24:54 2024
| Host         : Elitebook-QCommsUB-Adria running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file detector_top_v1_0_control_sets_placed.rpt
| Design       : detector_top_v1_0
| Device       : xczu3eg
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               4 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              18 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+--------------------------------------------------------------------------+------------------------------+------------------+----------------+--------------+
|       Clock Signal       |                               Enable Signal                              |       Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+--------------------------------------------------------------------------+------------------------------+------------------+----------------+--------------+
|  m00_axis_aclk_IBUF_BUFG |                                                                          |                              |                1 |              1 |         1.00 |
|  m00_axis_aclk_IBUF_BUFG |                                                                          | m00_axis_aresetn_IBUF_inst/O |                1 |              2 |         2.00 |
|  m00_axis_aclk_IBUF_BUFG | detector_top_v1_0_M00_AXIS_inst/FSM_sequential_mst_exec_state[1]_i_2_n_0 | m00_axis_aresetn_IBUF_inst/O |                1 |              2 |         2.00 |
|  s00_axis_aclk_IBUF_BUFG |                                                                          | s00_axis_aresetn_IBUF_inst/O |                1 |              2 |         2.00 |
|  s00_axis_aclk_IBUF_BUFG | detector_top_v1_0_S00_AXIS_inst/fifo_wren                                | s00_axis_aresetn_IBUF_inst/O |                1 |              3 |         3.00 |
|  m00_axis_aclk_IBUF_BUFG | detector_top_v1_0_M00_AXIS_inst/tx_en                                    | m00_axis_aresetn_IBUF_inst/O |                1 |              4 |         4.00 |
|  m00_axis_aclk_IBUF_BUFG | detector_top_v1_0_M00_AXIS_inst/read_pointer[3]_i_1_n_0                  | m00_axis_aresetn_IBUF_inst/O |                2 |              4 |         2.00 |
|  m00_axis_aclk_IBUF_BUFG | detector_top_v1_0_M00_AXIS_inst/count                                    | m00_axis_aresetn_IBUF_inst/O |                1 |              5 |         5.00 |
+--------------------------+--------------------------------------------------------------------------+------------------------------+------------------+----------------+--------------+


