{"Source Block": ["hdl/library/axi_dac_interpolate/axi_dac_interpolate_reg.v@72:82@HdlIdDef", "  reg     [31:0]  up_interpolation_ratio_b = 32'h0;\n  reg     [ 2:0]  up_filter_mask_b = 3'h0;\n  reg             up_flags = 32'h0;\n  reg     [1:0]   up_config = 2'h0;\n  reg     [15:0]  up_correction_coefficient_a = 16'h0;\n  reg     [15:0]  up_correction_coefficient_b = 16'h0;\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_wack <= 'd0;\n      up_scratch <= 'd0;\n"], "Clone Blocks": [["hdl/library/axi_dac_interpolate/axi_dac_interpolate_reg.v@68:78", "  reg     [31:0]  up_scratch = 32'h0;\n\n  reg     [31:0]  up_interpolation_ratio_a = 32'h0;\n  reg     [ 2:0]  up_filter_mask_a = 3'h0;\n  reg     [31:0]  up_interpolation_ratio_b = 32'h0;\n  reg     [ 2:0]  up_filter_mask_b = 3'h0;\n  reg             up_flags = 32'h0;\n  reg     [1:0]   up_config = 2'h0;\n  reg     [15:0]  up_correction_coefficient_a = 16'h0;\n  reg     [15:0]  up_correction_coefficient_b = 16'h0;\n\n"], ["hdl/library/axi_adc_decimate/axi_adc_decimate_reg.v@64:74", "\n  reg     [31:0]  up_version = 32'h00010000;\n  reg     [31:0]  up_scratch = 32'h0;\n\n  reg     [31:0]  up_decimation_ratio = 32'h0;\n  reg     [ 2:0]  up_filter_mask = 32'h0;\n\n  reg     [ 1:0]  up_config = 1'h0;\n  reg     [15:0]  up_correction_coefficient_a = 16'h0;\n  reg     [15:0]  up_correction_coefficient_b = 16'h0;\n\n"], ["hdl/library/axi_dac_interpolate/axi_dac_interpolate_reg.v@69:79", "\n  reg     [31:0]  up_interpolation_ratio_a = 32'h0;\n  reg     [ 2:0]  up_filter_mask_a = 3'h0;\n  reg     [31:0]  up_interpolation_ratio_b = 32'h0;\n  reg     [ 2:0]  up_filter_mask_b = 3'h0;\n  reg             up_flags = 32'h0;\n  reg     [1:0]   up_config = 2'h0;\n  reg     [15:0]  up_correction_coefficient_a = 16'h0;\n  reg     [15:0]  up_correction_coefficient_b = 16'h0;\n\n  always @(negedge up_rstn or posedge up_clk) begin\n"], ["hdl/library/axi_adc_decimate/axi_adc_decimate_reg.v@67:77", "\n  reg     [31:0]  up_decimation_ratio = 32'h0;\n  reg     [ 2:0]  up_filter_mask = 32'h0;\n\n  reg     [ 1:0]  up_config = 1'h0;\n  reg     [15:0]  up_correction_coefficient_a = 16'h0;\n  reg     [15:0]  up_correction_coefficient_b = 16'h0;\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_wack <= 'd0;\n"], ["hdl/library/axi_adc_decimate/axi_adc_decimate_reg.v@66:76", "  reg     [31:0]  up_scratch = 32'h0;\n\n  reg     [31:0]  up_decimation_ratio = 32'h0;\n  reg     [ 2:0]  up_filter_mask = 32'h0;\n\n  reg     [ 1:0]  up_config = 1'h0;\n  reg     [15:0]  up_correction_coefficient_a = 16'h0;\n  reg     [15:0]  up_correction_coefficient_b = 16'h0;\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n"], ["hdl/library/axi_adc_decimate/axi_adc_decimate_reg.v@63:73", "  // internal registers\n\n  reg     [31:0]  up_version = 32'h00010000;\n  reg     [31:0]  up_scratch = 32'h0;\n\n  reg     [31:0]  up_decimation_ratio = 32'h0;\n  reg     [ 2:0]  up_filter_mask = 32'h0;\n\n  reg     [ 1:0]  up_config = 1'h0;\n  reg     [15:0]  up_correction_coefficient_a = 16'h0;\n  reg     [15:0]  up_correction_coefficient_b = 16'h0;\n"], ["hdl/library/axi_dac_interpolate/axi_dac_interpolate_reg.v@70:80", "  reg     [31:0]  up_interpolation_ratio_a = 32'h0;\n  reg     [ 2:0]  up_filter_mask_a = 3'h0;\n  reg     [31:0]  up_interpolation_ratio_b = 32'h0;\n  reg     [ 2:0]  up_filter_mask_b = 3'h0;\n  reg             up_flags = 32'h0;\n  reg     [1:0]   up_config = 2'h0;\n  reg     [15:0]  up_correction_coefficient_a = 16'h0;\n  reg     [15:0]  up_correction_coefficient_b = 16'h0;\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n"], ["hdl/library/axi_dac_interpolate/axi_dac_interpolate_reg.v@71:81", "  reg     [ 2:0]  up_filter_mask_a = 3'h0;\n  reg     [31:0]  up_interpolation_ratio_b = 32'h0;\n  reg     [ 2:0]  up_filter_mask_b = 3'h0;\n  reg             up_flags = 32'h0;\n  reg     [1:0]   up_config = 2'h0;\n  reg     [15:0]  up_correction_coefficient_a = 16'h0;\n  reg     [15:0]  up_correction_coefficient_b = 16'h0;\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_wack <= 'd0;\n"], ["hdl/library/axi_adc_decimate/axi_adc_decimate_reg.v@68:78", "  reg     [31:0]  up_decimation_ratio = 32'h0;\n  reg     [ 2:0]  up_filter_mask = 32'h0;\n\n  reg     [ 1:0]  up_config = 1'h0;\n  reg     [15:0]  up_correction_coefficient_a = 16'h0;\n  reg     [15:0]  up_correction_coefficient_b = 16'h0;\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_wack <= 'd0;\n      up_scratch <= 'd0;\n"]], "Diff Content": {"Delete": [], "Add": [[77, "  wire    [ 1:0]  flags;\n"], [77, "  assign  dma_transfer_suspend = flags[0];\n"], [77, "  assign  start_sync_channels = flags[1];\n"]]}}