TimeQuest Timing Analyzer report for tut0_top
Fri Jun 30 17:32:20 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; tut0_top                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.2%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; tut0_top.sdc  ; OK     ; Fri Jun 30 17:32:19 2017 ;
+---------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period  ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+-------------------------------------------------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 200.000 ; 5.0 MHz   ; 0.000 ; 100.000 ; 50.00      ; 10        ; 1           ;       ;        ;           ;            ; false    ; osc_clk ; inst2|altpll_component|auto_generated|pll1|inclk[0] ; { inst2|altpll_component|auto_generated|pll1|clk[0] } ;
; osc_clk                                           ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                     ; { osc_clk }                                           ;
+---------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 273.45 MHz ; 273.45 MHz      ; inst2|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                         ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 196.343 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.466 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; osc_clk                                           ; 9.934  ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 99.718 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+---------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                           ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 196.343 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.578      ;
; 196.346 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.575      ;
; 196.375 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.546      ;
; 196.405 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.516      ;
; 196.465 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.456      ;
; 196.474 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.447      ;
; 196.489 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.432      ;
; 196.492 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.429      ;
; 196.492 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.429      ;
; 196.521 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.400      ;
; 196.524 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.397      ;
; 196.551 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.370      ;
; 196.554 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.367      ;
; 196.611 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.310      ;
; 196.611 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.310      ;
; 196.620 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.301      ;
; 196.634 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.287      ;
; 196.635 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.286      ;
; 196.638 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.283      ;
; 196.638 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.283      ;
; 196.666 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.255      ;
; 196.667 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.254      ;
; 196.670 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.251      ;
; 196.696 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.225      ;
; 196.697 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.224      ;
; 196.700 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.221      ;
; 196.757 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.164      ;
; 196.757 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.164      ;
; 196.764 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.157      ;
; 196.766 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.155      ;
; 196.780 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.141      ;
; 196.780 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.141      ;
; 196.781 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.140      ;
; 196.784 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.137      ;
; 196.784 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.137      ;
; 196.812 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.109      ;
; 196.812 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.109      ;
; 196.813 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.108      ;
; 196.816 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.105      ;
; 196.842 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.079      ;
; 196.842 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.079      ;
; 196.843 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.078      ;
; 196.846 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.075      ;
; 196.903 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.018      ;
; 196.903 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.018      ;
; 196.910 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.011      ;
; 196.910 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.011      ;
; 196.912 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 3.009      ;
; 196.926 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.995      ;
; 196.926 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.995      ;
; 196.927 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.994      ;
; 196.929 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.992      ;
; 196.930 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.991      ;
; 196.930 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.991      ;
; 196.958 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.963      ;
; 196.958 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.963      ;
; 196.958 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.963      ;
; 196.959 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.962      ;
; 196.962 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.959      ;
; 196.988 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.933      ;
; 196.988 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.933      ;
; 196.988 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.933      ;
; 196.989 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.932      ;
; 196.992 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.929      ;
; 197.048 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.873      ;
; 197.049 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.872      ;
; 197.049 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.872      ;
; 197.056 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.865      ;
; 197.056 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.865      ;
; 197.058 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.863      ;
; 197.072 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.849      ;
; 197.072 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.849      ;
; 197.073 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.848      ;
; 197.075 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.846      ;
; 197.076 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.845      ;
; 197.076 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.845      ;
; 197.076 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.845      ;
; 197.104 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.817      ;
; 197.104 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.817      ;
; 197.104 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.817      ;
; 197.105 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.816      ;
; 197.105 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.816      ;
; 197.108 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.813      ;
; 197.134 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.787      ;
; 197.134 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.787      ;
; 197.134 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.787      ;
; 197.135 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.786      ;
; 197.135 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.786      ;
; 197.138 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.783      ;
; 197.194 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.727      ;
; 197.195 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.726      ;
; 197.195 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.726      ;
; 197.195 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.726      ;
; 197.202 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.719      ;
; 197.202 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.719      ;
; 197.204 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.717      ;
; 197.218 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.703      ;
; 197.218 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.703      ;
; 197.219 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.702      ;
; 197.221 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.080     ; 2.700      ;
+---------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+-------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.466 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[0]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.491 ; simple_counter:inst|counter_out[26] ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.784      ;
; 0.737 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.029      ;
; 0.738 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[13] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.030      ;
; 0.738 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.030      ;
; 0.738 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[10] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.030      ;
; 0.738 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[2]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.030      ;
; 0.739 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[11] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.031      ;
; 0.739 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[9]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.031      ;
; 0.739 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[8]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.031      ;
; 0.739 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.031      ;
; 0.739 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[3]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.031      ;
; 0.741 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[7]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.033      ;
; 0.741 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[5]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.033      ;
; 0.748 ; simple_counter:inst|counter_out[25] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.041      ;
; 0.749 ; simple_counter:inst|counter_out[21] ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.042      ;
; 0.757 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[1]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.049      ;
; 0.758 ; simple_counter:inst|counter_out[23] ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.051      ;
; 0.758 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[1]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.050      ;
; 0.764 ; simple_counter:inst|counter_out[22] ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.773 ; simple_counter:inst|counter_out[24] ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.066      ;
; 1.091 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.384      ;
; 1.091 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.384      ;
; 1.092 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[13] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.384      ;
; 1.092 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.385      ;
; 1.092 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[11] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.384      ;
; 1.092 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[3]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.384      ;
; 1.092 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[5]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.384      ;
; 1.092 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.385      ;
; 1.093 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[9]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.385      ;
; 1.093 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[7]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.385      ;
; 1.098 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.391      ;
; 1.099 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.392      ;
; 1.100 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.393      ;
; 1.100 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.393      ;
; 1.100 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[10] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[2]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[2]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.392      ;
; 1.102 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[8]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.394      ;
; 1.102 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.394      ;
; 1.107 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.400      ;
; 1.108 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.401      ;
; 1.109 ; simple_counter:inst|counter_out[25] ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.402      ;
; 1.109 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.402      ;
; 1.109 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[13] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.401      ;
; 1.109 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[11] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.401      ;
; 1.109 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[3]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.401      ;
; 1.109 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[5]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.401      ;
; 1.109 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.402      ;
; 1.109 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[3]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.401      ;
; 1.110 ; simple_counter:inst|counter_out[21] ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.403      ;
; 1.111 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[9]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.403      ;
; 1.111 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[7]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.403      ;
; 1.118 ; simple_counter:inst|counter_out[22] ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.119 ; simple_counter:inst|counter_out[23] ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.412      ;
; 1.119 ; simple_counter:inst|counter_out[21] ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.412      ;
; 1.127 ; simple_counter:inst|counter_out[24] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.420      ;
; 1.128 ; simple_counter:inst|counter_out[23] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.421      ;
; 1.222 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.515      ;
; 1.222 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.515      ;
; 1.222 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.515      ;
; 1.223 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.516      ;
; 1.223 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.515      ;
; 1.223 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.515      ;
; 1.223 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.515      ;
; 1.223 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.516      ;
; 1.224 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[10] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.516      ;
; 1.224 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[8]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.516      ;
; 1.231 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.524      ;
; 1.231 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.524      ;
; 1.231 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.524      ;
; 1.232 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[13] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.524      ;
; 1.232 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[5]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.524      ;
; 1.232 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.525      ;
; 1.232 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[7]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.524      ;
; 1.232 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.525      ;
; 1.233 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[11] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.525      ;
; 1.233 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[9]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.525      ;
; 1.238 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.531      ;
; 1.239 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.532      ;
; 1.239 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.532      ;
; 1.240 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.533      ;
; 1.240 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.532      ;
; 1.240 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.532      ;
; 1.240 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.532      ;
; 1.240 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.533      ;
; 1.240 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.532      ;
; 1.242 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[10] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.534      ;
; 1.242 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[8]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.534      ;
; 1.247 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.540      ;
; 1.248 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.541      ;
+-------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 307.69 MHz ; 307.69 MHz      ; inst2|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                          ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 196.750 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.417 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; osc_clk                                           ; 9.943  ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 99.718 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                      ;
+---------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                           ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 196.750 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 3.180      ;
; 196.754 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 3.176      ;
; 196.798 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 3.132      ;
; 196.837 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 3.093      ;
; 196.876 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 3.054      ;
; 196.880 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 3.050      ;
; 196.880 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 3.050      ;
; 196.881 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 3.049      ;
; 196.888 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 3.042      ;
; 196.924 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 3.006      ;
; 196.927 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 3.003      ;
; 196.963 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.967      ;
; 196.966 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.964      ;
; 197.001 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.929      ;
; 197.002 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.928      ;
; 197.006 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.924      ;
; 197.006 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.924      ;
; 197.006 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.924      ;
; 197.007 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.923      ;
; 197.014 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.916      ;
; 197.049 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.881      ;
; 197.050 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.880      ;
; 197.053 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.877      ;
; 197.088 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.842      ;
; 197.089 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.841      ;
; 197.092 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.838      ;
; 197.127 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.803      ;
; 197.127 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.803      ;
; 197.128 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.802      ;
; 197.132 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.798      ;
; 197.132 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.798      ;
; 197.132 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.798      ;
; 197.133 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.797      ;
; 197.139 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.791      ;
; 197.140 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.790      ;
; 197.175 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.755      ;
; 197.175 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.755      ;
; 197.176 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.754      ;
; 197.179 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.751      ;
; 197.214 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.716      ;
; 197.214 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.716      ;
; 197.215 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.715      ;
; 197.218 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.712      ;
; 197.253 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.677      ;
; 197.253 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.677      ;
; 197.254 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.676      ;
; 197.258 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.672      ;
; 197.258 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.672      ;
; 197.258 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.672      ;
; 197.258 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.672      ;
; 197.259 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.671      ;
; 197.265 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.665      ;
; 197.265 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.665      ;
; 197.266 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.664      ;
; 197.301 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.629      ;
; 197.301 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.629      ;
; 197.301 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.629      ;
; 197.302 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.628      ;
; 197.305 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.625      ;
; 197.340 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.590      ;
; 197.340 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.590      ;
; 197.340 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.590      ;
; 197.341 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.589      ;
; 197.344 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.586      ;
; 197.379 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.551      ;
; 197.379 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.551      ;
; 197.380 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.550      ;
; 197.384 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.546      ;
; 197.384 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.546      ;
; 197.384 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.546      ;
; 197.384 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.546      ;
; 197.384 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.546      ;
; 197.384 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.546      ;
; 197.385 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.545      ;
; 197.391 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.539      ;
; 197.391 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.539      ;
; 197.392 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.538      ;
; 197.427 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.503      ;
; 197.427 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.503      ;
; 197.427 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.503      ;
; 197.428 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.502      ;
; 197.428 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.502      ;
; 197.431 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.499      ;
; 197.466 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.464      ;
; 197.466 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.464      ;
; 197.466 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.464      ;
; 197.467 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.463      ;
; 197.467 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.463      ;
; 197.470 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.460      ;
; 197.505 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.425      ;
; 197.505 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.425      ;
; 197.506 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.424      ;
; 197.510 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.420      ;
; 197.510 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.420      ;
; 197.510 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.420      ;
; 197.510 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.420      ;
; 197.510 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.420      ;
; 197.510 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.420      ;
; 197.510 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.420      ;
; 197.511 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.072     ; 2.419      ;
+---------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.417 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[0]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.456 ; simple_counter:inst|counter_out[26] ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.723      ;
; 0.685 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[13] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.952      ;
; 0.685 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.952      ;
; 0.686 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[11] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[3]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.953      ;
; 0.687 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[10] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[9]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[8]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[2]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.954      ;
; 0.688 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.955      ;
; 0.688 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.955      ;
; 0.689 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.956      ;
; 0.690 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[7]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.957      ;
; 0.690 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[5]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.957      ;
; 0.696 ; simple_counter:inst|counter_out[25] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.963      ;
; 0.699 ; simple_counter:inst|counter_out[21] ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.966      ;
; 0.706 ; simple_counter:inst|counter_out[23] ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.708 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[1]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[1]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; simple_counter:inst|counter_out[22] ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.977      ;
; 0.717 ; simple_counter:inst|counter_out[24] ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.984      ;
; 1.004 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.271      ;
; 1.005 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.272      ;
; 1.005 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.272      ;
; 1.005 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[2]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.272      ;
; 1.006 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[2]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[10] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.273      ;
; 1.007 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[8]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.274      ;
; 1.007 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[5]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.274      ;
; 1.008 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.275      ;
; 1.008 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.275      ;
; 1.010 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[13] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.277      ;
; 1.010 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.277      ;
; 1.011 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[11] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.278      ;
; 1.011 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[3]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.278      ;
; 1.011 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.278      ;
; 1.011 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[9]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.278      ;
; 1.012 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.279      ;
; 1.012 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[7]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.279      ;
; 1.015 ; simple_counter:inst|counter_out[25] ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.282      ;
; 1.018 ; simple_counter:inst|counter_out[21] ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.285      ;
; 1.019 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.286      ;
; 1.020 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[5]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.287      ;
; 1.020 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[13] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.287      ;
; 1.020 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[3]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.287      ;
; 1.021 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.288      ;
; 1.021 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[11] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.288      ;
; 1.021 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.288      ;
; 1.023 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.290      ;
; 1.023 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[3]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.290      ;
; 1.024 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[9]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.291      ;
; 1.024 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[7]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.291      ;
; 1.025 ; simple_counter:inst|counter_out[23] ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.292      ;
; 1.033 ; simple_counter:inst|counter_out[21] ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.300      ;
; 1.034 ; simple_counter:inst|counter_out[22] ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.301      ;
; 1.040 ; simple_counter:inst|counter_out[23] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.307      ;
; 1.041 ; simple_counter:inst|counter_out[24] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.308      ;
; 1.099 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.366      ;
; 1.100 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.367      ;
; 1.104 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.371      ;
; 1.104 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.371      ;
; 1.105 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.372      ;
; 1.105 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.372      ;
; 1.105 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[10] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.372      ;
; 1.105 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.372      ;
; 1.106 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[8]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.373      ;
; 1.106 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.373      ;
; 1.126 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.393      ;
; 1.127 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.394      ;
; 1.127 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.394      ;
; 1.127 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.394      ;
; 1.128 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.395      ;
; 1.128 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.395      ;
; 1.128 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.395      ;
; 1.128 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.395      ;
; 1.128 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.395      ;
; 1.129 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[7]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.396      ;
; 1.129 ; simple_counter:inst|counter_out[22] ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.396      ;
; 1.129 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[10] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.396      ;
; 1.130 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.397      ;
; 1.130 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[8]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.397      ;
; 1.132 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.399      ;
; 1.132 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.399      ;
; 1.133 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[5]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.400      ;
; 1.133 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[13] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.400      ;
; 1.133 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[11] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.400      ;
; 1.133 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.400      ;
; 1.134 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.401      ;
; 1.134 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[9]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.401      ;
; 1.138 ; simple_counter:inst|counter_out[24] ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.405      ;
+-------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                          ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 198.376 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.194 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; osc_clk                                           ; 9.594  ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 99.796 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                      ;
+---------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                           ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 198.376 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.575      ;
; 198.380 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.571      ;
; 198.390 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.561      ;
; 198.390 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.561      ;
; 198.428 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.523      ;
; 198.428 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.523      ;
; 198.444 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.507      ;
; 198.448 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.503      ;
; 198.448 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.503      ;
; 198.452 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.499      ;
; 198.458 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.493      ;
; 198.458 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.493      ;
; 198.458 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.493      ;
; 198.496 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.455      ;
; 198.496 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.455      ;
; 198.497 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.454      ;
; 198.512 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.439      ;
; 198.512 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.439      ;
; 198.516 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.435      ;
; 198.516 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.435      ;
; 198.516 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.435      ;
; 198.520 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.431      ;
; 198.526 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.425      ;
; 198.526 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.425      ;
; 198.526 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.425      ;
; 198.526 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.425      ;
; 198.564 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.387      ;
; 198.564 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.387      ;
; 198.564 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.387      ;
; 198.565 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.386      ;
; 198.580 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.371      ;
; 198.580 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.371      ;
; 198.580 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.371      ;
; 198.584 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.367      ;
; 198.584 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.367      ;
; 198.584 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.367      ;
; 198.584 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.367      ;
; 198.588 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.363      ;
; 198.593 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.358      ;
; 198.594 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.357      ;
; 198.594 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.357      ;
; 198.594 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.357      ;
; 198.594 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.357      ;
; 198.632 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.319      ;
; 198.632 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.319      ;
; 198.632 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.319      ;
; 198.632 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.319      ;
; 198.633 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.318      ;
; 198.648 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.303      ;
; 198.648 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.303      ;
; 198.648 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.303      ;
; 198.648 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.303      ;
; 198.652 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.299      ;
; 198.652 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.299      ;
; 198.652 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.299      ;
; 198.652 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.299      ;
; 198.652 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.299      ;
; 198.656 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.295      ;
; 198.661 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.290      ;
; 198.661 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.290      ;
; 198.662 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.289      ;
; 198.662 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.289      ;
; 198.662 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.289      ;
; 198.662 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.289      ;
; 198.700 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.251      ;
; 198.700 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.251      ;
; 198.700 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.251      ;
; 198.700 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.251      ;
; 198.701 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.250      ;
; 198.701 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.250      ;
; 198.716 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.235      ;
; 198.716 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.235      ;
; 198.716 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.235      ;
; 198.716 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.235      ;
; 198.716 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.235      ;
; 198.720 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.231      ;
; 198.720 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.231      ;
; 198.720 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.231      ;
; 198.720 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.231      ;
; 198.720 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.231      ;
; 198.720 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.231      ;
; 198.724 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.227      ;
; 198.729 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.222      ;
; 198.729 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.222      ;
; 198.730 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.221      ;
; 198.730 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.221      ;
; 198.730 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.221      ;
; 198.730 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.221      ;
; 198.730 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.221      ;
; 198.768 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.183      ;
; 198.768 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.183      ;
; 198.768 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.183      ;
; 198.768 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.183      ;
; 198.768 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.183      ;
; 198.769 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.182      ;
; 198.769 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.182      ;
; 198.783 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.037     ; 1.167      ;
; 198.784 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.167      ;
; 198.784 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.167      ;
; 198.784 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 200.000      ; -0.036     ; 1.167      ;
+---------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.194 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[0]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.197 ; simple_counter:inst|counter_out[26] ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.293 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[13] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[11] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[9]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[3]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[2]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[10] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[8]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[7]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[5]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.299 ; simple_counter:inst|counter_out[25] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; simple_counter:inst|counter_out[21] ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[1]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[1]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.304 ; simple_counter:inst|counter_out[23] ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; simple_counter:inst|counter_out[22] ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.310 ; simple_counter:inst|counter_out[24] ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.442 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[5]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.563      ;
; 0.443 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[13] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.564      ;
; 0.443 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[3]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[7]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.444 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[11] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.564      ;
; 0.444 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[9]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.564      ;
; 0.450 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.571      ;
; 0.452 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.572      ;
; 0.452 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.572      ;
; 0.452 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[2]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.572      ;
; 0.452 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[10] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.572      ;
; 0.453 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[8]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[2]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; simple_counter:inst|counter_out[22] ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[5]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[13] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[3]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[11] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[7]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[9]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[3]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; simple_counter:inst|counter_out[25] ; simple_counter:inst|counter_out[26] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; simple_counter:inst|counter_out[21] ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.578      ;
; 0.459 ; simple_counter:inst|counter_out[24] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; simple_counter:inst|counter_out[21] ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.581      ;
; 0.462 ; simple_counter:inst|counter_out[23] ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.583      ;
; 0.465 ; simple_counter:inst|counter_out[23] ; simple_counter:inst|counter_out[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.586      ;
; 0.505 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.625      ;
; 0.505 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.626      ;
; 0.506 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.627      ;
; 0.506 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[8]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.626      ;
; 0.507 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[10] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.627      ;
; 0.508 ; simple_counter:inst|counter_out[12] ; simple_counter:inst|counter_out[15] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.629      ;
; 0.508 ; simple_counter:inst|counter_out[14] ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.629      ;
; 0.508 ; simple_counter:inst|counter_out[16] ; simple_counter:inst|counter_out[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.629      ;
; 0.508 ; simple_counter:inst|counter_out[4]  ; simple_counter:inst|counter_out[7]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.628      ;
; 0.508 ; simple_counter:inst|counter_out[20] ; simple_counter:inst|counter_out[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.629      ;
; 0.509 ; simple_counter:inst|counter_out[2]  ; simple_counter:inst|counter_out[5]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.629      ;
; 0.509 ; simple_counter:inst|counter_out[18] ; simple_counter:inst|counter_out[21] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.630      ;
; 0.509 ; simple_counter:inst|counter_out[6]  ; simple_counter:inst|counter_out[9]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.629      ;
; 0.510 ; simple_counter:inst|counter_out[10] ; simple_counter:inst|counter_out[13] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.630      ;
; 0.510 ; simple_counter:inst|counter_out[8]  ; simple_counter:inst|counter_out[11] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.630      ;
; 0.516 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.637      ;
; 0.517 ; simple_counter:inst|counter_out[22] ; simple_counter:inst|counter_out[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.638      ;
; 0.517 ; simple_counter:inst|counter_out[11] ; simple_counter:inst|counter_out[14] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.638      ;
; 0.518 ; simple_counter:inst|counter_out[15] ; simple_counter:inst|counter_out[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.639      ;
; 0.518 ; simple_counter:inst|counter_out[3]  ; simple_counter:inst|counter_out[6]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; simple_counter:inst|counter_out[19] ; simple_counter:inst|counter_out[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.639      ;
; 0.518 ; simple_counter:inst|counter_out[17] ; simple_counter:inst|counter_out[20] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.639      ;
; 0.518 ; simple_counter:inst|counter_out[1]  ; simple_counter:inst|counter_out[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; simple_counter:inst|counter_out[9]  ; simple_counter:inst|counter_out[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.638      ;
; 0.519 ; simple_counter:inst|counter_out[5]  ; simple_counter:inst|counter_out[8]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.639      ;
; 0.519 ; simple_counter:inst|counter_out[7]  ; simple_counter:inst|counter_out[10] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.639      ;
; 0.519 ; simple_counter:inst|counter_out[13] ; simple_counter:inst|counter_out[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; simple_counter:inst|counter_out[0]  ; simple_counter:inst|counter_out[4]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.639      ;
+-------+-------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                             ;
+----------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                              ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; 196.343 ; 0.194 ; N/A      ; N/A     ; 9.594               ;
;  inst2|altpll_component|auto_generated|pll1|clk[0] ; 196.343 ; 0.194 ; N/A      ; N/A     ; 99.718              ;
;  osc_clk                                           ; N/A     ; N/A   ; N/A      ; N/A     ; 9.594               ;
; Design-wide TNS                                    ; 0.0     ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  osc_clk                                           ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; button[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; osc_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 378      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 378      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 4     ; 4    ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 12    ; 12   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                            ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; Target                                            ; Clock                                             ; Type      ; Status      ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; osc_clk                                           ; osc_clk                                           ; Base      ; Constrained ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; button[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; led[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; button[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; led[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Fri Jun 30 17:32:18 2017
Info: Command: quartus_sta tut0 -c tut0_top
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'tut0_top.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst2|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -duty_cycle 50.00 -name {inst2|altpll_component|auto_generated|pll1|clk[0]} {inst2|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 196.343
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   196.343               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.466
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.466               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.934
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.934               0.000 osc_clk 
    Info (332119):    99.718               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 196.750
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   196.750               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.417
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.417               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.943
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.943               0.000 osc_clk 
    Info (332119):    99.718               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 198.376
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   198.376               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.194
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.194               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.594               0.000 osc_clk 
    Info (332119):    99.796               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 633 megabytes
    Info: Processing ended: Fri Jun 30 17:32:20 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


