INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student03/projects/blink_simulation/blink_simulation.sim/sim_1/synth/timing/xsim/top_sim_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module glbl
