Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Apr  9 22:19:07 2024
| Host         : P1-08 running 64-bit major release  (build 9200)
| Command      : report_methodology -file Wrapper_methodology_drc_routed.rpt -pb Wrapper_methodology_drc_routed.pb -rpx Wrapper_methodology_drc_routed.rpx
| Design       : Wrapper
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 152
+-----------+------------------+--------------------------------------------+------------+
| Rule      | Severity         | Description                                | Violations |
+-----------+------------------+--------------------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell                | 20         |
| LUTAR-1   | Warning          | LUT drives async reset alert               | 2          |
| SYNTH-6   | Warning          | Timing of a RAM block might be sub-optimal | 7          |
| TIMING-16 | Warning          | Large setup violation                      | 89         |
| TIMING-18 | Warning          | Missing input or output delay              | 34         |
+-----------+------------------+--------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin CPU/Display/hPos_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin CPU/Display/hPos_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin CPU/Display/hPos_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin CPU/Display/hPos_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin CPU/Display/hPos_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin CPU/Display/hPos_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin CPU/Display/hPos_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin CPU/Display/hPos_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin CPU/Display/hPos_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin CPU/Display/hPos_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin CPU/Display/vPos_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin CPU/Display/vPos_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin CPU/Display/vPos_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin CPU/Display/vPos_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin CPU/Display/vPos_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin CPU/Display/vPos_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin CPU/Display/vPos_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin CPU/Display/vPos_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin CPU/Display/vPos_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin CPU/Display/vPos_reg[9]/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell CPU/DX_IR/flip_flops[2].dff/q_i_1__408, with 2 or more inputs, drives asynchronous preset/clear pin(s) CPU/muldiv/rem_quo/msb/flip_flops[0].dff/q_reg/CLR,
CPU/muldiv/rem_quo/msb/flip_flops[10].dff/q_reg/CLR,
CPU/muldiv/rem_quo/msb/flip_flops[11].dff/q_reg/CLR,
CPU/muldiv/rem_quo/msb/flip_flops[12].dff/q_reg/CLR,
CPU/muldiv/rem_quo/msb/flip_flops[13].dff/q_reg/CLR,
CPU/muldiv/rem_quo/msb/flip_flops[14].dff/q_reg/CLR,
CPU/muldiv/rem_quo/msb/flip_flops[15].dff/q_reg/CLR,
CPU/muldiv/rem_quo/msb/flip_flops[16].dff/q_reg/CLR,
CPU/muldiv/rem_quo/msb/flip_flops[17].dff/q_reg/CLR,
CPU/muldiv/rem_quo/msb/flip_flops[18].dff/q_reg/CLR,
CPU/muldiv/rem_quo/msb/flip_flops[19].dff/q_reg/CLR,
CPU/muldiv/rem_quo/msb/flip_flops[1].dff/q_reg/CLR,
CPU/muldiv/rem_quo/msb/flip_flops[20].dff/q_reg/CLR,
CPU/muldiv/rem_quo/msb/flip_flops[21].dff/q_reg/CLR,
CPU/muldiv/rem_quo/msb/flip_flops[22].dff/q_reg/CLR
 (the first 15 of 31 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell CPU/DX_IR/flip_flops[2].dff/q_i_2__113, with 2 or more inputs, drives asynchronous preset/clear pin(s) CPU/muldiv/extra/q_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

SYNTH-6#1 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance InstMem/dataOut_reg_0, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#2 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance InstMem/dataOut_reg_1, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#3 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance InstMem/dataOut_reg_2, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#4 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance ProcMem/MemoryArray_reg_0, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#5 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance ProcMem/MemoryArray_reg_1, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#6 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance ProcMem/MemoryArray_reg_2, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

SYNTH-6#7 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance ProcMem/MemoryArray_reg_3, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.023 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/DX_A/flip_flops[23].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.048 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/DX_A/flip_flops[28].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.066 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/DX_A/flip_flops[24].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.087 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/PC/flip_flops[28].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.094 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/DX_A/flip_flops[3].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.097 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/PC/flip_flops[13].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.103 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/DX_A/flip_flops[12].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.121 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/DX_A/flip_flops[4].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.136 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/DX_A/flip_flops[0].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.137 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/PC/flip_flops[2].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.149 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/PC/flip_flops[4].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.155 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/PC/flip_flops[24].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.163 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/DX_A/flip_flops[26].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.176 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/PC/flip_flops[10].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.178 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/PC/flip_flops[12].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.197 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/DX_A/flip_flops[5].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.224 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/DX_B/flip_flops[14].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.236 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/DX_A/flip_flops[14].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.249 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/PC/flip_flops[11].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.254 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/DX_A/flip_flops[20].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.259 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/DX_A/flip_flops[7].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.265 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/DX_A/flip_flops[18].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.265 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/PC/flip_flops[29].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.267 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/DX_A/flip_flops[11].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.271 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/PC/flip_flops[6].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.277 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/PC/flip_flops[22].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.289 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/DX_B/flip_flops[30].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.295 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/DX_A/flip_flops[9].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.297 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/PC/flip_flops[14].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.298 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/DX_B/flip_flops[11].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.314 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/DX_A/flip_flops[8].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.320 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/DX_B/flip_flops[13].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.334 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/DX_B/flip_flops[21].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.342 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/PC/flip_flops[27].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.350 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/PC/flip_flops[30].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.357 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/PC/flip_flops[1].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.359 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/DX_B/flip_flops[20].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.365 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/DX_B/flip_flops[0].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.365 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/DX_B/flip_flops[4].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.366 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/DX_A/flip_flops[2].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.368 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/DX_A/flip_flops[19].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.368 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/DX_B/flip_flops[31].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.378 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/PC/flip_flops[18].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.384 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/PC/flip_flops[31].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -1.384 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/PC/flip_flops[7].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -1.387 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/PC/flip_flops[17].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -1.393 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/PC/flip_flops[21].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -1.401 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/DX_A/flip_flops[10].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -1.403 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/DX_B/flip_flops[12].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -1.409 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/DX_B/flip_flops[22].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -1.413 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/PC/flip_flops[0].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -1.415 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/DX_B/flip_flops[16].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -1.420 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/DX_B/flip_flops[18].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -1.420 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/DX_B/flip_flops[7].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -1.429 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/DX_A/flip_flops[15].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -1.435 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/PC/flip_flops[8].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -1.439 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/PC/flip_flops[20].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -1.440 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/DX_B/flip_flops[3].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -1.452 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/DX_A/flip_flops[22].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -1.459 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/DX_A/flip_flops[16].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -1.464 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/PC/flip_flops[19].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -1.466 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/DX_A/flip_flops[1].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -1.484 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/DX_B/flip_flops[27].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -1.502 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/DX_B/flip_flops[8].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -1.508 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/DX_B/flip_flops[19].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -1.513 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/PC/flip_flops[16].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -1.514 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/DX_B/flip_flops[25].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -1.517 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/DX_B/flip_flops[29].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -1.519 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/DX_B/flip_flops[23].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -1.528 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/DX_B/flip_flops[9].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -1.530 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/DX_B/flip_flops[26].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -1.531 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/DX_A/flip_flops[13].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -1.550 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/PC/flip_flops[5].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -1.551 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/PC/flip_flops[3].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -1.558 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/PC/flip_flops[26].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -1.563 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/DX_B/flip_flops[5].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -1.564 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/PC/flip_flops[15].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -1.578 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/DX_B/flip_flops[28].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -1.583 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/DX_A/flip_flops[17].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -1.589 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/DX_B/flip_flops[24].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -1.604 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/PC/flip_flops[23].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -1.611 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/PC/flip_flops[25].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -1.622 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/DX_B/flip_flops[10].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -1.643 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/DX_B/flip_flops[6].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -1.711 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/DX_B/flip_flops[17].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -1.754 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/DX_B/flip_flops[15].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -1.757 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/PC/flip_flops[9].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -1.759 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/DX_B/flip_flops[1].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -1.759 ns between CPU/muldiv/prod_multiplier/msb/flip_flops[25].dff/q_reg/C (clocked by sys_clk_pin) and CPU/DX_B/flip_flops[2].dff/q_reg/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on BTNC relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on BTNR relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on SW[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on SW[10] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on SW[11] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on SW[12] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on SW[13] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on SW[14] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on SW[15] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on SW[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on SW[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on SW[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on SW[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on SW[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on SW[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on SW[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on SW[8] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on SW[9] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on LED[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on LED[10] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on LED[11] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on LED[12] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on LED[13] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on LED[14] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on LED[15] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on LED[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on LED[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on LED[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on LED[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on LED[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on LED[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on LED[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on LED[8] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on LED[9] relative to clock(s) sys_clk_pin
Related violations: <none>


