<stg><name>tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3</name>


<trans_list>

<trans id="77" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %tj = alloca i32 1

]]></Node>
<StgValue><ssdm name="tj"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %tp = alloca i32 1

]]></Node>
<StgValue><ssdm name="tp"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten48 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten48"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:3 %tmp = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i6 0, i6 %indvar_flatten48

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i2 0, i2 %tp

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i4 0, i4 %tj

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc145

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc145:0 %tp_1 = load i2 %tp

]]></Node>
<StgValue><ssdm name="tp_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc145:1 %indvar_flatten48_load = load i6 %indvar_flatten48

]]></Node>
<StgValue><ssdm name="indvar_flatten48_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="2">
<![CDATA[
for.inc145:2 %zext_ln94 = zext i2 %tp_1

]]></Node>
<StgValue><ssdm name="zext_ln94"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc145:3 %add_ln95 = add i5 %zext_ln94, i5 %tmp

]]></Node>
<StgValue><ssdm name="add_ln95"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="5">
<![CDATA[
for.inc145:4 %empty_32 = trunc i5 %add_ln95

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc145:5 %p_shl3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty_32, i4 0

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
for.inc145:6 %p_shl4 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %add_ln95, i2 0

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="7">
<![CDATA[
for.inc145:7 %p_shl12_cast = sext i7 %p_shl4

]]></Node>
<StgValue><ssdm name="p_shl12_cast"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc145:8 %empty_33 = sub i8 %p_shl3, i8 %p_shl12_cast

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc145:9 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc145:10 %icmp_ln94 = icmp_eq  i6 %indvar_flatten48_load, i6 36

]]></Node>
<StgValue><ssdm name="icmp_ln94"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc145:11 %add_ln94_1 = add i6 %indvar_flatten48_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln94_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc145:12 %br_ln94 = br i1 %icmp_ln94, void %for.inc148, void %for.inc151.exitStub

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc148:0 %tj_load = load i4 %tj

]]></Node>
<StgValue><ssdm name="tj_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc148:1 %add_ln94 = add i2 %tp_1, i2 1

]]></Node>
<StgValue><ssdm name="add_ln94"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc148:4 %icmp_ln96 = icmp_eq  i4 %tj_load, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln96"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc148:5 %select_ln94 = select i1 %icmp_ln96, i4 0, i4 %tj_load

]]></Node>
<StgValue><ssdm name="select_ln94"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="2">
<![CDATA[
for.inc148:6 %zext_ln94_1 = zext i2 %add_ln94

]]></Node>
<StgValue><ssdm name="zext_ln94_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc148:7 %add_ln95_1 = add i5 %zext_ln94_1, i5 %tmp

]]></Node>
<StgValue><ssdm name="add_ln95_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc148:8 %select_ln94_1 = select i1 %icmp_ln96, i5 %add_ln95_1, i5 %add_ln95

]]></Node>
<StgValue><ssdm name="select_ln94_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="5">
<![CDATA[
for.inc148:9 %trunc_ln97 = trunc i5 %select_ln94_1

]]></Node>
<StgValue><ssdm name="trunc_ln97"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc148:10 %tmp_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln97, i4 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
for.inc148:11 %tmp_7 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %select_ln94_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="7">
<![CDATA[
for.inc148:12 %zext_ln97_1 = zext i7 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln97_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc148:13 %sub_ln97 = sub i8 %tmp_6, i8 %zext_ln97_1

]]></Node>
<StgValue><ssdm name="sub_ln97"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="5">
<![CDATA[
for.inc148:15 %empty_35 = trunc i5 %add_ln95_1

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc148:16 %p_shl11_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty_35, i4 0

]]></Node>
<StgValue><ssdm name="p_shl11_mid1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
for.inc148:17 %p_shl12_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %add_ln95_1, i2 0

]]></Node>
<StgValue><ssdm name="p_shl12_mid1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="7">
<![CDATA[
for.inc148:18 %p_shl12_cast_mid1 = sext i7 %p_shl12_mid1

]]></Node>
<StgValue><ssdm name="p_shl12_cast_mid1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc148:19 %p_mid146 = sub i8 %p_shl11_mid1, i8 %p_shl12_cast_mid1

]]></Node>
<StgValue><ssdm name="p_mid146"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc148:20 %select_ln94_2 = select i1 %icmp_ln96, i8 %p_mid146, i8 %empty_33

]]></Node>
<StgValue><ssdm name="select_ln94_2"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc148:22 %select_ln94_3 = select i1 %icmp_ln96, i2 %add_ln94, i2 %tp_1

]]></Node>
<StgValue><ssdm name="select_ln94_3"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="4">
<![CDATA[
for.inc148:23 %zext_ln97_2 = zext i4 %select_ln94

]]></Node>
<StgValue><ssdm name="zext_ln97_2"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc148:28 %add_ln97 = add i8 %zext_ln97_2, i8 %select_ln94_2

]]></Node>
<StgValue><ssdm name="add_ln97"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc148:33 %add_ln96 = add i4 %select_ln94, i4 1

]]></Node>
<StgValue><ssdm name="add_ln96"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc148:34 %store_ln96 = store i6 %add_ln94_1, i6 %indvar_flatten48

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc148:35 %store_ln96 = store i2 %select_ln94_3, i2 %tp

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc148:36 %store_ln96 = store i4 %add_ln96, i4 %tj

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="52" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc148:14 %add_ln97_1 = add i8 %sub_ln97, i8 144

]]></Node>
<StgValue><ssdm name="add_ln97_1"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc148:24 %add_ln97_2 = add i8 %add_ln97_1, i8 %zext_ln97_2

]]></Node>
<StgValue><ssdm name="add_ln97_2"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="8">
<![CDATA[
for.inc148:25 %zext_ln97_3 = zext i8 %add_ln97_2

]]></Node>
<StgValue><ssdm name="zext_ln97_3"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc148:26 %layer1_output_V_addr = getelementptr i15 %layer1_output_V, i64 0, i64 %zext_ln97_3

]]></Node>
<StgValue><ssdm name="layer1_output_V_addr"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="15" op_0_bw="8">
<![CDATA[
for.inc148:31 %layer1_output_V_load = load i8 %layer1_output_V_addr

]]></Node>
<StgValue><ssdm name="layer1_output_V_load"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0">
<![CDATA[
for.inc151.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc148:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_94_2_VITIS_LOOP_96_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc148:3 %empty_34 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 36, i64 36, i64 36

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc148:21 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc148:27 %specloopname_ln96 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln96"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="8">
<![CDATA[
for.inc148:29 %zext_ln97 = zext i8 %add_ln97

]]></Node>
<StgValue><ssdm name="zext_ln97"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc148:30 %linear_input_V_addr = getelementptr i15 %linear_input_V, i64 0, i64 %zext_ln97

]]></Node>
<StgValue><ssdm name="linear_input_V_addr"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="15" op_0_bw="8">
<![CDATA[
for.inc148:31 %layer1_output_V_load = load i8 %layer1_output_V_addr

]]></Node>
<StgValue><ssdm name="layer1_output_V_load"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="15" op_1_bw="8">
<![CDATA[
for.inc148:32 %store_ln97 = store i15 %layer1_output_V_load, i8 %linear_input_V_addr

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
for.inc148:37 %br_ln96 = br void %for.inc145

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="78" name="empty" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="empty"/></StgValue>
</port>
<port id="79" name="layer1_output_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="layer1_output_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="80" name="linear_input_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="linear_input_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="82" from="StgValue_81" to="tj" fromId="81" toId="6">
</dataflow>
<dataflow id="83" from="StgValue_81" to="tp" fromId="81" toId="7">
</dataflow>
<dataflow id="84" from="StgValue_81" to="indvar_flatten48" fromId="81" toId="8">
</dataflow>
<dataflow id="86" from="_ssdm_op_Read.ap_auto.i5" to="tmp" fromId="85" toId="9">
</dataflow>
<dataflow id="87" from="empty" to="tmp" fromId="78" toId="9">
</dataflow>
<dataflow id="89" from="StgValue_88" to="store_ln0" fromId="88" toId="10">
</dataflow>
<dataflow id="90" from="indvar_flatten48" to="store_ln0" fromId="8" toId="10">
</dataflow>
<dataflow id="92" from="StgValue_91" to="store_ln0" fromId="91" toId="11">
</dataflow>
<dataflow id="93" from="tp" to="store_ln0" fromId="7" toId="11">
</dataflow>
<dataflow id="95" from="StgValue_94" to="store_ln0" fromId="94" toId="12">
</dataflow>
<dataflow id="96" from="tj" to="store_ln0" fromId="6" toId="12">
</dataflow>
<dataflow id="97" from="tp" to="tp_1" fromId="7" toId="14">
</dataflow>
<dataflow id="98" from="indvar_flatten48" to="indvar_flatten48_load" fromId="8" toId="15">
</dataflow>
<dataflow id="99" from="tp_1" to="zext_ln94" fromId="14" toId="16">
</dataflow>
<dataflow id="100" from="zext_ln94" to="add_ln95" fromId="16" toId="17">
</dataflow>
<dataflow id="101" from="tmp" to="add_ln95" fromId="9" toId="17">
</dataflow>
<dataflow id="102" from="add_ln95" to="empty_32" fromId="17" toId="18">
</dataflow>
<dataflow id="104" from="_ssdm_op_BitConcatenate.i8.i4.i4" to="p_shl3" fromId="103" toId="19">
</dataflow>
<dataflow id="105" from="empty_32" to="p_shl3" fromId="18" toId="19">
</dataflow>
<dataflow id="106" from="StgValue_94" to="p_shl3" fromId="94" toId="19">
</dataflow>
<dataflow id="108" from="_ssdm_op_BitConcatenate.i7.i5.i2" to="p_shl4" fromId="107" toId="20">
</dataflow>
<dataflow id="109" from="add_ln95" to="p_shl4" fromId="17" toId="20">
</dataflow>
<dataflow id="110" from="StgValue_91" to="p_shl4" fromId="91" toId="20">
</dataflow>
<dataflow id="111" from="p_shl4" to="p_shl12_cast" fromId="20" toId="21">
</dataflow>
<dataflow id="112" from="p_shl3" to="empty_33" fromId="19" toId="22">
</dataflow>
<dataflow id="113" from="p_shl12_cast" to="empty_33" fromId="21" toId="22">
</dataflow>
<dataflow id="115" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="114" toId="23">
</dataflow>
<dataflow id="117" from="StgValue_116" to="specpipeline_ln0" fromId="116" toId="23">
</dataflow>
<dataflow id="119" from="StgValue_118" to="specpipeline_ln0" fromId="118" toId="23">
</dataflow>
<dataflow id="120" from="StgValue_81" to="specpipeline_ln0" fromId="81" toId="23">
</dataflow>
<dataflow id="121" from="StgValue_118" to="specpipeline_ln0" fromId="118" toId="23">
</dataflow>
<dataflow id="123" from="p_str" to="specpipeline_ln0" fromId="122" toId="23">
</dataflow>
<dataflow id="124" from="indvar_flatten48_load" to="icmp_ln94" fromId="15" toId="24">
</dataflow>
<dataflow id="126" from="StgValue_125" to="icmp_ln94" fromId="125" toId="24">
</dataflow>
<dataflow id="127" from="indvar_flatten48_load" to="add_ln94_1" fromId="15" toId="25">
</dataflow>
<dataflow id="129" from="StgValue_128" to="add_ln94_1" fromId="128" toId="25">
</dataflow>
<dataflow id="130" from="icmp_ln94" to="br_ln94" fromId="24" toId="26">
</dataflow>
<dataflow id="131" from="tj" to="tj_load" fromId="6" toId="27">
</dataflow>
<dataflow id="132" from="tp_1" to="add_ln94" fromId="14" toId="28">
</dataflow>
<dataflow id="134" from="StgValue_133" to="add_ln94" fromId="133" toId="28">
</dataflow>
<dataflow id="135" from="tj_load" to="icmp_ln96" fromId="27" toId="29">
</dataflow>
<dataflow id="137" from="StgValue_136" to="icmp_ln96" fromId="136" toId="29">
</dataflow>
<dataflow id="138" from="icmp_ln96" to="select_ln94" fromId="29" toId="30">
</dataflow>
<dataflow id="139" from="StgValue_94" to="select_ln94" fromId="94" toId="30">
</dataflow>
<dataflow id="140" from="tj_load" to="select_ln94" fromId="27" toId="30">
</dataflow>
<dataflow id="141" from="add_ln94" to="zext_ln94_1" fromId="28" toId="31">
</dataflow>
<dataflow id="142" from="zext_ln94_1" to="add_ln95_1" fromId="31" toId="32">
</dataflow>
<dataflow id="143" from="tmp" to="add_ln95_1" fromId="9" toId="32">
</dataflow>
<dataflow id="144" from="icmp_ln96" to="select_ln94_1" fromId="29" toId="33">
</dataflow>
<dataflow id="145" from="add_ln95_1" to="select_ln94_1" fromId="32" toId="33">
</dataflow>
<dataflow id="146" from="add_ln95" to="select_ln94_1" fromId="17" toId="33">
</dataflow>
<dataflow id="147" from="select_ln94_1" to="trunc_ln97" fromId="33" toId="34">
</dataflow>
<dataflow id="148" from="_ssdm_op_BitConcatenate.i8.i4.i4" to="tmp_6" fromId="103" toId="35">
</dataflow>
<dataflow id="149" from="trunc_ln97" to="tmp_6" fromId="34" toId="35">
</dataflow>
<dataflow id="150" from="StgValue_94" to="tmp_6" fromId="94" toId="35">
</dataflow>
<dataflow id="151" from="_ssdm_op_BitConcatenate.i7.i5.i2" to="tmp_7" fromId="107" toId="36">
</dataflow>
<dataflow id="152" from="select_ln94_1" to="tmp_7" fromId="33" toId="36">
</dataflow>
<dataflow id="153" from="StgValue_91" to="tmp_7" fromId="91" toId="36">
</dataflow>
<dataflow id="154" from="tmp_7" to="zext_ln97_1" fromId="36" toId="37">
</dataflow>
<dataflow id="155" from="tmp_6" to="sub_ln97" fromId="35" toId="38">
</dataflow>
<dataflow id="156" from="zext_ln97_1" to="sub_ln97" fromId="37" toId="38">
</dataflow>
<dataflow id="157" from="add_ln95_1" to="empty_35" fromId="32" toId="39">
</dataflow>
<dataflow id="158" from="_ssdm_op_BitConcatenate.i8.i4.i4" to="p_shl11_mid1" fromId="103" toId="40">
</dataflow>
<dataflow id="159" from="empty_35" to="p_shl11_mid1" fromId="39" toId="40">
</dataflow>
<dataflow id="160" from="StgValue_94" to="p_shl11_mid1" fromId="94" toId="40">
</dataflow>
<dataflow id="161" from="_ssdm_op_BitConcatenate.i7.i5.i2" to="p_shl12_mid1" fromId="107" toId="41">
</dataflow>
<dataflow id="162" from="add_ln95_1" to="p_shl12_mid1" fromId="32" toId="41">
</dataflow>
<dataflow id="163" from="StgValue_91" to="p_shl12_mid1" fromId="91" toId="41">
</dataflow>
<dataflow id="164" from="p_shl12_mid1" to="p_shl12_cast_mid1" fromId="41" toId="42">
</dataflow>
<dataflow id="165" from="p_shl11_mid1" to="p_mid146" fromId="40" toId="43">
</dataflow>
<dataflow id="166" from="p_shl12_cast_mid1" to="p_mid146" fromId="42" toId="43">
</dataflow>
<dataflow id="167" from="icmp_ln96" to="select_ln94_2" fromId="29" toId="44">
</dataflow>
<dataflow id="168" from="p_mid146" to="select_ln94_2" fromId="43" toId="44">
</dataflow>
<dataflow id="169" from="empty_33" to="select_ln94_2" fromId="22" toId="44">
</dataflow>
<dataflow id="170" from="icmp_ln96" to="select_ln94_3" fromId="29" toId="45">
</dataflow>
<dataflow id="171" from="add_ln94" to="select_ln94_3" fromId="28" toId="45">
</dataflow>
<dataflow id="172" from="tp_1" to="select_ln94_3" fromId="14" toId="45">
</dataflow>
<dataflow id="173" from="select_ln94" to="zext_ln97_2" fromId="30" toId="46">
</dataflow>
<dataflow id="174" from="zext_ln97_2" to="add_ln97" fromId="46" toId="47">
</dataflow>
<dataflow id="175" from="select_ln94_2" to="add_ln97" fromId="44" toId="47">
</dataflow>
<dataflow id="176" from="select_ln94" to="add_ln96" fromId="30" toId="48">
</dataflow>
<dataflow id="178" from="StgValue_177" to="add_ln96" fromId="177" toId="48">
</dataflow>
<dataflow id="179" from="add_ln94_1" to="store_ln96" fromId="25" toId="49">
</dataflow>
<dataflow id="180" from="indvar_flatten48" to="store_ln96" fromId="8" toId="49">
</dataflow>
<dataflow id="181" from="select_ln94_3" to="store_ln96" fromId="45" toId="50">
</dataflow>
<dataflow id="182" from="tp" to="store_ln96" fromId="7" toId="50">
</dataflow>
<dataflow id="183" from="add_ln96" to="store_ln96" fromId="48" toId="51">
</dataflow>
<dataflow id="184" from="tj" to="store_ln96" fromId="6" toId="51">
</dataflow>
<dataflow id="185" from="sub_ln97" to="add_ln97_1" fromId="38" toId="52">
</dataflow>
<dataflow id="187" from="StgValue_186" to="add_ln97_1" fromId="186" toId="52">
</dataflow>
<dataflow id="188" from="add_ln97_1" to="add_ln97_2" fromId="52" toId="53">
</dataflow>
<dataflow id="189" from="zext_ln97_2" to="add_ln97_2" fromId="46" toId="53">
</dataflow>
<dataflow id="190" from="add_ln97_2" to="zext_ln97_3" fromId="53" toId="54">
</dataflow>
<dataflow id="191" from="layer1_output_V" to="layer1_output_V_addr" fromId="79" toId="55">
</dataflow>
<dataflow id="193" from="StgValue_192" to="layer1_output_V_addr" fromId="192" toId="55">
</dataflow>
<dataflow id="194" from="zext_ln97_3" to="layer1_output_V_addr" fromId="54" toId="55">
</dataflow>
<dataflow id="195" from="layer1_output_V_addr" to="layer1_output_V_load" fromId="55" toId="56">
</dataflow>
<dataflow id="197" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="196" toId="57">
</dataflow>
<dataflow id="199" from="VITIS_LOOP_94_2_VITIS_LOOP_96_3_str" to="specloopname_ln0" fromId="198" toId="57">
</dataflow>
<dataflow id="201" from="_ssdm_op_SpecLoopTripCount" to="empty_34" fromId="200" toId="58">
</dataflow>
<dataflow id="203" from="StgValue_202" to="empty_34" fromId="202" toId="58">
</dataflow>
<dataflow id="204" from="StgValue_202" to="empty_34" fromId="202" toId="58">
</dataflow>
<dataflow id="205" from="StgValue_202" to="empty_34" fromId="202" toId="58">
</dataflow>
<dataflow id="206" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="114" toId="59">
</dataflow>
<dataflow id="207" from="StgValue_116" to="specpipeline_ln0" fromId="116" toId="59">
</dataflow>
<dataflow id="208" from="StgValue_118" to="specpipeline_ln0" fromId="118" toId="59">
</dataflow>
<dataflow id="209" from="StgValue_81" to="specpipeline_ln0" fromId="81" toId="59">
</dataflow>
<dataflow id="210" from="StgValue_118" to="specpipeline_ln0" fromId="118" toId="59">
</dataflow>
<dataflow id="211" from="p_str" to="specpipeline_ln0" fromId="122" toId="59">
</dataflow>
<dataflow id="212" from="_ssdm_op_SpecLoopName" to="specloopname_ln96" fromId="196" toId="60">
</dataflow>
<dataflow id="214" from="empty_7" to="specloopname_ln96" fromId="213" toId="60">
</dataflow>
<dataflow id="215" from="add_ln97" to="zext_ln97" fromId="47" toId="61">
</dataflow>
<dataflow id="216" from="linear_input_V" to="linear_input_V_addr" fromId="80" toId="62">
</dataflow>
<dataflow id="217" from="StgValue_192" to="linear_input_V_addr" fromId="192" toId="62">
</dataflow>
<dataflow id="218" from="zext_ln97" to="linear_input_V_addr" fromId="61" toId="62">
</dataflow>
<dataflow id="219" from="layer1_output_V_addr" to="layer1_output_V_load" fromId="55" toId="63">
</dataflow>
<dataflow id="220" from="layer1_output_V_load" to="store_ln97" fromId="63" toId="64">
</dataflow>
<dataflow id="221" from="linear_input_V_addr" to="store_ln97" fromId="62" toId="64">
</dataflow>
<dataflow id="222" from="icmp_ln94" to="StgValue_2" fromId="24" toId="2">
</dataflow>
<dataflow id="223" from="icmp_ln94" to="StgValue_3" fromId="24" toId="3">
</dataflow>
</dataflows>


</stg>
