regmap	,	V_3
snd_pcm_hw_params	,	V_137
uinfo	,	V_157
savesub	,	V_201
spin_lock_init	,	F_76
IEC958_AES3_CON_FS_48000	,	V_90
"isr: Q Channel receive register overrun\n"	,	L_16
SCR_RXFIFO_AUTOSYNC_MASK	,	V_130
spdif_irq_uq_err	,	F_10
"isr: Rx FIFO resync\n"	,	L_18
dev	,	V_9
fsl_spdif_vbit_get	,	F_48
"rxtx5"	,	L_47
"failed to register DAI: %d\n"	,	L_52
IEC958_AES3_CON_CLOCK_1000PPM	,	V_142
dmaen	,	V_147
"isr: Tx FIFO empty\n"	,	L_19
REG_SPDIF_STCSCL	,	V_61
qsub	,	V_175
"failed to enable core clock\n"	,	L_30
gainsel_multi	,	V_188
FSL_SPDIF_TXFIFO_WML	,	V_235
REG_SPDIF_SRCSL	,	V_168
ARRAY_SIZE	,	F_59
unlikely	,	F_8
SRCD_CD_USER_OFFSET	,	V_191
stc	,	V_79
scr	,	V_109
"%s: set sample rate failed: %d\n"	,	L_32
REG_SPDIF_SRCSH	,	V_167
"no rxtx%d clock in devicetree\n"	,	L_37
REG_SPDIF_STCSCH	,	V_60
"use sysclk df %d for %dHz sample rate\n"	,	L_40
REG_SPDIF_SRU	,	V_23
SCR_TXFIFO_AUTOSYNC	,	V_116
regmap_read	,	F_2
active	,	V_111
sysclk	,	V_187
fsl_spdif_shutdown	,	F_31
SCR_LOW_POWER	,	V_134
"core"	,	L_43
"no irq for node %s\n"	,	L_45
"set sample rate to %dHz for %dHz playback\n"	,	L_29
do_div	,	F_51
REG_SPDIF_SRL	,	V_197
full_name	,	V_229
"isr: receiver found illegal symbol\n"	,	L_4
size	,	V_18
fsl_spdif_usync_info	,	F_53
fsl_spdif_dai	,	V_224
IEC958_AES0_CON_NOT_COPYRIGHT	,	V_231
REG_SPDIF_SRQ	,	V_26
"RxRate: %lld\n"	,	L_35
of_node	,	V_216
SRPC_GAINSEL_SET	,	F_20
REG_SPDIF_SRR	,	V_198
GFP_KERNEL	,	V_221
SPDIF_TXRATE_MAX	,	V_126
device	,	V_196
SIE_INTR_FOR	,	F_35
SNDRV_PCM_TRIGGER_PAUSE_RELEASE	,	V_150
devid	,	V_33
spdif_gainsel	,	V_62
sub	,	V_208
maxburst	,	V_234
SCR_TXSEL_NORMAL	,	V_118
ctrl	,	V_15
fsl_spdif_component	,	V_239
SCR_USRC_SEL_CHIP	,	V_119
IEC958_AES3_CON_FS	,	V_100
device_node	,	V_214
FSL_SPDIF_RXFIFO_WML	,	V_236
uvalue	,	V_161
SNDRV_PCM_TRIGGER_START	,	V_148
INT_VAL_NOGOOD	,	V_39
SNDRV_PCM_TRIGGER_STOP	,	V_151
intr	,	V_146
min	,	V_177
"STCSCL: 0x%06x\n"	,	L_22
snd_kcontrol	,	V_154
pos	,	V_17
EBUSY	,	V_56
spdif_private	,	V_192
gainsel	,	V_63
substream	,	V_72
"isr: validity flag no good\n"	,	L_13
spdif_softreset	,	F_14
devm_ioremap_resource	,	F_72
u8	,	T_3
rtd	,	V_75
"isr: Tx FIFO under/overrun\n"	,	L_10
sysclk_dfmin	,	V_209
spdif_write_channel_status	,	F_16
irq	,	V_32
i	,	V_110
regs	,	V_219
INT_LOSS_LOCK	,	V_49
"BusclkFreq: %lld\n"	,	L_34
regmap_update_bits	,	F_5
fsl_spdif_capture_get	,	F_41
REG_SPDIF_SRFM	,	V_184
spdif_set_cstatus	,	F_15
"tx clock source is out of range\n"	,	L_24
qpos	,	V_24
of_property_read_bool	,	F_70
platform_device	,	V_4
snd_kcontrol_chip	,	F_39
"use rxtx%d as tx clock source for %dHz sample rate\n"	,	L_38
devm_regmap_init_mmio_clk	,	F_73
"isr: %c Channel receive register full\n"	,	L_6
txclk	,	V_99
tx	,	V_145
__iomem	,	T_5
spdif_set_sample_rate	,	F_21
fsl_spdif_pb_put	,	F_40
fsl_spdif_control	,	V_16
subcode	,	V_27
dev_dbg	,	F_3
"rxtx1"	,	L_50
reg	,	V_20
SCR_TXFIFO_FSEL_IF8	,	V_120
fsl_spdif_regmap_config	,	V_225
INT_TXFIFO_RESYNC	,	V_37
clksrc	,	V_64
SPDIF_TXRATE_44100	,	V_87
"unsupported channel name\n"	,	L_5
snd_ctl_elem_value	,	V_160
iec958	,	V_163
INT_RXFIFO_RESYNC	,	V_48
platform_get_irq	,	F_74
"the best rate for %dHz sample rate is %dHz\n"	,	L_41
"isr: cstatus new\n"	,	L_12
ret	,	V_84
res	,	V_218
SCR_RXFIFO_CTL_ZERO	,	V_136
spdif_set_rx_clksrc	,	F_18
"regmap init failed\n"	,	L_44
INT_DPLL_LOCKED	,	V_35
count	,	V_159
STC_TXCLK_ALL_EN	,	V_101
"User bit receivce buffer overflow\n"	,	L_7
devm_snd_soc_register_component	,	F_78
cpu_dai	,	V_77
IEC958_AES3_CON_FS_32000	,	V_86
clk_get_rate	,	F_24
spin_unlock_irqrestore	,	F_44
STC_SYSCLK_DF_MASK	,	V_105
INT_SYM_ERR	,	V_12
SNDRV_PCM_STREAM_PLAYBACK	,	V_115
name	,	V_13
fsl_spdif_trigger	,	F_34
platform_get_resource	,	F_71
idx	,	V_171
"the txclk_df can't be zero\n"	,	L_25
dev_set_drvdata	,	F_77
INT_CNEW	,	V_38
IEC958_AES3_CON_FS_44100	,	V_88
snd_ctl_elem_info	,	V_156
SPDIF_TXRATE_48000	,	V_89
dpll_locked	,	V_10
SCR_TXFIFO_CTRL_NORMAL	,	V_117
SCR_RXFIFO_OFF	,	V_135
dev_err	,	F_7
fsl_spdif_txclk_caldiv	,	F_62
ready_buf	,	V_28
fsl_spdif_probe_txclk	,	F_64
spdif_intr_status_clear	,	F_11
"no sys clock (rxtx5) in devicetree\n"	,	L_48
rate	,	V_80
fsl_spdif_subcode_get	,	F_42
"use txclk df %d for %dHz sample rate\n"	,	L_39
regmap_write	,	F_12
fsl_spdif_probe	,	F_68
SNDRV_CTL_ELEM_TYPE_INTEGER	,	V_179
REG_SPDIF_SRCD	,	V_189
sis	,	V_34
SCR_TXFIFO_FSEL_MASK	,	V_125
mask	,	V_57
devm_clk_get	,	F_65
busclk_freq	,	V_181
SPDIF_TXRATE_32000	,	V_85
STC_TXCLK_SRC_MAX	,	V_96
start	,	V_238
clk_disable_unprepare	,	F_30
rate_actual	,	V_207
spdif_isr	,	F_13
SRPC_CLKSRC_SEL_OFFSET	,	V_185
ctl_lock	,	V_170
fsl_spdif_dai_probe	,	F_56
SCR_SOFT_RESET	,	V_55
snd_soc_dai_init_dma_data	,	F_57
IEC958_AES3_CON_CLOCK	,	V_141
"rxtx%d"	,	L_36
SCR_DMA_xX_EN	,	F_36
SRPC_DPLL_LOCKED	,	V_8
snd_pcm_substream	,	V_71
"no core clock in devicetree\n"	,	L_49
REG_SPDIF_SIS	,	V_30
ENOMEM	,	V_222
SCR_TXSEL_MASK	,	V_123
val2	,	V_29
spdif_irq_dpll_lock	,	F_1
cpu_dai_drv	,	V_223
spdif_irq_uqrx_full	,	F_6
REG_SPDIF_SIC	,	V_31
"isr: Rx dpll %s \n"	,	L_1
SNDRV_CTL_ELEM_TYPE_BOOLEAN	,	V_176
csfs	,	V_78
"FreqMeas: %d\n"	,	L_33
tmp	,	V_213
IEC958_AES1_CON_DIGDIGCONV_ID	,	V_233
SCR_RXFIFO_CTL_MASK	,	V_131
spdif_irq_sym_error	,	F_4
clk_set_bypass	,	V_98
"STCSCH: 0x%06x\n"	,	L_21
REG_SPDIF_SIE	,	V_11
"isr: receiver found parity bit error\n"	,	L_14
SCR_RXFIFO_AUTOSYNC	,	V_128
val	,	V_19
ch_status	,	V_59
clk	,	V_81
"no rxtx1 clock in devicetree\n"	,	L_51
"big-endian"	,	L_42
IEC958_AES3_CON_FS_192000	,	V_94
dma_params_rx	,	V_194
index	,	V_203
rxclk_src	,	V_65
params	,	V_138
SNDRV_PCM_TRIGGER_RESUME	,	V_149
is_sysclk	,	V_205
IRQ_HANDLED	,	V_52
GAINSEL_MULTI_MAX	,	V_67
tmpval64	,	V_180
INT_TXFIFO_UNOV	,	V_36
__func__	,	V_140
SRPC_CLKSRC_SEL_MASK	,	V_69
SPDIF_TXRATE_192000	,	V_93
cmd	,	V_144
INT_QRX_OV	,	V_44
STC_TXCLK_DF_MASK	,	V_104
status	,	V_164
SPDIF_UBITS_SIZE	,	V_22
SNDRV_PCM_TRIGGER_PAUSE_PUSH	,	V_153
freqmeas	,	V_182
ENODEV	,	V_220
"isr: U/Q Channel framing error\n"	,	L_9
INT_TX_EM	,	V_50
"failed to set tx clock rate\n"	,	L_26
REG_SPDIF_SRPC	,	V_7
snd_soc_pcm_runtime	,	V_74
private_data	,	V_76
txclk_df	,	V_82
kcontrol	,	V_155
srpc_dpll_locked	,	V_186
flags	,	V_169
INT_UQ_SYNC	,	V_45
"imx_pcm_dma_init failed: %d\n"	,	L_53
cycle	,	V_53
arate	,	V_211
out	,	V_212
stream	,	V_114
fsl_spdif_writeable_reg	,	F_61
clk_round_rate	,	F_63
INT_UQ_ERR	,	V_46
"unsupported sample rate %d\n"	,	L_23
"actual clock rate = %ld\n"	,	L_28
clk_prepare_enable	,	F_29
fsl_spdif_vbit_info	,	F_47
INT_QRX_FUL	,	V_43
sysclk_df	,	V_83
SCR_RXFIFO_FSEL_IF8	,	V_127
STC_TXCLK_ALL_EN_MASK	,	V_102
rxclk	,	V_133
fsl_spdif_usync_get	,	F_54
err	,	V_113
bitrev8	,	F_17
max	,	V_178
EAGAIN	,	V_166
STC_SYSCLK_DF	,	F_27
dma_params_tx	,	V_193
INT_URX_OV	,	V_42
EINVAL	,	V_68
fsl_spdif_pb_get	,	F_38
sample_rate	,	V_73
"could not claim irq %u\n"	,	L_46
spdif_txrate	,	V_202
sysclk_dfmax	,	V_210
fsl_spdif_qget	,	F_46
"isr: Tx FIFO resync\n"	,	L_11
INT_RXFIFO_UNOV	,	V_47
spdif_irq_uq_sync	,	F_9
val_format_endian	,	V_226
data	,	V_174
spdif_get_rxclk_rate	,	F_50
"isr: Rx FIFO full\n"	,	L_20
upos	,	V_21
dai	,	V_139
SCR_TXFIFO_CTRL_MASK	,	V_122
pdev	,	V_5
fsl_spdif_readable_reg	,	F_60
"failed to soft reset\n"	,	L_31
u32	,	T_1
SRPC_GAINSEL_MASK	,	V_70
params_rate	,	F_33
locked	,	V_6
IEC958_AES3_CON_FS_96000	,	V_92
fsl_spdif_startup	,	F_28
rate_ideal	,	V_206
resource	,	V_217
txrate	,	V_107
"expected clock rate = %d\n"	,	L_27
SCR_USRC_SEL_MASK	,	V_124
SPDIF_DEFAULT_GAINSEL	,	V_143
fsl_spdif_usync_put	,	F_55
PTR_ERR	,	F_67
"isr: U/Q Channel sync found\n"	,	L_8
"isr: U Channel receive register overrun\n"	,	L_15
INT_RXFIFO_FUL	,	V_51
spin_lock_irqsave	,	F_43
STC_TXCLK_SRC_MASK	,	V_103
txclk_src	,	V_95
snd_soc_add_dai_controls	,	F_58
DEFAULT_RXCLK_SRC	,	V_230
SRPC_CLKSRC_MAX	,	V_66
"isr: Rx FIFO under/overrun\n"	,	L_17
SPDIF_QSUB_SIZE	,	V_25
phaseconf	,	V_183
clk_set_rate	,	F_23
devm_kzalloc	,	F_69
np	,	V_215
cstatus	,	V_58
spdif_priv	,	V_2
SRPC_CLKSRC_SEL_SET	,	F_19
fsl_spdif_rxrate_get	,	F_52
REG_SPDIF_SCR	,	V_54
REG_SPDIF_STC	,	V_106
coreclk	,	V_112
fsl_spdif_priv	,	V_1
fsl_spdif_qinfo	,	F_45
fsl_spdif_rxrate_info	,	F_49
INT_BIT_ERR	,	V_40
SRCD_CD_USER	,	V_190
fsl_spdif_ctrls	,	V_195
IORESOURCE_MEM	,	V_228
addr	,	V_237
SPDIF_TXRATE_96000	,	V_91
value	,	V_162
fsl_spdif_info	,	F_37
imx_pcm_dma_init	,	F_79
"loss lock"	,	L_3
STC_TXCLK_SPDIF_ROOT	,	V_97
IEC958_AES0_CON_EMPHASIS_5015	,	V_232
STC_TXCLK_SRC_SET	,	F_25
irqreturn_t	,	T_2
ucontrol	,	V_165
SNDRV_CTL_ELEM_TYPE_IEC958	,	V_158
SNDRV_CTL_ELEM_TYPE_BYTES	,	V_172
SCR_TXFIFO_AUTOSYNC_MASK	,	V_121
"locked"	,	L_2
snd_soc_dai_get_drvdata	,	F_22
STC_TXCLK_DF	,	F_26
SCR_RXFIFO_FSEL_MASK	,	V_129
snd_soc_dai	,	V_108
u64	,	T_4
REG_SPDIF_STL	,	V_199
round	,	V_204
fsl_spdif_hw_params	,	F_32
spdif_mixer_control	,	V_14
bytes	,	V_173
INT_URX_FUL	,	V_41
REGMAP_ENDIAN_BIG	,	V_227
SNDRV_PCM_TRIGGER_SUSPEND	,	V_152
REG_SPDIF_STR	,	V_200
SCR_RXFIFO_OFF_MASK	,	V_132
IS_ERR	,	F_66
devm_request_irq	,	F_75
