INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'nomoto' on host 'alveo20' (Linux_x86_64 version 5.4.0-104-generic) on Sat Mar 19 16:35:24 JST 2022
INFO: [HLS 200-10] On os Ubuntu 18.04.6 LTS
INFO: [HLS 200-10] In directory '/home/nomoto/src/StagedLSH/Test/workspace'
Sourcing Tcl script '/home/nomoto/src/StagedLSH/Test/workspace/test/solution1/cosim.tcl'
INFO: [HLS 200-1510] Running: open_project test 
INFO: [HLS 200-10] Opening project '/home/nomoto/src/StagedLSH/Test/workspace/test'.
INFO: [HLS 200-1510] Running: set_top kernel 
INFO: [HLS 200-1510] Running: add_files ../hls_test/src/kernel.cpp 
INFO: [HLS 200-10] Adding design file '../hls_test/src/kernel.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../hls_test/src/main.cpp 
INFO: [HLS 200-10] Adding test bench file '../hls_test/src/main.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vitis 
INFO: [HLS 200-10] Opening solution '/home/nomoto/src/StagedLSH/Test/workspace/test/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_offset=slave
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/opt/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling kernel.cpp_pre.cpp.tb.cpp
   Compiling main.cpp_pre.cpp.tb.cpp
   Compiling apatb_kernel.cpp
   Compiling apatb_kernel_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
結果 : 15
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_kernel_top glbl -prj kernel.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_18 -L floating_point_v7_1_11 --lib ieee_proposed=./ieee_proposed -s kernel 
Multi-threading is on. Using 14 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nomoto/src/StagedLSH/Test/workspace/test/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nomoto/src/StagedLSH/Test/workspace/test/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nomoto/src/StagedLSH/Test/workspace/test/solution1/sim/verilog/kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nomoto/src/StagedLSH/Test/workspace/test/solution1/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nomoto/src/StagedLSH/Test/workspace/test/solution1/sim/verilog/kernel.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_kernel_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nomoto/src/StagedLSH/Test/workspace/test/solution1/sim/verilog/kernel_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nomoto/src/StagedLSH/Test/workspace/test/solution1/sim/verilog/kernel_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_gmem_m_axi
INFO: [VRFC 10-311] analyzing module kernel_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module kernel_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module kernel_gmem_m_axi_buffer
INFO: [VRFC 10-311] analyzing module kernel_gmem_m_axi_decoder
INFO: [VRFC 10-311] analyzing module kernel_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module kernel_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module kernel_gmem_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nomoto/src/StagedLSH/Test/workspace/test/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nomoto/src/StagedLSH/Test/workspace/test/solution1/sim/verilog/df_fifo_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [/home/nomoto/src/StagedLSH/Test/workspace/test/solution1/sim/verilog/df_fifo_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nomoto/src/StagedLSH/Test/workspace/test/solution1/sim/verilog/nodf_module_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [nodf_module_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nomoto/src/StagedLSH/Test/workspace/test/solution1/sim/verilog/sample_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nomoto/src/StagedLSH/Test/workspace/test/solution1/sim/verilog/dump_file_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nomoto/src/StagedLSH/Test/workspace/test/solution1/sim/verilog/df_process_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [/home/nomoto/src/StagedLSH/Test/workspace/test/solution1/sim/verilog/df_process_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nomoto/src/StagedLSH/Test/workspace/test/solution1/sim/verilog/df_fifo_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [/home/nomoto/src/StagedLSH/Test/workspace/test/solution1/sim/verilog/df_fifo_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nomoto/src/StagedLSH/Test/workspace/test/solution1/sim/verilog/df_process_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [/home/nomoto/src/StagedLSH/Test/workspace/test/solution1/sim/verilog/df_process_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nomoto/src/StagedLSH/Test/workspace/test/solution1/sim/verilog/nodf_module_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [/home/nomoto/src/StagedLSH/Test/workspace/test/solution1/sim/verilog/nodf_module_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nomoto/src/StagedLSH/Test/workspace/test/solution1/sim/verilog/csv_file_dump.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/nomoto/src/StagedLSH/Test/workspace/test/solution1/sim/verilog/sample_agent.sv" into library xil_defaultlib
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.kernel_control_s_axi
Compiling module xil_defaultlib.kernel_gmem_m_axi_reg_slice(N=96...
Compiling module xil_defaultlib.kernel_gmem_m_axi_fifo(DATA_BITS...
Compiling module xil_defaultlib.kernel_gmem_m_axi_buffer(DATA_WI...
Compiling module xil_defaultlib.kernel_gmem_m_axi_fifo(DEPTH=69,...
Compiling module xil_defaultlib.kernel_gmem_m_axi_fifo(DATA_BITS...
Compiling module xil_defaultlib.kernel_gmem_m_axi_fifo(DATA_BITS...
Compiling module xil_defaultlib.kernel_gmem_m_axi_write(NUM_WRIT...
Compiling module xil_defaultlib.kernel_gmem_m_axi_buffer(DATA_WI...
Compiling module xil_defaultlib.kernel_gmem_m_axi_reg_slice(N=34...
Compiling module xil_defaultlib.kernel_gmem_m_axi_read(NUM_READ_...
Compiling module xil_defaultlib.kernel_gmem_m_axi_throttle(ADDR_...
Compiling module xil_defaultlib.kernel_gmem_m_axi(NUM_READ_OUTST...
Compiling module xil_defaultlib.kernel
Compiling module xil_defaultlib.AESL_axi_master_gmem
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_kernel_top
Compiling module work.glbl
Built simulation snapshot kernel

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/nomoto/src/StagedLSH/Test/workspace/test/solution1/sim/verilog/xsim.dir/kernel/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Mar 19 16:35:39 2022...

****** xsim v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/kernel/xsim_script.tcl
# xsim {kernel} -autoloadwcfg -tclbatch {kernel.tcl}
Vivado Simulator 2020.2
Time resolution is 1 ps
source kernel.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "155000"
// RTL Simulation : 1 / 1 [100.00%] @ "1545000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1585 ns : File "/home/nomoto/src/StagedLSH/Test/workspace/test/solution1/sim/verilog/kernel.autotb.v" Line 465
## quit
INFO: [Common 17-206] Exiting xsim at Sat Mar 19 16:35:46 2022...
INFO: [COSIM 212-316] Starting C post checking ...
結果 : 15
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 19.86 seconds. CPU system time: 1.02 seconds. Elapsed time: 20.47 seconds; current allocated memory: 198.449 MB.
