

================================================================
== Vitis HLS Report for 'seedInitialization_Pipeline_SEED_INIT_LOOP'
================================================================
* Date:           Wed Sep 14 20:24:05 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  6.024 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      625|      625|  12.500 us|  12.500 us|  625|  625|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- SEED_INIT_LOOP  |      623|      623|         1|          1|          3|   623|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%lhs_V = alloca i32 1"   --->   Operation 4 'alloca' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 5 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 1, i10 %p_Val2_s"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 7 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 69072, i32 %lhs_V"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.02>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%i_V_2 = load i10 %p_Val2_s" [../channel_code/xf_fintech/rng.hpp:619]   --->   Operation 9 'load' 'i_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.91ns)   --->   "%icmp_ln619 = icmp_eq  i10 %i_V_2, i10 624" [../channel_code/xf_fintech/rng.hpp:619]   --->   Operation 10 'icmp' 'icmp_ln619' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 623, i64 623, i64 623"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln619 = br i1 %icmp_ln619, void %.split, void %.exitStub" [../channel_code/xf_fintech/rng.hpp:619]   --->   Operation 12 'br' 'br_ln619' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%lhs_V_load = load i32 %lhs_V"   --->   Operation 13 'load' 'lhs_V_load' <Predicate = (!icmp_ln619)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln619 = trunc i10 %i_V_2" [../channel_code/xf_fintech/rng.hpp:619]   --->   Operation 14 'trunc' 'trunc_ln619' <Predicate = (!icmp_ln619)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln1676 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_20"   --->   Operation 15 'specpipeline' 'specpipeline_ln1676' <Predicate = (!icmp_ln619)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln1676 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18"   --->   Operation 16 'specloopname' 'specloopname_ln1676' <Predicate = (!icmp_ln619)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%r = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %lhs_V_load, i32 30, i32 31"   --->   Operation 17 'partselect' 'r' <Predicate = (!icmp_ln619)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln1676 = zext i2 %r"   --->   Operation 18 'zext' 'zext_ln1676' <Predicate = (!icmp_ln619)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.35ns)   --->   "%ret_2 = xor i32 %zext_ln1676, i32 %lhs_V_load"   --->   Operation 19 'xor' 'ret_2' <Predicate = (!icmp_ln619)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (3.42ns)   --->   "%ret = mul i32 %ret_2, i32 1812433253"   --->   Operation 20 'mul' 'ret' <Predicate = (!icmp_ln619)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln217 = zext i10 %i_V_2"   --->   Operation 21 'zext' 'zext_ln217' <Predicate = (!icmp_ln619)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.01ns)   --->   "%mt_reg_V = add i32 %ret, i32 %zext_ln217"   --->   Operation 22 'add' 'mt_reg_V' <Predicate = (!icmp_ln619)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%r_2 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %i_V_2, i32 1, i32 9"   --->   Operation 23 'partselect' 'r_2' <Predicate = (!icmp_ln619)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln573 = zext i9 %r_2"   --->   Operation 24 'zext' 'zext_ln573' <Predicate = (!icmp_ln619)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln624 = br i1 %trunc_ln619, void, void" [../channel_code/xf_fintech/rng.hpp:624]   --->   Operation 25 'br' 'br_ln624' <Predicate = (!icmp_ln619)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_mt_even_0_V_addr = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i64 0, i64 %zext_ln573" [../channel_code/xf_fintech/rng.hpp:625]   --->   Operation 26 'getelementptr' 'rngMT19937ICN_uniformRNG_mt_even_0_V_addr' <Predicate = (!icmp_ln619 & !trunc_ln619)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.23ns)   --->   "%store_ln625 = store i32 %mt_reg_V, i9 %rngMT19937ICN_uniformRNG_mt_even_0_V_addr" [../channel_code/xf_fintech/rng.hpp:625]   --->   Operation 27 'store' 'store_ln625' <Predicate = (!icmp_ln619 & !trunc_ln619)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_mt_even_1_V_addr = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_even_1_V, i64 0, i64 %zext_ln573" [../channel_code/xf_fintech/rng.hpp:626]   --->   Operation 28 'getelementptr' 'rngMT19937ICN_uniformRNG_mt_even_1_V_addr' <Predicate = (!icmp_ln619 & !trunc_ln619)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.23ns)   --->   "%store_ln626 = store i32 %mt_reg_V, i9 %rngMT19937ICN_uniformRNG_mt_even_1_V_addr" [../channel_code/xf_fintech/rng.hpp:626]   --->   Operation 29 'store' 'store_ln626' <Predicate = (!icmp_ln619 & !trunc_ln619)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln627 = br void" [../channel_code/xf_fintech/rng.hpp:627]   --->   Operation 30 'br' 'br_ln627' <Predicate = (!icmp_ln619 & !trunc_ln619)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_mt_odd_0_V_addr = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i64 0, i64 %zext_ln573" [../channel_code/xf_fintech/rng.hpp:628]   --->   Operation 31 'getelementptr' 'rngMT19937ICN_uniformRNG_mt_odd_0_V_addr' <Predicate = (!icmp_ln619 & trunc_ln619)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.23ns)   --->   "%store_ln628 = store i32 %mt_reg_V, i9 %rngMT19937ICN_uniformRNG_mt_odd_0_V_addr" [../channel_code/xf_fintech/rng.hpp:628]   --->   Operation 32 'store' 'store_ln628' <Predicate = (!icmp_ln619 & trunc_ln619)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_mt_odd_1_V_addr = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_odd_1_V, i64 0, i64 %zext_ln573" [../channel_code/xf_fintech/rng.hpp:629]   --->   Operation 33 'getelementptr' 'rngMT19937ICN_uniformRNG_mt_odd_1_V_addr' <Predicate = (!icmp_ln619 & trunc_ln619)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.23ns)   --->   "%store_ln629 = store i32 %mt_reg_V, i9 %rngMT19937ICN_uniformRNG_mt_odd_1_V_addr" [../channel_code/xf_fintech/rng.hpp:629]   --->   Operation 34 'store' 'store_ln629' <Predicate = (!icmp_ln619 & trunc_ln619)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 35 'br' 'br_ln0' <Predicate = (!icmp_ln619 & trunc_ln619)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.78ns)   --->   "%i_V = add i10 %i_V_2, i10 1"   --->   Operation 36 'add' 'i_V' <Predicate = (!icmp_ln619)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln870 = store i10 %i_V, i10 %p_Val2_s"   --->   Operation 37 'store' 'store_ln870' <Predicate = (!icmp_ln619)> <Delay = 0.42>
ST_2 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln217 = store i32 %mt_reg_V, i32 %lhs_V"   --->   Operation 38 'store' 'store_ln217' <Predicate = (!icmp_ln619)> <Delay = 0.42>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 39 'br' 'br_ln0' <Predicate = (!icmp_ln619)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 40 'ret' 'ret_ln0' <Predicate = (icmp_ln619)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rngMT19937ICN_uniformRNG_mt_even_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ rngMT19937ICN_uniformRNG_mt_even_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ rngMT19937ICN_uniformRNG_mt_odd_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ rngMT19937ICN_uniformRNG_mt_odd_1_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=1; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
lhs_V                                     (alloca           ) [ 011]
p_Val2_s                                  (alloca           ) [ 011]
store_ln0                                 (store            ) [ 000]
store_ln0                                 (store            ) [ 000]
br_ln0                                    (br               ) [ 000]
i_V_2                                     (load             ) [ 000]
icmp_ln619                                (icmp             ) [ 011]
empty                                     (speclooptripcount) [ 000]
br_ln619                                  (br               ) [ 000]
lhs_V_load                                (load             ) [ 000]
trunc_ln619                               (trunc            ) [ 011]
specpipeline_ln1676                       (specpipeline     ) [ 000]
specloopname_ln1676                       (specloopname     ) [ 000]
r                                         (partselect       ) [ 000]
zext_ln1676                               (zext             ) [ 000]
ret_2                                     (xor              ) [ 000]
ret                                       (mul              ) [ 000]
zext_ln217                                (zext             ) [ 000]
mt_reg_V                                  (add              ) [ 000]
r_2                                       (partselect       ) [ 000]
zext_ln573                                (zext             ) [ 000]
br_ln624                                  (br               ) [ 000]
rngMT19937ICN_uniformRNG_mt_even_0_V_addr (getelementptr    ) [ 000]
store_ln625                               (store            ) [ 000]
rngMT19937ICN_uniformRNG_mt_even_1_V_addr (getelementptr    ) [ 000]
store_ln626                               (store            ) [ 000]
br_ln627                                  (br               ) [ 000]
rngMT19937ICN_uniformRNG_mt_odd_0_V_addr  (getelementptr    ) [ 000]
store_ln628                               (store            ) [ 000]
rngMT19937ICN_uniformRNG_mt_odd_1_V_addr  (getelementptr    ) [ 000]
store_ln629                               (store            ) [ 000]
br_ln0                                    (br               ) [ 000]
i_V                                       (add              ) [ 000]
store_ln870                               (store            ) [ 000]
store_ln217                               (store            ) [ 000]
br_ln0                                    (br               ) [ 000]
ret_ln0                                   (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rngMT19937ICN_uniformRNG_mt_even_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_mt_even_0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rngMT19937ICN_uniformRNG_mt_even_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_mt_even_1_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rngMT19937ICN_uniformRNG_mt_odd_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_mt_odd_0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rngMT19937ICN_uniformRNG_mt_odd_1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rngMT19937ICN_uniformRNG_mt_odd_1_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="lhs_V_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="p_Val2_s_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="rngMT19937ICN_uniformRNG_mt_even_0_V_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="9" slack="0"/>
<pin id="58" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rngMT19937ICN_uniformRNG_mt_even_0_V_addr/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="store_ln625_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="9" slack="0"/>
<pin id="63" dir="0" index="1" bw="32" slack="0"/>
<pin id="64" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln625/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="rngMT19937ICN_uniformRNG_mt_even_1_V_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="32" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="9" slack="0"/>
<pin id="71" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rngMT19937ICN_uniformRNG_mt_even_1_V_addr/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="store_ln626_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="9" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln626/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="rngMT19937ICN_uniformRNG_mt_odd_0_V_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="9" slack="0"/>
<pin id="84" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rngMT19937ICN_uniformRNG_mt_odd_0_V_addr/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="store_ln628_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="9" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="0"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln628/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="rngMT19937ICN_uniformRNG_mt_odd_1_V_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="9" slack="0"/>
<pin id="97" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rngMT19937ICN_uniformRNG_mt_odd_1_V_addr/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln629_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="9" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln629/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln0_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="10" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln0_store_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="18" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="0"/>
<pin id="114" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="i_V_2_load_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="10" slack="1"/>
<pin id="118" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_V_2/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="icmp_ln619_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="10" slack="0"/>
<pin id="121" dir="0" index="1" bw="10" slack="0"/>
<pin id="122" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln619/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="lhs_V_load_load_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="1"/>
<pin id="127" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_load/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="trunc_ln619_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="10" slack="0"/>
<pin id="130" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln619/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="r_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="2" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="6" slack="0"/>
<pin id="136" dir="0" index="3" bw="6" slack="0"/>
<pin id="137" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="zext_ln1676_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="2" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1676/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="ret_2_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="2" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="ret_2/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="ret_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="zext_ln217_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="10" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln217/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="mt_reg_V_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="10" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mt_reg_V/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="r_2_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="9" slack="0"/>
<pin id="174" dir="0" index="1" bw="10" slack="0"/>
<pin id="175" dir="0" index="2" bw="1" slack="0"/>
<pin id="176" dir="0" index="3" bw="5" slack="0"/>
<pin id="177" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_2/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="zext_ln573_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="9" slack="0"/>
<pin id="184" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln573/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="i_V_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="10" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln870_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="10" slack="0"/>
<pin id="198" dir="0" index="1" bw="10" slack="1"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln870/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln217_store_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="1"/>
<pin id="204" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln217/2 "/>
</bind>
</comp>

<comp id="206" class="1005" name="lhs_V_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="lhs_V "/>
</bind>
</comp>

<comp id="213" class="1005" name="p_Val2_s_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="10" slack="0"/>
<pin id="215" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="44" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="54" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="44" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="67" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="44" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="98"><net_src comp="6" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="44" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="93" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="10" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="123"><net_src comp="116" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="14" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="116" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="32" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="125" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="140"><net_src comp="34" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="141"><net_src comp="36" pin="0"/><net_sink comp="132" pin=3"/></net>

<net id="145"><net_src comp="132" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="142" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="125" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="146" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="38" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="161"><net_src comp="116" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="152" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="158" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="168"><net_src comp="162" pin="2"/><net_sink comp="61" pin=1"/></net>

<net id="169"><net_src comp="162" pin="2"/><net_sink comp="74" pin=1"/></net>

<net id="170"><net_src comp="162" pin="2"/><net_sink comp="87" pin=1"/></net>

<net id="171"><net_src comp="162" pin="2"/><net_sink comp="100" pin=1"/></net>

<net id="178"><net_src comp="40" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="116" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="180"><net_src comp="8" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="181"><net_src comp="42" pin="0"/><net_sink comp="172" pin=3"/></net>

<net id="185"><net_src comp="172" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="187"><net_src comp="182" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="188"><net_src comp="182" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="189"><net_src comp="182" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="194"><net_src comp="116" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="10" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="190" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="162" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="209"><net_src comp="46" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="211"><net_src comp="206" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="212"><net_src comp="206" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="216"><net_src comp="50" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="218"><net_src comp="213" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="219"><net_src comp="213" pin="1"/><net_sink comp="196" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rngMT19937ICN_uniformRNG_mt_even_0_V | {2 }
	Port: rngMT19937ICN_uniformRNG_mt_even_1_V | {2 }
	Port: rngMT19937ICN_uniformRNG_mt_odd_0_V | {2 }
	Port: rngMT19937ICN_uniformRNG_mt_odd_1_V | {2 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln619 : 1
		br_ln619 : 2
		trunc_ln619 : 1
		r : 1
		zext_ln1676 : 2
		ret_2 : 3
		ret : 3
		zext_ln217 : 1
		mt_reg_V : 4
		r_2 : 1
		zext_ln573 : 2
		br_ln624 : 2
		rngMT19937ICN_uniformRNG_mt_even_0_V_addr : 3
		store_ln625 : 5
		rngMT19937ICN_uniformRNG_mt_even_1_V_addr : 3
		store_ln626 : 5
		rngMT19937ICN_uniformRNG_mt_odd_0_V_addr : 3
		store_ln628 : 5
		rngMT19937ICN_uniformRNG_mt_odd_1_V_addr : 3
		store_ln629 : 5
		i_V : 1
		store_ln870 : 2
		store_ln217 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|    add   |   mt_reg_V_fu_162  |    0    |    0    |    39   |
|          |     i_V_fu_190     |    0    |    0    |    17   |
|----------|--------------------|---------|---------|---------|
|    xor   |    ret_2_fu_146    |    0    |    0    |    32   |
|----------|--------------------|---------|---------|---------|
|    mul   |     ret_fu_152     |    3    |    0    |    20   |
|----------|--------------------|---------|---------|---------|
|   icmp   |  icmp_ln619_fu_119 |    0    |    0    |    11   |
|----------|--------------------|---------|---------|---------|
|   trunc  | trunc_ln619_fu_128 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|partselect|      r_fu_132      |    0    |    0    |    0    |
|          |     r_2_fu_172     |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          | zext_ln1676_fu_142 |    0    |    0    |    0    |
|   zext   |  zext_ln217_fu_158 |    0    |    0    |    0    |
|          |  zext_ln573_fu_182 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    3    |    0    |   119   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|  lhs_V_reg_206 |   32   |
|p_Val2_s_reg_213|   10   |
+----------------+--------+
|      Total     |   42   |
+----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    3   |    0   |   119  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   42   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   42   |   119  |
+-----------+--------+--------+--------+
