Flow report for P1
Mon May 14 20:20:44 2018
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+------------------------------------+---------------------------------------------+
; Flow Status                        ; Successful - Mon May 14 20:20:44 2018       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; P1                                          ;
; Top-level Entity Name              ; P1                                          ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE22F17C6                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 998 / 22,320 ( 4 % )                        ;
;     Total combinational functions  ; 743 / 22,320 ( 3 % )                        ;
;     Dedicated logic registers      ; 436 / 22,320 ( 2 % )                        ;
; Total registers                    ; 436                                         ;
; Total pins                         ; 158 / 154 ( 103 % )                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0 / 608,256 ( 0 % )                         ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                             ;
; Total PLLs                         ; 0 / 4 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 05/14/2018 20:00:20 ;
; Main task         ; Compilation         ;
; Revision Name     ; P1                  ;
+-------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                            ;
+-------------------------------------+----------------------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                                  ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+----------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 75361032907339.152632441915052         ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT              ; Vhdl                                   ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (VHDL)                 ; <None>        ; --          ; --             ;
; EDA_TIME_SCALE                      ; 1 ps                                   ; --            ; --          ; eda_simulation ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                     ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                      ; --            ; --          ; --             ;
; NOMINAL_CORE_SUPPLY_VOLTAGE         ; 1.2V                                   ; --            ; --          ; --             ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family) ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family) ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family) ; --            ; --          ; Top            ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                           ; --            ; --          ; --             ;
+-------------------------------------+----------------------------------------+---------------+-------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:12     ; 1.0                     ; 714 MB              ; 00:00:24                           ;
; Fitter               ; 00:00:03     ; 1.0                     ; 1090 MB             ; 00:00:02                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 544 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 553 MB              ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 544 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 553 MB              ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 544 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 553 MB              ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 544 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 553 MB              ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 544 MB              ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 553 MB              ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 544 MB              ; 00:00:00                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 553 MB              ; 00:00:01                           ;
; Total                ; 00:00:20     ; --                      ; --                  ; 00:00:33                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------+
; Flow OS Summary                                                                    ;
+----------------------+------------------+------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+----------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis ; Georges-PC       ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter               ; Georges-PC       ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; Georges-PC       ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; Georges-PC       ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; Georges-PC       ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; Georges-PC       ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; Georges-PC       ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; Georges-PC       ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; Georges-PC       ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; Georges-PC       ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; Georges-PC       ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; Georges-PC       ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; Georges-PC       ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; Georges-PC       ; Windows 10 ; 10.0       ; x86_64         ;
+----------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off P1 -c P1
quartus_fit --read_settings_files=off --write_settings_files=off P1 -c P1
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off P1 -c P1 --vector_source="C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Waveform19.vwf" --testbench_file="C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/simulation/qsim/Waveform19.vwf.vht"
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/simulation/qsim/" P1 -c P1
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off P1 -c P1 --vector_source="C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Waveform19.vwf" --testbench_file="C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/simulation/qsim/Waveform19.vwf.vht"
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/simulation/qsim/" P1 -c P1
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off P1 -c P1 --vector_source="C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Waveform19.vwf" --testbench_file="C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/simulation/qsim/Waveform19.vwf.vht"
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/simulation/qsim/" P1 -c P1
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off P1 -c P1 --vector_source="C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Waveform19.vwf" --testbench_file="C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/simulation/qsim/Waveform19.vwf.vht"
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/simulation/qsim/" P1 -c P1
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off P1 -c P1 --vector_source="C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Waveform19.vwf" --testbench_file="C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/simulation/qsim/Waveform19.vwf.vht"
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/simulation/qsim/" P1 -c P1
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off P1 -c P1 --vector_source="C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/Waveform19.vwf" --testbench_file="C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/simulation/qsim/Waveform19.vwf.vht"
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="C:/Users/George/Desktop/New folder (2)/FPGA Code/VHDL Code/simulation/qsim/" P1 -c P1



