Release 10.1.03 - xst K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/virtex2p/data/virtex2p.acd> with local file </opt/Xilinx/10.1/ISE/virtex2p/data/virtex2p.acd>

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "plb_eth1_contr_wrapper_xst.prj"

---- Target Parameters
Target Device                      : xc2vp50ff1152-6
Output File Name                   : "../implementation/plb_eth1_contr_wrapper.ngc"

---- Source Options
Top Module Name                    : plb_eth1_contr_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation/plb_eth1_contr_wrapper}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v1_00_b.
Package <proc_common_pkg> compiled.
WARNING:HDLParsers:3534 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" Line 364. In the function Get_RLOC_Name, not all control paths contain a return statement.
WARNING:HDLParsers:3534 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" Line 379. In the function Get_Reg_File_Area, not all control paths contain a return statement.
Package body <proc_common_pkg> compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_muxcy.vhd" in Library proc_common_v1_00_b.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/family.vhd" in Library proc_common_v1_00_b.
Package <family> compiled.
Package body <family> compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_gate.vhd" in Library proc_common_v1_00_b.
Entity <or_gate> compiled.
Entity <or_gate> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" in Library proc_common_v1_00_b.
Entity <pselect> compiled.
Entity <pselect> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/valid_be.vhd" in Library proc_common_v1_00_b.
Entity <valid_be> compiled.
Entity <valid_be> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" in Library proc_common_v1_00_b.
Entity <ld_arith_reg> compiled.
Entity <ld_arith_reg> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" in Library proc_common_v1_00_b.
Entity <ld_arith_reg2> compiled.
Entity <ld_arith_reg2> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/down_counter.vhd" in Library proc_common_v1_00_b.
Entity <down_counter> compiled.
Entity <down_counter> (Architecture <simulation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd" in Library proc_common_v1_00_b.
Entity <SRL_FIFO> compiled.
Entity <SRL_FIFO> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" in Library proc_common_v1_00_b.
Entity <srl_fifo2> compiled.
Entity <srl_fifo2> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo_rbu.vhd" in Library proc_common_v1_00_b.
Entity <srl_fifo_rbu> compiled.
Entity <srl_fifo_rbu> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/common_types_pkg.vhd" in Library proc_common_v1_00_b.
Package <Common_Types> compiled.
WARNING:HDLParsers:3534 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/common_types_pkg.vhd" Line 171. In the function Get_RLOC_Name, not all control paths contain a return statement.
Package body <Common_Types> compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/inferred_lut4.vhd" in Library proc_common_v1_00_b.
Entity <inferred_lut4> compiled.
Entity <inferred_lut4> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/pf_counter_bit.vhd" in Library plb_ipif_v2_00_a.
Entity <pf_counter_bit> compiled.
Entity <pf_counter_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/ipif_pkg.vhd" in Library ipif_common_v1_00_d.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/ipif_steer_pkg.vhd" in Library ipif_common_v1_00_d.
Package <STEER_TYPES> compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/mac_pkg.vhd" in Library plb_ethernet_v1_01_a.
Package <mac_pkg> compiled.
Package body <mac_pkg> compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/pf_adder_bit.vhd" in Library plb_ipif_v2_00_a.
Entity <pf_adder_bit> compiled.
Entity <pf_adder_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/pf_counter.vhd" in Library plb_ipif_v2_00_a.
Entity <pf_counter> compiled.
Entity <pf_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/pf_occ_counter.vhd" in Library plb_ipif_v2_00_a.
Entity <pf_occ_counter> compiled.
Entity <pf_occ_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/dma_sg.vhd" in Library ipif_common_v1_00_d.
Entity <dma_sg> compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/ctrl_reg.vhd" in Library ipif_common_v1_00_d.
Entity <ctrl_reg> compiled.
Entity <ctrl_reg> (Architecture <sim>) compiled.
Entity <ctrl_reg_0_to_6> compiled.
Entity <ctrl_reg_0_to_6> (Architecture <sim>) compiled.
Entity <ctrl_reg_0_to_0> compiled.
Entity <ctrl_reg_0_to_0> (Architecture <sim>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/burst_size_calc.vhd" in Library ipif_common_v1_00_d.
Entity <burst_size_calc> compiled.
Entity <burst_size_calc> (Architecture <imp>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/dma_sg_cmp.vhd" in Library ipif_common_v1_00_d.
Package <dma_sg_cmp> compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/dma_sg_pkg.vhd" in Library ipif_common_v1_00_d.
Package <dma_sg_pkg> compiled.
Package body <dma_sg_pkg> compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/steer_module_write.vhd" in Library ipif_common_v1_00_d.
Entity <Steer_Module_Write> compiled.
Entity <Steer_Module_Write> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/steer_module_read.vhd" in Library ipif_common_v1_00_d.
Entity <Steer_Module_Read> compiled.
Entity <Steer_Module_Read> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/lfsr16.vhd" in Library plb_ethernet_v1_01_a.
Entity <LFSR16> compiled.
Entity <LFSR16> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/cntr5bit.vhd" in Library plb_ethernet_v1_01_a.
Entity <cntr5bit> compiled.
Entity <cntr5bit> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/defer_state.vhd" in Library plb_ethernet_v1_01_a.
Entity <defer_state> compiled.
Entity <defer_state> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/crcnibshiftreg.vhd" in Library plb_ethernet_v1_01_a.
Entity <CRCNibShiftReg> compiled.
Entity <CRCNibShiftReg> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/cntr16bit.vhd" in Library plb_ethernet_v1_01_a.
Entity <cntr16bit> compiled.
Entity <cntr16bit> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo16.vhd" in Library plb_ethernet_v1_01_a.
Entity <srl_fifo16> compiled.
Entity <srl_fifo16> (Architecture <imp>) compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo32_ve.vhd" in Library plb_ethernet_v1_01_a.
Entity <SRL_FIFO32_ve> compiled.
Entity <SRL_FIFO32_ve> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo32.vhd" in Library plb_ethernet_v1_01_a.
Entity <SRL_FIFO32> compiled.
Entity <SRL_FIFO32> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64_ve.vhd" in Library plb_ethernet_v1_01_a.
Entity <SRL_FIFO64_ve> compiled.
Entity <SRL_FIFO64_ve> (Architecture <IMP>) compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" in Library plb_ethernet_v1_01_a.
Entity <SRL_FIFO64> compiled.
Entity <SRL_FIFO64> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/pf_occ_counter_top.vhd" in Library plb_ipif_v2_00_a.
Entity <pf_occ_counter_top> compiled.
Entity <pf_occ_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/pf_counter_top.vhd" in Library plb_ipif_v2_00_a.
Entity <pf_counter_top> compiled.
Entity <pf_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/pf_adder.vhd" in Library plb_ipif_v2_00_a.
Entity <pf_adder> compiled.
Entity <pf_adder> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/pf_dly1_mux.vhd" in Library plb_ipif_v2_00_a.
Entity <pf_dly1_mux> compiled.
Entity <pf_dly1_mux> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/interrupt_control.vhd" in Library ipif_common_v1_00_d.
Entity <interrupt_control> compiled.
Entity <interrupt_control> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/ipif_data_steer.vhd" in Library ipif_common_v1_00_d.
Entity <IPIF_Data_Steer> compiled.
Entity <IPIF_Data_Steer> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/ipif_steer.vhd" in Library ipif_common_v1_00_d.
Entity <IPIF_Steer> compiled.
Entity <IPIF_Steer> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/dma_sg_sim.vhd" in Library ipif_common_v1_00_d.
Entity <dma_sg> (Architecture <sim>) compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/crcgentx.vhd" in Library plb_ethernet_v1_01_a.
Entity <CRCGentx> compiled.
Entity <CRCGentx> (Architecture <arch1>) compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/tx_intrfce.vhd" in Library plb_ethernet_v1_01_a.
Entity <tx_intrfce> compiled.
Entity <tx_intrfce> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/cntr11bit.vhd" in Library plb_ethernet_v1_01_a.
Entity <cntr11bit> compiled.
Entity <cntr11bit> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/nibshiftout.vhd" in Library plb_ethernet_v1_01_a.
Entity <nibshiftout> compiled.
Entity <nibshiftout> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/tx_state.vhd" in Library plb_ethernet_v1_01_a.
Entity <tx_state> compiled.
Entity <tx_state> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/deferral.vhd" in Library plb_ethernet_v1_01_a.
Entity <deferral> compiled.
Entity <deferral> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/msh_cnt.vhd" in Library plb_ethernet_v1_01_a.
Entity <msh_cnt> compiled.
Entity <msh_cnt> (Architecture <imp>) compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/bocntr.vhd" in Library plb_ethernet_v1_01_a.
Entity <bocntr> compiled.
Entity <bocntr> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/pausecntr.vhd" in Library plb_ethernet_v1_01_a.
Entity <pauseCntr> compiled.
Entity <pauseCntr> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/rx_state.vhd" in Library plb_ethernet_v1_01_a.
Entity <rx_state> compiled.
Entity <rx_state> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/rx_intrfce.vhd" in Library plb_ethernet_v1_01_a.
Entity <rx_intrfce> compiled.
Entity <rx_intrfce> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/multipurpose_cntr.vhd" in Library plb_ethernet_v1_01_a.
Entity <multipurpose_cntr> compiled.
Entity <multipurpose_cntr> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/rxCrcNibCnt.vhd" in Library plb_ethernet_v1_01_a.
Entity <rxCrcNibCnt> compiled.
Entity <rxCrcNibCnt> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/nibshiftin.vhd" in Library plb_ethernet_v1_01_a.
Entity <nibshiftin> compiled.
Entity <nibshiftin> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/nibshiftdain.vhd" in Library plb_ethernet_v1_01_a.
Entity <nibshiftdain> compiled.
Entity <nibshiftdain> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/cntr12bit.vhd" in Library plb_ethernet_v1_01_a.
Entity <cntr12bit> compiled.
Entity <cntr12bit> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/dacheck.vhd" in Library plb_ethernet_v1_01_a.
Entity <dacheck> compiled.
Entity <dacheck> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/rxlengthcntr.vhd" in Library plb_ethernet_v1_01_a.
Entity <rxlengthcntr> compiled.
Entity <rxlengthcntr> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/crcgenrx.vhd" in Library plb_ethernet_v1_01_a.
Entity <CRCGenrx> compiled.
Entity <CRCGenrx> (Architecture <arch1>) compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/mir_reg.vhd" in Library plb_ethernet_v1_01_a.
Entity <mir_reg> compiled.
Entity <mir_reg> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/emac_control_reg.vhd" in Library plb_ethernet_v1_01_a.
Entity <emac_control_reg> compiled.
Entity <emac_control_reg> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/ifgp_reg.vhd" in Library plb_ethernet_v1_01_a.
Entity <ifgp_reg> compiled.
Entity <ifgp_reg> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/sah_reg.vhd" in Library plb_ethernet_v1_01_a.
Entity <sah_reg> compiled.
Entity <sah_reg> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/sal_reg.vhd" in Library plb_ethernet_v1_01_a.
Entity <sal_reg> compiled.
Entity <sal_reg> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/mgtcr_reg.vhd" in Library plb_ethernet_v1_01_a.
Entity <mgtcr_reg> compiled.
Entity <mgtcr_reg> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/mgtdr_reg.vhd" in Library plb_ethernet_v1_01_a.
Entity <mgtdr_reg> compiled.
Entity <mgtdr_reg> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/rx_length_reg.vhd" in Library plb_ethernet_v1_01_a.
Entity <rx_length_reg> compiled.
Entity <rx_length_reg> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/tx_length_reg.vhd" in Library plb_ethernet_v1_01_a.
Entity <tx_length_reg> compiled.
Entity <tx_length_reg> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/tx_status_reg.vhd" in Library plb_ethernet_v1_01_a.
Entity <tx_status_reg> compiled.
Entity <tx_status_reg> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/rmfc_reg.vhd" in Library plb_ethernet_v1_01_a.
Entity <rmfc_reg> compiled.
Entity <rmfc_reg> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/rcc_reg.vhd" in Library plb_ethernet_v1_01_a.
Entity <rcc_reg> compiled.
Entity <rcc_reg> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/rfcsec_reg.vhd" in Library plb_ethernet_v1_01_a.
Entity <rfcsec_reg> compiled.
Entity <rfcsec_reg> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/raec_reg.vhd" in Library plb_ethernet_v1_01_a.
Entity <raec_reg> compiled.
Entity <raec_reg> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/tedc_reg.vhd" in Library plb_ethernet_v1_01_a.
Entity <tedc_reg> compiled.
Entity <tedc_reg> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/miishiftin.vhd" in Library plb_ethernet_v1_01_a.
Entity <miishiftin> compiled.
Entity <miishiftin> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/miishiftout.vhd" in Library plb_ethernet_v1_01_a.
Entity <miishiftout> compiled.
Entity <miishiftout> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/mii_state.vhd" in Library plb_ethernet_v1_01_a.
Entity <mii_state> compiled.
Entity <mii_state> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/miibitcnt.vhd" in Library plb_ethernet_v1_01_a.
Entity <miibitcnt> compiled.
Entity <miibitcnt> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/ipif_control_wr.vhd" in Library plb_ipif_v2_00_a.
Entity <ipif_control_wr> compiled.
Entity <ipif_control_wr> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/wrpfifo_dp_cntl.vhd" in Library plb_ipif_v2_00_a.
Entity <wrpfifo_dp_cntl> compiled.
Entity <wrpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/pf_dpram_select.vhd" in Library plb_ipif_v2_00_a.
Entity <pf_dpram_select> compiled.
Entity <pf_dpram_select> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/srl16_fifo.vhd" in Library plb_ipif_v2_00_a.
Entity <srl16_fifo> compiled.
Entity <srl16_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/ipif_control_rd.vhd" in Library plb_ipif_v2_00_a.
Entity <ipif_control_rd> compiled.
Entity <ipif_control_rd> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/rdpfifo_dp_cntl.vhd" in Library plb_ipif_v2_00_a.
Entity <rdpfifo_dp_cntl> compiled.
Entity <rdpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/address_decoder.vhd" in Library plb_ipif_v2_00_a.
Entity <address_decoder> compiled.
Entity <address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/determinate_timer.vhd" in Library plb_ipif_v2_00_a.
Entity <determinate_timer> compiled.
Entity <determinate_timer> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/addr_reg_cntr_brst.vhd" in Library plb_ipif_v2_00_a.
Entity <addr_reg_cntr_brst> compiled.
Entity <addr_reg_cntr_brst> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/mgmnt.vhd" in Library plb_ethernet_v1_01_a.
Entity <mgmnt> compiled.
Entity <mgmnt> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/miiclkgen.vhd" in Library plb_ethernet_v1_01_a.
Entity <miiclkgen> compiled.
Entity <miiclkgen> (Architecture <imp>) compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/registers.vhd" in Library plb_ethernet_v1_01_a.
Entity <registers> compiled.
Entity <registers> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/receive.vhd" in Library plb_ethernet_v1_01_a.
Entity <receive> compiled.
Entity <receive> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/transmit.vhd" in Library plb_ethernet_v1_01_a.
Entity <transmit> compiled.
Entity <transmit> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/plb_slave_attach_dtime_dma.vhd" in Library plb_ipif_v2_00_a.
Entity <plb_slave_attach_dtime_dma> compiled.
Entity <plb_slave_attach_dtime_dma> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/ipif_reset.vhd" in Library plb_ipif_v2_00_a.
Entity <ipif_reset> compiled.
Entity <ipif_reset> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/plb_sesr_sear.vhd" in Library plb_ipif_v2_00_a.
Entity <plb_sesr_sear> compiled.
Entity <plb_sesr_sear> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/rdpfifo_top.vhd" in Library plb_ipif_v2_00_a.
Entity <rdpfifo_top> compiled.
Entity <rdpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/wrpfifo_top.vhd" in Library plb_ipif_v2_00_a.
Entity <wrpfifo_top> compiled.
Entity <wrpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/plb_dma_sg.vhd" in Library plb_ipif_v2_00_a.
Entity <plb_dma_sg> compiled.
Entity <plb_dma_sg> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" in Library plb_ipif_v2_00_a.
Entity <master_attachment> compiled.
Entity <master_attachment> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/plb_ipif.vhd" in Library plb_ipif_v2_00_a.
Entity <plb_ipif> compiled.
Entity <plb_ipif> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/emac.vhd" in Library plb_ethernet_v1_01_a.
Entity <emac> compiled.
Entity <emac> (Architecture <implementation>) compiled.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lib_common_v1_00_a/hdl/vhdl/addr_iet_inc_ip_bus.vhd" in Library lib_common_v1_00_a.
Entity <addr_iet_inc_ip_bus> compiled.
Entity <addr_iet_inc_ip_bus> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/xemac.vhd" in Library plb_ethernet_v1_01_a.
Entity <xemac> compiled.
Entity <xemac> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/cntr4bit.vhd" in Library plb_ethernet_v1_01_a.
Entity <cntr4bit> compiled.
Entity <cntr4bit> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/plb_ethernet.vhd" in Library plb_ethernet_v1_01_a.
Entity <plb_ethernet> compiled.
Entity <plb_ethernet> (Architecture <implementation>) compiled.
Compiling vhdl file "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/plb_eth1_contr_wrapper.vhd" in Library work.
Entity <plb_eth1_contr_wrapper> compiled.
Entity <plb_eth1_contr_wrapper> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <plb_eth1_contr_wrapper> in library <work> (architecture <STRUCTURE>).

Analyzing hierarchy for entity <plb_ethernet> in library <plb_ethernet_v1_01_a> (architecture <implementation>) with generics.
	C_BASEADDR = "00001010000000000000000000000000"
	C_DEV_BLK_ID = 0
	C_DEV_MIR_ENABLE = 1
	C_DMA_INTR_COALESCE = 1
	C_DMA_PRESENT = 3
	C_ERR_COUNT_EXIST = 1
	C_FAMILY = "virtex2p"
	C_FCS_INSERT_EXIST = 1
	C_HALF_DUPLEX_EXIST = 1
	C_HIGHADDR = "00001010000000001111111111111111"
	C_INCLUDE_DEV_PENCODER = 1
	C_IPIF_FIFO_DEPTH = 131072
	C_MAC_FIFO_DEPTH = 64
	C_MIIM_CLKDVD = "10011"
	C_MII_EXIST = 1
	C_PAD_INSERT_EXIST = 1
	C_PLB_AWIDTH = 32
	C_PLB_CLK_PERIOD_PS = 10000
	C_PLB_DWIDTH = 64
	C_PLB_MID_WIDTH = 2
	C_PLB_NUM_MASTERS = 4
	C_RESET_PRESENT = 1
	C_SOURCE_ADDR_INSERT_EXIST = 1
INFO:coreutil - Full license for component <plb_ethernet_v1> allows you to use this component. This license does not give you access to source code implementing this component.

INFO:coreutil - Full license for component <plb_ethernet_v1> allows you to use this component. This license does not give you access to source code implementing this component.

INFO:coreutil - Full license for component <plb_ethernet_v1> allows you to use this component. This license does not give you access to source code implementing this component.

INFO:coreutil - Full license for component <plb_ethernet_v1> allows you to use this component. This license does not give you access to source code implementing this component.


Analyzing hierarchy for entity <addr_iet_inc_ip_bus> in library <lib_common_v1_00_a> (architecture <implementation>) with generics.
	C_ADDR_OFFSET = 10000
	C_IP_ADDR_BIT2_CI = false
	C_IP_ADDR_INC_VALUE = 48

INFO:coreutil - Full license for component <plb_ethernet_v1> allows you to use this component. This license does not give you access to source code implementing this component.

Analyzing hierarchy for entity <xemac> in library <plb_ethernet_v1_01_a> (architecture <implementation>) with generics.
	C_BASEADDR = "00001010000000000000000000000000"
	C_DEV_BLK_ID = 0
	C_DMA_PRESENT = 3
	C_ERR_COUNT_EXIST = true
	C_FAMILY = "virtex2p"
	C_FCS_INSERT_EXIST = true
	C_FLOW_EXIST = true
	C_HALF_DUPLEX_EXIST = true
	C_HASH_EXIST = false
	C_INCLUDE_DEV_MIR = 1
	C_INCLUDE_DEV_PENCODER = 1
	C_IPIF_FIFO_DEPTH = 131072
	C_MAC_FIFO_DEPTH = 64
	C_MIIM_CLKDVD = "10011"
	C_MII_EXIST = true
	C_PAD_INSERT_EXIST = true
	C_PLB_ABUS_WIDTH = 32
	C_PLB_CLK_PERIOD_PS = 10000
	C_PLB_DBUS_WIDTH = 64
	C_PLB_MID_WIDTH = 2
	C_PLB_NUM_MASTERS = 4
	C_RESET_PRESENT = 1
	C_RXFIFO_BLKMEM = false
	C_SOURCE_ADDR_INSERT_EXIST = true
	C_TRANSMIT_EXIST = true
	C_TXFIFO_BLKMEM = false
INFO:coreutil - Full license for component <plb_ethernet_v1> allows you to use this component. This license does not give you access to source code implementing this component.

WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
INFO:coreutil - Full license for component <plb_ethernet_v1> allows you to use this component. This license does not give you access to source code implementing this component.


INFO:coreutil - Full license for component <plb_ethernet_v1> allows you to use this component. This license does not give you access to source code implementing this component.

Analyzing hierarchy for entity <emac> in library <plb_ethernet_v1_01_a> (architecture <implementation>) with generics.
	C_BLK_ID = 0
	C_BLOCK_TYPE = "00000001"
	C_ERR_COUNT_EXIST = true
	C_FAMILY = "virtex2p"
	C_FCS_INSERT_EXIST = true
	C_FLOW_EXIST = true
	C_HALF_DUPLEX_EXIST = true
	C_HASH_EXIST = false
	C_MAC_FIFO_DEPTH = 64
	C_MAJOR_VERSION = "0001"
	C_MIIM_CLKDVD = "10011"
	C_MII_EXIST = true
	C_MINOR_VERSION = "0000001"
	C_PAD_INSERT_EXIST = true
	C_REVISION = "00000"
	C_RXFIFO_BLKMEM = false
	C_SOURCE_ADDR_INSERT_EXIST = true
	C_TRANSMIT_EXIST = true
	C_TXFIFO_BLKMEM = false

Analyzing hierarchy for entity <plb_ipif> in library <plb_ipif_v2_00_a> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000001010000000000000000000000000",
	                          "0000000000000000000000000000000000001010000000000000000000111111",
	                          "0000000000000000000000000000000000001010000000000001000100000000",
	                          "0000000000000000000000000000000000001010000000000001000111111111",
	                          "0000000000000000000000000000000000001010000000000000000001000000",
	                          "0000000000000000000000000000000000001010000000000000000001111111",
	                          "0000000000000000000000000000000000001010000000000010000000000000",
	                          "0000000000000000000000000000000000001010000000000010000000001111",
	                          "0000000000000000000000000000000000001010000000000010000100000000",
	                          "0000000000000000000000000000000000001010000000000010000111111111",
	                          "0000000000000000000000000000000000001010000000000010000000010000",
	                          "0000000000000000000000000000000000001010000000000010000000011111",
	                          "0000000000000000000000000000000000001010000000000010001000000000",
	                          "0000000000000000000000000000000000001010000000000010001011111111",
	                          "0000000000000000000000000000000000001010000000000010001100000000",
	                          "0000000000000000000000000000000000001010000000000010001111111111",
	                          "0000000000000000000000000000000000001010000000000010010000000000",
	                          "0000000000000000000000000000000000001010000000000010010000011111")
	C_ARD_DEPENDENT_PROPS_ARRAY = ((0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (131072,64,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (131072,64,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0))
	C_ARD_DTIME_READ_ARRAY = (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
	C_ARD_DTIME_WRITE_ARRAY = (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
	C_ARD_DWIDTH_ARRAY = (32,32,32,32,64,32,64,32,32)
	C_ARD_ID_ARRAY = (1,100,2,5,6,7,8,4,3)
	C_ARD_NUM_CE_ARRAY = (16,16,1,2,1,2,1,1,2)
	C_DEV_BLK_ID = 0
	C_DEV_BURST_ENABLE = 1
	C_DEV_BURST_PAGE_SIZE = 1024
	C_DEV_DPHASE_TIMEOUT = 64
	C_DEV_MAX_BURST_SIZE = 128
	C_DEV_MIR_ENABLE = 1
	C_DMA_ALLOW_BURST = 1
	C_DMA_CHAN_TYPE_ARRAY = (2,3)
	C_DMA_INTR_COALESCE_ARRAY = (1,1)
	C_DMA_LENGTH_WIDTH_ARRAY = (11,11)
	C_DMA_PACKET_WAIT_UNIT_NS = 1000000
	C_DMA_PKT_LEN_FIFO_ADDR_ARRAY = ("0000000000000000000000000000000000001010000000000001000100100000",
	                                 "0000000000000000000000000000000000001010000000000001000100011100")
	C_DMA_PKT_STAT_FIFO_ADDR_ARRAY = ("0000000000000000000000000000000000001010000000000001000100100100",
	                                  "0000000000000000000000000000000000001010000000000001000100111100")
	C_FAMILY = "virtex2p"
	C_INCLUDE_DEV_ISC = 1
	C_INCLUDE_DEV_PENCODER = 1
	C_IPIF_AWIDTH = 32
	C_IPIF_DWIDTH = 64
	C_IP_INTR_MODE_ARRAY = (3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3)
	C_IP_MASTER_PRESENT = 0
	C_PLB_AWIDTH = 32
	C_PLB_CLK_PERIOD_PS = 10000
	C_PLB_DWIDTH = 64
	C_PLB_MID_WIDTH = 2
	C_PLB_NUM_MASTERS = 4
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <mgmnt> in library <plb_ethernet_v1_01_a> (architecture <implementation>) with generics.
	C_MII_EXIST = true

Analyzing hierarchy for entity <miiclkgen> in library <plb_ethernet_v1_01_a> (architecture <imp>) with generics.
	C_MIIM_CLKDVD = "10011"

Analyzing hierarchy for entity <registers> in library <plb_ethernet_v1_01_a> (architecture <implementation>) with generics.
	C_BLK_ID = 0
	C_BLOCK_TYPE = "00000001"
	C_ERR_COUNT_EXIST = true
	C_FAMILY = "virtex2p"
	C_FCS_INSERT_EXIST = true
	C_FLOW_EXIST = true
	C_HALF_DUPLEX_EXIST = true
	C_HASH_EXIST = false
	C_MAC_FIFO_DEPTH = 64
	C_MAJOR_VERSION = "0001"
	C_MII_EXIST = true
	C_MINOR_VERSION = "0000001"
	C_PAD_INSERT_EXIST = true
	C_REVISION = "00000"
	C_SOURCE_ADDR_INSERT_EXIST = true
	C_TRANSMIT_EXIST = true

Analyzing hierarchy for entity <receive> in library <plb_ethernet_v1_01_a> (architecture <implementation>) with generics.
	C_ERR_COUNT_EXIST = true
	C_FAMILY = "virtex2p"
	C_FLOW_EXIST = true
	C_HASH_EXIST = false
	C_RXFIFO_BLKMEM = false

Analyzing hierarchy for entity <transmit> in library <plb_ethernet_v1_01_a> (architecture <implementation>) with generics.
	C_FAMILY = "virtex2p"
	C_FCS_INSERT_EXIST = true
	C_FLOW_EXIST = true
	C_HALF_DUPLEX_EXIST = true
	C_PAD_INSERT_EXIST = true
	C_SOURCE_ADDR_INSERT_EXIST = true
	C_TXFIFO_BLKMEM = false

Analyzing hierarchy for entity <or_gate> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_BUS_WIDTH = 5
	C_OR_WIDTH = 7
	C_USE_LUT_OR = true

Analyzing hierarchy for entity <or_gate> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_BUS_WIDTH = 64
	C_OR_WIDTH = 7
	C_USE_LUT_OR = true

Analyzing hierarchy for entity <plb_slave_attach_dtime_dma> in library <plb_ipif_v2_00_a> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000001010000000000000000000000000",
	                          "0000000000000000000000000000000000001010000000000000000000111111",
	                          "0000000000000000000000000000000000001010000000000001000100000000",
	                          "0000000000000000000000000000000000001010000000000001000111111111",
	                          "0000000000000000000000000000000000001010000000000000000001000000",
	                          "0000000000000000000000000000000000001010000000000000000001111111",
	                          "0000000000000000000000000000000000001010000000000010000000000000",
	                          "0000000000000000000000000000000000001010000000000010000000001111",
	                          "0000000000000000000000000000000000001010000000000010000100000000",
	                          "0000000000000000000000000000000000001010000000000010000111111111",
	                          "0000000000000000000000000000000000001010000000000010000000010000",
	                          "0000000000000000000000000000000000001010000000000010000000011111",
	                          "0000000000000000000000000000000000001010000000000010001000000000",
	                          "0000000000000000000000000000000000001010000000000010001011111111",
	                          "0000000000000000000000000000000000001010000000000010001100000000",
	                          "0000000000000000000000000000000000001010000000000010001111111111",
	                          "0000000000000000000000000000000000001010000000000010010000000000",
	                          "0000000000000000000000000000000000001010000000000010010000011111")
	C_ARD_DTIME_READ_ARRAY = (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
	C_ARD_DTIME_WRITE_ARRAY = (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
	C_ARD_DWIDTH_ARRAY = (32,32,32,32,64,32,64,32,32)
	C_ARD_NUM_CE_ARRAY = (16,16,1,2,1,2,1,1,2)
	C_BURST_PAGE_SIZE = 1024
	C_DPHASE_TIMEOUT = 64
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 64
	C_PLB_ABUS_WIDTH = 32
	C_PLB_DBUS_WIDTH = 64
	C_PLB_MID_WIDTH = 2
	C_PLB_NUM_MASTERS = 4
	C_REG_CS_CE = true
	C_STEER_ADDR_SIZE = 10
	C_SUPPORT_BURST = true
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <ipif_steer> in library <ipif_common_v1_00_d> (architecture <IMP>) with generics.
	C_AWIDTH = 32
	C_DWIDTH = 64
	C_SMALLEST = 32

Analyzing hierarchy for entity <ipif_reset> in library <plb_ipif_v2_00_a> (architecture <implementation>) with generics.
	C_DBUS_WIDTH = 32
	C_IPIF_BLK_ID = 0
	C_IPIF_MAJOR_VERSION = 2
	C_IPIF_MINOR_VERSION = 0
	C_IPIF_MIR_ENABLE = true
	C_IPIF_REVISION = 0
	C_IPIF_TYPE = 8

Analyzing hierarchy for entity <interrupt_control> in library <ipif_common_v1_00_d> (architecture <implementation>) with generics.
	C_INCLUDE_DEV_ISC = true
	C_INCLUDE_DEV_PENCODER = true
	C_INTERRUPT_REG_NUM = 16
	C_IP_INTR_MODE_ARRAY = (3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3)
	C_IRPT_DBUS_WIDTH = 32
	C_NUM_IPIF_IRPT_SRC = 4

Analyzing hierarchy for entity <plb_sesr_sear> in library <plb_ipif_v2_00_a> (architecture <implementation>) with generics.
	C_IPIF_DWIDTH = 64
	C_PLB_AWIDTH = 32
	C_PLB_DWIDTH = 64
	C_PLB_MID_WIDTH = 2
	C_SESR_SEAR_DWIDTH = 32

Analyzing hierarchy for entity <rdpfifo_top> in library <plb_ipif_v2_00_a> (architecture <implementation>) with generics.
	C_BLOCK_ID = 0
	C_FIFO_DEPTH_LOG2X = 11
	C_FIFO_WIDTH = 64
	C_INCLUDE_PACKET_MODE = true
	C_INCLUDE_VACANCY = true
	C_IPIF_DBUS_WIDTH = 64
	C_MIR_ENABLE = true
	C_SUPPORT_BURST = true
	C_VIRTEX_II = true

Analyzing hierarchy for entity <wrpfifo_top> in library <plb_ipif_v2_00_a> (architecture <implementation>) with generics.
	C_BLOCK_ID = 0
	C_FIFO_DEPTH_LOG2X = 11
	C_FIFO_WIDTH = 64
	C_INCLUDE_PACKET_MODE = true
	C_INCLUDE_VACANCY = true
	C_IPIF_DBUS_WIDTH = 64
	C_MIR_ENABLE = true
	C_SUPPORT_BURST = true
	C_VIRTEX_II = true

Analyzing hierarchy for entity <plb_dma_sg> in library <plb_ipif_v2_00_a> (architecture <implementation>) with generics.
	C_CLK_PERIOD_PS = 10000
	C_DEV_BLK_ID = 0
	C_DMA_ALLOW_BURST = true
	C_DMA_BASEADDR = "0000000000000000000000000000000000001010000000000010001100000000"
	C_DMA_BURST_SIZE = 16
	C_DMA_CHAN_TYPE_ARRAY = (2,3)
	C_DMA_INTR_COALESCE_ARRAY = (1,1)
	C_DMA_LENGTH_WIDTH_ARRAY = (11,11)
	C_DMA_PACKET_WAIT_UNIT_NS = 1000000
	C_DMA_PKT_LEN_FIFO_ADDR_ARRAY = ("0000000000000000000000000000000000001010000000000001000100100000",
	                                 "0000000000000000000000000000000000001010000000000001000100011100")
	C_DMA_PKT_STAT_FIFO_ADDR_ARRAY = ("0000000000000000000000000000000000001010000000000001000100100100",
	                                  "0000000000000000000000000000000000001010000000000001000100111100")
	C_IPIF_AWIDTH = 32
	C_MA2SA_NUM_WIDTH = 5
	C_PLB_AWIDTH = 32
	C_PLB_DWIDTH = 64
	C_WFIFO_VACANCY_WIDTH = 12

Analyzing hierarchy for entity <master_attachment> in library <plb_ipif_v2_00_a> (architecture <implementation>) with generics.
	C_BURST_LENGTH = 16
	C_BURST_WIDTH = 64
	C_IP_DWIDTH = 64
	C_MA2SA_NUM_WIDTH = 4
	C_MASTER_DWIDTH = 64
	C_PLB_AWIDTH = 32
	C_PLB_DWIDTH = 64
	C_PRIORITY_BUMP_TIMEOUT = 16
	C_XON = 0

Analyzing hierarchy for entity <miishiftin> in library <plb_ethernet_v1_01_a> (architecture <implementation>).

Analyzing hierarchy for entity <miishiftout> in library <plb_ethernet_v1_01_a> (architecture <implementation>).

Analyzing hierarchy for entity <mii_state> in library <plb_ethernet_v1_01_a> (architecture <implementation>).

Analyzing hierarchy for entity <miibitcnt> in library <plb_ethernet_v1_01_a> (architecture <implementation>).

Analyzing hierarchy for entity <mir_reg> in library <plb_ethernet_v1_01_a> (architecture <implementation>) with generics.
	C_BLK_ID = 0
	C_BLOCK_TYPE = "00000001"
	C_MAJOR_VERSION = "0001"
	C_MINOR_VERSION = "0000001"
	C_REVISION = "00000"

Analyzing hierarchy for entity <emac_control_reg> in library <plb_ethernet_v1_01_a> (architecture <implementation>) with generics.
	C_FCS_INSERT_EXIST = true
	C_FLOW_EXIST = true
	C_HALF_DUPLEX_EXIST = true
	C_HASH_EXIST = false
	C_PAD_INSERT_EXIST = true
	C_SOURCE_ADDR_INSERT_EXIST = true
	C_TRANSMIT_EXIST = true

Analyzing hierarchy for entity <ifgp_reg> in library <plb_ethernet_v1_01_a> (architecture <implementation>).

Analyzing hierarchy for entity <sah_reg> in library <plb_ethernet_v1_01_a> (architecture <implementation>).

Analyzing hierarchy for entity <sal_reg> in library <plb_ethernet_v1_01_a> (architecture <implementation>).

Analyzing hierarchy for entity <mgtcr_reg> in library <plb_ethernet_v1_01_a> (architecture <implementation>).

Analyzing hierarchy for entity <mgtdr_reg> in library <plb_ethernet_v1_01_a> (architecture <implementation>).

Analyzing hierarchy for entity <rx_length_reg> in library <plb_ethernet_v1_01_a> (architecture <implementation>) with generics.
	C_FAMILY = "virtex2p"
	C_MAC_FIFO_DEPTH = 64

Analyzing hierarchy for entity <tx_length_reg> in library <plb_ethernet_v1_01_a> (architecture <implementation>) with generics.
	C_FAMILY = "virtex2p"
	C_MAC_FIFO_DEPTH = 64

Analyzing hierarchy for entity <tx_status_reg> in library <plb_ethernet_v1_01_a> (architecture <implementation>) with generics.
	C_FAMILY = "virtex2p"
	C_MAC_FIFO_DEPTH = 64

Analyzing hierarchy for entity <rmfc_reg> in library <plb_ethernet_v1_01_a> (architecture <implementation>).

Analyzing hierarchy for entity <rcc_reg> in library <plb_ethernet_v1_01_a> (architecture <implementation>).

Analyzing hierarchy for entity <rfcsec_reg> in library <plb_ethernet_v1_01_a> (architecture <implementation>).

Analyzing hierarchy for entity <raec_reg> in library <plb_ethernet_v1_01_a> (architecture <implementation>).

Analyzing hierarchy for entity <tedc_reg> in library <plb_ethernet_v1_01_a> (architecture <implementation>).

Analyzing hierarchy for entity <pauseCntr> in library <plb_ethernet_v1_01_a> (architecture <implementation>).

Analyzing hierarchy for entity <rx_state> in library <plb_ethernet_v1_01_a> (architecture <implementation>).

Analyzing hierarchy for entity <rx_intrfce> in library <plb_ethernet_v1_01_a> (architecture <implementation>) with generics.
	C_FAMILY = "virtex2p"
	C_RXFIFO_BLKMEM = false

Analyzing hierarchy for entity <multipurpose_cntr> in library <plb_ethernet_v1_01_a> (architecture <implementation>) with generics.
	C_WIDTH = 4

Analyzing hierarchy for entity <rxCrcNibCnt> in library <plb_ethernet_v1_01_a> (architecture <implementation>).

Analyzing hierarchy for entity <nibshiftin> in library <plb_ethernet_v1_01_a> (architecture <implementation>).

Analyzing hierarchy for entity <nibshiftdain> in library <plb_ethernet_v1_01_a> (architecture <implementation>).

Analyzing hierarchy for entity <cntr11bit> in library <plb_ethernet_v1_01_a> (architecture <implementation>).

Analyzing hierarchy for entity <cntr12bit> in library <plb_ethernet_v1_01_a> (architecture <implementation>).

Analyzing hierarchy for entity <dacheck> in library <plb_ethernet_v1_01_a> (architecture <implementation>).

Analyzing hierarchy for entity <rxlengthcntr> in library <plb_ethernet_v1_01_a> (architecture <implementation>).

Analyzing hierarchy for entity <crcgenrx> in library <plb_ethernet_v1_01_a> (architecture <arch1>).

Analyzing hierarchy for entity <crcgentx> in library <plb_ethernet_v1_01_a> (architecture <arch1>).

Analyzing hierarchy for entity <tx_intrfce> in library <plb_ethernet_v1_01_a> (architecture <implementation>) with generics.
	C_FAMILY = "virtex2p"
	C_TXFIFO_BLKMEM = false

Analyzing hierarchy for entity <ld_arith_reg> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 4
	C_LD_OFFSET = 0
	C_LD_WIDTH = 4
	C_REG_WIDTH = 4
	C_RESET_VALUE = "0000"

Analyzing hierarchy for entity <nibshiftout> in library <plb_ethernet_v1_01_a> (architecture <implementation>).

Analyzing hierarchy for entity <tx_state> in library <plb_ethernet_v1_01_a> (architecture <implementation>).

Analyzing hierarchy for entity <deferral> in library <plb_ethernet_v1_01_a> (architecture <implementation>).

Analyzing hierarchy for entity <ld_arith_reg> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_ADD_SUB_NOT = true
	C_AD_OFFSET = 0
	C_AD_WIDTH = 12
	C_LD_OFFSET = 0
	C_LD_WIDTH = 12
	C_REG_WIDTH = 12
	C_RESET_VALUE = "000000000000"

Analyzing hierarchy for entity <msh_cnt> in library <plb_ethernet_v1_01_a> (architecture <imp>) with generics.
	C_ADD_SUB_NOT = false
	C_REG_WIDTH = 8
	C_RESET_VALUE = "10001000"

Analyzing hierarchy for entity <ld_arith_reg> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 4
	C_LD_OFFSET = 0
	C_LD_WIDTH = 4
	C_REG_WIDTH = 4
	C_RESET_VALUE = "1000"

Analyzing hierarchy for entity <ld_arith_reg> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 4
	C_LD_OFFSET = 0
	C_LD_WIDTH = 4
	C_REG_WIDTH = 4
	C_RESET_VALUE = "1100"

Analyzing hierarchy for entity <msh_cnt> in library <plb_ethernet_v1_01_a> (architecture <imp>) with generics.
	C_ADD_SUB_NOT = true
	C_REG_WIDTH = 5
	C_RESET_VALUE = "00000"

Analyzing hierarchy for entity <msh_cnt> in library <plb_ethernet_v1_01_a> (architecture <imp>) with generics.
	C_ADD_SUB_NOT = false
	C_REG_WIDTH = 8
	C_RESET_VALUE = "10001111"

Analyzing hierarchy for entity <msh_cnt> in library <plb_ethernet_v1_01_a> (architecture <imp>) with generics.
	C_ADD_SUB_NOT = false
	C_REG_WIDTH = 4
	C_RESET_VALUE = "1000"

Analyzing hierarchy for entity <bocntr> in library <plb_ethernet_v1_01_a> (architecture <implementation>).

Analyzing hierarchy for entity <address_decoder> in library <plb_ipif_v2_00_a> (architecture <IMP>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000001010000000000000000000000000",
	                          "0000000000000000000000000000000000001010000000000000000000111111",
	                          "0000000000000000000000000000000000001010000000000001000100000000",
	                          "0000000000000000000000000000000000001010000000000001000111111111",
	                          "0000000000000000000000000000000000001010000000000000000001000000",
	                          "0000000000000000000000000000000000001010000000000000000001111111",
	                          "0000000000000000000000000000000000001010000000000010000000000000",
	                          "0000000000000000000000000000000000001010000000000010000000001111",
	                          "0000000000000000000000000000000000001010000000000010000100000000",
	                          "0000000000000000000000000000000000001010000000000010000111111111",
	                          "0000000000000000000000000000000000001010000000000010000000010000",
	                          "0000000000000000000000000000000000001010000000000010000000011111",
	                          "0000000000000000000000000000000000001010000000000010001000000000",
	                          "0000000000000000000000000000000000001010000000000010001011111111",
	                          "0000000000000000000000000000000000001010000000000010001100000000",
	                          "0000000000000000000000000000000000001010000000000010001111111111",
	                          "0000000000000000000000000000000000001010000000000010010000000000",
	                          "0000000000000000000000000000000000001010000000000010010000011111")
	C_ARD_DWIDTH_ARRAY = (32,32,32,32,64,32,64,32,32)
	C_ARD_NUM_CE_ARRAY = (16,16,1,2,1,2,1,1,2)
	C_BUS_AWIDTH = 32
	C_USE_REG_OUTPUTS = true
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <srl_fifo2> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_DEPTH = 16
	C_DWIDTH = 66
	C_XON = false

Analyzing hierarchy for entity <determinate_timer> in library <plb_ipif_v2_00_a> (architecture <implementation>) with generics.
	C_ARD_DTIME_READ_ARRAY = (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
	C_ARD_DTIME_WRITE_ARRAY = (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
	C_MAX_CYCLE_CNT = 16
	C_NUM_CS = 9
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <addr_reg_cntr_brst> in library <plb_ipif_v2_00_a> (architecture <implementation>) with generics.
	C_BURST_PAGE_SIZE = 1024
	C_INCLUDE_BURST = true
	C_IPIF_DWIDTH = 64
	C_PLB_AWIDTH = 32
	C_PLB_DWIDTH = 64
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <addr_reg_cntr_brst> in library <plb_ipif_v2_00_a> (architecture <implementation>) with generics.
	C_BURST_PAGE_SIZE = 256
	C_INCLUDE_BURST = true
	C_IPIF_DWIDTH = 64
	C_PLB_AWIDTH = 10
	C_PLB_DWIDTH = 64
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <ipif_control_rd> in library <plb_ipif_v2_00_a> (architecture <implementation>) with generics.
	C_BLOCK_ID = 0
	C_DP_ADDRESS_WIDTH = 11
	C_FIFO_WIDTH = 64
	C_INTFC_TYPE = 2
	C_IPIF_DBUS_WIDTH = 64
	C_MIR_ENABLE = true
	C_SUPPORT_BURST = true
	C_VERSION_MAJOR = 2
	C_VERSION_MINOR = 0
	C_VERSION_REV = 0

Analyzing hierarchy for entity <rdpfifo_dp_cntl> in library <plb_ipif_v2_00_a> (architecture <implementation>) with generics.
	C_DP_ADDRESS_WIDTH = 11
	C_INCLUDE_PACKET_MODE = true
	C_INCLUDE_VACANCY = true

Analyzing hierarchy for entity <pf_dpram_select> in library <plb_ipif_v2_00_a> (architecture <implementation>) with generics.
	C_DP_ADDRESS_WIDTH = 11
	C_DP_DATA_WIDTH = 64
	C_VIRTEX_II = true

Analyzing hierarchy for entity <ipif_control_wr> in library <plb_ipif_v2_00_a> (architecture <implementation>) with generics.
	C_BLOCK_ID = 0
	C_DP_ADDRESS_WIDTH = 11
	C_FIFO_WIDTH = 64
	C_INTFC_TYPE = 3
	C_IPIF_DBUS_WIDTH = 64
	C_MIR_ENABLE = true
	C_SUPPORT_BURST = true
	C_VERSION_MAJOR = 2
	C_VERSION_MINOR = 0
	C_VERSION_REV = 0

Analyzing hierarchy for entity <wrpfifo_dp_cntl> in library <plb_ipif_v2_00_a> (architecture <implementation>) with generics.
	C_DP_ADDRESS_WIDTH = 11
	C_INCLUDE_PACKET_MODE = true
	C_INCLUDE_VACANCY = true

Analyzing hierarchy for entity <dma_sg> in library <ipif_common_v1_00_d> (architecture <sim>) with generics.
	C_CLK_PERIOD_PS = 10000
	C_DEV_BLK_ID = 0
	C_DMA_BASEADDR = "0000000000000000000000000000000000001010000000000010001100000000"
	C_DMA_BURST_SIZE = 16
	C_DMA_CHAN_TYPE = (2,3)
	C_DMA_LENGTH_WIDTH = (11,11)
	C_DMA_SHORT_BURST_REMAINDER = 1
	C_INTR_COALESCE = (1,1)
	C_IPIF_ABUS_WIDTH = 32
	C_LEN_FIFO_ADDR = ("0000000000000000000000000000000000001010000000000001000100100000",
	                   "0000000000000000000000000000000000001010000000000001000100011100")
	C_MA2SA_NUM_WIDTH = 5
	C_OPB_AWIDTH = 32
	C_OPB_DWIDTH = 64
	C_PACKET_WAIT_UNIT_NS = 1000000
	C_STAT_FIFO_ADDR = ("0000000000000000000000000000000000001010000000000001000100100100",
	                    "0000000000000000000000000000000000001010000000000001000100111100")
	C_WFIFO_VACANCY_WIDTH = 12

Analyzing hierarchy for entity <srl_fifo2> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_DEPTH = 16
	C_DWIDTH = 8
	C_XON = false

Analyzing hierarchy for entity <SRL_FIFO64> in library <plb_ethernet_v1_01_a> (architecture <IMP>) with generics.
	C_DEPTH = 64
	C_DWIDTH = 11
	C_XON = false

Analyzing hierarchy for entity <SRL_FIFO64> in library <plb_ethernet_v1_01_a> (architecture <IMP>) with generics.
	C_DEPTH = 64
	C_DWIDTH = 8
	C_XON = false

Analyzing hierarchy for entity <cntr16bit> in library <plb_ethernet_v1_01_a> (architecture <implementation>).

Analyzing hierarchy for entity <CRCNibShiftReg> in library <plb_ethernet_v1_01_a> (architecture <implementation>).

Analyzing hierarchy for entity <cntr5bit> in library <plb_ethernet_v1_01_a> (architecture <implementation>).

Analyzing hierarchy for entity <defer_state> in library <plb_ethernet_v1_01_a> (architecture <implementation>).

Analyzing hierarchy for entity <LFSR16> in library <plb_ethernet_v1_01_a> (architecture <implementation>).

Analyzing hierarchy for entity <pselect> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_AB = 26
	C_AW = 32
	C_BAR = "00001010000000000000000000000000"

Analyzing hierarchy for entity <pselect> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_AB = 24
	C_AW = 32
	C_BAR = "00001010000000000001000100000000"

Analyzing hierarchy for entity <pselect> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_AB = 26
	C_AW = 32
	C_BAR = "00001010000000000000000001000000"

Analyzing hierarchy for entity <pselect> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_AB = 28
	C_AW = 32
	C_BAR = "00001010000000000010000000000000"

Analyzing hierarchy for entity <pselect> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_AB = 24
	C_AW = 32
	C_BAR = "00001010000000000010000100000000"

Analyzing hierarchy for entity <pselect> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_AB = 28
	C_AW = 32
	C_BAR = "00001010000000000010000000010000"

Analyzing hierarchy for entity <pselect> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_AB = 24
	C_AW = 32
	C_BAR = "00001010000000000010001000000000"

Analyzing hierarchy for entity <pselect> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_AB = 24
	C_AW = 32
	C_BAR = "00001010000000000010001100000000"

Analyzing hierarchy for entity <pselect> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_AB = 27
	C_AW = 32
	C_BAR = "00001010000000000010010000000000"

Analyzing hierarchy for entity <or_gate> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_BUS_WIDTH = 3
	C_OR_WIDTH = 9
	C_USE_LUT_OR = true

Analyzing hierarchy for entity <or_gate> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 9
	C_USE_LUT_OR = true

Analyzing hierarchy for entity <pf_counter_top> in library <plb_ipif_v2_00_a> (architecture <implementation>) with generics.
	C_COUNT_WIDTH = 5

Analyzing hierarchy for entity <pf_counter_top> in library <plb_ipif_v2_00_a> (architecture <implementation>) with generics.
	C_COUNT_WIDTH = 4

Analyzing hierarchy for entity <pf_occ_counter_top> in library <plb_ipif_v2_00_a> (architecture <implementation>) with generics.
	C_COUNT_WIDTH = 12

Analyzing hierarchy for entity <pf_counter_top> in library <plb_ipif_v2_00_a> (architecture <implementation>) with generics.
	C_COUNT_WIDTH = 11

Analyzing hierarchy for entity <pf_adder> in library <plb_ipif_v2_00_a> (architecture <implementation>) with generics.
	C_COUNT_WIDTH = 12
	C_REGISTERED_RESULT = false

Analyzing hierarchy for entity <pf_dly1_mux> in library <plb_ipif_v2_00_a> (architecture <implementation>) with generics.
	C_MUX_WIDTH = 14

Analyzing hierarchy for entity <ctrl_reg_0_to_6> in library <ipif_common_v1_00_d> (architecture <sim>) with generics.
	C_RESET_VAL = "1001100"

Analyzing hierarchy for entity <ctrl_reg_0_to_0> in library <ipif_common_v1_00_d> (architecture <sim>) with generics.
	C_RESET_VAL = "0"

Analyzing hierarchy for entity <ld_arith_reg> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_ADD_SUB_NOT = true
	C_AD_OFFSET = 3
	C_AD_WIDTH = 1
	C_LD_OFFSET = 0
	C_LD_WIDTH = 32
	C_REG_WIDTH = 32
	C_RESET_VALUE = "00000000000000000000000000000000"

Analyzing hierarchy for entity <ld_arith_reg> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 4
	C_LD_OFFSET = 0
	C_LD_WIDTH = 11
	C_REG_WIDTH = 11
	C_RESET_VALUE = "00000000000000000000000000000000"

Analyzing hierarchy for entity <ld_arith_reg> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_ADD_SUB_NOT = true
	C_AD_OFFSET = 0
	C_AD_WIDTH = 4
	C_LD_OFFSET = 0
	C_LD_WIDTH = 11
	C_REG_WIDTH = 11
	C_RESET_VALUE = "00000000000000000000000000000000"

Analyzing hierarchy for entity <ld_arith_reg2> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_LD_OFFSET = 0
	C_LD_WIDTH = 10
	C_LOAD_OVERRIDES = true
	C_REG_WIDTH = 10
	C_RESET_VALUE = "1111111111"

Analyzing hierarchy for entity <burst_size_calc> in library <ipif_common_v1_00_d> (architecture <imp>) with generics.
	C_BYTES_PER_SINGLE_TRANSFER = 8
	C_DMA_BURST_SIZE = 16
	C_DMA_SHORT_BURST_REMAINDER = 1
	C_LENGTH_WIDTH = 11
	C_MSTNUM_WIDTH = 5
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <SRL_FIFO> in library <proc_common_v1_00_b> (architecture <IMP>) with generics.
	C_DATA_BITS = 32
	C_DEPTH = 16
	C_XON = false

Analyzing hierarchy for entity <pf_counter> in library <plb_ipif_v2_00_a> (architecture <implementation>) with generics.
	C_COUNT_WIDTH = 5

Analyzing hierarchy for entity <pf_counter> in library <plb_ipif_v2_00_a> (architecture <implementation>) with generics.
	C_COUNT_WIDTH = 4

Analyzing hierarchy for entity <pf_occ_counter> in library <plb_ipif_v2_00_a> (architecture <implementation>) with generics.
	C_COUNT_WIDTH = 12

Analyzing hierarchy for entity <pf_counter> in library <plb_ipif_v2_00_a> (architecture <implementation>) with generics.
	C_COUNT_WIDTH = 11

Analyzing hierarchy for entity <pf_adder_bit> in library <plb_ipif_v2_00_a> (architecture <implementation>) with generics.
	C_REGISTERED_RESULT = false

Analyzing hierarchy for entity <inferred_lut4> in library <proc_common_v1_00_b> (architecture <implementation>) with generics.
	INIT = "1111111000010000"

Analyzing hierarchy for entity <or_muxcy> in library <proc_common_v1_00_b> (architecture <implementation>) with generics.
	C_NUM_BITS = 3

Analyzing hierarchy for entity <pf_counter_bit> in library <plb_ipif_v2_00_a> (architecture <implementation>).

Analyzing hierarchy for entity <inferred_lut4> in library <proc_common_v1_00_b> (architecture <implementation>) with generics.
	INIT = "0000000001101001"

Analyzing hierarchy for entity <inferred_lut4> in library <proc_common_v1_00_b> (architecture <implementation>) with generics.
	INIT = "0011011011000110"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <plb_eth1_contr_wrapper> in library <work> (Architecture <STRUCTURE>).
WARNING:Xst:37 - Detected unknown constraint/property "ALERT". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "HDL". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "IMP_NETLIST". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "IPGROUP". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "IPTYPE". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "PAY_CORE". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIM_MODELS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "STYLE". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "USELOWSKEWLINES =  yes" for signal <PHY_tx_clk> in unit <plb_ethernet>.
    Set user-defined property "USELOWSKEWLINES =  yes" for signal <PHY_rx_clk> in unit <plb_ethernet>.
    Set property "syn_maxfan = 10000" for signal <PLB_Clk> in unit <plb_ethernet>.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_maxfan = 10000" for signal <PLB_Rst> in unit <plb_ethernet>.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "ALERT". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "HDL". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "IMP_NETLIST". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "IPGROUP". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "IPTYPE". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "PAY_CORE". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIM_MODELS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "STYLE". This constraint/property is not supported by the current software release and will be ignored.
Entity <plb_eth1_contr_wrapper> analyzed. Unit <plb_eth1_contr_wrapper> generated.

Analyzing generic Entity <plb_ethernet> in library <plb_ethernet_v1_01_a> (Architecture <implementation>).
	C_BASEADDR = "00001010000000000000000000000000"
	C_DEV_BLK_ID = 0
	C_DEV_MIR_ENABLE = 1
	C_DMA_INTR_COALESCE = 1
	C_DMA_PRESENT = 3
	C_ERR_COUNT_EXIST = 1
	C_FAMILY = "virtex2p"
	C_FCS_INSERT_EXIST = 1
	C_HALF_DUPLEX_EXIST = 1
	C_HIGHADDR = "00001010000000001111111111111111"
	C_INCLUDE_DEV_PENCODER = 1
	C_IPIF_FIFO_DEPTH = 131072
	C_MAC_FIFO_DEPTH = 64
	C_MIIM_CLKDVD = "10011"
	C_MII_EXIST = 1
	C_PAD_INSERT_EXIST = 1
	C_PLB_AWIDTH = 32
	C_PLB_CLK_PERIOD_PS = 10000
	C_PLB_DWIDTH = 64
	C_PLB_MID_WIDTH = 2
	C_PLB_NUM_MASTERS = 4
	C_RESET_PRESENT = 1
	C_SOURCE_ADDR_INSERT_EXIST = 1
    Set property "syn_maxfan = 10000" for signal <PLB_Clk> in unit <plb_ethernet>.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_maxfan = 10000" for signal <PLB_Rst> in unit <plb_ethernet>.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
    Set user-defined property "INIT =  0" for instance <IOFFS_GEN[3].RX_FF_I> in unit <plb_ethernet>.
    Set user-defined property "IOB =  true" for instance <IOFFS_GEN[3].RX_FF_I> in unit <plb_ethernet>.
    Set user-defined property "INIT =  0" for instance <IOFFS_GEN[3].TX_FF_I> in unit <plb_ethernet>.
    Set user-defined property "IOB =  true" for instance <IOFFS_GEN[3].TX_FF_I> in unit <plb_ethernet>.
    Set user-defined property "INIT =  0" for instance <IOFFS_GEN[2].RX_FF_I> in unit <plb_ethernet>.
    Set user-defined property "IOB =  true" for instance <IOFFS_GEN[2].RX_FF_I> in unit <plb_ethernet>.
    Set user-defined property "INIT =  0" for instance <IOFFS_GEN[2].TX_FF_I> in unit <plb_ethernet>.
    Set user-defined property "IOB =  true" for instance <IOFFS_GEN[2].TX_FF_I> in unit <plb_ethernet>.
    Set user-defined property "INIT =  0" for instance <IOFFS_GEN[1].RX_FF_I> in unit <plb_ethernet>.
    Set user-defined property "IOB =  true" for instance <IOFFS_GEN[1].RX_FF_I> in unit <plb_ethernet>.
    Set user-defined property "INIT =  0" for instance <IOFFS_GEN[1].TX_FF_I> in unit <plb_ethernet>.
    Set user-defined property "IOB =  true" for instance <IOFFS_GEN[1].TX_FF_I> in unit <plb_ethernet>.
    Set user-defined property "INIT =  0" for instance <IOFFS_GEN[0].RX_FF_I> in unit <plb_ethernet>.
    Set user-defined property "IOB =  true" for instance <IOFFS_GEN[0].RX_FF_I> in unit <plb_ethernet>.
    Set user-defined property "INIT =  0" for instance <IOFFS_GEN[0].TX_FF_I> in unit <plb_ethernet>.
    Set user-defined property "IOB =  true" for instance <IOFFS_GEN[0].TX_FF_I> in unit <plb_ethernet>.
    Set user-defined property "INIT =  0" for instance <IOFFS_GEN2.DVD_FF> in unit <plb_ethernet>.
    Set user-defined property "IOB =  true" for instance <IOFFS_GEN2.DVD_FF> in unit <plb_ethernet>.
    Set user-defined property "INIT =  0" for instance <IOFFS_GEN2.RER_FF> in unit <plb_ethernet>.
    Set user-defined property "IOB =  true" for instance <IOFFS_GEN2.RER_FF> in unit <plb_ethernet>.
    Set user-defined property "INIT =  0" for instance <IOFFS_GEN2.TEN_FF> in unit <plb_ethernet>.
    Set user-defined property "IOB =  true" for instance <IOFFS_GEN2.TEN_FF> in unit <plb_ethernet>.
    Set user-defined property "INIT =  0" for instance <IOFFS_GEN2.TER_FF> in unit <plb_ethernet>.
    Set user-defined property "IOB =  true" for instance <IOFFS_GEN2.TER_FF> in unit <plb_ethernet>.
INFO:coreutil - Full license for component <plb_ethernet_v1> allows you to use this component. This license does not give you access to source code implementing this component.

INFO:coreutil - Full license for component <plb_ethernet_v1> allows you to use this component. This license does not give you access to source code implementing this component.

Entity <plb_ethernet> analyzed. Unit <plb_ethernet> generated.

Analyzing generic Entity <addr_iet_inc_ip_bus> in library <lib_common_v1_00_a> (Architecture <implementation>).
	C_ADDR_OFFSET = 10000
	C_IP_ADDR_BIT2_CI = false
	C_IP_ADDR_INC_VALUE = 48
Entity <addr_iet_inc_ip_bus> analyzed. Unit <addr_iet_inc_ip_bus> generated.

Analyzing generic Entity <xemac> in library <plb_ethernet_v1_01_a> (Architecture <implementation>).
	C_BASEADDR = "00001010000000000000000000000000"
	C_DEV_BLK_ID = 0
	C_DMA_PRESENT = 3
	C_ERR_COUNT_EXIST = true
	C_FAMILY = "virtex2p"
	C_FCS_INSERT_EXIST = true
	C_FLOW_EXIST = true
	C_HALF_DUPLEX_EXIST = true
	C_HASH_EXIST = false
	C_INCLUDE_DEV_MIR = 1
	C_INCLUDE_DEV_PENCODER = 1
	C_IPIF_FIFO_DEPTH = 131072
	C_MAC_FIFO_DEPTH = 64
	C_MIIM_CLKDVD = "10011"
	C_MII_EXIST = true
	C_PAD_INSERT_EXIST = true
	C_PLB_ABUS_WIDTH = 32
	C_PLB_CLK_PERIOD_PS = 10000
	C_PLB_DBUS_WIDTH = 64
	C_PLB_MID_WIDTH = 2
	C_PLB_NUM_MASTERS = 4
	C_RESET_PRESENT = 1
	C_RXFIFO_BLKMEM = false
	C_SOURCE_ADDR_INSERT_EXIST = true
	C_TRANSMIT_EXIST = true
	C_TXFIFO_BLKMEM = false
WARNING:Xst:753 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/xemac.vhd" line 2048: Unconnected output port 'Bus2IP_Addr' of component 'plb_ipif'.
WARNING:Xst:753 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/xemac.vhd" line 2048: Unconnected output port 'Bus2IP_RNW' of component 'plb_ipif'.
WARNING:Xst:753 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/xemac.vhd" line 2048: Unconnected output port 'Bus2IP_BE' of component 'plb_ipif'.
WARNING:Xst:753 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/xemac.vhd" line 2048: Unconnected output port 'Bus2IP_Burst' of component 'plb_ipif'.
WARNING:Xst:753 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/xemac.vhd" line 2048: Unconnected output port 'Bus2IP_CS' of component 'plb_ipif'.
WARNING:Xst:753 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/xemac.vhd" line 2048: Unconnected output port 'Bus2IP_CE' of component 'plb_ipif'.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/xemac.vhd" line 2048: Unconnected output port 'Bus2IP_MstWrAck' of component 'plb_ipif'.
WARNING:Xst:753 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/xemac.vhd" line 2048: Unconnected output port 'Bus2IP_MstRdAck' of component 'plb_ipif'.
WARNING:Xst:753 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/xemac.vhd" line 2048: Unconnected output port 'Bus2IP_MstRetry' of component 'plb_ipif'.
WARNING:Xst:753 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/xemac.vhd" line 2048: Unconnected output port 'Bus2IP_MstError' of component 'plb_ipif'.
WARNING:Xst:753 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/xemac.vhd" line 2048: Unconnected output port 'Bus2IP_MstTimeOut' of component 'plb_ipif'.
WARNING:Xst:753 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/xemac.vhd" line 2048: Unconnected output port 'Bus2IP_MstLastAck' of component 'plb_ipif'.
WARNING:Xst:753 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/xemac.vhd" line 2048: Unconnected output port 'Bus2IP_IPMstTrans' of component 'plb_ipif'.
WARNING:Xst:753 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/xemac.vhd" line 2048: Unconnected output port 'RFIFO2IP_AlmostFull' of component 'plb_ipif'.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/xemac.vhd" line 2048: Unconnected output port 'RFIFO2IP_Vacancy' of component 'plb_ipif'.
WARNING:Xst:753 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/xemac.vhd" line 2048: Unconnected output port 'WFIFO2IP_AlmostEmpty' of component 'plb_ipif'.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/xemac.vhd" line 2048: Unconnected output port 'WFIFO2IP_Occupancy' of component 'plb_ipif'.
WARNING:Xst:753 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/xemac.vhd" line 2048: Unconnected output port 'Bus2IP_DMA_Ack' of component 'plb_ipif'.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
Entity <xemac> analyzed. Unit <xemac> generated.

Analyzing generic Entity <emac> in library <plb_ethernet_v1_01_a> (Architecture <implementation>).
	C_BLK_ID = 0
	C_BLOCK_TYPE = "00000001"
	C_ERR_COUNT_EXIST = true
	C_FAMILY = "virtex2p"
	C_FCS_INSERT_EXIST = true
	C_FLOW_EXIST = true
	C_HALF_DUPLEX_EXIST = true
	C_HASH_EXIST = false
	C_MAC_FIFO_DEPTH = 64
	C_MAJOR_VERSION = "0001"
	C_MIIM_CLKDVD = "10011"
	C_MII_EXIST = true
	C_MINOR_VERSION = "0000001"
	C_PAD_INSERT_EXIST = true
	C_REVISION = "00000"
	C_RXFIFO_BLKMEM = false
	C_SOURCE_ADDR_INSERT_EXIST = true
	C_TRANSMIT_EXIST = true
	C_TXFIFO_BLKMEM = false
WARNING:Xst:753 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/emac.vhd" line 704: Unconnected output port 'rx_length_overrun' of component 'registers'.
    Set user-defined property "INIT =  0" for instance <collision_sync> in unit <emac>.
    Set user-defined property "INIT =  0" for instance <c_sense_sync> in unit <emac>.
Entity <emac> analyzed. Unit <emac> generated.

Analyzing generic Entity <mgmnt> in library <plb_ethernet_v1_01_a> (Architecture <implementation>).
	C_MII_EXIST = true
Entity <mgmnt> analyzed. Unit <mgmnt> generated.

Analyzing Entity <miishiftin> in library <plb_ethernet_v1_01_a> (Architecture <implementation>).
Entity <miishiftin> analyzed. Unit <miishiftin> generated.

Analyzing Entity <miishiftout> in library <plb_ethernet_v1_01_a> (Architecture <implementation>).
WARNING:Xst:819 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/miishiftout.vhd" line 98: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <miiData>
Entity <miishiftout> analyzed. Unit <miishiftout> generated.

Analyzing Entity <mii_state> in library <plb_ethernet_v1_01_a> (Architecture <implementation>).
WARNING:Xst:819 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/mii_state.vhd" line 150: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <miiDataFromPhy>
Entity <mii_state> analyzed. Unit <mii_state> generated.

Analyzing Entity <miibitcnt> in library <plb_ethernet_v1_01_a> (Architecture <implementation>).
Entity <miibitcnt> analyzed. Unit <miibitcnt> generated.

Analyzing generic Entity <miiclkgen> in library <plb_ethernet_v1_01_a> (Architecture <imp>).
	C_MIIM_CLKDVD = "10011"
Entity <miiclkgen> analyzed. Unit <miiclkgen> generated.

Analyzing generic Entity <registers> in library <plb_ethernet_v1_01_a> (Architecture <implementation>).
	C_BLK_ID = 0
	C_BLOCK_TYPE = "00000001"
	C_ERR_COUNT_EXIST = true
	C_FAMILY = "virtex2p"
	C_FCS_INSERT_EXIST = true
	C_FLOW_EXIST = true
	C_HALF_DUPLEX_EXIST = true
	C_HASH_EXIST = false
	C_MAC_FIFO_DEPTH = 64
	C_MAJOR_VERSION = "0001"
	C_MII_EXIST = true
	C_MINOR_VERSION = "0000001"
	C_PAD_INSERT_EXIST = true
	C_REVISION = "00000"
	C_SOURCE_ADDR_INSERT_EXIST = true
	C_TRANSMIT_EXIST = true
Entity <registers> analyzed. Unit <registers> generated.

Analyzing generic Entity <mir_reg> in library <plb_ethernet_v1_01_a> (Architecture <implementation>).
	C_BLK_ID = 0
	C_BLOCK_TYPE = "00000001"
	C_MAJOR_VERSION = "0001"
	C_MINOR_VERSION = "0000001"
	C_REVISION = "00000"
Entity <mir_reg> analyzed. Unit <mir_reg> generated.

Analyzing generic Entity <emac_control_reg> in library <plb_ethernet_v1_01_a> (Architecture <implementation>).
	C_FCS_INSERT_EXIST = true
	C_FLOW_EXIST = true
	C_HALF_DUPLEX_EXIST = true
	C_HASH_EXIST = false
	C_PAD_INSERT_EXIST = true
	C_SOURCE_ADDR_INSERT_EXIST = true
	C_TRANSMIT_EXIST = true
INFO:Xst:2679 - Register <emac_control_reg_i<20>> in unit <emac_control_reg> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <emac_control_reg_i<22>> in unit <emac_control_reg> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <emac_control_reg_i<23>> in unit <emac_control_reg> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <emac_control_reg> analyzed. Unit <emac_control_reg> generated.

Analyzing Entity <ifgp_reg> in library <plb_ethernet_v1_01_a> (Architecture <implementation>).
Entity <ifgp_reg> analyzed. Unit <ifgp_reg> generated.

Analyzing Entity <sah_reg> in library <plb_ethernet_v1_01_a> (Architecture <implementation>).
Entity <sah_reg> analyzed. Unit <sah_reg> generated.

Analyzing Entity <sal_reg> in library <plb_ethernet_v1_01_a> (Architecture <implementation>).
Entity <sal_reg> analyzed. Unit <sal_reg> generated.

Analyzing Entity <mgtcr_reg> in library <plb_ethernet_v1_01_a> (Architecture <implementation>).
Entity <mgtcr_reg> analyzed. Unit <mgtcr_reg> generated.

Analyzing Entity <mgtdr_reg> in library <plb_ethernet_v1_01_a> (Architecture <implementation>).
Entity <mgtdr_reg> analyzed. Unit <mgtdr_reg> generated.

Analyzing generic Entity <rx_length_reg> in library <plb_ethernet_v1_01_a> (Architecture <implementation>).
	C_FAMILY = "virtex2p"
	C_MAC_FIFO_DEPTH = 64
Entity <rx_length_reg> analyzed. Unit <rx_length_reg> generated.

Analyzing generic Entity <SRL_FIFO64.1> in library <plb_ethernet_v1_01_a> (Architecture <IMP>).
	C_DEPTH = 64
	C_DWIDTH = 11
	C_XON = false
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 238: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 250: Instantiating black box module <LUT3>.
    Set user-defined property "INIT =  8A" for instance <valid_Write_I> in unit <SRL_FIFO64.1>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 268: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 275: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 281: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 268: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 275: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 281: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 268: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 275: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 281: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 268: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 275: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 281: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 268: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 275: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 281: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 268: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 275: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 281: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 292: Instantiating black box module <SRLC16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 308: Instantiating black box module <SRLC16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 324: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 333: Instantiating black box module <SRLC16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 349: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 364: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 373: Instantiating black box module <MUXF6>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 292: Instantiating black box module <SRLC16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 308: Instantiating black box module <SRLC16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 324: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 333: Instantiating black box module <SRLC16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 349: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 364: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 373: Instantiating black box module <MUXF6>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 292: Instantiating black box module <SRLC16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 308: Instantiating black box module <SRLC16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 324: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 333: Instantiating black box module <SRLC16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 349: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 364: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 373: Instantiating black box module <MUXF6>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 292: Instantiating black box module <SRLC16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 308: Instantiating black box module <SRLC16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 324: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 333: Instantiating black box module <SRLC16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 349: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 364: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 373: Instantiating black box module <MUXF6>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 292: Instantiating black box module <SRLC16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 308: Instantiating black box module <SRLC16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 324: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 333: Instantiating black box module <SRLC16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 349: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 364: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 373: Instantiating black box module <MUXF6>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 292: Instantiating black box module <SRLC16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 308: Instantiating black box module <SRLC16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 324: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 333: Instantiating black box module <SRLC16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 349: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 364: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 373: Instantiating black box module <MUXF6>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 292: Instantiating black box module <SRLC16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 308: Instantiating black box module <SRLC16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 324: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 333: Instantiating black box module <SRLC16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 349: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 364: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 373: Instantiating black box module <MUXF6>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 292: Instantiating black box module <SRLC16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 308: Instantiating black box module <SRLC16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 324: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 333: Instantiating black box module <SRLC16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 349: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 364: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 373: Instantiating black box module <MUXF6>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 292: Instantiating black box module <SRLC16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 308: Instantiating black box module <SRLC16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 324: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 333: Instantiating black box module <SRLC16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 349: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 364: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 373: Instantiating black box module <MUXF6>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 292: Instantiating black box module <SRLC16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 308: Instantiating black box module <SRLC16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 324: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 333: Instantiating black box module <SRLC16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 349: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 364: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 373: Instantiating black box module <MUXF6>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 292: Instantiating black box module <SRLC16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 308: Instantiating black box module <SRLC16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 324: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 333: Instantiating black box module <SRLC16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 349: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 364: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 373: Instantiating black box module <MUXF6>.
Entity <SRL_FIFO64.1> analyzed. Unit <SRL_FIFO64.1> generated.

Analyzing generic Entity <tx_length_reg> in library <plb_ethernet_v1_01_a> (Architecture <implementation>).
	C_FAMILY = "virtex2p"
	C_MAC_FIFO_DEPTH = 64
Entity <tx_length_reg> analyzed. Unit <tx_length_reg> generated.

Analyzing generic Entity <tx_status_reg> in library <plb_ethernet_v1_01_a> (Architecture <implementation>).
	C_FAMILY = "virtex2p"
	C_MAC_FIFO_DEPTH = 64
Entity <tx_status_reg> analyzed. Unit <tx_status_reg> generated.

Analyzing generic Entity <SRL_FIFO64.2> in library <plb_ethernet_v1_01_a> (Architecture <IMP>).
	C_DEPTH = 64
	C_DWIDTH = 8
	C_XON = false
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 238: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 250: Instantiating black box module <LUT3>.
    Set user-defined property "INIT =  8A" for instance <valid_Write_I> in unit <SRL_FIFO64.2>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 268: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 275: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 281: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 268: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 275: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 281: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 268: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 275: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 281: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 268: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 275: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 281: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 268: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 275: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 281: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 268: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 275: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 281: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 292: Instantiating black box module <SRLC16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 308: Instantiating black box module <SRLC16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 324: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 333: Instantiating black box module <SRLC16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 349: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 364: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 373: Instantiating black box module <MUXF6>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 292: Instantiating black box module <SRLC16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 308: Instantiating black box module <SRLC16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 324: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 333: Instantiating black box module <SRLC16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 349: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 364: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 373: Instantiating black box module <MUXF6>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 292: Instantiating black box module <SRLC16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 308: Instantiating black box module <SRLC16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 324: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 333: Instantiating black box module <SRLC16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 349: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 364: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 373: Instantiating black box module <MUXF6>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 292: Instantiating black box module <SRLC16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 308: Instantiating black box module <SRLC16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 324: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 333: Instantiating black box module <SRLC16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 349: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 364: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 373: Instantiating black box module <MUXF6>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 292: Instantiating black box module <SRLC16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 308: Instantiating black box module <SRLC16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 324: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 333: Instantiating black box module <SRLC16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 349: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 364: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 373: Instantiating black box module <MUXF6>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 292: Instantiating black box module <SRLC16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 308: Instantiating black box module <SRLC16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 324: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 333: Instantiating black box module <SRLC16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 349: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 364: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 373: Instantiating black box module <MUXF6>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 292: Instantiating black box module <SRLC16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 308: Instantiating black box module <SRLC16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 324: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 333: Instantiating black box module <SRLC16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 349: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 364: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 373: Instantiating black box module <MUXF6>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 292: Instantiating black box module <SRLC16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 308: Instantiating black box module <SRLC16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 324: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 333: Instantiating black box module <SRLC16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 349: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 364: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd" line 373: Instantiating black box module <MUXF6>.
Entity <SRL_FIFO64.2> analyzed. Unit <SRL_FIFO64.2> generated.

Analyzing Entity <rmfc_reg> in library <plb_ethernet_v1_01_a> (Architecture <implementation>).
Entity <rmfc_reg> analyzed. Unit <rmfc_reg> generated.

Analyzing Entity <cntr16bit> in library <plb_ethernet_v1_01_a> (Architecture <implementation>).
Entity <cntr16bit> analyzed. Unit <cntr16bit> generated.

Analyzing Entity <rcc_reg> in library <plb_ethernet_v1_01_a> (Architecture <implementation>).
Entity <rcc_reg> analyzed. Unit <rcc_reg> generated.

Analyzing Entity <rfcsec_reg> in library <plb_ethernet_v1_01_a> (Architecture <implementation>).
Entity <rfcsec_reg> analyzed. Unit <rfcsec_reg> generated.

Analyzing Entity <raec_reg> in library <plb_ethernet_v1_01_a> (Architecture <implementation>).
Entity <raec_reg> analyzed. Unit <raec_reg> generated.

Analyzing Entity <tedc_reg> in library <plb_ethernet_v1_01_a> (Architecture <implementation>).
Entity <tedc_reg> analyzed. Unit <tedc_reg> generated.

Analyzing generic Entity <receive> in library <plb_ethernet_v1_01_a> (Architecture <implementation>).
	C_ERR_COUNT_EXIST = true
	C_FAMILY = "virtex2p"
	C_FLOW_EXIST = true
	C_HASH_EXIST = false
	C_RXFIFO_BLKMEM = false
Entity <receive> analyzed. Unit <receive> generated.

Analyzing Entity <pauseCntr> in library <plb_ethernet_v1_01_a> (Architecture <implementation>).
Entity <pauseCntr> analyzed. Unit <pauseCntr> generated.

Analyzing Entity <rx_state> in library <plb_ethernet_v1_01_a> (Architecture <implementation>).
WARNING:Xst:1748 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/rx_state.vhd" line 424: VHDL Assertion Statement with non constant condition is ignored.
    Set user-defined property "INIT =  0" for instance <crcokdelay1> in unit <rx_state>.
    Set user-defined property "INIT =  0" for instance <crcokdelay2> in unit <rx_state>.
    Set user-defined property "INIT =  0" for instance <state36> in unit <rx_state>.
    Set user-defined property "INIT =  1" for instance <state35> in unit <rx_state>.
    Set user-defined property "INIT =  0" for instance <state34> in unit <rx_state>.
    Set user-defined property "INIT =  0" for instance <state32> in unit <rx_state>.
    Set user-defined property "INIT =  0" for instance <state33> in unit <rx_state>.
    Set user-defined property "INIT =  0" for instance <state26> in unit <rx_state>.
    Set user-defined property "INIT =  0" for instance <state31> in unit <rx_state>.
    Set user-defined property "INIT =  0" for instance <state25> in unit <rx_state>.
    Set user-defined property "INIT =  0" for instance <state27> in unit <rx_state>.
    Set user-defined property "INIT =  0" for instance <state24> in unit <rx_state>.
    Set user-defined property "INIT =  0" for instance <state30> in unit <rx_state>.
    Set user-defined property "INIT =  0" for instance <state29> in unit <rx_state>.
    Set user-defined property "INIT =  0" for instance <state22> in unit <rx_state>.
    Set user-defined property "INIT =  0" for instance <state21> in unit <rx_state>.
    Set user-defined property "INIT =  0" for instance <state17> in unit <rx_state>.
    Set user-defined property "INIT =  0" for instance <state20> in unit <rx_state>.
    Set user-defined property "INIT =  0" for instance <state16> in unit <rx_state>.
    Set user-defined property "INIT =  0" for instance <state19> in unit <rx_state>.
    Set user-defined property "INIT =  0" for instance <state18> in unit <rx_state>.
    Set user-defined property "INIT =  0" for instance <state15> in unit <rx_state>.
    Set user-defined property "INIT =  0" for instance <state14> in unit <rx_state>.
    Set user-defined property "INIT =  0" for instance <state13> in unit <rx_state>.
    Set user-defined property "INIT =  0" for instance <state12> in unit <rx_state>.
    Set user-defined property "INIT =  0" for instance <state11> in unit <rx_state>.
    Set user-defined property "INIT =  0" for instance <state8> in unit <rx_state>.
    Set user-defined property "INIT =  0" for instance <state6> in unit <rx_state>.
    Set user-defined property "INIT =  0" for instance <state2> in unit <rx_state>.
    Set user-defined property "INIT =  0" for instance <state5> in unit <rx_state>.
    Set user-defined property "INIT =  0" for instance <state4> in unit <rx_state>.
    Set user-defined property "INIT =  0" for instance <state3> in unit <rx_state>.
    Set user-defined property "INIT =  0" for instance <state7> in unit <rx_state>.
    Set user-defined property "INIT =  0" for instance <state1> in unit <rx_state>.
    Set user-defined property "INIT =  0" for instance <state0> in unit <rx_state>.
    Set user-defined property "INIT =  0" for instance <state23> in unit <rx_state>.
    Set user-defined property "INIT =  0" for instance <state9> in unit <rx_state>.
    Set user-defined property "INIT =  0" for instance <state10> in unit <rx_state>.
    Set user-defined property "INIT =  0" for instance <state28> in unit <rx_state>.
WARNING:Xst:819 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/rx_state.vhd" line 1231: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <idle>, <readDataNib>, <requestWrDestSrceAddr>, <requestWrData>, <writeFinalData>, <wrDestSrceAddrCntInc>, <wrDataCntInc>, <markPfifo>, <readDestAdrNib>, <readSrceAdrNib>, <readTypeNib>, <sfd1CheckBusFifoEmpty>, <startReadDestAdrNib>, <startReadSrceAdrNib>, <startReadTypeNib>, <startReadDataNib>, <fixnibcnt>, <fixByteCnt2>, <fixByteCnt3>, <validateDestAddr>, <receiveRst>, <rxDone>, <checkTypeField>, <busFifoRdNibbleCnt_is_31>, <pFifoOverflow>, <rxLengthfifoOverflow>, <rxCollision>, <crcCheck>, <crcokr2>, <flagLengthError>
Entity <rx_state> analyzed. Unit <rx_state> generated.

Analyzing generic Entity <rx_intrfce> in library <plb_ethernet_v1_01_a> (Architecture <implementation>).
	C_FAMILY = "virtex2p"
	C_RXFIFO_BLKMEM = false
Entity <rx_intrfce> analyzed. Unit <rx_intrfce> generated.

Analyzing generic Entity <multipurpose_cntr> in library <plb_ethernet_v1_01_a> (Architecture <implementation>).
	C_WIDTH = 4
Entity <multipurpose_cntr> analyzed. Unit <multipurpose_cntr> generated.

Analyzing Entity <rxCrcNibCnt> in library <plb_ethernet_v1_01_a> (Architecture <implementation>).
Entity <rxCrcNibCnt> analyzed. Unit <rxCrcNibCnt> generated.

Analyzing Entity <nibshiftin> in library <plb_ethernet_v1_01_a> (Architecture <implementation>).
INFO:Xst:1561 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/nibshiftin.vhd" line 377: Mux is complete : default of case is discarded
Entity <nibshiftin> analyzed. Unit <nibshiftin> generated.

Analyzing Entity <nibshiftdain> in library <plb_ethernet_v1_01_a> (Architecture <implementation>).
Entity <nibshiftdain> analyzed. Unit <nibshiftdain> generated.

Analyzing Entity <cntr11bit> in library <plb_ethernet_v1_01_a> (Architecture <implementation>).
Entity <cntr11bit> analyzed. Unit <cntr11bit> generated.

Analyzing Entity <cntr12bit> in library <plb_ethernet_v1_01_a> (Architecture <implementation>).
Entity <cntr12bit> analyzed. Unit <cntr12bit> generated.

Analyzing Entity <dacheck> in library <plb_ethernet_v1_01_a> (Architecture <implementation>).
Entity <dacheck> analyzed. Unit <dacheck> generated.

Analyzing Entity <rxlengthcntr> in library <plb_ethernet_v1_01_a> (Architecture <implementation>).
Entity <rxlengthcntr> analyzed. Unit <rxlengthcntr> generated.

Analyzing Entity <crcgenrx> in library <plb_ethernet_v1_01_a> (Architecture <arch1>).
Entity <crcgenrx> analyzed. Unit <crcgenrx> generated.

Analyzing generic Entity <transmit> in library <plb_ethernet_v1_01_a> (Architecture <implementation>).
	C_FAMILY = "virtex2p"
	C_FCS_INSERT_EXIST = true
	C_FLOW_EXIST = true
	C_HALF_DUPLEX_EXIST = true
	C_PAD_INSERT_EXIST = true
	C_SOURCE_ADDR_INSERT_EXIST = true
	C_TXFIFO_BLKMEM = false
WARNING:Xst:753 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/transmit.vhd" line 578: Unconnected output port 'Fifo_rd_ack' of component 'tx_intrfce'.
WARNING:Xst:753 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/transmit.vhd" line 578: Unconnected output port 'Fifo_almost_empty' of component 'tx_intrfce'.
    Set user-defined property "INIT =  0" for instance <TXDONE> in unit <transmit>.
    Set user-defined property "INIT =  0" for instance <excesDeferal> in unit <transmit>.
WARNING:Xst:753 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/transmit.vhd" line 885: Unconnected output port 'Z' of component 'msh_cnt'.
WARNING:Xst:753 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/transmit.vhd" line 997: Unconnected output port 'Z' of component 'msh_cnt'.
WARNING:Xst:753 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/transmit.vhd" line 1023: Unconnected output port 'Z' of component 'msh_cnt'.
WARNING:Xst:753 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/transmit.vhd" line 1047: Unconnected output port 'Z' of component 'msh_cnt'.
Entity <transmit> analyzed. Unit <transmit> generated.

Analyzing Entity <crcgentx> in library <plb_ethernet_v1_01_a> (Architecture <arch1>).
Entity <crcgentx> analyzed. Unit <crcgentx> generated.

Analyzing Entity <CRCNibShiftReg> in library <plb_ethernet_v1_01_a> (Architecture <implementation>).
Entity <CRCNibShiftReg> analyzed. Unit <CRCNibShiftReg> generated.

Analyzing generic Entity <tx_intrfce> in library <plb_ethernet_v1_01_a> (Architecture <implementation>).
	C_FAMILY = "virtex2p"
	C_TXFIFO_BLKMEM = false
    Set user-defined property "INIT =  0" for instance <pipeIt> in unit <tx_intrfce>.
Entity <tx_intrfce> analyzed. Unit <tx_intrfce> generated.

Analyzing generic Entity <ld_arith_reg.1> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 4
	C_LD_OFFSET = 0
	C_LD_WIDTH = 4
	C_REG_WIDTH = 4
	C_RESET_VALUE = "0000"
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
Entity <ld_arith_reg.1> analyzed. Unit <ld_arith_reg.1> generated.

Analyzing Entity <nibshiftout> in library <plb_ethernet_v1_01_a> (Architecture <implementation>).
Entity <nibshiftout> analyzed. Unit <nibshiftout> generated.

Analyzing Entity <tx_state> in library <plb_ethernet_v1_01_a> (Architecture <implementation>).
WARNING:Xst:1748 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/tx_state.vhd" line 437: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/tx_state.vhd" line 445: Unconnected output port 'cntout' of component 'cntr5bit'.
    Set user-defined property "INIT =  0" for instance <state40> in unit <tx_state>.
    Set user-defined property "INIT =  1" for instance <state35> in unit <tx_state>.
    Set user-defined property "INIT =  0" for instance <state34> in unit <tx_state>.
    Set user-defined property "INIT =  0" for instance <state20> in unit <tx_state>.
    Set user-defined property "INIT =  0" for instance <state1> in unit <tx_state>.
    Set user-defined property "INIT =  0" for instance <state19> in unit <tx_state>.
    Set user-defined property "INIT =  0" for instance <state2> in unit <tx_state>.
    Set user-defined property "INIT =  0" for instance <state33> in unit <tx_state>.
    Set user-defined property "INIT =  0" for instance <state32> in unit <tx_state>.
    Set user-defined property "INIT =  0" for instance <state36> in unit <tx_state>.
    Set user-defined property "INIT =  0" for instance <state37> in unit <tx_state>.
    Set user-defined property "INIT =  0" for instance <state14> in unit <tx_state>.
    Set user-defined property "INIT =  0" for instance <state12> in unit <tx_state>.
    Set user-defined property "INIT =  0" for instance <state28> in unit <tx_state>.
    Set user-defined property "INIT =  0" for instance <state30> in unit <tx_state>.
    Set user-defined property "INIT =  0" for instance <state27> in unit <tx_state>.
    Set user-defined property "INIT =  0" for instance <state17> in unit <tx_state>.
    Set user-defined property "INIT =  0" for instance <state15> in unit <tx_state>.
    Set user-defined property "INIT =  0" for instance <state13> in unit <tx_state>.
    Set user-defined property "INIT =  0" for instance <state21> in unit <tx_state>.
    Set user-defined property "INIT =  0" for instance <state0> in unit <tx_state>.
    Set user-defined property "INIT =  0" for instance <state25> in unit <tx_state>.
    Set user-defined property "INIT =  0" for instance <state23> in unit <tx_state>.
    Set user-defined property "INIT =  0" for instance <state18> in unit <tx_state>.
    Set user-defined property "INIT =  0" for instance <state16> in unit <tx_state>.
    Set user-defined property "INIT =  0" for instance <state22> in unit <tx_state>.
    Set user-defined property "INIT =  0" for instance <state24> in unit <tx_state>.
    Set user-defined property "INIT =  0" for instance <state31> in unit <tx_state>.
    Set user-defined property "INIT =  0" for instance <state29> in unit <tx_state>.
    Set user-defined property "INIT =  0" for instance <state26> in unit <tx_state>.
    Set user-defined property "INIT =  0" for instance <state10> in unit <tx_state>.
    Set user-defined property "INIT =  0" for instance <state9> in unit <tx_state>.
    Set user-defined property "INIT =  0" for instance <state11> in unit <tx_state>.
    Set user-defined property "INIT =  0" for instance <state39> in unit <tx_state>.
    Set user-defined property "INIT =  0" for instance <state8> in unit <tx_state>.
    Set user-defined property "INIT =  0" for instance <state38> in unit <tx_state>.
    Set user-defined property "INIT =  0" for instance <state4> in unit <tx_state>.
    Set user-defined property "INIT =  0" for instance <state3> in unit <tx_state>.
    Set user-defined property "INIT =  0" for instance <state7> in unit <tx_state>.
    Set user-defined property "INIT =  0" for instance <state6> in unit <tx_state>.
    Set user-defined property "INIT =  0" for instance <state5> in unit <tx_state>.
WARNING:Xst:819 - "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/tx_state.vhd" line 1350: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <txEnCheck>, <cleanPacketCheckByteCnt>, <lateCollision>, <excessDeferal>, <collisionRetry>, <retryReset>, <checkByteCnt>, <txDone>, <requestFifoRd>, <requestFifoRdOvrWrtSrcAdr>, <cleanPacketRequestFifoRd>, <idle>, <tlrRead>, <checkBusFifoFullCrc>, <loadBusFifoCrc>, <preamble>, <SFD>, <loadBusFifo>, <loadBusFifoSrcAdr>, <loadBusFifoOvrWrtSrcAdr>, <loadBusFifoPad>, <loadBusFifoJam>, <txDone2>, <checkBusFifoFullJam>, <CheckCrc>, <loadByteCnt>, <checkByteCntOvrWrtSrcAdr>, <decByteCnt>, <decByteCntOvrWrtSrcAdr>, <cleanPacketDecByteCnt>
    Set user-defined property "INIT =  0" for instance <z> in unit <tx_state>.
Entity <tx_state> analyzed. Unit <tx_state> generated.

Analyzing Entity <cntr5bit> in library <plb_ethernet_v1_01_a> (Architecture <implementation>).
Entity <cntr5bit> analyzed. Unit <cntr5bit> generated.

Analyzing Entity <deferral> in library <plb_ethernet_v1_01_a> (Architecture <implementation>).
Entity <deferral> analyzed. Unit <deferral> generated.

Analyzing Entity <defer_state> in library <plb_ethernet_v1_01_a> (Architecture <implementation>).
Entity <defer_state> analyzed. Unit <defer_state> generated.

Analyzing generic Entity <ld_arith_reg.2> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_ADD_SUB_NOT = true
	C_AD_OFFSET = 0
	C_AD_WIDTH = 12
	C_LD_OFFSET = 0
	C_LD_WIDTH = 12
	C_REG_WIDTH = 12
	C_RESET_VALUE = "000000000000"
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
Entity <ld_arith_reg.2> analyzed. Unit <ld_arith_reg.2> generated.

Analyzing generic Entity <msh_cnt.1> in library <plb_ethernet_v1_01_a> (Architecture <imp>).
	C_ADD_SUB_NOT = false
	C_REG_WIDTH = 8
	C_RESET_VALUE = "10001000"
    Set user-defined property "INIT =  0" for instance <PERBIT_GEN[7].FF_RST0_GEN.FDRE_i1> in unit <msh_cnt.1>.
    Set user-defined property "INIT =  0" for instance <PERBIT_GEN[6].FF_RST0_GEN.FDRE_i1> in unit <msh_cnt.1>.
    Set user-defined property "INIT =  0" for instance <PERBIT_GEN[5].FF_RST0_GEN.FDRE_i1> in unit <msh_cnt.1>.
    Set user-defined property "INIT =  1" for instance <PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1> in unit <msh_cnt.1>.
    Set user-defined property "INIT =  0" for instance <PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1> in unit <msh_cnt.1>.
    Set user-defined property "INIT =  0" for instance <PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1> in unit <msh_cnt.1>.
    Set user-defined property "INIT =  0" for instance <PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1> in unit <msh_cnt.1>.
    Set user-defined property "INIT =  1" for instance <PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1> in unit <msh_cnt.1>.
    Set user-defined property "INIT =  1" for instance <z_ff> in unit <msh_cnt.1>.
Entity <msh_cnt.1> analyzed. Unit <msh_cnt.1> generated.

Analyzing generic Entity <ld_arith_reg.3> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 4
	C_LD_OFFSET = 0
	C_LD_WIDTH = 4
	C_REG_WIDTH = 4
	C_RESET_VALUE = "1000"
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 279: Instantiating black box module <FDSE>.
Entity <ld_arith_reg.3> analyzed. Unit <ld_arith_reg.3> generated.

Analyzing generic Entity <ld_arith_reg.4> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 4
	C_LD_OFFSET = 0
	C_LD_WIDTH = 4
	C_REG_WIDTH = 4
	C_RESET_VALUE = "1100"
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 279: Instantiating black box module <FDSE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 279: Instantiating black box module <FDSE>.
Entity <ld_arith_reg.4> analyzed. Unit <ld_arith_reg.4> generated.

Analyzing generic Entity <msh_cnt.2> in library <plb_ethernet_v1_01_a> (Architecture <imp>).
	C_ADD_SUB_NOT = true
	C_REG_WIDTH = 5
	C_RESET_VALUE = "00000"
    Set user-defined property "INIT =  0" for instance <PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1> in unit <msh_cnt.2>.
    Set user-defined property "INIT =  0" for instance <PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1> in unit <msh_cnt.2>.
    Set user-defined property "INIT =  0" for instance <PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1> in unit <msh_cnt.2>.
    Set user-defined property "INIT =  0" for instance <PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1> in unit <msh_cnt.2>.
    Set user-defined property "INIT =  0" for instance <PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1> in unit <msh_cnt.2>.
    Set user-defined property "INIT =  1" for instance <z_ff> in unit <msh_cnt.2>.
Entity <msh_cnt.2> analyzed. Unit <msh_cnt.2> generated.

Analyzing generic Entity <msh_cnt.3> in library <plb_ethernet_v1_01_a> (Architecture <imp>).
	C_ADD_SUB_NOT = false
	C_REG_WIDTH = 8
	C_RESET_VALUE = "10001111"
    Set user-defined property "INIT =  1" for instance <PERBIT_GEN[7].FF_RST1_GEN.FDSE_i1> in unit <msh_cnt.3>.
    Set user-defined property "INIT =  1" for instance <PERBIT_GEN[6].FF_RST1_GEN.FDSE_i1> in unit <msh_cnt.3>.
    Set user-defined property "INIT =  1" for instance <PERBIT_GEN[5].FF_RST1_GEN.FDSE_i1> in unit <msh_cnt.3>.
    Set user-defined property "INIT =  1" for instance <PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1> in unit <msh_cnt.3>.
    Set user-defined property "INIT =  0" for instance <PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1> in unit <msh_cnt.3>.
    Set user-defined property "INIT =  0" for instance <PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1> in unit <msh_cnt.3>.
    Set user-defined property "INIT =  0" for instance <PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1> in unit <msh_cnt.3>.
    Set user-defined property "INIT =  1" for instance <PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1> in unit <msh_cnt.3>.
    Set user-defined property "INIT =  1" for instance <z_ff> in unit <msh_cnt.3>.
Entity <msh_cnt.3> analyzed. Unit <msh_cnt.3> generated.

Analyzing generic Entity <msh_cnt.4> in library <plb_ethernet_v1_01_a> (Architecture <imp>).
	C_ADD_SUB_NOT = false
	C_REG_WIDTH = 4
	C_RESET_VALUE = "1000"
    Set user-defined property "INIT =  0" for instance <PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1> in unit <msh_cnt.4>.
    Set user-defined property "INIT =  0" for instance <PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1> in unit <msh_cnt.4>.
    Set user-defined property "INIT =  0" for instance <PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1> in unit <msh_cnt.4>.
    Set user-defined property "INIT =  1" for instance <PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1> in unit <msh_cnt.4>.
    Set user-defined property "INIT =  1" for instance <z_ff> in unit <msh_cnt.4>.
Entity <msh_cnt.4> analyzed. Unit <msh_cnt.4> generated.

Analyzing Entity <bocntr> in library <plb_ethernet_v1_01_a> (Architecture <implementation>).
Entity <bocntr> analyzed. Unit <bocntr> generated.

Analyzing Entity <LFSR16> in library <plb_ethernet_v1_01_a> (Architecture <implementation>).
    Set user-defined property "INIT =  0000" for instance <SHreg0> in unit <LFSR16>.
Entity <LFSR16> analyzed. Unit <LFSR16> generated.

Analyzing generic Entity <plb_ipif> in library <plb_ipif_v2_00_a> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000001010000000000000000000000000",
	                          "0000000000000000000000000000000000001010000000000000000000111111",
	                          "0000000000000000000000000000000000001010000000000001000100000000",
	                          "0000000000000000000000000000000000001010000000000001000111111111",
	                          "0000000000000000000000000000000000001010000000000000000001000000",
	                          "0000000000000000000000000000000000001010000000000000000001111111",
	                          "0000000000000000000000000000000000001010000000000010000000000000",
	                          "0000000000000000000000000000000000001010000000000010000000001111",
	                          "0000000000000000000000000000000000001010000000000010000100000000",
	                          "0000000000000000000000000000000000001010000000000010000111111111",
	                          "0000000000000000000000000000000000001010000000000010000000010000",
	                          "0000000000000000000000000000000000001010000000000010000000011111",
	                          "0000000000000000000000000000000000001010000000000010001000000000",
	                          "0000000000000000000000000000000000001010000000000010001011111111",
	                          "0000000000000000000000000000000000001010000000000010001100000000",
	                          "0000000000000000000000000000000000001010000000000010001111111111",
	                          "0000000000000000000000000000000000001010000000000010010000000000",
	                          "0000000000000000000000000000000000001010000000000010010000011111")
	C_ARD_DEPENDENT_PROPS_ARRAY = ((0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (131072,64,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (131072,64,64,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0),
	                               (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0))
	C_ARD_DTIME_READ_ARRAY = (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
	C_ARD_DTIME_WRITE_ARRAY = (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
	C_ARD_DWIDTH_ARRAY = (32,32,32,32,64,32,64,32,32)
	C_ARD_ID_ARRAY = (1,100,2,5,6,7,8,4,3)
	C_ARD_NUM_CE_ARRAY = (16,16,1,2,1,2,1,1,2)
	C_DEV_BLK_ID = 0
	C_DEV_BURST_ENABLE = 1
	C_DEV_BURST_PAGE_SIZE = 1024
	C_DEV_DPHASE_TIMEOUT = 64
	C_DEV_MAX_BURST_SIZE = 128
	C_DEV_MIR_ENABLE = 1
	C_DMA_ALLOW_BURST = 1
	C_DMA_CHAN_TYPE_ARRAY = (2,3)
	C_DMA_INTR_COALESCE_ARRAY = (1,1)
	C_DMA_LENGTH_WIDTH_ARRAY = (11,11)
	C_DMA_PACKET_WAIT_UNIT_NS = 1000000
	C_DMA_PKT_LEN_FIFO_ADDR_ARRAY = ("0000000000000000000000000000000000001010000000000001000100100000",
	                                 "0000000000000000000000000000000000001010000000000001000100011100")
	C_DMA_PKT_STAT_FIFO_ADDR_ARRAY = ("0000000000000000000000000000000000001010000000000001000100100100",
	                                  "0000000000000000000000000000000000001010000000000001000100111100")
	C_FAMILY = "virtex2p"
	C_INCLUDE_DEV_ISC = 1
	C_INCLUDE_DEV_PENCODER = 1
	C_IPIF_AWIDTH = 32
	C_IPIF_DWIDTH = 64
	C_IP_INTR_MODE_ARRAY = (3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3)
	C_IP_MASTER_PRESENT = 0
	C_PLB_AWIDTH = 32
	C_PLB_CLK_PERIOD_PS = 10000
	C_PLB_DWIDTH = 64
	C_PLB_MID_WIDTH = 2
	C_PLB_NUM_MASTERS = 4
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/plb_ipif.vhd" line 1858: Unconnected output port 'Sl_SSize' of component 'plb_slave_attach_dtime_dma'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/plb_ipif.vhd" line 1858: Unconnected output port 'Bus2IP_BE' of component 'plb_slave_attach_dtime_dma'.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
Entity <plb_ipif> analyzed. Unit <plb_ipif> generated.

Analyzing generic Entity <or_gate.1> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_BUS_WIDTH = 5
	C_OR_WIDTH = 7
	C_USE_LUT_OR = true
Entity <or_gate.1> analyzed. Unit <or_gate.1> generated.

Analyzing generic Entity <or_gate.2> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_BUS_WIDTH = 64
	C_OR_WIDTH = 7
	C_USE_LUT_OR = true
Entity <or_gate.2> analyzed. Unit <or_gate.2> generated.

Analyzing generic Entity <plb_slave_attach_dtime_dma> in library <plb_ipif_v2_00_a> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000001010000000000000000000000000",
	                          "0000000000000000000000000000000000001010000000000000000000111111",
	                          "0000000000000000000000000000000000001010000000000001000100000000",
	                          "0000000000000000000000000000000000001010000000000001000111111111",
	                          "0000000000000000000000000000000000001010000000000000000001000000",
	                          "0000000000000000000000000000000000001010000000000000000001111111",
	                          "0000000000000000000000000000000000001010000000000010000000000000",
	                          "0000000000000000000000000000000000001010000000000010000000001111",
	                          "0000000000000000000000000000000000001010000000000010000100000000",
	                          "0000000000000000000000000000000000001010000000000010000111111111",
	                          "0000000000000000000000000000000000001010000000000010000000010000",
	                          "0000000000000000000000000000000000001010000000000010000000011111",
	                          "0000000000000000000000000000000000001010000000000010001000000000",
	                          "0000000000000000000000000000000000001010000000000010001011111111",
	                          "0000000000000000000000000000000000001010000000000010001100000000",
	                          "0000000000000000000000000000000000001010000000000010001111111111",
	                          "0000000000000000000000000000000000001010000000000010010000000000",
	                          "0000000000000000000000000000000000001010000000000010010000011111")
	C_ARD_DTIME_READ_ARRAY = (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
	C_ARD_DTIME_WRITE_ARRAY = (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
	C_ARD_DWIDTH_ARRAY = (32,32,32,32,64,32,64,32,32)
	C_ARD_NUM_CE_ARRAY = (16,16,1,2,1,2,1,1,2)
	C_BURST_PAGE_SIZE = 1024
	C_DPHASE_TIMEOUT = 64
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 64
	C_PLB_ABUS_WIDTH = 32
	C_PLB_DBUS_WIDTH = 64
	C_PLB_MID_WIDTH = 2
	C_PLB_NUM_MASTERS = 4
	C_REG_CS_CE = true
	C_STEER_ADDR_SIZE = 10
	C_SUPPORT_BURST = true
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/plb_slave_attach_dtime_dma.vhd" line 1657: Unconnected output port 'RdCE_Out' of component 'address_decoder'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/plb_slave_attach_dtime_dma.vhd" line 1657: Unconnected output port 'WrCE_Out' of component 'address_decoder'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/plb_slave_attach_dtime_dma.vhd" line 2705: Unconnected output port 'FIFO_Full' of component 'srl_fifo2'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/plb_slave_attach_dtime_dma.vhd" line 2705: Unconnected output port 'Data_Exists' of component 'srl_fifo2'.
Entity <plb_slave_attach_dtime_dma> analyzed. Unit <plb_slave_attach_dtime_dma> generated.

Analyzing generic Entity <address_decoder> in library <plb_ipif_v2_00_a> (Architecture <IMP>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000000001010000000000000000000000000",
	                          "0000000000000000000000000000000000001010000000000000000000111111",
	                          "0000000000000000000000000000000000001010000000000001000100000000",
	                          "0000000000000000000000000000000000001010000000000001000111111111",
	                          "0000000000000000000000000000000000001010000000000000000001000000",
	                          "0000000000000000000000000000000000001010000000000000000001111111",
	                          "0000000000000000000000000000000000001010000000000010000000000000",
	                          "0000000000000000000000000000000000001010000000000010000000001111",
	                          "0000000000000000000000000000000000001010000000000010000100000000",
	                          "0000000000000000000000000000000000001010000000000010000111111111",
	                          "0000000000000000000000000000000000001010000000000010000000010000",
	                          "0000000000000000000000000000000000001010000000000010000000011111",
	                          "0000000000000000000000000000000000001010000000000010001000000000",
	                          "0000000000000000000000000000000000001010000000000010001011111111",
	                          "0000000000000000000000000000000000001010000000000010001100000000",
	                          "0000000000000000000000000000000000001010000000000010001111111111",
	                          "0000000000000000000000000000000000001010000000000010010000000000",
	                          "0000000000000000000000000000000000001010000000000010010000011111")
	C_ARD_DWIDTH_ARRAY = (32,32,32,32,64,32,64,32,32)
	C_ARD_NUM_CE_ARRAY = (16,16,1,2,1,2,1,1,2)
	C_BUS_AWIDTH = 32
	C_USE_REG_OUTPUTS = true
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
Entity <address_decoder> analyzed. Unit <address_decoder> generated.

Analyzing generic Entity <pselect.1> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_AB = 26
	C_AW = 32
	C_BAR = "00001010000000000000000000000000"
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.1> analyzed. Unit <pselect.1> generated.

Analyzing generic Entity <pselect.2> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_AB = 24
	C_AW = 32
	C_BAR = "00001010000000000001000100000000"
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.2> analyzed. Unit <pselect.2> generated.

Analyzing generic Entity <pselect.3> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_AB = 26
	C_AW = 32
	C_BAR = "00001010000000000000000001000000"
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.3> analyzed. Unit <pselect.3> generated.

Analyzing generic Entity <pselect.4> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_AB = 28
	C_AW = 32
	C_BAR = "00001010000000000010000000000000"
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.4> analyzed. Unit <pselect.4> generated.

Analyzing generic Entity <pselect.5> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_AB = 24
	C_AW = 32
	C_BAR = "00001010000000000010000100000000"
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.5> analyzed. Unit <pselect.5> generated.

Analyzing generic Entity <pselect.6> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_AB = 28
	C_AW = 32
	C_BAR = "00001010000000000010000000010000"
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.6> analyzed. Unit <pselect.6> generated.

Analyzing generic Entity <pselect.7> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_AB = 24
	C_AW = 32
	C_BAR = "00001010000000000010001000000000"
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.7> analyzed. Unit <pselect.7> generated.

Analyzing generic Entity <pselect.8> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_AB = 24
	C_AW = 32
	C_BAR = "00001010000000000010001100000000"
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.8> analyzed. Unit <pselect.8> generated.

Analyzing generic Entity <pselect.9> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_AB = 27
	C_AW = 32
	C_BAR = "00001010000000000010010000000000"
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.9> analyzed. Unit <pselect.9> generated.

Analyzing generic Entity <or_gate.3> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_BUS_WIDTH = 3
	C_OR_WIDTH = 9
	C_USE_LUT_OR = true
Entity <or_gate.3> analyzed. Unit <or_gate.3> generated.

Analyzing generic Entity <or_gate.4> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 9
	C_USE_LUT_OR = true
Entity <or_gate.4> analyzed. Unit <or_gate.4> generated.

Analyzing generic Entity <srl_fifo2.1> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_DEPTH = 16
	C_DWIDTH = 66
	C_XON = false
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 215: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 232: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 239: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 245: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 232: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 239: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 245: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 232: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 239: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 245: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 232: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 239: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 245: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
Entity <srl_fifo2.1> analyzed. Unit <srl_fifo2.1> generated.

Analyzing generic Entity <determinate_timer> in library <plb_ipif_v2_00_a> (Architecture <implementation>).
	C_ARD_DTIME_READ_ARRAY = (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
	C_ARD_DTIME_WRITE_ARRAY = (0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0)
	C_MAX_CYCLE_CNT = 16
	C_NUM_CS = 9
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
Entity <determinate_timer> analyzed. Unit <determinate_timer> generated.

Analyzing generic Entity <pf_counter_top.1> in library <plb_ipif_v2_00_a> (Architecture <implementation>).
	C_COUNT_WIDTH = 5
Entity <pf_counter_top.1> analyzed. Unit <pf_counter_top.1> generated.

Analyzing generic Entity <pf_counter.1> in library <plb_ipif_v2_00_a> (Architecture <implementation>).
	C_COUNT_WIDTH = 5
    Set user-defined property "INIT =  0" for instance <I_CARRY_OUT> in unit <pf_counter.1>.
Entity <pf_counter.1> analyzed. Unit <pf_counter.1> generated.

Analyzing Entity <pf_counter_bit> in library <plb_ipif_v2_00_a> (Architecture <implementation>).
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/pf_counter_bit.vhd" line 185: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/pf_counter_bit.vhd" line 192: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/pf_counter_bit.vhd" line 198: Instantiating black box module <FDRE>.
Entity <pf_counter_bit> analyzed. Unit <pf_counter_bit> generated.

Analyzing generic Entity <inferred_lut4.3> in library <proc_common_v1_00_b> (Architecture <implementation>).
	INIT = "0011011011000110"
Entity <inferred_lut4.3> analyzed. Unit <inferred_lut4.3> generated.

Analyzing generic Entity <pf_counter_top.2> in library <plb_ipif_v2_00_a> (Architecture <implementation>).
	C_COUNT_WIDTH = 4
Entity <pf_counter_top.2> analyzed. Unit <pf_counter_top.2> generated.

Analyzing generic Entity <pf_counter.2> in library <plb_ipif_v2_00_a> (Architecture <implementation>).
	C_COUNT_WIDTH = 4
    Set user-defined property "INIT =  0" for instance <I_CARRY_OUT> in unit <pf_counter.2>.
Entity <pf_counter.2> analyzed. Unit <pf_counter.2> generated.

Analyzing generic Entity <addr_reg_cntr_brst.1> in library <plb_ipif_v2_00_a> (Architecture <implementation>).
	C_BURST_PAGE_SIZE = 1024
	C_INCLUDE_BURST = true
	C_IPIF_DWIDTH = 64
	C_PLB_AWIDTH = 32
	C_PLB_DWIDTH = 64
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
INFO:Xst:1561 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/addr_reg_cntr_brst.vhd" line 508: Mux is complete : default of case is discarded
Entity <addr_reg_cntr_brst.1> analyzed. Unit <addr_reg_cntr_brst.1> generated.

Analyzing generic Entity <addr_reg_cntr_brst.2> in library <plb_ipif_v2_00_a> (Architecture <implementation>).
	C_BURST_PAGE_SIZE = 256
	C_INCLUDE_BURST = true
	C_IPIF_DWIDTH = 64
	C_PLB_AWIDTH = 10
	C_PLB_DWIDTH = 64
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
INFO:Xst:1561 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/addr_reg_cntr_brst.vhd" line 508: Mux is complete : default of case is discarded
Entity <addr_reg_cntr_brst.2> analyzed. Unit <addr_reg_cntr_brst.2> generated.

Analyzing generic Entity <ipif_steer> in library <ipif_common_v1_00_d> (Architecture <IMP>).
	C_AWIDTH = 32
	C_DWIDTH = 64
	C_SMALLEST = 32
Entity <ipif_steer> analyzed. Unit <ipif_steer> generated.

Analyzing generic Entity <ipif_reset> in library <plb_ipif_v2_00_a> (Architecture <implementation>).
	C_DBUS_WIDTH = 32
	C_IPIF_BLK_ID = 0
	C_IPIF_MAJOR_VERSION = 2
	C_IPIF_MINOR_VERSION = 0
	C_IPIF_MIR_ENABLE = true
	C_IPIF_REVISION = 0
	C_IPIF_TYPE = 8
Entity <ipif_reset> analyzed. Unit <ipif_reset> generated.

Analyzing generic Entity <interrupt_control> in library <ipif_common_v1_00_d> (Architecture <implementation>).
	C_INCLUDE_DEV_ISC = true
	C_INCLUDE_DEV_PENCODER = true
	C_INTERRUPT_REG_NUM = 16
	C_IP_INTR_MODE_ARRAY = (3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3)
	C_IRPT_DBUS_WIDTH = 32
	C_NUM_IPIF_IRPT_SRC = 4
Entity <interrupt_control> analyzed. Unit <interrupt_control> generated.

Analyzing generic Entity <plb_sesr_sear> in library <plb_ipif_v2_00_a> (Architecture <implementation>).
	C_IPIF_DWIDTH = 64
	C_PLB_AWIDTH = 32
	C_PLB_DWIDTH = 64
	C_PLB_MID_WIDTH = 2
	C_SESR_SEAR_DWIDTH = 32
INFO:Xst:2679 - Register <sig_sesr_reg<12>> in unit <plb_sesr_sear> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <sig_sesr_reg<13>> in unit <plb_sesr_sear> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <sig_sesr_reg<24>> in unit <plb_sesr_sear> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <sig_sesr_reg<25>> in unit <plb_sesr_sear> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <sig_sesr_reg<26>> in unit <plb_sesr_sear> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <sig_sesr_reg<27>> in unit <plb_sesr_sear> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <sig_sesr_reg<28>> in unit <plb_sesr_sear> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <sig_sesr_reg<29>> in unit <plb_sesr_sear> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <sig_sesr_reg<30>> in unit <plb_sesr_sear> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <sig_sesr_reg<31>> in unit <plb_sesr_sear> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <plb_sesr_sear> analyzed. Unit <plb_sesr_sear> generated.

Analyzing generic Entity <rdpfifo_top> in library <plb_ipif_v2_00_a> (Architecture <implementation>).
	C_BLOCK_ID = 0
	C_FIFO_DEPTH_LOG2X = 11
	C_FIFO_WIDTH = 64
	C_INCLUDE_PACKET_MODE = true
	C_INCLUDE_VACANCY = true
	C_IPIF_DBUS_WIDTH = 64
	C_MIR_ENABLE = true
	C_SUPPORT_BURST = true
	C_VIRTEX_II = true
Entity <rdpfifo_top> analyzed. Unit <rdpfifo_top> generated.

Analyzing generic Entity <ipif_control_rd> in library <plb_ipif_v2_00_a> (Architecture <implementation>).
	C_BLOCK_ID = 0
	C_DP_ADDRESS_WIDTH = 11
	C_FIFO_WIDTH = 64
	C_INTFC_TYPE = 2
	C_IPIF_DBUS_WIDTH = 64
	C_MIR_ENABLE = true
	C_SUPPORT_BURST = true
	C_VERSION_MAJOR = 2
	C_VERSION_MINOR = 0
	C_VERSION_REV = 0
Entity <ipif_control_rd> analyzed. Unit <ipif_control_rd> generated.

Analyzing generic Entity <rdpfifo_dp_cntl> in library <plb_ipif_v2_00_a> (Architecture <implementation>).
	C_DP_ADDRESS_WIDTH = 11
	C_INCLUDE_PACKET_MODE = true
	C_INCLUDE_VACANCY = true
Entity <rdpfifo_dp_cntl> analyzed. Unit <rdpfifo_dp_cntl> generated.

Analyzing generic Entity <pf_occ_counter_top> in library <plb_ipif_v2_00_a> (Architecture <implementation>).
	C_COUNT_WIDTH = 12
Entity <pf_occ_counter_top> analyzed. Unit <pf_occ_counter_top> generated.

Analyzing generic Entity <pf_occ_counter> in library <plb_ipif_v2_00_a> (Architecture <implementation>).
	C_COUNT_WIDTH = 12
Entity <pf_occ_counter> analyzed. Unit <pf_occ_counter> generated.

Analyzing generic Entity <pf_counter_top.3> in library <plb_ipif_v2_00_a> (Architecture <implementation>).
	C_COUNT_WIDTH = 11
Entity <pf_counter_top.3> analyzed. Unit <pf_counter_top.3> generated.

Analyzing generic Entity <pf_counter.3> in library <plb_ipif_v2_00_a> (Architecture <implementation>).
	C_COUNT_WIDTH = 11
    Set user-defined property "INIT =  0" for instance <I_CARRY_OUT> in unit <pf_counter.3>.
Entity <pf_counter.3> analyzed. Unit <pf_counter.3> generated.

Analyzing generic Entity <pf_adder> in library <plb_ipif_v2_00_a> (Architecture <implementation>).
	C_COUNT_WIDTH = 12
	C_REGISTERED_RESULT = false
Entity <pf_adder> analyzed. Unit <pf_adder> generated.

Analyzing generic Entity <pf_adder_bit> in library <plb_ipif_v2_00_a> (Architecture <implementation>).
	C_REGISTERED_RESULT = false
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/pf_adder_bit.vhd" line 187: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/pf_adder_bit.vhd" line 194: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/pf_adder_bit.vhd" line 200: Instantiating black box module <FDRE>.
Entity <pf_adder_bit> analyzed. Unit <pf_adder_bit> generated.

Analyzing generic Entity <inferred_lut4.2> in library <proc_common_v1_00_b> (Architecture <implementation>).
	INIT = "0000000001101001"
Entity <inferred_lut4.2> analyzed. Unit <inferred_lut4.2> generated.

Analyzing generic Entity <pf_dpram_select> in library <plb_ipif_v2_00_a> (Architecture <implementation>).
	C_DP_ADDRESS_WIDTH = 11
	C_DP_DATA_WIDTH = 64
	C_VIRTEX_II = true
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/pf_dpram_select.vhd" line 1139: Instantiating black box module <RAMB16_S9_S9>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/pf_dpram_select.vhd" line 1139: Instantiating black box module <RAMB16_S9_S9>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/pf_dpram_select.vhd" line 1139: Instantiating black box module <RAMB16_S9_S9>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/pf_dpram_select.vhd" line 1139: Instantiating black box module <RAMB16_S9_S9>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/pf_dpram_select.vhd" line 1139: Instantiating black box module <RAMB16_S9_S9>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/pf_dpram_select.vhd" line 1139: Instantiating black box module <RAMB16_S9_S9>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/pf_dpram_select.vhd" line 1139: Instantiating black box module <RAMB16_S9_S9>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/pf_dpram_select.vhd" line 1139: Instantiating black box module <RAMB16_S9_S9>.
Entity <pf_dpram_select> analyzed. Unit <pf_dpram_select> generated.

Analyzing generic Entity <wrpfifo_top> in library <plb_ipif_v2_00_a> (Architecture <implementation>).
	C_BLOCK_ID = 0
	C_FIFO_DEPTH_LOG2X = 11
	C_FIFO_WIDTH = 64
	C_INCLUDE_PACKET_MODE = true
	C_INCLUDE_VACANCY = true
	C_IPIF_DBUS_WIDTH = 64
	C_MIR_ENABLE = true
	C_SUPPORT_BURST = true
	C_VIRTEX_II = true
Entity <wrpfifo_top> analyzed. Unit <wrpfifo_top> generated.

Analyzing generic Entity <ipif_control_wr> in library <plb_ipif_v2_00_a> (Architecture <implementation>).
	C_BLOCK_ID = 0
	C_DP_ADDRESS_WIDTH = 11
	C_FIFO_WIDTH = 64
	C_INTFC_TYPE = 3
	C_IPIF_DBUS_WIDTH = 64
	C_MIR_ENABLE = true
	C_SUPPORT_BURST = true
	C_VERSION_MAJOR = 2
	C_VERSION_MINOR = 0
	C_VERSION_REV = 0
Entity <ipif_control_wr> analyzed. Unit <ipif_control_wr> generated.

Analyzing generic Entity <wrpfifo_dp_cntl> in library <plb_ipif_v2_00_a> (Architecture <implementation>).
	C_DP_ADDRESS_WIDTH = 11
	C_INCLUDE_PACKET_MODE = true
	C_INCLUDE_VACANCY = true
Entity <wrpfifo_dp_cntl> analyzed. Unit <wrpfifo_dp_cntl> generated.

Analyzing generic Entity <pf_dly1_mux> in library <plb_ipif_v2_00_a> (Architecture <implementation>).
	C_MUX_WIDTH = 14
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/pf_dly1_mux.vhd" line 180: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/pf_dly1_mux.vhd" line 180: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/pf_dly1_mux.vhd" line 180: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/pf_dly1_mux.vhd" line 180: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/pf_dly1_mux.vhd" line 180: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/pf_dly1_mux.vhd" line 180: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/pf_dly1_mux.vhd" line 180: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/pf_dly1_mux.vhd" line 180: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/pf_dly1_mux.vhd" line 180: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/pf_dly1_mux.vhd" line 180: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/pf_dly1_mux.vhd" line 180: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/pf_dly1_mux.vhd" line 180: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/pf_dly1_mux.vhd" line 180: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/pf_dly1_mux.vhd" line 180: Instantiating black box module <FDRE>.
Entity <pf_dly1_mux> analyzed. Unit <pf_dly1_mux> generated.

Analyzing generic Entity <inferred_lut4.1> in library <proc_common_v1_00_b> (Architecture <implementation>).
	INIT = "1111111000010000"
Entity <inferred_lut4.1> analyzed. Unit <inferred_lut4.1> generated.

Analyzing generic Entity <plb_dma_sg> in library <plb_ipif_v2_00_a> (Architecture <implementation>).
	C_CLK_PERIOD_PS = 10000
	C_DEV_BLK_ID = 0
	C_DMA_ALLOW_BURST = true
	C_DMA_BASEADDR = "0000000000000000000000000000000000001010000000000010001100000000"
	C_DMA_BURST_SIZE = 16
	C_DMA_CHAN_TYPE_ARRAY = (2,3)
	C_DMA_INTR_COALESCE_ARRAY = (1,1)
	C_DMA_LENGTH_WIDTH_ARRAY = (11,11)
	C_DMA_PACKET_WAIT_UNIT_NS = 1000000
	C_DMA_PKT_LEN_FIFO_ADDR_ARRAY = ("0000000000000000000000000000000000001010000000000001000100100000",
	                                 "0000000000000000000000000000000000001010000000000001000100011100")
	C_DMA_PKT_STAT_FIFO_ADDR_ARRAY = ("0000000000000000000000000000000000001010000000000001000100100100",
	                                  "0000000000000000000000000000000000001010000000000001000100111100")
	C_IPIF_AWIDTH = 32
	C_MA2SA_NUM_WIDTH = 5
	C_PLB_AWIDTH = 32
	C_PLB_DWIDTH = 64
	C_WFIFO_VACANCY_WIDTH = 12
Entity <plb_dma_sg> analyzed. Unit <plb_dma_sg> generated.

Analyzing generic Entity <dma_sg> in library <ipif_common_v1_00_d> (Architecture <sim>).
	C_CLK_PERIOD_PS = 10000
	C_DEV_BLK_ID = 0
	C_DMA_BASEADDR = "0000000000000000000000000000000000001010000000000010001100000000"
	C_DMA_BURST_SIZE = 16
	C_DMA_CHAN_TYPE = (2,3)
	C_DMA_LENGTH_WIDTH = (11,11)
	C_DMA_SHORT_BURST_REMAINDER = 1
	C_INTR_COALESCE = (1,1)
	C_IPIF_ABUS_WIDTH = 32
	C_LEN_FIFO_ADDR = ("0000000000000000000000000000000000001010000000000001000100100000",
	                   "0000000000000000000000000000000000001010000000000001000100011100")
	C_MA2SA_NUM_WIDTH = 5
	C_OPB_AWIDTH = 32
	C_OPB_DWIDTH = 64
	C_PACKET_WAIT_UNIT_NS = 1000000
	C_STAT_FIFO_ADDR = ("0000000000000000000000000000000000001010000000000001000100100100",
	                    "0000000000000000000000000000000000001010000000000001000100111100")
	C_WFIFO_VACANCY_WIDTH = 12
WARNING:Xst:790 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/dma_sg_sim.vhd" line 2210: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/dma_sg_sim.vhd" line 2217: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <DMACR> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/dma_sg_sim.vhd" line 2220: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <SA> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/dma_sg_sim.vhd" line 2223: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <DA> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/dma_sg_sim.vhd" line 2228: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <LENGTH> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/dma_sg_sim.vhd" line 2232: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/dma_sg_sim.vhd" line 2232: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/dma_sg_sim.vhd" line 2232: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/dma_sg_sim.vhd" line 2232: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/dma_sg_sim.vhd" line 2232: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/dma_sg_sim.vhd" line 2236: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <BDA> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/dma_sg_sim.vhd" line 2239: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/dma_sg_sim.vhd" line 2242: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <UPC> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/dma_sg_sim.vhd" line 2246: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <PCT> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/dma_sg_sim.vhd" line 2250: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <PWB> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/dma_sg_sim.vhd" line 2254: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/dma_sg_sim.vhd" line 2254: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/dma_sg_sim.vhd" line 2254: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/dma_sg_sim.vhd" line 2254: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/dma_sg_sim.vhd" line 2254: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/dma_sg_sim.vhd" line 2254: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/dma_sg_sim.vhd" line 2254: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/dma_sg_sim.vhd" line 2259: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/dma_sg_sim.vhd" line 2259: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/dma_sg_sim.vhd" line 2259: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/dma_sg_sim.vhd" line 2259: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/dma_sg_sim.vhd" line 2259: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/dma_sg_sim.vhd" line 2259: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/dma_sg_sim.vhd" line 2259: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/dma_sg_sim.vhd" line 2265: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <PLENGTH> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/dma_sg_sim.vhd" line 2554: Unconnected output port 'Addr' of component 'SRL_FIFO'.
WARNING:Xst:753 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/dma_sg_sim.vhd" line 2554: Unconnected output port 'Addr' of component 'SRL_FIFO'.
INFO:Xst:2679 - Register <mstr_op_done> in unit <dma_sg> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <dma_sg> analyzed. Unit <dma_sg> generated.

Analyzing generic Entity <ctrl_reg_0_to_6> in library <ipif_common_v1_00_d> (Architecture <sim>).
	C_RESET_VAL = "1001100"
Entity <ctrl_reg_0_to_6> analyzed. Unit <ctrl_reg_0_to_6> generated.

Analyzing generic Entity <ctrl_reg_0_to_0> in library <ipif_common_v1_00_d> (Architecture <sim>).
	C_RESET_VAL = "0"
Entity <ctrl_reg_0_to_0> analyzed. Unit <ctrl_reg_0_to_0> generated.

Analyzing generic Entity <ld_arith_reg.5> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_ADD_SUB_NOT = true
	C_AD_OFFSET = 3
	C_AD_WIDTH = 1
	C_LD_OFFSET = 0
	C_LD_WIDTH = 32
	C_REG_WIDTH = 32
	C_RESET_VALUE = "00000000000000000000000000000000"
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
Entity <ld_arith_reg.5> analyzed. Unit <ld_arith_reg.5> generated.

Analyzing generic Entity <ld_arith_reg.6> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 4
	C_LD_OFFSET = 0
	C_LD_WIDTH = 11
	C_REG_WIDTH = 11
	C_RESET_VALUE = "00000000000000000000000000000000"
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
Entity <ld_arith_reg.6> analyzed. Unit <ld_arith_reg.6> generated.

Analyzing generic Entity <ld_arith_reg.7> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_ADD_SUB_NOT = true
	C_AD_OFFSET = 0
	C_AD_WIDTH = 4
	C_LD_OFFSET = 0
	C_LD_WIDTH = 11
	C_REG_WIDTH = 11
	C_RESET_VALUE = "00000000000000000000000000000000"
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 232: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 242: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 253: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd" line 269: Instantiating black box module <FDRE>.
Entity <ld_arith_reg.7> analyzed. Unit <ld_arith_reg.7> generated.

Analyzing generic Entity <ld_arith_reg2> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_ADD_SUB_NOT = false
	C_AD_OFFSET = 0
	C_AD_WIDTH = 1
	C_LD_OFFSET = 0
	C_LD_WIDTH = 10
	C_LOAD_OVERRIDES = true
	C_REG_WIDTH = 10
	C_RESET_VALUE = "1111111111"
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 272: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 283: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 294: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 320: Instantiating black box module <FDSE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 272: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 283: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 294: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 320: Instantiating black box module <FDSE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 272: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 283: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 294: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 320: Instantiating black box module <FDSE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 272: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 283: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 294: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 320: Instantiating black box module <FDSE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 272: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 283: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 294: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 320: Instantiating black box module <FDSE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 272: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 283: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 294: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 320: Instantiating black box module <FDSE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 272: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 283: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 294: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 320: Instantiating black box module <FDSE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 272: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 283: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 294: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 320: Instantiating black box module <FDSE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 272: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 283: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 294: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 320: Instantiating black box module <FDSE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 272: Instantiating black box module <MULT_AND>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 283: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 294: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd" line 320: Instantiating black box module <FDSE>.
Entity <ld_arith_reg2> analyzed. Unit <ld_arith_reg2> generated.

Analyzing generic Entity <burst_size_calc> in library <ipif_common_v1_00_d> (Architecture <imp>).
	C_BYTES_PER_SINGLE_TRANSFER = 8
	C_DMA_BURST_SIZE = 16
	C_DMA_SHORT_BURST_REMAINDER = 1
	C_LENGTH_WIDTH = 11
	C_MSTNUM_WIDTH = 5
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
Entity <burst_size_calc> analyzed. Unit <burst_size_calc> generated.

Analyzing generic Entity <or_muxcy> in library <proc_common_v1_00_b> (Architecture <implementation>).
	C_NUM_BITS = 3
Entity <or_muxcy> analyzed. Unit <or_muxcy> generated.

Analyzing generic Entity <SRL_FIFO> in library <proc_common_v1_00_b> (Architecture <IMP>).
	C_DATA_BITS = 32
	C_DEPTH = 16
	C_XON = false
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd" line 176: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd" line 193: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd" line 200: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd" line 206: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd" line 193: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd" line 200: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd" line 206: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd" line 193: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd" line 200: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd" line 206: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd" line 193: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd" line 200: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd" line 206: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd" line 217: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd" line 217: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd" line 217: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd" line 217: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd" line 217: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd" line 217: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd" line 217: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd" line 217: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd" line 217: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd" line 217: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd" line 217: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd" line 217: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd" line 217: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd" line 217: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd" line 217: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd" line 217: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd" line 217: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd" line 217: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd" line 217: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd" line 217: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd" line 217: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd" line 217: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd" line 217: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd" line 217: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd" line 217: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd" line 217: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd" line 217: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd" line 217: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd" line 217: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd" line 217: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd" line 217: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd" line 217: Instantiating black box module <SRL16E>.
Entity <SRL_FIFO> analyzed. Unit <SRL_FIFO> generated.

Analyzing generic Entity <master_attachment> in library <plb_ipif_v2_00_a> (Architecture <implementation>).
	C_BURST_LENGTH = 16
	C_BURST_WIDTH = 64
	C_IP_DWIDTH = 64
	C_MA2SA_NUM_WIDTH = 4
	C_MASTER_DWIDTH = 64
	C_PLB_AWIDTH = 32
	C_PLB_DWIDTH = 64
	C_PRIORITY_BUMP_TIMEOUT = 16
	C_XON = 0
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 699: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 699: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 699: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 699: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 699: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 699: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 699: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 699: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 719: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 719: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 719: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 719: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 729: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 729: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 729: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 739: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 748: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 756: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 764: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 772: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 780: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 788: Instantiating black box module <FDRE>.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" line 243: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 891: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 899: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 907: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 915: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 923: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 932: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 942: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 942: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 942: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 942: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 951: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 959: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 967: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 976: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 976: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 986: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 986: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 995: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 1004: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 1004: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 1637: Instantiating black box module <FDRSE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 2122: Instantiating black box module <FDRSE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd" line 2249: Instantiating black box module <FDRSE>.
Entity <master_attachment> analyzed. Unit <master_attachment> generated.

Analyzing generic Entity <srl_fifo2.2> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_DEPTH = 16
	C_DWIDTH = 8
	C_XON = false
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 215: Instantiating black box module <FDR>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 232: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 239: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 245: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 232: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 239: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 245: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 232: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 239: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 245: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 232: Instantiating black box module <MUXCY_L>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 239: Instantiating black box module <XORCY>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 245: Instantiating black box module <FDRE>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
WARNING:Xst:2211 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd" line 256: Instantiating black box module <SRL16E>.
Entity <srl_fifo2.2> analyzed. Unit <srl_fifo2.2> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <addr_iet_inc_ip_bus>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lib_common_v1_00_a/hdl/vhdl/addr_iet_inc_ip_bus.vhd".
WARNING:Xst:647 - Input <Bus_Clk_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <addr_iet_inc_ip_bus> synthesized.


Synthesizing Unit <miiclkgen>.
    Related source file is "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/miiclkgen.vhd".
    Found 1-bit register for signal <miiEnbl>.
    Found 5-bit up counter for signal <COUNT>.
    Found 1-bit register for signal <MIIM_CLK_INT>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <miiclkgen> synthesized.


Synthesizing Unit <miishiftin>.
    Related source file is "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/miishiftin.vhd".
    Found 16-bit register for signal <miiData>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <miishiftin> synthesized.


Synthesizing Unit <miishiftout>.
    Related source file is "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/miishiftout.vhd".
    Found 16-bit register for signal <miiData>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <miishiftout> synthesized.


Synthesizing Unit <mii_state>.
    Related source file is "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/mii_state.vhd".
WARNING:Xst:647 - Input <mgtcr_regout<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mgtcr_regout<2:13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_0> for signal <thisState>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 31                                             |
    | Inputs             | 7                                              |
    | Outputs            | 19                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <mii_state> synthesized.


Synthesizing Unit <miibitcnt>.
    Related source file is "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/miibitcnt.vhd".
    Found 6-bit down counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <miibitcnt> synthesized.


Synthesizing Unit <mir_reg>.
    Related source file is "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/mir_reg.vhd".
    Found 32-bit register for signal <mir_rd>.
    Found 1-bit register for signal <rd_ack_i>.
    Found 1-bit register for signal <rd_ack_i2>.
    Summary:
	inferred  34 D-type flip-flop(s).
Unit <mir_reg> synthesized.


Synthesizing Unit <emac_control_reg>.
    Related source file is "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/emac_control_reg.vhd".
WARNING:Xst:647 - Input <clear_ahta> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clear_cht> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <in_data<20>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <in_data<22:23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 24-bit register for signal <emac_control_rd>.
    Found 20-bit register for signal <emac_control_reg_i<0:19>>.
    Found 1-bit register for signal <emac_control_reg_i<21>>.
    Found 1-bit register for signal <rd_ack_i>.
    Found 1-bit register for signal <rd_ack_i2>.
    Found 1-bit register for signal <wr_ack_i>.
    Summary:
	inferred  48 D-type flip-flop(s).
Unit <emac_control_reg> synthesized.


Synthesizing Unit <ifgp_reg>.
    Related source file is "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/ifgp_reg.vhd".
    Found 10-bit register for signal <ifgp_rd>.
    Found 10-bit register for signal <ifgp_reg_i>.
    Found 1-bit register for signal <rd_ack_i>.
    Found 1-bit register for signal <rd_ack_i2>.
    Found 1-bit register for signal <wr_ack_i>.
    Summary:
	inferred  23 D-type flip-flop(s).
Unit <ifgp_reg> synthesized.


Synthesizing Unit <sah_reg>.
    Related source file is "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/sah_reg.vhd".
    Found 16-bit register for signal <sah_rd>.
    Found 1-bit register for signal <rd_ack_i>.
    Found 1-bit register for signal <rd_ack_i2>.
    Found 16-bit register for signal <sah_reg_i>.
    Found 1-bit register for signal <wr_ack_i>.
    Summary:
	inferred  35 D-type flip-flop(s).
Unit <sah_reg> synthesized.


Synthesizing Unit <sal_reg>.
    Related source file is "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/sal_reg.vhd".
    Found 32-bit register for signal <sal_rd>.
    Found 1-bit register for signal <rd_ack_i>.
    Found 1-bit register for signal <rd_ack_i2>.
    Found 32-bit register for signal <sal_reg_i>.
    Found 1-bit register for signal <wr_ack_i>.
    Summary:
	inferred  67 D-type flip-flop(s).
Unit <sal_reg> synthesized.


Synthesizing Unit <mgtcr_reg>.
    Related source file is "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/mgtcr_reg.vhd".
    Found 14-bit register for signal <mgtcr_rd>.
    Found 13-bit register for signal <mgtcr_reg_i>.
    Found 1-bit register for signal <rd_ack_i>.
    Found 1-bit register for signal <rd_ack_i2>.
    Found 1-bit register for signal <reg_read_err>.
    Found 1-bit register for signal <start_rd_wr_i>.
    Found 1-bit register for signal <wr_ack_i>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <mgtcr_reg> synthesized.


Synthesizing Unit <mgtdr_reg>.
    Related source file is "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/mgtdr_reg.vhd".
    Found 16-bit register for signal <mgtdr_rd>.
    Found 16-bit register for signal <mgtdr_reg_i>.
    Found 1-bit register for signal <rd_ack_i>.
    Found 1-bit register for signal <rd_ack_i2>.
    Found 1-bit register for signal <wr_ack_i>.
    Summary:
	inferred  35 D-type flip-flop(s).
Unit <mgtdr_reg> synthesized.


Synthesizing Unit <cntr16bit>.
    Related source file is "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/cntr16bit.vhd".
    Found 16-bit updown counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <cntr16bit> synthesized.


Synthesizing Unit <pauseCntr>.
    Related source file is "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/pausecntr.vhd".
    Found 1-bit register for signal <initPauseLtch>.
    Found 16-bit down counter for signal <PauseCnt>.
    Found 1-bit register for signal <pauseing_i>.
    Found 7-bit down counter for signal <slotCnt>.
    Found 1-bit register for signal <slotDone>.
    Found 1-bit register for signal <thisState<0>>.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <pauseCntr> synthesized.


Synthesizing Unit <multipurpose_cntr>.
    Related source file is "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/multipurpose_cntr.vhd".
    Found 4-bit updown counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <multipurpose_cntr> synthesized.


Synthesizing Unit <rxCrcNibCnt>.
    Related source file is "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/rxCrcNibCnt.vhd".
    Found 4-bit down counter for signal <count>.
    Found 1-bit register for signal <underflow_i>.
    Found 1-bit register for signal <zero_i>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <rxCrcNibCnt> synthesized.


Synthesizing Unit <nibshiftin>.
    Related source file is "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/nibshiftin.vhd".
    Found 64-bit register for signal <nibData>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <nibshiftin> synthesized.


Synthesizing Unit <nibshiftdain>.
    Related source file is "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/nibshiftdain.vhd".
    Found 48-bit register for signal <nibData>.
    Summary:
	inferred  48 D-type flip-flop(s).
Unit <nibshiftdain> synthesized.


Synthesizing Unit <cntr11bit>.
    Related source file is "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/cntr11bit.vhd".
    Found 11-bit register for signal <count>.
    Found 11-bit addsub for signal <count$addsub0000>.
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <cntr11bit> synthesized.


Synthesizing Unit <cntr12bit>.
    Related source file is "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/cntr12bit.vhd".
    Found 12-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <cntr12bit> synthesized.


Synthesizing Unit <dacheck>.
    Related source file is "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/dacheck.vhd".
WARNING:Xst:647 - Input <ecr<0:13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ecr<15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ecr<18:20>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ecr<22:23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <pauseAdr>.
    Found 1-bit register for signal <match>.
    Found 1-bit register for signal <inProgress>.
    Found 16-bit comparator not equal for signal <match$cmp_ne0000> created at line 116.
    Found 32-bit comparator not equal for signal <match$cmp_ne0001> created at line 116.
    Found 48-bit comparator not equal for signal <match$cmp_ne0002> created at line 116.
    Found 48-bit comparator not equal for signal <match$cmp_ne0003> created at line 116.
    Found 48-bit comparator equal for signal <pauseAdr$cmp_eq0000> created at line 109.
    Found 16-bit comparator equal for signal <pauseAdr$cmp_eq0001> created at line 109.
    Found 32-bit comparator equal for signal <pauseAdr$cmp_eq0002> created at line 109.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   7 Comparator(s).
Unit <dacheck> synthesized.


Synthesizing Unit <rxlengthcntr>.
    Related source file is "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/rxlengthcntr.vhd".
    Found 1-bit register for signal <underflow>.
    Found 12-bit down counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <rxlengthcntr> synthesized.


Synthesizing Unit <crcgenrx>.
    Related source file is "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/crcgenrx.vhd".
    Found 32-bit register for signal <crc_local>.
    Found 1-bit xor2 for signal <crc_out$xor0000> created at line 129.
    Found 1-bit xor2 for signal <crc_out$xor0001> created at line 129.
    Found 1-bit xor2 for signal <crc_out$xor0002> created at line 129.
    Found 1-bit xor2 for signal <crc_out$xor0003> created at line 129.
    Found 1-bit xor2 for signal <crc_out$xor0004> created at line 129.
    Found 1-bit xor2 for signal <crc_out$xor0005> created at line 129.
    Found 1-bit xor2 for signal <crc_out$xor0006> created at line 129.
    Found 1-bit xor2 for signal <crc_out$xor0007> created at line 129.
    Found 1-bit xor2 for signal <crc_out$xor0008> created at line 129.
    Found 1-bit xor2 for signal <crc_out$xor0009> created at line 129.
    Found 1-bit xor2 for signal <crc_out$xor0010> created at line 129.
    Found 1-bit xor2 for signal <crc_out$xor0011> created at line 129.
    Found 1-bit xor2 for signal <crc_out$xor0012> created at line 129.
    Found 1-bit xor2 for signal <crc_out$xor0013> created at line 129.
    Found 1-bit xor3 for signal <crc_out$xor0014> created at line 129.
    Found 1-bit xor3 for signal <crc_out$xor0015> created at line 129.
    Found 1-bit xor3 for signal <crc_out$xor0016> created at line 129.
    Found 1-bit xor3 for signal <crc_out$xor0017> created at line 129.
    Found 1-bit xor2 for signal <crc_out$xor0018> created at line 129.
    Found 1-bit xor3 for signal <crc_out$xor0019> created at line 129.
    Found 1-bit xor3 for signal <crc_out$xor0020> created at line 129.
    Found 1-bit xor2 for signal <crc_out$xor0021> created at line 129.
    Found 1-bit xor3 for signal <crc_out$xor0022> created at line 129.
    Found 1-bit xor3 for signal <crc_out$xor0023> created at line 129.
    Found 1-bit xor2 for signal <crc_out$xor0024> created at line 129.
    Found 1-bit xor2 for signal <crc_out$xor0025> created at line 129.
    Found 1-bit xor2 for signal <crc_out$xor0026> created at line 129.
    Found 1-bit xor2 for signal <crc_out$xor0027> created at line 129.
    Found 1-bit xor2 for signal <crc_out$xor0028> created at line 129.
    Found 1-bit xor2 for signal <crc_out$xor0029> created at line 129.
    Found 1-bit xor2 for signal <crc_out$xor0034> created at line 129.
    Found 1-bit xor2 for signal <x$xor0000> created at line 125.
    Found 1-bit xor2 for signal <x$xor0001> created at line 125.
    Found 1-bit xor2 for signal <x$xor0002> created at line 125.
    Found 1-bit xor2 for signal <x$xor0003> created at line 125.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   8 Xor(s).
Unit <crcgenrx> synthesized.


Synthesizing Unit <nibshiftout>.
    Related source file is "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/nibshiftout.vhd".
    Found 64-bit register for signal <nibData>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <nibshiftout> synthesized.


Synthesizing Unit <CRCNibShiftReg>.
    Related source file is "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/crcnibshiftreg.vhd".
    Found 32-bit register for signal <nibData>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <CRCNibShiftReg> synthesized.


Synthesizing Unit <cntr5bit>.
    Related source file is "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/cntr5bit.vhd".
    Found 5-bit down counter for signal <count>.
    Found 1-bit register for signal <zero_i>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <cntr5bit> synthesized.


Synthesizing Unit <defer_state>.
    Related source file is "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/defer_state.vhd".
    Found finite state machine <FSM_1> for signal <thisState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 18                                             |
    | Inputs             | 6                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | thisState$or0000 (positive)                    |
    | Reset type         | synchronous                                    |
    | Reset State        | loadcntr                                       |
    | Power Up State     | loadcntr                                       |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <defer_state> synthesized.


Synthesizing Unit <or_gate_1>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <or_gate_1> synthesized.


Synthesizing Unit <or_gate_2>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <or_gate_2> synthesized.


Synthesizing Unit <ipif_steer>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/ipif_steer.vhd".
WARNING:Xst:647 - Input <Addr<0:28>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Addr<30:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <ipif_steer> synthesized.


Synthesizing Unit <ipif_reset>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/ipif_reset.vhd".
WARNING:Xst:647 - Input <Bus_DBus<0:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found finite state machine <FSM_2> for signal <sw_reset_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | Bus2IP_Clk_i (rising_edge)                     |
    | Reset              | Reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <error_reply>.
    Found 1-bit register for signal <Reg_IP_Reset_RdCE>.
    Found 1-bit register for signal <sm_reset>.
    Found 1-bit register for signal <sm_wrack>.
    Found 1-bit register for signal <strt_sm_reset>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   5 D-type flip-flop(s).
Unit <ipif_reset> synthesized.


Synthesizing Unit <interrupt_control>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/interrupt_control.vhd".
WARNING:Xst:647 - Input <Bus2IP_Data_sa<1:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_RdReq_sa> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_WrReq_sa> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Interrupt_RdCE<3:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Interrupt_RdCE<9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Interrupt_RdCE<11:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Interrupt_WrCE<1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Interrupt_WrCE<3:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Interrupt_WrCE<9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Interrupt_WrCE<11:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 22-bit register for signal <ip_irpt_enable_reg>.
    Found 22-bit register for signal <ip_irpt_status_reg>.
    Found 1-bit xor2 for signal <ip_irpt_status_reg_0$xor0000> created at line 429.
    Found 1-bit xor2 for signal <ip_irpt_status_reg_1$xor0000> created at line 429.
    Found 1-bit xor2 for signal <ip_irpt_status_reg_10$xor0000> created at line 429.
    Found 1-bit xor2 for signal <ip_irpt_status_reg_11$xor0000> created at line 429.
    Found 1-bit xor2 for signal <ip_irpt_status_reg_12$xor0000> created at line 429.
    Found 1-bit xor2 for signal <ip_irpt_status_reg_13$xor0000> created at line 429.
    Found 1-bit xor2 for signal <ip_irpt_status_reg_14$xor0000> created at line 429.
    Found 1-bit xor2 for signal <ip_irpt_status_reg_15$xor0000> created at line 429.
    Found 1-bit xor2 for signal <ip_irpt_status_reg_16$xor0000> created at line 429.
    Found 1-bit xor2 for signal <ip_irpt_status_reg_17$xor0000> created at line 429.
    Found 1-bit xor2 for signal <ip_irpt_status_reg_18$xor0000> created at line 429.
    Found 1-bit xor2 for signal <ip_irpt_status_reg_19$xor0000> created at line 429.
    Found 1-bit xor2 for signal <ip_irpt_status_reg_2$xor0000> created at line 429.
    Found 1-bit xor2 for signal <ip_irpt_status_reg_20$xor0000> created at line 429.
    Found 1-bit xor2 for signal <ip_irpt_status_reg_21$xor0000> created at line 429.
    Found 1-bit xor2 for signal <ip_irpt_status_reg_3$xor0000> created at line 429.
    Found 1-bit xor2 for signal <ip_irpt_status_reg_4$xor0000> created at line 429.
    Found 1-bit xor2 for signal <ip_irpt_status_reg_5$xor0000> created at line 429.
    Found 1-bit xor2 for signal <ip_irpt_status_reg_6$xor0000> created at line 429.
    Found 1-bit xor2 for signal <ip_irpt_status_reg_7$xor0000> created at line 429.
    Found 1-bit xor2 for signal <ip_irpt_status_reg_8$xor0000> created at line 429.
    Found 1-bit xor2 for signal <ip_irpt_status_reg_9$xor0000> created at line 429.
    Found 1-bit register for signal <ipif_glbl_irpt_enable_reg>.
    Found 7-bit register for signal <ipif_irpt_enable_reg>.
    Found 2-bit register for signal <ipif_irpt_status_reg>.
    Found 1-bit xor2 for signal <ipif_irpt_status_reg_0$xor0000> created at line 564.
    Found 1-bit xor2 for signal <ipif_irpt_status_reg_1$xor0000> created at line 564.
    Summary:
	inferred  54 D-type flip-flop(s).
Unit <interrupt_control> synthesized.


Synthesizing Unit <plb_sesr_sear>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/plb_sesr_sear.vhd".
WARNING:Xst:647 - Input <Bus2IP_DBus<4:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SESR_WrCE<1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit 4-to-1 multiplexer for signal <sear_sesr_rd_data>.
    Found 1-bit register for signal <SESR2Bus_RdAck_i>.
    Found 1-bit register for signal <SESR2Bus_WrACK_i>.
    Found 32-bit register for signal <sig_sear_reg>.
    Found 12-bit register for signal <sig_sesr_reg<0:11>>.
    Found 10-bit register for signal <sig_sesr_reg<14:23>>.
    Found 1-bit register for signal <triggered<0>>.
    Summary:
	inferred  57 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <plb_sesr_sear> synthesized.


Synthesizing Unit <addr_reg_cntr_brst_1>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/addr_reg_cntr_brst.vhd".
    Found 16x6-bit ROM for signal <Addr_Cnt_Size_reg$rom0000>.
    Found 8x8-bit ROM for signal <decoded_be$mux0000> created at line 492.
    Found 4x8-bit ROM for signal <decoded_be$mux0001> created at line 515.
    Found 4-bit register for signal <Addr_Cnt_Size_reg>.
    Found 10-bit adder for signal <addr_plus_n>.
    Found 8-bit register for signal <BE_out_i>.
    Found 22-bit register for signal <reg_addr>.
    Found 10-bit register for signal <reg_addr_plus_n>.
    Summary:
	inferred   3 ROM(s).
	inferred  44 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addr_reg_cntr_brst_1> synthesized.


Synthesizing Unit <addr_reg_cntr_brst_2>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/addr_reg_cntr_brst.vhd".
    Found 16x6-bit ROM for signal <Addr_Cnt_Size_reg$rom0000>.
    Found 8x8-bit ROM for signal <decoded_be$mux0000> created at line 492.
    Found 4x8-bit ROM for signal <decoded_be$mux0001> created at line 515.
    Found 4-bit register for signal <Addr_Cnt_Size_reg>.
    Found 8-bit adder for signal <addr_plus_n>.
    Found 8-bit register for signal <BE_out_i>.
    Found 2-bit register for signal <reg_addr>.
    Found 8-bit register for signal <reg_addr_plus_n>.
    Summary:
	inferred   3 ROM(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addr_reg_cntr_brst_2> synthesized.


Synthesizing Unit <or_gate_3>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <or_gate_3> synthesized.


Synthesizing Unit <or_gate_4>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <or_gate_4> synthesized.


Synthesizing Unit <inferred_lut4_3>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/inferred_lut4.vhd".
    Found 16x1-bit ROM for signal <O$rom0000> created at line 89.
    Summary:
	inferred   1 ROM(s).
Unit <inferred_lut4_3> synthesized.


Synthesizing Unit <ipif_control_rd>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/ipif_control_rd.vhd".
WARNING:Xst:647 - Input <Bus_BE<0:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus_WrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus_DBus<0:59>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <fifo_rd_req> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fifo_rd_data_reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <Fifo_rst>.
    Found 1-bit register for signal <burst_rd_xfer>.
    Found 1-bit register for signal <fifo_errack_inhibit>.
    Found 1-bit register for signal <rd_access_error>.
    Found 1-bit register for signal <reg_almostempty>.
    Found 1-bit register for signal <reg_deadlock>.
    Found 1-bit register for signal <reg_empty>.
    Found 12-bit register for signal <reg_occupancy>.
    Found 1-bit register for signal <reg_rdce2>.
    Found 1-bit register for signal <reg_rdreq>.
    Found 1-bit register for signal <reg_read_ack>.
    Found 1-bit register for signal <reg_read_req>.
    Found 1-bit register for signal <reg_wrce1>.
    Found 1-bit register for signal <sw_reset_error>.
    Found 1-bit register for signal <wr_access_error>.
    Summary:
	inferred  26 D-type flip-flop(s).
Unit <ipif_control_rd> synthesized.


Synthesizing Unit <inferred_lut4_2>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/inferred_lut4.vhd".
    Found 16x1-bit ROM for signal <O$rom0000> created at line 89.
    Summary:
	inferred   1 ROM(s).
Unit <inferred_lut4_2> synthesized.


Synthesizing Unit <ipif_control_wr>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/ipif_control_wr.vhd".
WARNING:Xst:646 - Signal <reg_wrreq> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <reg_write_req> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <reg_wrce3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <reg_wrce2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <reg_rdreq> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <reg_rdce3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <reg_rdce1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <Fifo_Reset>.
    Found 1-bit register for signal <fifo_errack_inhibit>.
    Found 1-bit register for signal <rd_access_error>.
    Found 1-bit register for signal <reg_almostfull>.
    Found 1-bit register for signal <reg_deadlock>.
    Found 1-bit register for signal <reg_full>.
    Found 1-bit register for signal <reg_rdce2>.
    Found 1-bit register for signal <reg_read_ack>.
    Found 1-bit register for signal <reg_read_req>.
    Found 12-bit register for signal <reg_vacancy>.
    Found 1-bit register for signal <reg_wrce1>.
    Found 1-bit register for signal <sw_reset_error>.
    Found 1-bit register for signal <wr_access_error>.
    Found 64-bit register for signal <write_data_reg>.
    Found 1-bit register for signal <write_req_trig>.
    Found 1-bit register for signal <write_req_trig_dly1>.
    Summary:
	inferred  90 D-type flip-flop(s).
Unit <ipif_control_wr> synthesized.


Synthesizing Unit <inferred_lut4_1>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/inferred_lut4.vhd".
    Found 16x1-bit ROM for signal <O$rom0000> created at line 89.
    Summary:
	inferred   1 ROM(s).
Unit <inferred_lut4_1> synthesized.


Synthesizing Unit <ctrl_reg_0_to_6>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/ctrl_reg.vhd".
    Found 7-bit register for signal <q>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <ctrl_reg_0_to_6> synthesized.


Synthesizing Unit <ctrl_reg_0_to_0>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/ctrl_reg.vhd".
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ctrl_reg_0_to_0> synthesized.


Synthesizing Unit <or_muxcy>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_muxcy.vhd".
Unit <or_muxcy> synthesized.


Synthesizing Unit <mgmnt>.
    Related source file is "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/mgmnt.vhd".
Unit <mgmnt> synthesized.


Synthesizing Unit <rmfc_reg>.
    Related source file is "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/rmfc_reg.vhd".
    Found 16-bit register for signal <rmfc_rd>.
    Found 1-bit register for signal <rd_ack_i>.
    Found 1-bit register for signal <rd_ack_i2>.
    Found 16-bit register for signal <rmfc_reg_i>.
    Summary:
	inferred  34 D-type flip-flop(s).
Unit <rmfc_reg> synthesized.


Synthesizing Unit <rcc_reg>.
    Related source file is "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/rcc_reg.vhd".
    Found 16-bit register for signal <rcc_rd>.
    Found 16-bit register for signal <rcc_reg_i>.
    Found 1-bit register for signal <rd_ack_i>.
    Found 1-bit register for signal <rd_ack_i2>.
    Summary:
	inferred  34 D-type flip-flop(s).
Unit <rcc_reg> synthesized.


Synthesizing Unit <rfcsec_reg>.
    Related source file is "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/rfcsec_reg.vhd".
    Found 16-bit register for signal <rfcsec_rd>.
    Found 1-bit register for signal <rd_ack_i>.
    Found 1-bit register for signal <rd_ack_i2>.
    Found 16-bit register for signal <rfcsec_reg_i>.
    Summary:
	inferred  34 D-type flip-flop(s).
Unit <rfcsec_reg> synthesized.


Synthesizing Unit <raec_reg>.
    Related source file is "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/raec_reg.vhd".
    Found 16-bit register for signal <raec_rd>.
    Found 16-bit register for signal <raec_reg_i>.
    Found 1-bit register for signal <rd_ack_i>.
    Found 1-bit register for signal <rd_ack_i2>.
    Summary:
	inferred  34 D-type flip-flop(s).
Unit <raec_reg> synthesized.


Synthesizing Unit <tedc_reg>.
    Related source file is "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/tedc_reg.vhd".
    Found 16-bit register for signal <tedc_rd>.
    Found 1-bit register for signal <rd_ack_i>.
    Found 1-bit register for signal <rd_ack_i2>.
    Found 16-bit register for signal <tedc_reg_i>.
    Summary:
	inferred  34 D-type flip-flop(s).
Unit <tedc_reg> synthesized.


Synthesizing Unit <SRL_FIFO64_1>.
    Related source file is "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd".
WARNING:Xst:646 - Signal <addr_cy<6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <hsum_A_0$xor0000> created at line 266.
    Found 1-bit xor2 for signal <hsum_A_1$xor0000> created at line 266.
    Found 1-bit xor2 for signal <hsum_A_2$xor0000> created at line 266.
    Found 1-bit xor2 for signal <hsum_A_3$xor0000> created at line 266.
    Found 1-bit xor2 for signal <hsum_A_4$xor0000> created at line 266.
    Found 1-bit xor2 for signal <hsum_A_5$xor0000> created at line 266.
Unit <SRL_FIFO64_1> synthesized.


Synthesizing Unit <SRL_FIFO64_2>.
    Related source file is "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/srl_fifo64.vhd".
WARNING:Xst:646 - Signal <addr_cy<6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <hsum_A_0$xor0000> created at line 266.
    Found 1-bit xor2 for signal <hsum_A_1$xor0000> created at line 266.
    Found 1-bit xor2 for signal <hsum_A_2$xor0000> created at line 266.
    Found 1-bit xor2 for signal <hsum_A_3$xor0000> created at line 266.
    Found 1-bit xor2 for signal <hsum_A_4$xor0000> created at line 266.
    Found 1-bit xor2 for signal <hsum_A_5$xor0000> created at line 266.
Unit <SRL_FIFO64_2> synthesized.


Synthesizing Unit <rx_state>.
    Related source file is "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/rx_state.vhd".
WARNING:Xst:647 - Input <Ecr<0:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ecr<5:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ecr<13:17>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ecr<19:20>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Ecr<22:23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RxCrcNibCntUnderflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RxClkEn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <stripping> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stay_wrSrceAddrCntInc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stay_wrDestSrceAddrCntInc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stay_wrDestAddrCntInc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stay_wrDataCntInc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stay_waitForSfd2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stay_waitForSfd1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stay_rxDone> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stay_readTypeNib> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stay_readSrceAdrNib> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stay_readDestAdrNib> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stay_readDataNib> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stay_pFifoOverflow> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stay_markPfifo> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stay_flagLengthError> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stay_fixnibcnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stay_fixByteCnt3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stay_fixByteCnt2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stay_fixByteCnt1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stay_crcCheck> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stay_checkTypeField> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stay_checkNibAlignment> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <stay_checkLength> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxcrcen_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pfifoWrNibbleCnt_not_7> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <goto_crcCheck_9> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <goto_crcCheck_7> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <goto_crcCheck_6> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <goto_crcCheck_2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <goto_crcCheck_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <rxCrcNibCntRst_reg>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <rx_state> synthesized.


Synthesizing Unit <rx_intrfce>.
    Related source file is "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/rx_intrfce.vhd".
Unit <rx_intrfce> synthesized.


Synthesizing Unit <crcgentx>.
    Related source file is "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/crcgentx.vhd".
    Found 1-bit xor2 for signal <crc_out$xor0000> created at line 161.
    Found 1-bit xor2 for signal <crc_out$xor0001> created at line 161.
    Found 1-bit xor2 for signal <crc_out$xor0002> created at line 161.
    Found 1-bit xor2 for signal <crc_out$xor0003> created at line 161.
    Found 1-bit xor2 for signal <crc_out$xor0004> created at line 161.
    Found 1-bit xor2 for signal <crc_out$xor0005> created at line 161.
    Found 1-bit xor2 for signal <crc_out$xor0006> created at line 161.
    Found 1-bit xor2 for signal <crc_out$xor0007> created at line 161.
    Found 1-bit xor2 for signal <crc_out$xor0008> created at line 161.
    Found 1-bit xor2 for signal <crc_out$xor0009> created at line 161.
    Found 1-bit xor2 for signal <crc_out$xor0010> created at line 161.
    Found 1-bit xor2 for signal <crc_out$xor0011> created at line 161.
    Found 1-bit xor2 for signal <crc_out$xor0012> created at line 161.
    Found 1-bit xor2 for signal <crc_out$xor0013> created at line 161.
    Found 1-bit xor3 for signal <crc_out$xor0014> created at line 161.
    Found 1-bit xor3 for signal <crc_out$xor0015> created at line 161.
    Found 1-bit xor3 for signal <crc_out$xor0016> created at line 161.
    Found 1-bit xor3 for signal <crc_out$xor0017> created at line 161.
    Found 1-bit xor2 for signal <crc_out$xor0018> created at line 161.
    Found 1-bit xor3 for signal <crc_out$xor0019> created at line 161.
    Found 1-bit xor3 for signal <crc_out$xor0020> created at line 161.
    Found 1-bit xor2 for signal <crc_out$xor0021> created at line 161.
    Found 1-bit xor3 for signal <crc_out$xor0022> created at line 161.
    Found 1-bit xor3 for signal <crc_out$xor0023> created at line 161.
    Found 1-bit xor2 for signal <crc_out$xor0024> created at line 161.
    Found 1-bit xor2 for signal <crc_out$xor0025> created at line 161.
    Found 1-bit xor2 for signal <crc_out$xor0026> created at line 161.
    Found 1-bit xor2 for signal <crc_out$xor0027> created at line 161.
    Found 1-bit xor2 for signal <crc_out$xor0028> created at line 161.
    Found 1-bit xor2 for signal <crc_out$xor0029> created at line 161.
    Found 1-bit xor2 for signal <crc_out$xor0034> created at line 161.
    Found 1-bit xor2 for signal <x$xor0000> created at line 157.
    Found 1-bit xor2 for signal <x$xor0001> created at line 157.
    Found 1-bit xor2 for signal <x$xor0002> created at line 157.
    Found 1-bit xor2 for signal <x$xor0003> created at line 157.
    Summary:
	inferred   8 Xor(s).
Unit <crcgentx> synthesized.


Synthesizing Unit <tx_intrfce>.
    Related source file is "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/tx_intrfce.vhd".
WARNING:Xst:1305 - Output <fifo_rd_ack> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <fifo_almost_empty> is never assigned. Tied to value 0.
Unit <tx_intrfce> synthesized.


Synthesizing Unit <ld_arith_reg_1>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <ld_arith_reg_1> synthesized.


Synthesizing Unit <tx_state>.
    Related source file is "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/tx_state.vhd".
WARNING:Xst:647 - Input <ecr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ecr<2:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ecr<9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ecr<11:23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <txRst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <tx_done_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <setD> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <setC> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <setB> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <setA> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <process_collision> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pfifoRdNibbleCnt_not_1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clearD> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clearC> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clearB> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clearA> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit 16-to-1 multiplexer for signal <srcAdrNib>.
    Found 1-bit register for signal <busFifoWrCntRst_reg>.
    Found 1-bit register for signal <excessDefrl_reg>.
    Found 1-bit register for signal <lateColn_reg>.
    Found 1-bit register for signal <phytx_en_reg>.
    Found 1-bit register for signal <retrying_reg>.
    Found 1-bit register for signal <txCrcEn_reg>.
    Summary:
	inferred   6 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <tx_state> synthesized.


Synthesizing Unit <deferral>.
    Related source file is "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/deferral.vhd".
Unit <deferral> synthesized.


Synthesizing Unit <ld_arith_reg_2>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <ld_arith_reg_2> synthesized.


Synthesizing Unit <msh_cnt_1>.
    Related source file is "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/msh_cnt.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <msh_cnt_1> synthesized.


Synthesizing Unit <ld_arith_reg_3>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <ld_arith_reg_3> synthesized.


Synthesizing Unit <ld_arith_reg_4>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <ld_arith_reg_4> synthesized.


Synthesizing Unit <msh_cnt_2>.
    Related source file is "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/msh_cnt.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <msh_cnt_2> synthesized.


Synthesizing Unit <msh_cnt_3>.
    Related source file is "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/msh_cnt.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <msh_cnt_3> synthesized.


Synthesizing Unit <msh_cnt_4>.
    Related source file is "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/msh_cnt.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <msh_cnt_4> synthesized.


Synthesizing Unit <LFSR16>.
    Related source file is "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/lfsr16.vhd".
    Found 1-bit register for signal <Bit1>.
    Found 1-bit register for signal <Bit15>.
    Found 1-bit xor2 for signal <XNORGateOutput$xor0000>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <LFSR16> synthesized.


Synthesizing Unit <srl_fifo2_1>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd".
WARNING:Xst:646 - Signal <addr_cy<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <hsum_A_0$xor0000> created at line 230.
    Found 1-bit xor2 for signal <hsum_A_1$xor0000> created at line 230.
    Found 1-bit xor2 for signal <hsum_A_2$xor0000> created at line 230.
    Found 1-bit xor2 for signal <hsum_A_3$xor0000> created at line 230.
Unit <srl_fifo2_1> synthesized.


Synthesizing Unit <pselect_1>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<26:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <lut_out<7>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <pselect_1> synthesized.


Synthesizing Unit <pselect_2>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<24:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <lut_out<6>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <pselect_2> synthesized.


Synthesizing Unit <pselect_3>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<26:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <lut_out<7>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <pselect_3> synthesized.


Synthesizing Unit <pselect_4>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<28:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <lut_out<7>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <pselect_4> synthesized.


Synthesizing Unit <pselect_5>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<24:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <lut_out<6>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <pselect_5> synthesized.


Synthesizing Unit <pselect_6>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<28:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <lut_out<7>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <pselect_6> synthesized.


Synthesizing Unit <pselect_7>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<24:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <lut_out<6>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <pselect_7> synthesized.


Synthesizing Unit <pselect_8>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<24:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <lut_out<6>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <pselect_8> synthesized.


Synthesizing Unit <pselect_9>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<27:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <lut_out<7>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <pselect_9> synthesized.


Synthesizing Unit <pf_counter_bit>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/pf_counter_bit.vhd".
Unit <pf_counter_bit> synthesized.


Synthesizing Unit <pf_dpram_select>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/pf_dpram_select.vhd".
WARNING:Xst:646 - Signal <port_b_data_out<71:64>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <port_b_data_in> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <port_a_data_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <pf_dpram_select> synthesized.


Synthesizing Unit <pf_adder_bit>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/pf_adder_bit.vhd".
WARNING:Xst:646 - Signal <addsub_result_Reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <pf_adder_bit> synthesized.


Synthesizing Unit <pf_dly1_mux>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/pf_dly1_mux.vhd".
WARNING:Xst:1780 - Signal <count_Result_Reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <pf_dly1_mux> synthesized.


Synthesizing Unit <ld_arith_reg_5>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <q_i_ns_28$xor0000> created at line 218.
Unit <ld_arith_reg_5> synthesized.


Synthesizing Unit <ld_arith_reg_6>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <q_i_ns_10$xor0000>.
    Found 1-bit xor2 for signal <q_i_ns_7$xor0000>.
    Found 1-bit xor2 for signal <q_i_ns_8$xor0000>.
    Found 1-bit xor2 for signal <q_i_ns_9$xor0000>.
Unit <ld_arith_reg_6> synthesized.


Synthesizing Unit <ld_arith_reg_7>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <q_i_ns_10$xor0000> created at line 218.
    Found 1-bit xor2 for signal <q_i_ns_7$xor0000> created at line 218.
    Found 1-bit xor2 for signal <q_i_ns_8$xor0000> created at line 218.
    Found 1-bit xor2 for signal <q_i_ns_9$xor0000> created at line 218.
Unit <ld_arith_reg_7> synthesized.


Synthesizing Unit <ld_arith_reg2>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg2.vhd".
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <q_i_ns_9$xor0000>.
Unit <ld_arith_reg2> synthesized.


Synthesizing Unit <burst_size_calc>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/burst_size_calc.vhd".
WARNING:Xst:646 - Signal <pl_gte_l_d1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mult_and> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <min_pl_l_minus_tpb<0:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cry<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 11-bit xor2 for signal <lut>.
Unit <burst_size_calc> synthesized.


Synthesizing Unit <SRL_FIFO>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd".
WARNING:Xst:646 - Signal <addr_cy<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <hsum_A_0$xor0000> created at line 191.
    Found 1-bit xor2 for signal <hsum_A_1$xor0000> created at line 191.
    Found 1-bit xor2 for signal <hsum_A_2$xor0000> created at line 191.
    Found 1-bit xor2 for signal <hsum_A_3$xor0000> created at line 191.
Unit <SRL_FIFO> synthesized.


Synthesizing Unit <srl_fifo2_2>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vhd".
WARNING:Xst:646 - Signal <addr_cy<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <hsum_A_0$xor0000> created at line 230.
    Found 1-bit xor2 for signal <hsum_A_1$xor0000> created at line 230.
    Found 1-bit xor2 for signal <hsum_A_2$xor0000> created at line 230.
    Found 1-bit xor2 for signal <hsum_A_3$xor0000> created at line 230.
Unit <srl_fifo2_2> synthesized.


Synthesizing Unit <receive>.
    Related source file is "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/receive.vhd".
WARNING:Xst:646 - Signal <lengthUnderflow> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fifo_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 16-bit register for signal <hold_pause_cnt>.
    Found 12-bit comparator lessequal for signal <maxFrameSizeOK$cmp_le0000> created at line 583.
    Found 12-bit comparator greatequal for signal <minFrameSizeOK$cmp_ge0000> created at line 582.
    Found 1-bit register for signal <pause_opcode_reg>.
    Found 1-bit register for signal <pause_pending>.
    Found 1-bit register for signal <pauseAdr_reg>.
    Found 1-bit register for signal <pauseCntLd>.
    Found 16-bit comparator greatequal for signal <true_type_length_n$cmp_ge0000> created at line 585.
    Found 1-bit register for signal <true_type_length_n_reg>.
    Found 16-bit comparator less for signal <type_length_n$cmp_lt0000> created at line 588.
    Found 1-bit register for signal <type_length_n_reg>.
    Found 1-bit register for signal <type_pause_reg>.
    Found 1-bit register for signal <type_vlan_reg>.
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <receive> synthesized.


Synthesizing Unit <rx_length_reg>.
    Related source file is "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/rx_length_reg.vhd".
WARNING:Xst:646 - Signal <addrs> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SRLempty_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_3> for signal <thisState>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 9                                              |
    | Inputs             | 1                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | waitforread                                    |
    | Power Up State     | waitforread                                    |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 11-bit register for signal <rx_length_rd>.
    Found 1-bit register for signal <rd_underrun_i>.
    Found 1-bit register for signal <wr_overrun_i>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  13 D-type flip-flop(s).
Unit <rx_length_reg> synthesized.


Synthesizing Unit <tx_length_reg>.
    Related source file is "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/tx_length_reg.vhd".
WARNING:Xst:646 - Signal <addrs> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SRLempty_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_4> for signal <thisState>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | waitforread                                    |
    | Power Up State     | waitforread                                    |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <thisState2>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | waitfifonotempty                               |
    | Power Up State     | waitfifonotempty                               |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 11-bit register for signal <tx_length_rd>.
    Found 1-bit register for signal <rd_ack_i>.
    Found 1-bit register for signal <rd_underrun_i>.
    Found 1-bit register for signal <wr_ack_i>.
    Found 1-bit register for signal <wr_overrun_i>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred  15 D-type flip-flop(s).
Unit <tx_length_reg> synthesized.


Synthesizing Unit <tx_status_reg>.
    Related source file is "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/tx_status_reg.vhd".
WARNING:Xst:646 - Signal <addrs> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <SRLempty_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_6> for signal <thisState>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 8                                              |
    | Inputs             | 1                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | waitforread                                    |
    | Power Up State     | waitforread                                    |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <thisState2>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 1                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | waitfortxdone                                  |
    | Power Up State     | waitfortxdone                                  |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 32-bit register for signal <tx_status_rd>.
    Found 1-bit register for signal <rd_underrun_i>.
    Found 1-bit register for signal <wr_overrun_i>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred  34 D-type flip-flop(s).
Unit <tx_status_reg> synthesized.


Synthesizing Unit <bocntr>.
    Related source file is "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/bocntr.vhd".
    Using one-hot encoding for signal <thisState>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <thisState> of Case statement line 344 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <thisState> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 1-bit register for signal <backingOff_i>.
    Found 10-bit down counter for signal <BackOffCnt>.
    Found 1-bit register for signal <initBackoffLtch>.
    Found 4-bit down counter for signal <shftCnt>.
    Found 10-bit register for signal <shftData>.
    Found 7-bit down counter for signal <slotCnt>.
    Found 1-bit register for signal <slotDone>.
    Found 3-bit register for signal <thisState>.
    Summary:
	inferred   3 Counter(s).
	inferred  16 D-type flip-flop(s).
Unit <bocntr> synthesized.


Synthesizing Unit <master_attachment>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/master_attachment.vhd".
WARNING:Xst:647 - Input <SA2MA_IPIC_RdCmplt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SA2MA_wait> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SA2MA_wrBTerm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SA2MA_MErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SA2MA_wrDAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SA2MA_IPIC_RdAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SA2MA_rdBTerm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <write_busy_reset> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <write_Data_Out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <write_BE_In> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wr_fifo_addr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wrLastAck> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wrFIFO_Full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wrFIFO_Empty<1:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wrData_Exists> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <selection0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <read_opposite_write> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <read_busy_reset> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <read_Fifo_Out6> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <read_Fifo_Out5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <read_Fifo_Out4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <read_Fifo_Out3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <read_Fifo_Out2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <read_Fifo_Out1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <read_Fifo_Out0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <read_Fifo_Out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <read_Data_Out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <read_Data_In> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_trans_size_next> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rd_trans_size> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rd_finish_burst_next> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <rd_finish_burst> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <rd_fifo_addr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rdLastAck> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rdFIFO_Write_All> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rdFIFO_Full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rdFIFO_Empty> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rdData_Exists> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pump_rd_fifo_once_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pump_rd_fifo_once> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <priority_level_decrease> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_reqPri_Reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_pendReq_Reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_pendPri_Reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_Rd_In_Prog> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_MWrBTerm_Reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_MSSize_Reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_MRearbitrate_Reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_MRdWdAddr_Reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_MRdDBus_CE> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_MRdBTerm_Reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <plb_MErr_Reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <m_wrBurst_CE> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <m_type_In> is used but never assigned. This sourceless signal will be automatically connected to value 000.
WARNING:Xst:646 - Signal <m_rdBurst_CE> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <m_priority_R> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <m_priority_In> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <m_priority_CE> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <m_ordered_R> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <m_ordered_In> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <m_ordered_CE> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <m_lockErr_R> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <m_lockErr_In> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <m_lockErr_CE> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <m_guarded_R> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <m_guarded_In> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <m_guarded_CE> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <m_compress_R> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <m_compress_In> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <m_compress_CE> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <m_abort_R> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <m_abort_In> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <m_abort_CE> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <m_ABus_R> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <m_ABus_In> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <m_ABus_CE> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <local_addr_is_upper> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ip_wr_sm_wrack> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <end_read> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <bus2IP_MstData_In> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addr_seq_ok> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Bus2IP_MstRdAck_Reg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1799 - State ip_rd_fifo_read_single is never reached in FSM <ip_read_sm_cs>.
INFO:Xst:1799 - State ip_rd_fifo_read_burst is never reached in FSM <ip_read_sm_cs>.
    Found finite state machine <FSM_8> for signal <addr_state_machine_cs>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 16                                             |
    | Inputs             | 8                                              |
    | Outputs            | 7                                              |
    | Clock              | PLB_Clk (rising_edge)                          |
    | Reset              | PLB_Rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <priority_bump_sm_cs>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | PLB_Clk (rising_edge)                          |
    | Reset              | PLB_Rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | wait_for_request                               |
    | Power Up State     | wait_for_request                               |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_10> for signal <write_state_machine_cs>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 17                                             |
    | Inputs             | 7                                              |
    | Outputs            | 6                                              |
    | Clock              | PLB_Clk (rising_edge)                          |
    | Reset              | PLB_Rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | write_idle                                     |
    | Power Up State     | write_idle                                     |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <read_state_machine_cs>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 17                                             |
    | Inputs             | 7                                              |
    | Outputs            | 5                                              |
    | Clock              | PLB_Clk (rising_edge)                          |
    | Reset              | PLB_Rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | read_idle                                      |
    | Power Up State     | read_idle                                      |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_12> for signal <ip_write_sm_cs>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | PLB_Clk (rising_edge)                          |
    | Reset              | PLB_Rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | ip_wr_idle                                     |
    | Power Up State     | ip_wr_idle                                     |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_13> for signal <ip_read_sm_cs>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | PLB_Clk (rising_edge)                          |
    | Reset              | PLB_Rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | ip_rd_idle                                     |
    | Power Up State     | ip_rd_idle                                     |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 4x4-bit ROM for signal <m_size_In>.
    Found 32-bit register for signal <ip_ABus_Reg>.
    Found 8-bit register for signal <ip_BE_Reg>.
    Found 1-bit register for signal <ip_RNW_Reg>.
    Found 32-bit register for signal <m_ABus_I>.
    Found 32-bit adder for signal <m_ABus_I$addsub0000> created at line 1269.
    Found 32-bit adder for signal <num_ones$add0000> created at line 1227.
    Found 32-bit adder for signal <num_ones$addsub0000> created at line 1227.
    Found 32-bit adder for signal <num_ones$addsub0001> created at line 1227.
    Found 32-bit adder for signal <num_ones$addsub0002> created at line 1227.
    Found 32-bit adder for signal <num_ones$addsub0003> created at line 1227.
    Found 32-bit adder for signal <num_ones$addsub0004> created at line 1227.
    Found 32-bit adder for signal <num_ones$addsub0005> created at line 1227.
    Found 32-bit adder for signal <num_ones$addsub0006> created at line 1227.
    Found 32-bit 4-to-1 multiplexer for signal <num_ones$mux0002> created at line 1226.
    Found 2-bit up counter for signal <priority_level>.
    Found 12-bit down counter for signal <priority_timer>.
    Found 1-bit register for signal <pump_wr_fifo_once>.
    Found 5-bit register for signal <rd_count>.
    Found 5-bit subtractor for signal <rd_count$addsub0000> created at line 2110.
    Found 1-bit register for signal <rd_trans_burst>.
    Found 1-bit register for signal <start_read>.
    Found 5-bit down counter for signal <wr_count>.
    Found 1-bit register for signal <wr_finish_burst>.
    Found 1-bit register for signal <wr_trans_burst>.
    Found 5-bit register for signal <wr_trans_size>.
    Found 5-bit adder for signal <wr_trans_size$addsub0000>.
    Found 1-bit register for signal <wrFIFO_WentEmpty>.
    Found 4-bit register for signal <wrLastAck_count>.
    Found 4-bit subtractor for signal <wrLastAck_count$addsub0000> created at line 2208.
    Summary:
	inferred   6 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   3 Counter(s).
	inferred  93 D-type flip-flop(s).
	inferred  12 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <master_attachment> synthesized.


Synthesizing Unit <address_decoder>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/address_decoder.vhd".
WARNING:Xst:646 - Signal <decode_hit_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <RdCE_Out_i_reg<10>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<11>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<12>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<13>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<14>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<15>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<16>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<17>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<18>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<19>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<1>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<20>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<21>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<22>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<23>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<24>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<25>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<26>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<27>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<28>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<29>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<2>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<30>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<31>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<32>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<33>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<34>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<35>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<36>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<37>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<38>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<39>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<3>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<40>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<41>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<4>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<5>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<6>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<7>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<8>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <RdCE_Out_i_reg<9>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<0>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<10>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<11>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<12>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<13>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<14>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<15>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<16>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<17>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<18>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<19>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<1>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<20>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<21>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<22>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<23>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<24>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<25>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<26>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<27>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<28>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<29>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<2>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<30>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<31>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<32>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<33>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<34>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<35>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<36>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<37>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<38>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<39>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<3>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<40>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<41>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<4>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<5>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<6>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<7>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<8>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Register <WrCE_Out_i_reg<9>> equivalent to <RdCE_Out_i_reg<0>> has been removed
    Found 42-bit register for signal <CE_Out_i_reg>.
    Found 9-bit register for signal <CS_Out_i_reg>.
    Found 3-bit register for signal <CS_Size_i_reg>.
    Found 1-bit register for signal <RdCE_Out_i_reg<0>>.
    Summary:
	inferred  55 D-type flip-flop(s).
Unit <address_decoder> synthesized.


Synthesizing Unit <pf_counter_1>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/pf_counter.vhd".
    Found 1-bit xor2 for signal <carry_active_high>.
Unit <pf_counter_1> synthesized.


Synthesizing Unit <pf_counter_2>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/pf_counter.vhd".
    Found 1-bit xor2 for signal <carry_active_high>.
Unit <pf_counter_2> synthesized.


Synthesizing Unit <pf_adder>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/pf_adder.vhd".
WARNING:Xst:646 - Signal <alu_cy<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <pf_adder> synthesized.


Synthesizing Unit <pf_occ_counter>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/pf_occ_counter.vhd".
WARNING:Xst:646 - Signal <alu_cy<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <carry_out_select_di>.
    Found 1-bit xor2 for signal <carry_start>.
Unit <pf_occ_counter> synthesized.


Synthesizing Unit <pf_counter_3>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/pf_counter.vhd".
    Found 1-bit xor2 for signal <carry_active_high>.
Unit <pf_counter_3> synthesized.


Synthesizing Unit <dma_sg>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_d/hdl/vhdl/dma_sg_sim.vhd".
WARNING:Xst:647 - Input <Bus2IP_Freeze> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_DMA_Req> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstRetry> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Addr<0:24>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2DMA_RxStatus_Empty> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Burst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <upc_i<0:21>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tmp_C_DMA_BASEADDR> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sge_i<1:31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <qslv6<0:20>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <qslv5<0:20>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <qslv4<0:20>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <qslv3<0:20>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pwb_i<0:21>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pct_i<0:21>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mstr_op_done> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <isr_i<0:23>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ier_i<0:23>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dsr_i<5:31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dcr_i<8:31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <burst_cond_dma> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <L_rx<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <DMA2Bus_MstBE<1>> equivalent to <DMA2Bus_MstBE<0>> has been removed
    Register <DMA2Bus_MstBE<2>> equivalent to <DMA2Bus_MstBE<0>> has been removed
    Register <DMA2Bus_MstBE<3>> equivalent to <DMA2Bus_MstBE<0>> has been removed
    Register <DMA2Bus_MstBE<5>> equivalent to <DMA2Bus_MstBE<4>> has been removed
    Register <DMA2Bus_MstBE<6>> equivalent to <DMA2Bus_MstBE<4>> has been removed
    Register <DMA2Bus_MstBE<7>> equivalent to <DMA2Bus_MstBE<4>> has been removed
    Using one-hot encoding for signal <$mux0004>.
    Found 1-bit register for signal <DMA2Bus_MstBE<0>>.
    Found 1-bit register for signal <DMA2Bus_MstBE<4>>.
    Found 1-bit register for signal <DMA2Bus_MstRdReq>.
    Found 1-bit register for signal <DMA2Bus_MstLoc2Loc>.
    Found 5-bit register for signal <DMA2Bus_MstNum>.
    Found 1-bit register for signal <DMA2Bus_MstWrReq>.
    Found 32-bit register for signal <DMA2Bus_Data>.
    Found 1-bit register for signal <DMA2Bus_MstBurst>.
    Found 30-bit register for signal <DMA2IP_Addr>.
    Found 32-bit register for signal <DMA2Bus_Addr>.
    Found 4-bit register for signal <adj>.
    Found 64-bit register for signal <BDA>.
    Found 1-bit 19-to-1 multiplexer for signal <block_chan_muxing>.
    Found 1-bit register for signal <cco<0>>.
    Found 2-bit register for signal <DBE>.
    Found 2-bit register for signal <DBT>.
    Found 2-bit register for signal <DD>.
    Found 1-bit xor2 for signal <DD_0$xor0000> created at line 1401.
    Found 1-bit xor2 for signal <DD_1$xor0000> created at line 1401.
    Found 2-bit register for signal <DE>.
    Found 1-bit xor2 for signal <DE_0$xor0000> created at line 1416.
    Found 1-bit xor2 for signal <DE_1$xor0000> created at line 1416.
    Found 30-bit adder for signal <dma2bus_addr_sg$add0000> created at line 3109.
    Found 5-bit register for signal <dma2bus_mstnum_dma>.
    Found 1-bit register for signal <dma2bus_rdack_i>.
    Found 1-bit register for signal <dma2bus_wrack_i>.
    Found 2-bit register for signal <dma_active>.
    Found 1-bit 19-to-1 multiplexer for signal <dma_completing>.
    Found 10-bit register for signal <dma_cs>.
    Found 5-bit 19-to-1 multiplexer for signal <dma_ns>.
    Found 1-bit register for signal <dma_sel>.
    Found 1-bit register for signal <dma_sel_d1>.
    Found 1-bit 19-to-1 multiplexer for signal <dma_sel_ns>.
    Found 12-bit comparator greater for signal <dma_sel_ns$cmp_gt0000> created at line 2853.
    Found 1-bit 19-to-1 multiplexer for signal <dma_starting>.
    Found 2-bit register for signal <EDD>.
    Found 2-bit register for signal <EDE>.
    Found 2-bit register for signal <EPCTR>.
    Found 2-bit register for signal <EPD>.
    Found 2-bit register for signal <EPWBR>.
    Found 2-bit register for signal <ESGDA>.
    Found 2-bit register for signal <ESGEND>.
    Found 2-bit register for signal <first>.
    Found 2-bit 19-to-1 multiplexer for signal <inc_sg_offset>.
    Found 2-bit 19-to-1 multiplexer for signal <is_idle>.
    Found 1-bit register for signal <L_rx<1>>.
    Found 2-bit register for signal <no_bda_link>.
    Found 20-bit register for signal <PCT>.
    Found 2-bit register for signal <PCTR>.
    Found 10-bit comparator greatequal for signal <PCTR_0$cmp_ge0000> created at line 1442.
    Found 1-bit xor2 for signal <PCTR_0$xor0000> created at line 1446.
    Found 10-bit comparator greatequal for signal <PCTR_1$cmp_ge0000> created at line 1442.
    Found 1-bit xor2 for signal <PCTR_1$xor0000> created at line 1446.
    Found 2-bit register for signal <PD>.
    Found 1-bit xor2 for signal <PD_0$xor0000> created at line 1431.
    Found 1-bit xor2 for signal <PD_1$xor0000> created at line 1431.
    Found 1-bit register for signal <pl_sel>.
    Found 1-bit 19-to-1 multiplexer for signal <pl_sel_ns>.
    Found 20-bit register for signal <PWB>.
    Found 2-bit register for signal <pwb_loaded>.
    Found 2-bit register for signal <PWBR>.
    Found 1-bit xor2 for signal <PWBR_0$xor0000> created at line 1463.
    Found 1-bit xor2 for signal <PWBR_1$xor0000> created at line 1463.
    Found 1-bit 19-to-1 multiplexer for signal <reset_sg_offset>.
    Found 17-bit up counter for signal <sdivby2to>.
    Found 1-bit register for signal <sdivby2to_num_stages_d1>.
    Found 2-bit register for signal <sg_active>.
    Found 2-bit register for signal <sg_active_d1>.
    Found 4-bit up counter for signal <sg_offset>.
    Found 1-bit register for signal <sg_sel>.
    Found 1-bit 19-to-1 multiplexer for signal <sg_sel_ns>.
    Found 2-bit register for signal <SGDA>.
    Found 1-bit xor2 for signal <SGDA_0$xor0000> created at line 1480.
    Found 1-bit xor2 for signal <SGDA_1$xor0000> created at line 1480.
    Found 2-bit register for signal <SGEND>.
    Found 1-bit xor2 for signal <SGEND_0$xor0000> created at line 1495.
    Found 1-bit xor2 for signal <SGEND_1$xor0000> created at line 1495.
    Found 1-bit register for signal <sr_sel>.
    Found 1-bit 19-to-1 multiplexer for signal <sr_sel_ns>.
    Found 20-bit register for signal <UPC>.
    Found 10-bit subtractor for signal <UPC_0$addsub0000> created at line 1548.
    Found 10-bit subtractor for signal <UPC_0$sub0000> created at line 1548.
    Found 10-bit subtractor for signal <UPC_1$addsub0000> created at line 1548.
    Found 10-bit subtractor for signal <UPC_1$sub0000> created at line 1548.
    Found 8-bit adder for signal <ver_i$add0000> created at line 2210.
    Summary:
	inferred   3 Counter(s).
	inferred 302 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred  17 Multiplexer(s).
Unit <dma_sg> synthesized.


Synthesizing Unit <registers>.
    Related source file is "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/registers.vhd".
WARNING:Xst:647 - Input <bus2IP_regWrCe<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus2IP_regWrCe<7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <bus2IP_regWrCe<9:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <IP2bus_Data>.
    Found 32-bit register for signal <rsr_rd>.
    Found 1-bit register for signal <rsr_rd_ack>.
    Found 1-bit register for signal <rsr_rd_ack_2>.
    Summary:
	inferred  66 D-type flip-flop(s).
Unit <registers> synthesized.


Synthesizing Unit <transmit>.
    Related source file is "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/transmit.vhd".
WARNING:Xst:646 - Signal <tifgp2_zero> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tifgp1_zero> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tcomboRst> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tcomboCntrEn2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tcomboCntrEn> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tcntrLd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tcntrEn> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <stateout> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <padRst_n> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <jamTxNibCntEnbl> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cntout2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cntout1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <fifo_tx_en>.
    Found 1-bit register for signal <phy_tx_en_i>.
    Found 1-bit register for signal <plb_phy_tx_en_i>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <transmit> synthesized.


Synthesizing Unit <plb_dma_sg>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/plb_dma_sg.vhd".
WARNING:Xst:647 - Input <Bus2IP_Data<32:63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_BE<4:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <sig_dma2ip_addr<30:31>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_bus2ip_addr<30:31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit comparator lessequal for signal <sig_xfer_num$cmp_le0000> created at line 532.
    Found 5-bit comparator greater for signal <temp_mstnum_minus1$cmp_gt0000> created at line 519.
    Found 6-bit subtractor for signal <temp_mstnum_minus1$sub0000> created at line 521.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <plb_dma_sg> synthesized.


Synthesizing Unit <pf_counter_top_1>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/pf_counter_top.vhd".
WARNING:Xst:646 - Signal <sig_carry_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <sig_cnt_enable>.
Unit <pf_counter_top_1> synthesized.


Synthesizing Unit <pf_counter_top_2>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/pf_counter_top.vhd".
WARNING:Xst:646 - Signal <sig_carry_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <sig_cnt_enable>.
Unit <pf_counter_top_2> synthesized.


Synthesizing Unit <pf_occ_counter_top>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/pf_occ_counter_top.vhd".
WARNING:Xst:646 - Signal <sig_going_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_carry_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <sig_cnt_enable>.
Unit <pf_occ_counter_top> synthesized.


Synthesizing Unit <pf_counter_top_3>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/pf_counter_top.vhd".
WARNING:Xst:646 - Signal <sig_carry_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <sig_cnt_enable>.
Unit <pf_counter_top_3> synthesized.


Synthesizing Unit <emac>.
    Related source file is "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/emac.vhd".
WARNING:Xst:646 - Signal <txrst> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tx_state_error> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tx_in_progress> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tx_finish_error> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <txStatusFull> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <txLengthEmpty> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rState<36>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <phy_rx_er_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <phy_rx_clk_combo> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <phy_rx_clk_d1>.
    Found 1-bit register for signal <phy_rx_clk_d2>.
    Found 1-bit register for signal <phy_tx_clk_d1>.
    Found 1-bit register for signal <phy_tx_clk_d2>.
    Found 1-bit register for signal <receive_err>.
    Found 1-bit register for signal <rxClkEn>.
    Found 1-bit register for signal <txClkEn>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <emac> synthesized.


Synthesizing Unit <determinate_timer>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/determinate_timer.vhd".
WARNING:Xst:647 - Input <RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CS_Bus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Num_Data_Beats<4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <wait_state_value<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <trig_go> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <latency_value<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_active> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <active_cs_index> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <cntl_done_reg>.
    Found 1-bit register for signal <latency_done>.
    Found 1-bit register for signal <resp_done_reg>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <determinate_timer> synthesized.


Synthesizing Unit <rdpfifo_dp_cntl>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/rdpfifo_dp_cntl.vhd".
WARNING:Xst:646 - Signal <read_enable_dly1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <int_almost_empty_dly1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dummy_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dummy_empty> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dummy_almost_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dummy_almost_empty> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <backup_cond> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <enable_rd_addr_inc> equivalent to <enable_rd_addr_decr> has been removed
    Register <ld_occ_mark_into_norm> equivalent to <ld_addr_mark_into_write> has been removed
    Register <ld_occ_norm_into_mark> equivalent to <ld_addr_write_into_mark> has been removed
    Found finite state machine <FSM_14> for signal <trans_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 12                                             |
    | Inputs             | 3                                              |
    | Outputs            | 9                                              |
    | Clock              | Bus_clk (rising_edge)                          |
    | Reset              | Bus_rst (positive)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | reset1                                         |
    | Power Up State     | reset1                                         |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <burst_dly1>.
    Found 1-bit register for signal <enable_mark_addr_inc>.
    Found 1-bit register for signal <enable_rd_addr_decr>.
    Found 1-bit register for signal <enable_wr_addr_inc>.
    Found 1-bit register for signal <end_of_burst>.
    Found 1-bit register for signal <hold_ack>.
    Found 1-bit register for signal <int_empty_dly1>.
    Found 1-bit register for signal <int_full_dly1>.
    Found 1-bit register for signal <int_full_dly2>.
    Found 1-bit register for signal <ld_addr_mark_into_write>.
    Found 1-bit register for signal <ld_addr_write_into_mark>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  11 D-type flip-flop(s).
Unit <rdpfifo_dp_cntl> synthesized.


Synthesizing Unit <wrpfifo_dp_cntl>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/wrpfifo_dp_cntl.vhd".
WARNING:Xst:647 - Input <Burst_wr_xfer> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <rdreq_dly1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <int_almost_empty_dly1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dummy_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dummy_empty> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dummy_almost_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dummy_almost_empty> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <enable_mark_addr_inc> equivalent to <enable_mark_addr_decr> has been removed
    Register <enable_rd_addr_inc> equivalent to <enable_rd_addr_decr> has been removed
    Register <ld_occ_mark_into_norm> equivalent to <ld_addr_mark_into_read> has been removed
    Register <ld_occ_norm_into_mark> equivalent to <ld_addr_read_into_mark> has been removed
    Found finite state machine <FSM_15> for signal <trans_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 13                                             |
    | Inputs             | 3                                              |
    | Outputs            | 11                                             |
    | Clock              | Bus_clk (rising_edge)                          |
    | Reset              | Bus_rst (positive)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | reset1                                         |
    | Power Up State     | reset1                                         |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <back_to_back_rd>.
    Found 1-bit register for signal <bkup_recover>.
    Found 1-bit register for signal <enable_mark_addr_decr>.
    Found 1-bit register for signal <enable_rd_addr_decr>.
    Found 1-bit register for signal <enable_wr_addr_inc>.
    Found 1-bit register for signal <hold_ack>.
    Found 1-bit register for signal <int_empty_dly1>.
    Found 1-bit register for signal <int_full_dly1>.
    Found 1-bit register for signal <int_full_dly2>.
    Found 1-bit register for signal <int_rdack>.
    Found 1-bit register for signal <ld_addr_mark_into_read>.
    Found 1-bit register for signal <ld_addr_read_into_mark>.
    Found 1-bit register for signal <rdack_dly1>.
    Found 1-bit register for signal <valid_read>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  14 D-type flip-flop(s).
Unit <wrpfifo_dp_cntl> synthesized.


Synthesizing Unit <plb_slave_attach_dtime_dma>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/plb_slave_attach_dtime_dma.vhd".
WARNING:Xst:647 - Input <MUX2SA_Retry> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <wrreq_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wr_buf_burst_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wrdack_i_dly1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_wrburst_term_adcon> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_rdburst_term_adcon> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_rd_data_ack> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <local_addrsel> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <lcl_pavalid_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <last_wr_data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <decoding_plb_addr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <combo_addrphase_abort> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cmd_wrprim_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cmd_savalid_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cmd_reqpri_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cmd_rdprim_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cmd_pendreq_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cmd_pendpri_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cmd_ordered_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cmd_msize_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cmd_lockerr_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cmd_guarded_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cmd_compress_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cmd_buslock_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <addr_cntr_clken_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Control_AlmostDone_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <lcl_wait_i> equivalent to <decoding_local_addr> has been removed
    Register <set_lcl_busy> equivalent to <lcl_addrack_i> has been removed
    Register <sl_addrack_i> equivalent to <set_sl_busy> has been removed
    Register <sl_wait_i> equivalent to <set_sl_busy> has been removed
    Register <sl_rearbitrate_i> equivalent to <sig_inhib_Addr_cntr_ld> has been removed
INFO:Xst:1799 - State iwr_burst_indet1 is never reached in FSM <ipif_wr_cntl_state>.
    Found finite state machine <FSM_16> for signal <ipif_wr_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 26                                             |
    | Inputs             | 12                                             |
    | Outputs            | 5                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | Bus_Reset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | iwr_idle                                       |
    | Power Up State     | iwr_idle                                       |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_17> for signal <plb_read_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 21                                             |
    | Inputs             | 8                                              |
    | Outputs            | 6                                              |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | Bus_Reset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | busrd_idle                                     |
    | Power Up State     | busrd_idle                                     |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_18> for signal <addr_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 8                                              |
    | Outputs            | 13                                             |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | Bus_Reset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | validate_req                                   |
    | Power Up State     | validate_req                                   |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_19> for signal <plb_write_cntl_state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 46                                             |
    | Inputs             | 17                                             |
    | Outputs            | 16                                             |
    | Clock              | Bus_Clk (rising_edge)                          |
    | Reset              | Bus_Reset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | wrcntl_idle                                    |
    | Power Up State     | wrcntl_idle                                    |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 16x1-bit ROM for signal <valid_cmd_size<0>>.
    Found 1-bit register for signal <burst_transfer_reg>.
    Found 64-bit register for signal <Bus2IP_Data_i>.
    Found 2-bit register for signal <Bus2IP_masterID_i>.
    Found 1-bit register for signal <Bus2IP_RdBurst_i>.
    Found 42-bit register for signal <Bus2IP_RDCE_i>.
    Found 1-bit register for signal <bus2ip_rdreq_i>.
    Found 1-bit register for signal <bus2ip_rnw_i>.
    Found 4-bit register for signal <bus2ip_size_i>.
    Found 3-bit register for signal <bus2ip_type_i>.
    Found 1-bit register for signal <Bus2IP_WrBurst_i>.
    Found 42-bit register for signal <Bus2IP_WRCE_i>.
    Found 1-bit register for signal <bus2ip_wrreq_i>.
    Found 1-bit register for signal <cacheln_burst_reg>.
    Found 1-bit register for signal <clear_rd_busy>.
    Found 1-bit register for signal <clear_wr_busy>.
    Found 1-bit register for signal <cmd_abort_reg>.
    Found 32-bit register for signal <cmd_abus_reg>.
    Found 8-bit register for signal <cmd_be_reg>.
    Found 2-bit register for signal <cmd_masterid_reg>.
    Found 1-bit register for signal <cmd_rdburst_reg>.
    Found 1-bit register for signal <cmd_rnw_reg>.
    Found 4-bit register for signal <cmd_size_reg>.
    Found 3-bit register for signal <cmd_type_reg>.
    Found 1-bit register for signal <cmd_wrburst_reg>.
    Found 64-bit register for signal <cmd_wrdbus_reg>.
    Found 7-bit updown counter for signal <data_cycle_count>.
    Found 4-bit comparator greatequal for signal <data_cycle_count$cmp_ge0000> created at line 3212.
    Found 4-bit comparator less for signal <data_cycle_count$cmp_lt0000> created at line 3205.
    Found 5-bit subtractor for signal <data_cycle_count$sub0000> created at line 3220.
    Found 9-bit up counter for signal <data_wdt_count>.
    Found 1-bit register for signal <decoding_local_addr>.
    Found 1-bit register for signal <flush_lcl_request>.
    Found 1-bit register for signal <flush_plb_request>.
    Found 1-bit register for signal <indeterminate_burst_reg>.
    Found 1-bit register for signal <ipic_rdack_i>.
    Found 1-bit register for signal <ipic_wrack_i>.
    Found 1-bit register for signal <lcl_addrack_i>.
    Found 1-bit register for signal <lcl_busy_i>.
    Found 1-bit register for signal <lcl_decode_rdy>.
    Found 1-bit register for signal <lcl_merr_i>.
    Found 1-bit register for signal <lcl_rdBTerm_i>.
    Found 1-bit register for signal <lcl_rdComp_i>.
    Found 1-bit register for signal <lcl_rdDAck_i>.
    Found 64-bit register for signal <lcl_rdDBus_i>.
    Found 1-bit register for signal <lcl_wr_dvld_reg>.
    Found 1-bit register for signal <lcl_wr_en>.
    Found 1-bit register for signal <lcl_wrBTerm_i>.
    Found 1-bit register for signal <lcl_wrComp_i>.
    Found 1-bit register for signal <lcl_wrcyclecnt_adjust>.
    Found 1-bit register for signal <line_done_dly1>.
    Found 1-bit register for signal <line_done_dly2>.
    Found 2-bit register for signal <master_id>.
    Found 4-bit register for signal <num_data_beats_minus1_reg>.
    Found 1-bit register for signal <plb_pavalid_reg>.
    Found 1-bit register for signal <rd_dphase_active>.
    Found 1-bit register for signal <set_sl_busy>.
    Found 1-bit register for signal <sig_inhib_Addr_cntr_ld>.
    Found 1-bit register for signal <single_transfer_reg>.
    Found 1-bit register for signal <sl_busy_i>.
    Found 4-bit register for signal <sl_mbusy_i>.
    Found 4-bit register for signal <sl_merr_i>.
    Found 1-bit register for signal <sl_rdbterm_i>.
    Found 1-bit register for signal <sl_rdcomp_i>.
    Found 1-bit register for signal <sl_rddack_i>.
    Found 64-bit register for signal <sl_rddbus_i>.
    Found 4-bit register for signal <sl_rdwdaddr_i>.
    Found 2-bit register for signal <sl_ssize_i>.
    Found 1-bit register for signal <sl_wrbterm_i>.
    Found 1-bit register for signal <sl_wrcomp_i>.
    Found 1-bit register for signal <sl_wrdack_i>.
    Found 1-bit register for signal <wr_buf_rden>.
    Found 1-bit register for signal <wr_buf_wren_plb>.
    Found 1-bit register for signal <wr_dphase_active>.
    Found 5-bit comparator less for signal <wrbuf_goingfull$cmp_lt0000> created at line 2741.
    Summary:
	inferred   4 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred 466 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <plb_slave_attach_dtime_dma> synthesized.


Synthesizing Unit <rdpfifo_top>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/rdpfifo_top.vhd".
WARNING:Xst:646 - Signal <sig_srl_rdreq> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sig_burst_rd_xfer> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <rdpfifo_top> synthesized.


Synthesizing Unit <wrpfifo_top>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/wrpfifo_top.vhd".
Unit <wrpfifo_top> synthesized.


Synthesizing Unit <plb_ipif>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_00_a/hdl/vhdl/plb_ipif.vhd".
WARNING:Xst:647 - Input <IP2Bus_MstWrReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_MstBusLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_PostedWrInh> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2IP_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_MstBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_MstBE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_MstNum> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IP2Bus_MstRdReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <ip_xfer_num> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ip_inferred_be_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WFIFO2DMA_Full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <WFIFO2DMA_AlmostFull> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <SA2MA_WrAck_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <SA2MA_Retry_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <SA2MA_RdRdy_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <SA2MA_ErrAck_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <RFIFO2DMA_Occupancy> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <RFIFO2DMA_Empty> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <RFIFO2DMA_AlmostEmpty> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Mstr_sel_ma_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <MST2INTC_Irpt_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Intr2Bus_WrAck> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Intr2Bus_ToutSup> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Intr2Bus_Retry> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Intr2Bus_RdAck> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Intr2Bus_Error> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IRPT2Bus_Data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <plb_ipif> synthesized.


Synthesizing Unit <xemac>.
    Related source file is "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/xemac.vhd".
WARNING:Xst:1780 - Signal <zERO_DWIDTH> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <zERO_BE> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <zERO_AWIDTH> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000.
WARNING:Xst:646 - Signal <wFIFO2IP_Empty> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tState> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rState> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <phy_tx_er_i3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <phy_tx_er_i2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <phy_tx_en_i3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <phy_tx_en_i2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <phy_tx_data_i3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <phy_tx_data_i2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <phy_rx_er_i3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <phy_rx_er_d1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <phy_rx_data_i2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <phy_rx_clk_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <phy_mii_clk_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <phy_dv_i3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <phy_dv_i2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <phy_dv_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bus2IP_WrReq> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bus2IP_RdReq> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bus2IP_Data<32:63>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Bus2IP_WrCE<0:15>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Bus2IP_WrCE<32:41>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Bus2IP_RdCE<0:15>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Bus2IP_RdCE<32:41>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xemac> synthesized.


Synthesizing Unit <plb_ethernet>.
    Related source file is "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/xlpp/plb_ethernet_v1_01_a/hdl/vhdl/plb_ethernet.vhd".
WARNING:Xst:647 - Input <PHY_Mii_clk_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <plb_ethernet> synthesized.


Synthesizing Unit <plb_eth1_contr_wrapper>.
    Related source file is "/home/atana/RTI/dnepr/hw/mm010_dd13_dts/hdl/plb_eth1_contr_wrapper.vhd".
Unit <plb_eth1_contr_wrapper> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 178
 16x1-bit ROM                                          : 171
 16x6-bit ROM                                          : 2
 4x4-bit ROM                                           : 1
 4x8-bit ROM                                           : 2
 8x8-bit ROM                                           : 2
# Adders/Subtractors                                   : 23
 10-bit adder                                          : 1
 10-bit subtractor                                     : 4
 11-bit addsub                                         : 2
 30-bit adder                                          : 1
 32-bit adder                                          : 9
 5-bit adder                                           : 1
 5-bit subtractor                                      : 2
 6-bit subtractor                                      : 1
 8-bit adder                                           : 2
# Counters                                             : 27
 10-bit down counter                                   : 1
 12-bit down counter                                   : 2
 12-bit up counter                                     : 1
 16-bit down counter                                   : 1
 16-bit updown counter                                 : 5
 17-bit up counter                                     : 1
 2-bit up counter                                      : 1
 4-bit down counter                                    : 2
 4-bit up counter                                      : 2
 4-bit updown counter                                  : 1
 5-bit down counter                                    : 4
 5-bit up counter                                      : 1
 6-bit down counter                                    : 1
 7-bit down counter                                    : 2
 7-bit updown counter                                  : 1
 9-bit up counter                                      : 1
# Registers                                            : 773
 1-bit register                                        : 681
 10-bit register                                       : 8
 11-bit register                                       : 4
 12-bit register                                       : 2
 13-bit register                                       : 1
 14-bit register                                       : 1
 16-bit register                                       : 15
 2-bit register                                        : 5
 22-bit register                                       : 2
 24-bit register                                       : 1
 3-bit register                                        : 4
 30-bit register                                       : 1
 32-bit register                                       : 13
 4-bit register                                        : 6
 42-bit register                                       : 3
 5-bit register                                        : 6
 64-bit register                                       : 4
 7-bit register                                        : 3
 8-bit register                                        : 12
 9-bit register                                        : 1
# Comparators                                          : 19
 10-bit comparator greatequal                          : 2
 12-bit comparator greatequal                          : 1
 12-bit comparator greater                             : 1
 12-bit comparator lessequal                           : 1
 16-bit comparator equal                               : 1
 16-bit comparator greatequal                          : 1
 16-bit comparator less                                : 1
 16-bit comparator not equal                           : 1
 32-bit comparator equal                               : 1
 32-bit comparator lessequal                           : 1
 32-bit comparator not equal                           : 1
 4-bit comparator greatequal                           : 1
 4-bit comparator less                                 : 1
 48-bit comparator equal                               : 1
 48-bit comparator not equal                           : 2
 5-bit comparator greater                              : 1
 5-bit comparator less                                 : 1
# Multiplexers                                         : 16
 1-bit 19-to-1 multiplexer                             : 12
 32-bit 4-to-1 multiplexer                             : 2
 4-bit 16-to-1 multiplexer                             : 1
 5-bit 19-to-1 multiplexer                             : 1
# Xors                                                 : 268
 1-bit xor2                                            : 252
 1-bit xor3                                            : 16

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_19> for best encoding.
Optimizing FSM <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/plb_write_cntl_state/FSM> on signal <plb_write_cntl_state[1:10]> with one-hot encoding.
---------------------------------
 State             | Encoding
---------------------------------
 wrcntl_idle       | 0000000001
 pbwr_init         | 0000000010
 pbwr_burst_fixed  | 0000100000
 pbwr_burst_indet  | 0000010000
 pbwrite_flush     | 0000001000
 lclwr_init        | 0000000100
 lclwr_single      | 1000000000
 lclwr_burst_fixed | 0100000000
 lclwr_burst_indet | 0010000000
 lclwrite_flush    | 0001000000
---------------------------------
Analyzing FSM <FSM_18> for best encoding.
Optimizing FSM <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/addr_cntl_state/FSM> on signal <addr_cntl_state[1:3]> with sequential encoding.
-----------------------------
 State           | Encoding
-----------------------------
 validate_req    | 000
 rearb_plb       | 100
 gen_plb_addrack | 011
 decode_lcl_req1 | 010
 decode_lcl_req2 | 101
 gen_lcl_addrack | 110
 abort_flush     | 001
-----------------------------
Analyzing FSM <FSM_17> for best encoding.
Optimizing FSM <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/plb_read_cntl_state/FSM> on signal <plb_read_cntl_state[1:3]> with sequential encoding.
------------------------------------
 State                  | Encoding
------------------------------------
 busrd_idle             | 000
 busrd_single_init      | 011
 busrd_single           | 101
 busrd_burst_init       | 010
 busrd_burst_fixed      | 110
 busrd_burst_indet_init | 001
 busrd_burst_indet      | 111
 busread_flush          | 100
------------------------------------
Analyzing FSM <FSM_16> for best encoding.
Optimizing FSM <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/ipif_wr_cntl_state/FSM> on signal <ipif_wr_cntl_state[1:7]> with one-hot encoding.
------------------------------
 State            | Encoding
------------------------------
 iwr_idle         | 0000001
 iwr_init         | 0000100
 ilclwr_init1     | 0000010
 ilclwr_init2     | 0010000
 iwr_burst_indet1 | unreached
 iwr_burst_fixed1 | 1000000
 iwr_single1      | 0100000
 iwr_done         | 0001000
------------------------------
Analyzing FSM <FSM_15> for best encoding.
Optimizing FSM <plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/trans_state/FSM> on signal <trans_state[1:4]> with sequential encoding.
------------------------
 State      | Encoding
------------------------
 reset1     | 0000
 normal_op  | 0010
 packet_op  | 0101
 rest1      | 0011
 rest2      | 0110
 mark1      | 0001
 rls1       | 0100
 pkt_update | 0111
 nml_update | 1000
------------------------
Analyzing FSM <FSM_14> for best encoding.
Optimizing FSM <plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/trans_state/FSM> on signal <trans_state[1:3]> with sequential encoding.
------------------------
 State      | Encoding
------------------------
 reset1     | 000
 normal_op  | 010
 packet_op  | 101
 rest1      | 011
 mark1      | 001
 rls1       | 100
 pkt_update | 110
 nml_update | 111
------------------------
Analyzing FSM <FSM_13> for best encoding.
Optimizing FSM <plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_read_sm_cs/FSM> on signal <ip_read_sm_cs[1:2]> with sequential encoding.
------------------------------------
 State                  | Encoding
------------------------------------
 ip_rd_idle             | 00
 ip_rd_fifo_read_single | unreached
 ip_rd_fifo_read_burst  | unreached
 ip_wait_addrack        | 01
 ip_rd_start_plb        | 10
 ip_rd_end_burst        | 11
------------------------------------
Analyzing FSM <FSM_12> for best encoding.
Optimizing FSM <plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_write_sm_cs/FSM> on signal <ip_write_sm_cs[1:3]> with sequential encoding.
-------------------------------------
 State                   | Encoding
-------------------------------------
 ip_wr_idle              | 000
 ip_wr_fifo_write_single | 001
 ip_wr_fifo_write_burst  | 010
 ip_wr_start_plb         | 011
 ip_wr_end_burst         | 100
-------------------------------------
Analyzing FSM <FSM_11> for best encoding.
Optimizing FSM <plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/read_state_machine_cs/FSM> on signal <read_state_machine_cs[1:3]> with user encoding.
----------------------------------
 State                | Encoding
----------------------------------
 read_idle            | 000
 read_dataphase       | 001
 wait_ipic_wr_done    | 010
 handle_rdbterm_wait0 | 011
 handle_rdbterm       | 100
----------------------------------
Analyzing FSM <FSM_10> for best encoding.
Optimizing FSM <plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/write_state_machine_cs/FSM> on signal <write_state_machine_cs[1:3]> with sequential encoding.
----------------------------------
 State                | Encoding
----------------------------------
 write_idle           | 000
 write_dataphase      | 010
 handle_wrbterm_wait0 | 001
 handle_wrbterm       | 100
 wait_till_done       | 011
----------------------------------
Analyzing FSM <FSM_9> for best encoding.
Optimizing FSM <plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/priority_bump_sm_cs/FSM> on signal <priority_bump_sm_cs[1:2]> with sequential encoding.
-------------------------------
 State             | Encoding
-------------------------------
 wait_for_request  | 00
 active_request    | 01
 increase_priority | 10
-------------------------------
Analyzing FSM <FSM_8> for best encoding.
Optimizing FSM <plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/addr_state_machine_cs/FSM> on signal <addr_state_machine_cs[1:3]> with sequential encoding.
---------------------------------
 State               | Encoding
---------------------------------
 idle                | 000
 wait_for_sa_addrack | 001
 new_trans_wait      | 010
 finish_trans_wait   | 011
 request             | 100
 handle_rearb0       | 101
 handle_rearb1       | 110
---------------------------------
Analyzing FSM <FSM_7> for best encoding.
Optimizing FSM <plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/thisState2/FSM> on signal <thisState2[1:2]> with gray encoding.
---------------------------
 State         | Encoding
---------------------------
 waitfortxdone | 00
 wrpulse       | 01
 waitendwr     | 11
---------------------------
Analyzing FSM <FSM_6> for best encoding.
Optimizing FSM <plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_status_reg/thisState/FSM> on signal <thisState[1:3]> with gray encoding.
-------------------------
 State       | Encoding
-------------------------
 waitforread | 000
 rdpulse     | 001
 ackcheck    | 011
 pause       | 010
 genack      | 110
 waitendrd   | 111
-------------------------
Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/thisState2/FSM> on signal <thisState2[1:3]> with gray encoding.
------------------------------
 State            | Encoding
------------------------------
 waitfifonotempty | 000
 starttx          | 001
 starttx2         | 011
 waittxdone       | 010
 pause            | 110
------------------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg3_generate.inst_tx_length_reg/thisState/FSM> on signal <thisState[1:3]> with gray encoding.
-------------------------
 State       | Encoding
-------------------------
 waitforread | 000
 rdpulse     | 110
 ackcheck    | 001
 genack      | 011
 waitendrd   | 010
-------------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/thisState/FSM> on signal <thisState[1:3]> with gray encoding.
-------------------------
 State       | Encoding
-------------------------
 waitforread | 000
 rdpulse     | 111
 ackcheck    | 001
 pause       | 110
 pause1      | 011
 genack      | 010
 waitendrd   | 101
-------------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RESET.I_RESET_CONTROL/sw_reset_state/FSM> on signal <sw_reset_state[1:2]> with gray encoding.
--------------------------
 State        | Encoding
--------------------------
 idle         | 00
 wait_for_bus | 01
 reset_1      | 11
 reset_2      | 10
--------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_DEFERRAL_CONTROL/inst_deferral_state/thisState/FSM> on signal <thisState[1:2]> with sequential encoding.
---------------------------
 State         | Encoding
---------------------------
 loadcntr      | 00
 startifgp1cnt | 01
 startifgp2cnt | 10
 cntdone       | 11
---------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <plb_eth1_contr/XEMAC_I/INST_EMAC/MII_generate.inst_mgmnt/inst_mii_state/thisState/FSM> on signal <thisState[1:16]> with one-hot encoding.
-----------------------------------
 State         | Encoding
-----------------------------------
 idle          | 0000000000000001
 preamble      | 0000000000000010
 start1        | 0000000000000100
 start2        | 0000000000001000
 op1           | 0000000000010000
 op2           | 0000000000100000
 ldadrs        | 0000000001000000
 shftadrs      | 0000000010000000
 turnaround1   | 0000000100000000
 turnaround2   | 0000100000000000
 readdata      | 0000001000000000
 ldwritedata   | 0001000000000000
 writedata     | 0010000000000000
 finished      | 0100000000000000
 readerror     | 0000010000000000
 storereaddata | 1000000000000000
-----------------------------------
Reading module "ethernet_v1_01_a_dmem_v2.ngo" ( "ethernet_v1_01_a_dmem_v2.ngo" unchanged since last run )...
Loading core <ethernet_v1_01_a_dmem_v2> for timing and area information for instance <V2_DMEM.I_RX_FIFO>.
Loading core <ethernet_v1_01_a_dmem_v2> for timing and area information for instance <V2_DMEM.I_WRAP_FIFO>.
Loading core <ethernet_v1_01_a_dmem_v2> for timing and area information for instance <V2_DMEM.I_TX_FIFO>.
WARNING:Xst:2404 -  FFs/Latches <mir_rd<0:28>> (without init value) have a constant value of 0 in block <mir_reg>.
WARNING:Xst:2404 -  FFs/Latches <rsr_rd<0:0>> (without init value) have a constant value of 0 in block <registers>.
Loading device for application Rf_Device from file '2vp50.nph' in environment /opt/Xilinx/10.1/ISE:/opt/Xilinx/10.1/EDK.

Synthesizing (advanced) Unit <XST_ADVANCED_MACRO_ACCU_LPM_ADD_SUB_1_LPM_DFF_18>.
The following registers are absorbed into accumulator <count>: 1 register on signal <cntr11bit>.
Unit <XST_ADVANCED_MACRO_ACCU_LPM_ADD_SUB_1_LPM_DFF_18> synthesized (advanced).

Synthesizing (advanced) Unit <addr_reg_cntr_brst_1>.
INFO:Xst - HDL ADVISOR - Asynchronous or synchronous initialization of the register <Addr_Cnt_Size_reg> prevents it from being combined with the ROM <Mrom_Addr_Cnt_Size_reg_rom0000> for implementation as read-only block RAM.
Unit <addr_reg_cntr_brst_1> synthesized (advanced).

Synthesizing (advanced) Unit <addr_reg_cntr_brst_2>.
INFO:Xst - HDL ADVISOR - Asynchronous or synchronous initialization of the register <Addr_Cnt_Size_reg> prevents it from being combined with the ROM <Mrom_Addr_Cnt_Size_reg_rom0000> for implementation as read-only block RAM.
Unit <addr_reg_cntr_brst_2> synthesized (advanced).

Synthesizing (advanced) Unit <plb_slave_attach_dtime_dma>.
INFO:Xst - HDL ADVISOR - Asynchronous or synchronous initialization of the register <cmd_size_reg> prevents it from being combined with the ROM <Mrom_valid_cmd_size<0>> for implementation as read-only block RAM.
Unit <plb_slave_attach_dtime_dma> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 20
# ROMs                                                 : 178
 16x1-bit ROM                                          : 171
 16x6-bit ROM                                          : 2
 4x4-bit ROM                                           : 1
 4x8-bit ROM                                           : 2
 8x8-bit ROM                                           : 2
# Adders/Subtractors                                   : 11
 10-bit adder                                          : 1
 10-bit subtractor borrow in                           : 2
 30-bit adder                                          : 1
 32-bit adder                                          : 1
 5-bit adder                                           : 1
 5-bit subtractor                                      : 2
 6-bit subtractor                                      : 1
 8-bit adder                                           : 2
# Counters                                             : 27
 10-bit down counter                                   : 1
 12-bit down counter                                   : 2
 12-bit up counter                                     : 1
 16-bit down counter                                   : 1
 16-bit updown counter                                 : 5
 17-bit up counter                                     : 1
 2-bit up counter                                      : 1
 4-bit down counter                                    : 2
 4-bit up counter                                      : 2
 4-bit updown counter                                  : 1
 5-bit down counter                                    : 4
 5-bit up counter                                      : 1
 6-bit down counter                                    : 1
 7-bit down counter                                    : 2
 7-bit updown counter                                  : 1
 9-bit up counter                                      : 1
# Accumulators                                         : 2
 11-bit updown loadable accumulator                    : 2
# Registers                                            : 2948
 Flip-Flops                                            : 2948
# Comparators                                          : 19
 10-bit comparator greatequal                          : 2
 12-bit comparator greatequal                          : 1
 12-bit comparator greater                             : 1
 12-bit comparator lessequal                           : 1
 16-bit comparator equal                               : 1
 16-bit comparator greatequal                          : 1
 16-bit comparator less                                : 1
 16-bit comparator not equal                           : 1
 32-bit comparator equal                               : 1
 32-bit comparator lessequal                           : 1
 32-bit comparator not equal                           : 1
 4-bit comparator greatequal                           : 1
 4-bit comparator less                                 : 1
 48-bit comparator equal                               : 1
 48-bit comparator not equal                           : 2
 5-bit comparator greater                              : 1
 5-bit comparator less                                 : 1
# Multiplexers                                         : 15
 1-bit 19-to-1 multiplexer                             : 12
 32-bit 4-to-1 multiplexer                             : 1
 4-bit 16-to-1 multiplexer                             : 1
 5-bit 19-to-1 multiplexer                             : 1
# Xors                                                 : 268
 1-bit xor2                                            : 252
 1-bit xor3                                            : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <mir_rd_1> (without init value) has a constant value of 0 in block <mir_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mir_rd_2> (without init value) has a constant value of 0 in block <mir_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mir_rd_3> (without init value) has a constant value of 0 in block <mir_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mir_rd_4> (without init value) has a constant value of 0 in block <mir_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mir_rd_5> (without init value) has a constant value of 0 in block <mir_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mir_rd_6> (without init value) has a constant value of 0 in block <mir_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mir_rd_8> (without init value) has a constant value of 0 in block <mir_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mir_rd_9> (without init value) has a constant value of 0 in block <mir_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mir_rd_10> (without init value) has a constant value of 0 in block <mir_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mir_rd_11> (without init value) has a constant value of 0 in block <mir_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mir_rd_12> (without init value) has a constant value of 0 in block <mir_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mir_rd_13> (without init value) has a constant value of 0 in block <mir_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mir_rd_14> (without init value) has a constant value of 0 in block <mir_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mir_rd_15> (without init value) has a constant value of 0 in block <mir_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mir_rd_16> (without init value) has a constant value of 0 in block <mir_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mir_rd_17> (without init value) has a constant value of 0 in block <mir_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mir_rd_18> (without init value) has a constant value of 0 in block <mir_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mir_rd_19> (without init value) has a constant value of 0 in block <mir_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mir_rd_20> (without init value) has a constant value of 0 in block <mir_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mir_rd_21> (without init value) has a constant value of 0 in block <mir_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mir_rd_22> (without init value) has a constant value of 0 in block <mir_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mir_rd_23> (without init value) has a constant value of 0 in block <mir_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mir_rd_24> (without init value) has a constant value of 0 in block <mir_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mir_rd_25> (without init value) has a constant value of 0 in block <mir_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mir_rd_26> (without init value) has a constant value of 0 in block <mir_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mir_rd_27> (without init value) has a constant value of 0 in block <mir_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <emac_control_rd_23> (without init value) has a constant value of 0 in block <emac_control_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <emac_control_rd_22> (without init value) has a constant value of 0 in block <emac_control_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <emac_control_rd_20> (without init value) has a constant value of 0 in block <emac_control_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_status_rd_8> (without init value) has a constant value of 0 in block <tx_status_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_status_rd_9> (without init value) has a constant value of 0 in block <tx_status_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_status_rd_10> (without init value) has a constant value of 0 in block <tx_status_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_status_rd_11> (without init value) has a constant value of 0 in block <tx_status_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_status_rd_12> (without init value) has a constant value of 0 in block <tx_status_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_status_rd_13> (without init value) has a constant value of 0 in block <tx_status_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_status_rd_14> (without init value) has a constant value of 0 in block <tx_status_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_status_rd_15> (without init value) has a constant value of 0 in block <tx_status_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_status_rd_16> (without init value) has a constant value of 0 in block <tx_status_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_status_rd_17> (without init value) has a constant value of 0 in block <tx_status_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_status_rd_18> (without init value) has a constant value of 0 in block <tx_status_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_status_rd_19> (without init value) has a constant value of 0 in block <tx_status_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_status_rd_20> (without init value) has a constant value of 0 in block <tx_status_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_status_rd_21> (without init value) has a constant value of 0 in block <tx_status_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_status_rd_22> (without init value) has a constant value of 0 in block <tx_status_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_status_rd_23> (without init value) has a constant value of 0 in block <tx_status_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_status_rd_24> (without init value) has a constant value of 0 in block <tx_status_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_status_rd_25> (without init value) has a constant value of 0 in block <tx_status_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_status_rd_26> (without init value) has a constant value of 0 in block <tx_status_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_status_rd_27> (without init value) has a constant value of 0 in block <tx_status_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_status_rd_28> (without init value) has a constant value of 0 in block <tx_status_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_status_rd_29> (without init value) has a constant value of 0 in block <tx_status_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tx_status_rd_30> (without init value) has a constant value of 0 in block <tx_status_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RdCE_Out_i_reg_0> (without init value) has a constant value of 0 in block <address_decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sl_rdwdaddr_i_3> (without init value) has a constant value of 0 in block <plb_slave_attach_dtime_dma>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <mir_rd_28> in Unit <mir_reg> is equivalent to the following 2 FFs/Latches, which will be removed : <mir_rd_7> <mir_rd_0> 
INFO:Xst:2261 - The FF/Latch <CE_Out_i_reg_35> in Unit <address_decoder> is equivalent to the following FF/Latch, which will be removed : <CS_Out_i_reg_4> 
INFO:Xst:2261 - The FF/Latch <CE_Out_i_reg_38> in Unit <address_decoder> is equivalent to the following FF/Latch, which will be removed : <CS_Out_i_reg_6> 
INFO:Xst:2261 - The FF/Latch <CE_Out_i_reg_39> in Unit <address_decoder> is equivalent to the following FF/Latch, which will be removed : <CS_Out_i_reg_7> 
INFO:Xst:2261 - The FF/Latch <CE_Out_i_reg_32> in Unit <address_decoder> is equivalent to the following FF/Latch, which will be removed : <CS_Out_i_reg_2> 
INFO:Xst:2261 - The FF/Latch <master_id_0> in Unit <plb_slave_attach_dtime_dma> is equivalent to the following FF/Latch, which will be removed : <Bus2IP_masterID_i_1> 
INFO:Xst:2261 - The FF/Latch <master_id_1> in Unit <plb_slave_attach_dtime_dma> is equivalent to the following FF/Latch, which will be removed : <Bus2IP_masterID_i_0> 
WARNING:Xst:2677 - Node <INST_RXLENGTHCNTR/underflow> of sequential type is unconnected in block <receive>.
INFO:Xst:2261 - The FF/Latch <plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RESET.I_RESET_CONTROL/sw_reset_state_FSM_FFd1> in Unit <plb_eth1_contr_wrapper> is equivalent to the following FF/Latch, which will be removed : <plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RESET.I_RESET_CONTROL/sm_reset> 

Optimizing unit <plb_eth1_contr_wrapper> ...

Optimizing unit <miishiftout> ...

Optimizing unit <emac_control_reg> ...

Optimizing unit <ifgp_reg> ...

Optimizing unit <sah_reg> ...

Optimizing unit <sal_reg> ...

Optimizing unit <mgtcr_reg> ...

Optimizing unit <mgtdr_reg> ...

Optimizing unit <pauseCntr> ...

Optimizing unit <nibshiftin> ...

Optimizing unit <nibshiftdain> ...

Optimizing unit <crcgenrx> ...

Optimizing unit <nibshiftout> ...

Optimizing unit <CRCNibShiftReg> ...

Optimizing unit <interrupt_control> ...

Optimizing unit <plb_sesr_sear> ...

Optimizing unit <addr_reg_cntr_brst_1> ...

Optimizing unit <addr_reg_cntr_brst_2> ...

Optimizing unit <ipif_control_rd> ...

Optimizing unit <ipif_control_wr> ...

Optimizing unit <SRL_FIFO64_2> ...

Optimizing unit <rx_state> ...

Optimizing unit <ld_arith_reg_1> ...

Optimizing unit <ld_arith_reg_2> ...

Optimizing unit <msh_cnt_1> ...

Optimizing unit <ld_arith_reg_3> ...

Optimizing unit <ld_arith_reg_4> ...

Optimizing unit <msh_cnt_2> ...

Optimizing unit <msh_cnt_3> ...

Optimizing unit <msh_cnt_4> ...

Optimizing unit <srl_fifo2_1> ...

Optimizing unit <ld_arith_reg_7> ...

Optimizing unit <ld_arith_reg2> ...

Optimizing unit <burst_size_calc> ...

Optimizing unit <srl_fifo2_2> ...

Optimizing unit <mgmnt> ...

Optimizing unit <rmfc_reg> ...

Optimizing unit <rcc_reg> ...

Optimizing unit <rfcsec_reg> ...

Optimizing unit <raec_reg> ...

Optimizing unit <tedc_reg> ...

Optimizing unit <crcgentx> ...

Optimizing unit <tx_state> ...

Optimizing unit <pf_dly1_mux> ...

Optimizing unit <receive> ...

Optimizing unit <rx_length_reg> ...

Optimizing unit <tx_length_reg> ...

Optimizing unit <tx_status_reg> ...

Optimizing unit <bocntr> ...

Optimizing unit <master_attachment> ...

Optimizing unit <address_decoder> ...
INFO:Xst:2261 - The FF/Latch <CS_Size_i_reg_2> in Unit <address_decoder> is equivalent to the following FF/Latch, which will be removed : <CS_Size_i_reg_1> 
INFO:Xst:2261 - The FF/Latch <CS_Size_i_reg_2> in Unit <address_decoder> is equivalent to the following FF/Latch, which will be removed : <CS_Size_i_reg_1> 
INFO:Xst:2261 - The FF/Latch <CS_Size_i_reg_2> in Unit <address_decoder> is equivalent to the following FF/Latch, which will be removed : <CS_Size_i_reg_1> 
INFO:Xst:2261 - The FF/Latch <CS_Size_i_reg_2> in Unit <address_decoder> is equivalent to the following FF/Latch, which will be removed : <CS_Size_i_reg_1> 

Optimizing unit <dma_sg> ...

Optimizing unit <pf_occ_counter> ...

Optimizing unit <registers> ...

Optimizing unit <transmit> ...

Optimizing unit <plb_dma_sg> ...

Optimizing unit <emac> ...

Optimizing unit <determinate_timer> ...

Optimizing unit <rdpfifo_dp_cntl> ...

Optimizing unit <wrpfifo_dp_cntl> ...

Optimizing unit <plb_slave_attach_dtime_dma> ...
INFO:Xst:2261 - The FF/Latch <ipif_wr_cntl_state_FSM_FFd4> in Unit <plb_slave_attach_dtime_dma> is equivalent to the following FF/Latch, which will be removed : <clear_wr_busy> 
INFO:Xst:2261 - The FF/Latch <ipif_wr_cntl_state_FSM_FFd4> in Unit <plb_slave_attach_dtime_dma> is equivalent to the following FF/Latch, which will be removed : <clear_wr_busy> 
WARNING:Xst:1710 - FF/Latch <plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_raec_reg/acoutner/count_15> (without init value) has a constant value of 0 in block <plb_eth1_contr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_raec_reg/acoutner/count_14> (without init value) has a constant value of 0 in block <plb_eth1_contr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_raec_reg/acoutner/count_13> (without init value) has a constant value of 0 in block <plb_eth1_contr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_raec_reg/acoutner/count_12> (without init value) has a constant value of 0 in block <plb_eth1_contr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_raec_reg/acoutner/count_11> (without init value) has a constant value of 0 in block <plb_eth1_contr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_raec_reg/acoutner/count_10> (without init value) has a constant value of 0 in block <plb_eth1_contr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_raec_reg/acoutner/count_9> (without init value) has a constant value of 0 in block <plb_eth1_contr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_raec_reg/acoutner/count_8> (without init value) has a constant value of 0 in block <plb_eth1_contr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_raec_reg/acoutner/count_7> (without init value) has a constant value of 0 in block <plb_eth1_contr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_raec_reg/acoutner/count_6> (without init value) has a constant value of 0 in block <plb_eth1_contr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_raec_reg/acoutner/count_5> (without init value) has a constant value of 0 in block <plb_eth1_contr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_raec_reg/acoutner/count_4> (without init value) has a constant value of 0 in block <plb_eth1_contr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_raec_reg/acoutner/count_3> (without init value) has a constant value of 0 in block <plb_eth1_contr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_raec_reg/acoutner/count_2> (without init value) has a constant value of 0 in block <plb_eth1_contr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_raec_reg/acoutner/count_1> (without init value) has a constant value of 0 in block <plb_eth1_contr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_raec_reg/acoutner/count_0> (without init value) has a constant value of 0 in block <plb_eth1_contr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_raec_reg/raec_reg_i_0> (without init value) has a constant value of 0 in block <plb_eth1_contr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_raec_reg/raec_reg_i_1> (without init value) has a constant value of 0 in block <plb_eth1_contr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_raec_reg/raec_reg_i_2> (without init value) has a constant value of 0 in block <plb_eth1_contr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_raec_reg/raec_reg_i_3> (without init value) has a constant value of 0 in block <plb_eth1_contr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_raec_reg/raec_reg_i_4> (without init value) has a constant value of 0 in block <plb_eth1_contr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_raec_reg/raec_reg_i_5> (without init value) has a constant value of 0 in block <plb_eth1_contr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_raec_reg/raec_reg_i_6> (without init value) has a constant value of 0 in block <plb_eth1_contr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_raec_reg/raec_reg_i_7> (without init value) has a constant value of 0 in block <plb_eth1_contr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_raec_reg/raec_reg_i_8> (without init value) has a constant value of 0 in block <plb_eth1_contr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_raec_reg/raec_reg_i_9> (without init value) has a constant value of 0 in block <plb_eth1_contr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_raec_reg/raec_reg_i_10> (without init value) has a constant value of 0 in block <plb_eth1_contr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_raec_reg/raec_reg_i_11> (without init value) has a constant value of 0 in block <plb_eth1_contr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_raec_reg/raec_reg_i_12> (without init value) has a constant value of 0 in block <plb_eth1_contr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_raec_reg/raec_reg_i_13> (without init value) has a constant value of 0 in block <plb_eth1_contr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_raec_reg/raec_reg_i_14> (without init value) has a constant value of 0 in block <plb_eth1_contr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_raec_reg/raec_reg_i_15> (without init value) has a constant value of 0 in block <plb_eth1_contr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_raec_reg/raec_rd_15> (without init value) has a constant value of 0 in block <plb_eth1_contr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_raec_reg/raec_rd_14> (without init value) has a constant value of 0 in block <plb_eth1_contr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_raec_reg/raec_rd_13> (without init value) has a constant value of 0 in block <plb_eth1_contr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_raec_reg/raec_rd_12> (without init value) has a constant value of 0 in block <plb_eth1_contr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_raec_reg/raec_rd_11> (without init value) has a constant value of 0 in block <plb_eth1_contr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_raec_reg/raec_rd_10> (without init value) has a constant value of 0 in block <plb_eth1_contr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_raec_reg/raec_rd_9> (without init value) has a constant value of 0 in block <plb_eth1_contr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_raec_reg/raec_rd_8> (without init value) has a constant value of 0 in block <plb_eth1_contr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_raec_reg/raec_rd_7> (without init value) has a constant value of 0 in block <plb_eth1_contr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_raec_reg/raec_rd_6> (without init value) has a constant value of 0 in block <plb_eth1_contr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_raec_reg/raec_rd_5> (without init value) has a constant value of 0 in block <plb_eth1_contr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_raec_reg/raec_rd_4> (without init value) has a constant value of 0 in block <plb_eth1_contr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_raec_reg/raec_rd_3> (without init value) has a constant value of 0 in block <plb_eth1_contr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_raec_reg/raec_rd_2> (without init value) has a constant value of 0 in block <plb_eth1_contr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_raec_reg/raec_rd_1> (without init value) has a constant value of 0 in block <plb_eth1_contr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/reg4_generate.inst_raec_reg/raec_rd_0> (without init value) has a constant value of 0 in block <plb_eth1_contr_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_rdreq> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/burst_rd_xfer> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_EMAC/inst_registers/inst_rx_length_reg/wr_overrun_i> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RXCRCNIBCNT/underflow_i> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_EMAC/phy_rx_clk_d2> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_EMAC/rxClkEn> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_EMAC/phy_rx_clk_d1> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_15> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_14> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_13> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_12> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_11> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_9> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_5> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_4> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CE_Out_i_reg_3> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CS_Out_i_reg_8> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CS_Out_i_reg_5> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CS_Out_i_reg_3> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CS_Out_i_reg_1> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CS_Out_i_reg_0> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_STEER_ADDRESS_COUNTER/reg_addr_plus_n_0> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_STEER_ADDRESS_COUNTER/reg_addr_plus_n_1> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_STEER_ADDRESS_COUNTER/reg_addr_1> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_STEER_ADDRESS_COUNTER/reg_addr_0> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/BE_out_i_7> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/BE_out_i_6> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/BE_out_i_5> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/BE_out_i_4> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/BE_out_i_3> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/BE_out_i_2> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/BE_out_i_1> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/BE_out_i_0> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_1> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_3> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_4> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_5> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_6> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_9> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_11> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_12> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_13> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_14> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_15> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_16> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_23> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_25> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_26> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_27> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_28> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_29> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_30> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_31> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_WRCE_i_41> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_merr_i> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_wrBTerm_i> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_3> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_4> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_5> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_9> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_11> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_12> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_13> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_14> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/Bus2IP_RDCE_i_15> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/ipic_rdack_i> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.
WARNING:Xst:2677 - Node <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_rdBTerm_i> of sequential type is unconnected in block <plb_eth1_contr_wrapper>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_BE_Reg_0> in Unit <plb_eth1_contr_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_BE_Reg_1> <plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_BE_Reg_2> <plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_BE_Reg_3> 
INFO:Xst:2261 - The FF/Latch <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_STEER_ADDRESS_COUNTER/Addr_Cnt_Size_reg_3> in Unit <plb_eth1_contr_wrapper> is equivalent to the following FF/Latch, which will be removed : <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/Addr_Cnt_Size_reg_3> 
INFO:Xst:2261 - The FF/Latch <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_STEER_ADDRESS_COUNTER/Addr_Cnt_Size_reg_2> in Unit <plb_eth1_contr_wrapper> is equivalent to the following FF/Latch, which will be removed : <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/Addr_Cnt_Size_reg_2> 
INFO:Xst:2261 - The FF/Latch <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_STEER_ADDRESS_COUNTER/Addr_Cnt_Size_reg_1> in Unit <plb_eth1_contr_wrapper> is equivalent to the following FF/Latch, which will be removed : <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/Addr_Cnt_Size_reg_1> 
INFO:Xst:2261 - The FF/Latch <plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DBE_1> in Unit <plb_eth1_contr_wrapper> is equivalent to the following FF/Latch, which will be removed : <plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DBT_1> 
INFO:Xst:2261 - The FF/Latch <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_STEER_ADDRESS_COUNTER/Addr_Cnt_Size_reg_0> in Unit <plb_eth1_contr_wrapper> is equivalent to the following FF/Latch, which will be removed : <plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_BUS_ADDRESS_COUNTER/Addr_Cnt_Size_reg_0> 
INFO:Xst:2261 - The FF/Latch <plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_BE_Reg_4> in Unit <plb_eth1_contr_wrapper> is equivalent to the following 3 FFs/Latches, which will be removed : <plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_BE_Reg_5> <plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_BE_Reg_6> <plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/ip_BE_Reg_7> 
INFO:Xst:2261 - The FF/Latch <plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DBE_0> in Unit <plb_eth1_contr_wrapper> is equivalent to the following FF/Latch, which will be removed : <plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DBT_0> 
INFO:Xst:2261 - The FF/Latch <plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_read_ack> in Unit <plb_eth1_contr_wrapper> is equivalent to the following FF/Latch, which will be removed : <plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_read_req> 
INFO:Xst:2260 - The FF/Latch <plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/SIZE_FF_GEN[3].FF_I> in Unit <plb_eth1_contr_wrapper> is equivalent to the following 2 FFs/Latches : <plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/SIZE_FF_GEN[2].FF_I> <plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/SIZE_FF_GEN[0].FF_I> 
INFO:Xst:2260 - The FF/Latch <plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/BE_FF_GEN[7].FF_I> in Unit <plb_eth1_contr_wrapper> is equivalent to the following 3 FFs/Latches : <plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/BE_FF_GEN[6].FF_I> <plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/BE_FF_GEN[5].FF_I> <plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/BE_FF_GEN[4].FF_I> 
INFO:Xst:2260 - The FF/Latch <plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/BUSLOCK_FF_I> in Unit <plb_eth1_contr_wrapper> is equivalent to the following 3 FFs/Latches : <plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/TYPE_FF_GEN[2].FF_I> <plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/TYPE_FF_GEN[1].FF_I> <plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_MASTER_ATTACH.I_MASTER_ATTACH/TYPE_FF_GEN[0].FF_I> 
FlipFlop plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/cco_0 has been replicated 1 time(s)
FlipFlop plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_STEER_ADDRESS_COUNTER/reg_addr_plus_n_5 has been replicated 1 time(s)
FlipFlop plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/decoding_local_addr has been replicated 1 time(s)
FlipFlop plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/lcl_busy_i has been replicated 1 time(s)
FlipFlop plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_busy_i has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3101
 Flip-Flops                                            : 3101

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/plb_eth1_contr_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 451

Cell Usage :
# BELS                             : 6815
#      GND                         : 4
#      INV                         : 94
#      LUT1                        : 180
#      LUT2                        : 442
#      LUT2_D                      : 12
#      LUT2_L                      : 5
#      LUT3                        : 1123
#      LUT3_D                      : 30
#      LUT3_L                      : 11
#      LUT4                        : 2324
#      LUT4_D                      : 47
#      LUT4_L                      : 73
#      MULT_AND                    : 246
#      MUXCY                       : 882
#      MUXCY_D                     : 6
#      MUXCY_L                     : 131
#      MUXF5                       : 340
#      MUXF6                       : 34
#      VCC                         : 4
#      XORCY                       : 827
# FlipFlops/Latches                : 3236
#      FD                          : 37
#      FDC                         : 43
#      FDCE                        : 97
#      FDE                         : 99
#      FDP                         : 6
#      FDPE                        : 35
#      FDR                         : 813
#      FDRE                        : 1716
#      FDRS                        : 141
#      FDRSE                       : 41
#      FDS                         : 11
#      FDSE                        : 197
# RAMS                             : 34
#      RAM16X1D                    : 18
#      RAMB16_S9_S9                : 16
# Shift Registers                  : 379
#      SRL16E                      : 289
#      SRLC16E                     : 90
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp50ff1152-6 

 Number of Slices:                     2876  out of  23616    12%  
 Number of Slice Flip Flops:           3224  out of  47232     6%  
 Number of 4 input LUTs:               4756  out of  47232    10%  
    Number used as logic:              4341
    Number used as Shift registers:     379
    Number used as RAMs:                 36
 Number of IOs:                         451
 Number of bonded IOBs:                   0  out of    692     0%  
    IOB Flip Flops:                      12
 Number of BRAMs:                        16  out of    232     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                   | Clock buffer(FF name)                                                                                   | Load  |
-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------+
PLB_Clk                                                                                        | NONE(plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RESET.I_RESET_CONTROL/strt_sm_reset)                      | 3555  |
PHY_tx_clk                                                                                     | NONE(plb_eth1_contr/IOFFS_GEN2.TER_FF)                                                                  | 57    |
PHY_rx_clk                                                                                     | NONE(plb_eth1_contr/IOFFS_GEN2.RER_FF)                                                                  | 31    |
plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/N0| NONE(plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU130)| 2     |
plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/N0           | NONE(plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU130)           | 2     |
plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/N0             | NONE(plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU130)             | 2     |
-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                     | Buffer(FF name)                                                                                                       | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------+
plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/rxChannelReset(plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/rxChannelReset1:O)                                                                      | NONE(plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU226)                           | 62    |
plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RESET.I_RESET_CONTROL/Reset2IP_Reset1_1(plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RESET.I_RESET_CONTROL/Reset2IP_Reset1_1:O)                               | NONE(plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/reg_occupancy_9)                 | 54    |
plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/txComboBusFifoRst(plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/txComboBusFifoRst20_f5:O)                                  | NONE(plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU127)              | 31    |
plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/Fifo_Reset(plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/I_IPIF_INTERFACE_BLOCK/Fifo_Reset:Q) | NONE(plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_WRFIFO.I_WRPFIFO_TOP/USE_BLOCK_RAM.I_DP_CONTROLLER/trans_state_FSM_FFd4)| 16    |
plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/Fifo_rst(plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/I_IPIF_INTERFACE_BLOCK/Fifo_rst:Q)               | NONE(plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RDFIFO.I_RDFIFO/USE_BLOCK_RAM.I_DP_CONTROLLER/trans_state_FSM_FFd1)     | 12    |
plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/N0(plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/GND:G)                          | NONE(plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU237)                           | 2     |
plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/N0(plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/GND:G)                      | NONE(plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_WRAP_FIFO/BU130)                         | 2     |
plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/N0(plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/GND:G)| NONE(plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU237)              | 2     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 8.948ns (Maximum Frequency: 111.762MHz)
   Minimum input arrival time before clock: 6.177ns
   Maximum output required time after clock: 5.482ns
   Maximum combinational path delay: 0.456ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'PLB_Clk'
  Clock period: 8.948ns (frequency: 111.762MHz)
  Total number of paths / destination ports: 499124 / 10205
-------------------------------------------------------------------------
Delay:               8.948ns (Levels of Logic = 16)
  Source:            plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/plb_pavalid_reg (FF)
  Destination:       plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/CONTROL_CYCLE_CNTR_I/I_UP_DWN_COUNTER/I_CARRY_OUT (FF)
  Source Clock:      PLB_Clk rising
  Destination Clock: PLB_Clk rising

  Data Path: plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/plb_pavalid_reg to plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/CONTROL_CYCLE_CNTR_I/I_UP_DWN_COUNTER/I_CARRY_OUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.374   0.561  plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/plb_pavalid_reg (plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/plb_pavalid_reg)
     LUT2:I1->O            9   0.313   0.587  plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_valid_address1 (plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/cmd_valid_address)
     MUXCY:CI->O           1   0.042   0.000  plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/MEM_DECODE_GEN[7].MEM_SELECT_I/XST_WA.GEN_DECODE[0].MUXCY_I (plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/MEM_DECODE_GEN[7].MEM_SELECT_I/carry_chain<1>)
     MUXCY:CI->O           1   0.042   0.000  plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/MEM_DECODE_GEN[7].MEM_SELECT_I/XST_WA.GEN_DECODE[1].MUXCY_I (plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/MEM_DECODE_GEN[7].MEM_SELECT_I/carry_chain<2>)
     MUXCY:CI->O           1   0.042   0.000  plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/MEM_DECODE_GEN[7].MEM_SELECT_I/XST_WA.GEN_DECODE[2].MUXCY_I (plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/MEM_DECODE_GEN[7].MEM_SELECT_I/carry_chain<3>)
     MUXCY:CI->O           1   0.042   0.000  plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/MEM_DECODE_GEN[7].MEM_SELECT_I/XST_WA.GEN_DECODE[3].MUXCY_I (plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/MEM_DECODE_GEN[7].MEM_SELECT_I/carry_chain<4>)
     MUXCY:CI->O           1   0.042   0.000  plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/MEM_DECODE_GEN[7].MEM_SELECT_I/XST_WA.GEN_DECODE[4].MUXCY_I (plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/MEM_DECODE_GEN[7].MEM_SELECT_I/carry_chain<5>)
     MUXCY:CI->O           2   0.750   0.588  plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/MEM_DECODE_GEN[7].MEM_SELECT_I/XST_WA.GEN_DECODE[5].MUXCY_I (plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/CS_Out_i<7>)
     LUT4_D:I0->O          1   0.313   0.418  plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/I_OR_SIZES/Y_1_or0000_SW0 (N655)
     LUT4:I2->O           21   0.313   0.744  plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DECODER/I_OR_CS/Y_0_or000016 (plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/address_match)
     LUT4:I2->O           46   0.313   0.841  plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/load_cmd_register1 (plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/load_cmd_register)
     LUT3:I2->O            1   0.313   0.000  plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/RESPONSE_CYCLE_CNTR_I/I_UP_DWN_COUNTER/I_ADDSUB_GEN[3].Counter_Bit_I/I_ALU_LUT/Mrom_O_rom000011 (plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/RESPONSE_CYCLE_CNTR_I/I_UP_DWN_COUNTER/I_ADDSUB_GEN[3].Counter_Bit_I/I_ALU_LUT/Mrom_O_rom0000)
     MUXCY:S->O            1   0.377   0.000  plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/RESPONSE_CYCLE_CNTR_I/I_UP_DWN_COUNTER/I_ADDSUB_GEN[3].Counter_Bit_I/MUXCY_I (plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/RESPONSE_CYCLE_CNTR_I/I_UP_DWN_COUNTER/alu_cy<3>)
     MUXCY:CI->O           1   0.041   0.000  plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/RESPONSE_CYCLE_CNTR_I/I_UP_DWN_COUNTER/I_ADDSUB_GEN[2].Counter_Bit_I/MUXCY_I (plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/RESPONSE_CYCLE_CNTR_I/I_UP_DWN_COUNTER/alu_cy<2>)
     MUXCY:CI->O           1   0.041   0.000  plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/RESPONSE_CYCLE_CNTR_I/I_UP_DWN_COUNTER/I_ADDSUB_GEN[1].Counter_Bit_I/MUXCY_I (plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/RESPONSE_CYCLE_CNTR_I/I_UP_DWN_COUNTER/alu_cy<1>)
     MUXCY:CI->O           1   0.525   0.390  plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/RESPONSE_CYCLE_CNTR_I/I_UP_DWN_COUNTER/I_ADDSUB_GEN[0].Counter_Bit_I/MUXCY_I (plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/RESPONSE_CYCLE_CNTR_I/I_UP_DWN_COUNTER/alu_cy<0>)
     INV:I->O              1   0.313   0.390  plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/RESPONSE_CYCLE_CNTR_I/I_UP_DWN_COUNTER/Mxor_carry_active_high_Result1_INV_0 (plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/RESPONSE_CYCLE_CNTR_I/I_UP_DWN_COUNTER/carry_active_high)
     FDRE:D                    0.234          plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/INCLUDE_BURST.I_DTIME_CONTROLLER/RESPONSE_CYCLE_CNTR_I/I_UP_DWN_COUNTER/I_CARRY_OUT
    ----------------------------------------
    Total                      8.948ns (4.429ns logic, 4.519ns route)
                                       (49.5% logic, 50.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'PHY_tx_clk'
  Clock period: 3.410ns (frequency: 293.212MHz)
  Total number of paths / destination ports: 231 / 121
-------------------------------------------------------------------------
Delay:               3.410ns (Levels of Logic = 6)
  Source:            plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU142 (FF)
  Destination:       plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU142 (FF)
  Source Clock:      PHY_tx_clk falling
  Destination Clock: PHY_tx_clk falling

  Data Path: plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU142 to plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/INST_TX_INTRFCE/V2_DMEM.I_TX_FIFO/BU142
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             9   0.374   0.637  BU142 (empty)
     LUT4:I3->O            1   0.313   0.000  BU128 (N982)
     MUXCY:S->O            1   0.377   0.000  BU129 (N986)
     MUXCY:CI->O           1   0.041   0.000  BU132 (N985)
     MUXCY:CI->O           1   0.041   0.000  BU135 (N984)
     MUXCY_D:CI->LO        0   0.525   0.000  BU138 (N983)
     XORCY:CI->O           1   0.868   0.000  BU141 (N989)
     FDPE:D                    0.234          BU142
    ----------------------------------------
    Total                      3.410ns (2.773ns logic, 0.637ns route)
                                       (81.3% logic, 18.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'PHY_rx_clk'
  Clock period: 3.383ns (frequency: 295.552MHz)
  Total number of paths / destination ports: 114 / 68
-------------------------------------------------------------------------
Delay:               3.383ns (Levels of Logic = 6)
  Source:            plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU194 (FF)
  Destination:       plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU249 (FF)
  Source Clock:      PHY_rx_clk falling
  Destination Clock: PHY_rx_clk falling

  Data Path: plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU194 to plb_eth1_contr/XEMAC_I/INST_EMAC/inst_receive/INST_RX_INTRFCE/V2_DMEM.I_RX_FIFO/BU249
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.374   0.610  BU194 (N422)
     LUT4:I0->O            1   0.313   0.000  BU235 (N1564)
     MUXCY:S->O            1   0.377   0.000  BU236 (N1568)
     MUXCY:CI->O           1   0.041   0.000  BU239 (N1567)
     MUXCY:CI->O           1   0.041   0.000  BU242 (N1566)
     MUXCY_D:CI->LO        0   0.525   0.000  BU245 (N1565)
     XORCY:CI->O           1   0.868   0.000  BU248 (N1571)
     FDPE:D                    0.234          BU249
    ----------------------------------------
    Total                      3.383ns (2.773ns logic, 0.610ns route)
                                       (82.0% logic, 18.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PLB_Clk'
  Total number of paths / destination ports: 4584 / 3598
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 7)
  Source:            PLB_Rst (PAD)
  Destination:       plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_wrcomp_i (FF)
  Destination Clock: PLB_Clk rising

  Data Path: PLB_Rst to plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_wrcomp_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O          306   0.313   1.364  plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RESET.I_RESET_CONTROL/Reset2IP_Reset1 (plb_eth1_contr/XEMAC_I/bus2IP_Reset)
     LUT4:I1->O            6   0.313   0.552  plb_eth1_contr/XEMAC_I/INST_IPIF/I_OR_STATUS/Y_1_or0000140 (plb_eth1_contr/XEMAC_I/INST_IPIF/status_reply_or<1>)
     LUT4_D:I2->LO         1   0.313   0.128  plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/bus_side_dack (N1566)
     LUT3:I2->O            5   0.313   0.531  plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/line_count_done_and00011 (plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/line_count_done)
     LUT3:I2->O            2   0.313   0.473  plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/plb_write_cntl_state_FSM_FFd7-In32 (plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/N611)
     LUT4:I2->O            2   0.313   0.561  plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_wrcomp_i_mux000611 (plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/N121)
     LUT2:I1->O            1   0.313   0.000  plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_wrcomp_i_mux00062 (plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_wrcomp_i_mux0006)
     FDR:D                     0.234          plb_eth1_contr/XEMAC_I/INST_IPIF/I_SLAVE_ATTACHMENT/sl_wrcomp_i
    ----------------------------------------
    Total                      6.177ns (2.568ns logic, 3.609ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PHY_tx_clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.285ns (Levels of Logic = 1)
  Source:            PLB_Rst (PAD)
  Destination:       plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/phy_tx_en_i (FF)
  Destination Clock: PHY_tx_clk falling

  Data Path: PLB_Rst to plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/phy_tx_en_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O          305   0.313   1.246  plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RESET.I_RESET_CONTROL/Reset2IP_Reset1_1 (plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_RESET.I_RESET_CONTROL/Reset2IP_Reset1_1)
     FDR:R                     0.583          plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/phy_tx_en_i
    ----------------------------------------
    Total                      2.285ns (1.039ns logic, 1.246ns route)
                                       (45.5% logic, 54.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PHY_rx_clk'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              0.583ns (Levels of Logic = 0)
  Source:            PLB_Rst (PAD)
  Destination:       plb_eth1_contr/IOFFS_GEN2.RER_FF (FF)
  Destination Clock: PHY_rx_clk rising

  Data Path: PLB_Rst to plb_eth1_contr/IOFFS_GEN2.RER_FF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:R                    0.583          plb_eth1_contr/IOFFS_GEN[3].RX_FF_I
    ----------------------------------------
    Total                      0.583ns (0.583ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PLB_Clk'
  Total number of paths / destination ports: 341 / 209
-------------------------------------------------------------------------
Offset:              5.482ns (Levels of Logic = 6)
  Source:            plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/ESGDA_1 (FF)
  Destination:       IP2INTC_Irpt (PAD)
  Source Clock:      PLB_Clk rising

  Data Path: plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/ESGDA_1 to IP2INTC_Irpt
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.374   0.588  plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/ESGDA_1 (plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/ESGDA_1)
     LUT4:I0->O            1   0.313   0.506  plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Intr_Intr_i_1_or00009 (plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Intr_Intr_i_1_or00009)
     LUT4:I1->O            3   0.313   0.583  plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_DMA.I_PLB_DMA_SG/I_DMA_SG/DMA2Intr_Intr_i_1_or000030 (plb_eth1_contr/XEMAC_I/INST_IPIF/DMA2Intr_Intr_i<1>)
     LUT2:I1->O            4   0.313   0.602  plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ipif_irpt_pending_value_4_and00001 (plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ipif_irpt_pending_value<4>)
     LUT4:I1->O            1   0.313   0.418  plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/irpt_detected_mux00065 (plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/irpt_detected_mux00065)
     LUT4_D:I2->O          1   0.313   0.533  plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/irpt_detected_mux000617 (plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ipif_interrupt_or)
     LUT2:I0->O            0   0.313   0.000  plb_eth1_contr/XEMAC_I/INST_IPIF/INCLUDE_INTERRUPT.I_INTERRUPT_BLOCK/ipif_interrupt1 (IP2INTC_Irpt)
    ----------------------------------------
    Total                      5.482ns (2.252ns logic, 3.230ns route)
                                       (41.1% logic, 58.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PHY_tx_clk'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              0.374ns (Levels of Logic = 0)
  Source:            plb_eth1_contr/IOFFS_GEN2.TEN_FF (FF)
  Destination:       PHY_tx_en (PAD)
  Source Clock:      PHY_tx_clk rising

  Data Path: plb_eth1_contr/IOFFS_GEN2.TEN_FF to PHY_tx_en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             0   0.374   0.000  plb_eth1_contr/IOFFS_GEN2.TEN_FF (PHY_tx_en)
    ----------------------------------------
    Total                      0.374ns (0.374ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.456ns (Levels of Logic = 1)
  Source:            PLB_Rst (PAD)
  Destination:       PHY_rst_n (PAD)

  Data Path: PLB_Rst to PHY_rst_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT3:I0->O            0   0.313   0.000  plb_eth1_contr/XEMAC_I/INST_EMAC/tx_generate.inst_transmit/Phy_tx_rst_n1 (PHY_rst_n)
    ----------------------------------------
    Total                      0.456ns (0.456ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================


Total REAL time to Xst completion: 78.00 secs
Total CPU time to Xst completion: 76.50 secs
 
--> 


Total memory usage is 378128 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1763 (   0 filtered)
Number of infos    :   71 (   0 filtered)

