#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\Program\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\Program\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\Program\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\Program\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\Program\iverilog\lib\ivl\va_math.vpi";
S_000001b5705fe900 .scope module, "sram_tb" "sram_tb" 2 1;
 .timescale 0 0;
v000001b5707608f0_0 .var "ADDR", 3 0;
v000001b570760990_0 .var "CLK", 0 0;
v000001b570760a30_0 .net "RDATA", 7 0, v000001b5705fcc30_0;  1 drivers
v000001b570760ad0_0 .var "WDATA", 7 0;
v000001b570760b70_0 .var "WREN", 0 0;
S_000001b5705fea90 .scope module, "DUT" "sram" 2 20, 3 1 0, S_000001b5705fe900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 4 "ADDR";
    .port_info 2 /INPUT 8 "WDATA";
    .port_info 3 /INPUT 1 "WREN";
    .port_info 4 /OUTPUT 8 "RDATA";
v000001b5706e3360_0 .net "ADDR", 3 0, v000001b5707608f0_0;  1 drivers
v000001b5706e36f0_0 .net "CLK", 0 0, v000001b570760990_0;  1 drivers
v000001b5705fcc30_0 .var "RDATA", 7 0;
v000001b5705fec20_0 .net "WDATA", 7 0, v000001b570760ad0_0;  1 drivers
v000001b5705fecc0_0 .net "WREN", 0 0, v000001b570760b70_0;  1 drivers
v000001b570760850 .array "memory", 15 0, 7 0;
E_000001b5705f99e0 .event posedge, v000001b5706e36f0_0;
    .scope S_000001b5705fea90;
T_0 ;
    %wait E_000001b5705f99e0;
    %load/vec4 v000001b5705fecc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v000001b5705fec20_0;
    %load/vec4 v000001b5706e3360_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b570760850, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001b5706e3360_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001b570760850, 4;
    %assign/vec4 v000001b5705fcc30_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001b5705fe900;
T_1 ;
    %vpi_call 2 10 "$dumpfile", "sram.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b570760990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b570760b70_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001b5707608f0_0, 0, 4;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v000001b570760ad0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b570760b70_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001b5707608f0_0, 0, 4;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v000001b570760ad0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b570760b70_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001b5707608f0_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001b570760ad0_0, 0, 8;
    %delay 10, 0;
    %vpi_call 2 15 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001b5705fe900;
T_2 ;
    %delay 5, 0;
    %load/vec4 v000001b570760990_0;
    %inv;
    %store/vec4 v000001b570760990_0, 0, 1;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "sram_tb.v";
    "sram.v";
