// Seed: 985059004
module module_0 (
    input  uwire id_0,
    input  wor   id_1,
    output tri   id_2,
    input  wand  id_3,
    output wire  id_4,
    input  tri   id_5
    , id_14,
    input  wire  id_6,
    input  wor   id_7,
    output tri   id_8,
    input  uwire id_9,
    output tri0  id_10,
    input  wor   id_11,
    input  tri1  id_12
);
  wire id_15;
  assign id_2 = 1;
  assign id_2 = 1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    output tri id_2,
    input wire id_3,
    output wire id_4,
    input tri1 id_5,
    input supply1 id_6,
    input tri1 id_7,
    input supply0 id_8,
    output uwire id_9,
    input uwire id_10
);
  always id_9 = id_10 ? id_8 : id_7;
  module_0 modCall_1 (
      id_0,
      id_7,
      id_2,
      id_7,
      id_9,
      id_1,
      id_10,
      id_8,
      id_9,
      id_10,
      id_9,
      id_8,
      id_6
  );
endmodule
