// Seed: 3743906854
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @(*) id_2 <= id_3;
  reg id_5, id_6 = id_3, id_7;
  assign id_3 = ~id_3;
  always_latch id_3 = 1'b0;
  module_0(
      id_4, id_1, id_1, id_1, id_4, id_1
  ); id_8(
      .id_0(1), .id_1(1), .id_2(1'h0), .id_3(1), .id_4(1)
  );
  assign id_3 = 1;
endmodule
