set tool_name "ModelSim (VHDL)"
set corner_file_list {
	{{"Slow -8 1.2V 85 Model"} {Prueba_FPGA_8_1200mv_85c_slow.vho Prueba_FPGA_8_1200mv_85c_vhd_slow.sdo}}
	{{"Slow -8 1.2V 0 Model"} {Prueba_FPGA_8_1200mv_0c_slow.vho Prueba_FPGA_8_1200mv_0c_vhd_slow.sdo}}
	{{"Fast -M 1.2V 0 Model"} {Prueba_FPGA_min_1200mv_0c_fast.vho Prueba_FPGA_min_1200mv_0c_vhd_fast.sdo}}
}
