{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573581101154 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573581101154 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 14:51:33 2019 " "Processing started: Tue Nov 12 14:51:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573581101154 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1573581101154 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_test01 -c uart_test01 " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_test01 -c uart_test01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1573581101154 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1573581101575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_state_moore_state_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_state_moore_state_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_state_moore_state_machine-rtl " "Found design unit 1: four_state_moore_state_machine-rtl" {  } { { "four_state_moore_state_machine.vhd" "" { Text "C:/Users/aluno.L2-17/Downloads/uart_test01/four_state_moore_state_machine.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573581102324 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_state_moore_state_machine " "Found entity 1: four_state_moore_state_machine" {  } { { "four_state_moore_state_machine.vhd" "" { Text "C:/Users/aluno.L2-17/Downloads/uart_test01/four_state_moore_state_machine.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573581102324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573581102324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_test01.bdf 1 1 " "Found 1 design units, including 1 entities, in source file uart_test01.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uart_test01 " "Found entity 1: uart_test01" {  } { { "uart_test01.bdf" "" { Schematic "C:/Users/aluno.L2-17/Downloads/uart_test01/uart_test01.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573581102324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573581102324 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_test01 " "Elaborating entity \"uart_test01\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1573581102371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_state_moore_state_machine four_state_moore_state_machine:inst " "Elaborating entity \"four_state_moore_state_machine\" for hierarchy \"four_state_moore_state_machine:inst\"" {  } { { "uart_test01.bdf" "inst" { Schematic "C:/Users/aluno.L2-17/Downloads/uart_test01/uart_test01.bdf" { { 120 344 536 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573581102449 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_RX_Data four_state_moore_state_machine.vhd(39) " "VHDL Signal Declaration warning at four_state_moore_state_machine.vhd(39): used explicit default value for signal \"r_RX_Data\" because signal was never assigned a value" {  } { { "four_state_moore_state_machine.vhd" "" { Text "C:/Users/aluno.L2-17/Downloads/uart_test01/four_state_moore_state_machine.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1573581102527 "|uart_test01|four_state_moore_state_machine:inst"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DOWNTO\[7\] GND " "Pin \"DOWNTO\[7\]\" is stuck at GND" {  } { { "uart_test01.bdf" "" { Schematic "C:/Users/aluno.L2-17/Downloads/uart_test01/uart_test01.bdf" { { 160 568 744 176 "DOWNTO\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573581103432 "|uart_test01|DOWNTO[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOWNTO\[6\] GND " "Pin \"DOWNTO\[6\]\" is stuck at GND" {  } { { "uart_test01.bdf" "" { Schematic "C:/Users/aluno.L2-17/Downloads/uart_test01/uart_test01.bdf" { { 160 568 744 176 "DOWNTO\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573581103432 "|uart_test01|DOWNTO[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOWNTO\[5\] GND " "Pin \"DOWNTO\[5\]\" is stuck at GND" {  } { { "uart_test01.bdf" "" { Schematic "C:/Users/aluno.L2-17/Downloads/uart_test01/uart_test01.bdf" { { 160 568 744 176 "DOWNTO\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573581103432 "|uart_test01|DOWNTO[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOWNTO\[4\] GND " "Pin \"DOWNTO\[4\]\" is stuck at GND" {  } { { "uart_test01.bdf" "" { Schematic "C:/Users/aluno.L2-17/Downloads/uart_test01/uart_test01.bdf" { { 160 568 744 176 "DOWNTO\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573581103432 "|uart_test01|DOWNTO[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOWNTO\[3\] GND " "Pin \"DOWNTO\[3\]\" is stuck at GND" {  } { { "uart_test01.bdf" "" { Schematic "C:/Users/aluno.L2-17/Downloads/uart_test01/uart_test01.bdf" { { 160 568 744 176 "DOWNTO\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573581103432 "|uart_test01|DOWNTO[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOWNTO\[2\] GND " "Pin \"DOWNTO\[2\]\" is stuck at GND" {  } { { "uart_test01.bdf" "" { Schematic "C:/Users/aluno.L2-17/Downloads/uart_test01/uart_test01.bdf" { { 160 568 744 176 "DOWNTO\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573581103432 "|uart_test01|DOWNTO[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOWNTO\[1\] GND " "Pin \"DOWNTO\[1\]\" is stuck at GND" {  } { { "uart_test01.bdf" "" { Schematic "C:/Users/aluno.L2-17/Downloads/uart_test01/uart_test01.bdf" { { 160 568 744 176 "DOWNTO\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573581103432 "|uart_test01|DOWNTO[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOWNTO\[0\] GND " "Pin \"DOWNTO\[0\]\" is stuck at GND" {  } { { "uart_test01.bdf" "" { Schematic "C:/Users/aluno.L2-17/Downloads/uart_test01/uart_test01.bdf" { { 160 568 744 176 "DOWNTO\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1573581103432 "|uart_test01|DOWNTO[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1573581103432 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 " "30 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1573581103463 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1573581103603 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573581103603 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "uart_test01.bdf" "" { Schematic "C:/Users/aluno.L2-17/Downloads/uart_test01/uart_test01.bdf" { { 152 112 280 168 "reset" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573581103635 "|uart_test01|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A " "No output dependent on input pin \"A\"" {  } { { "uart_test01.bdf" "" { Schematic "C:/Users/aluno.L2-17/Downloads/uart_test01/uart_test01.bdf" { { 176 112 280 192 "A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573581103635 "|uart_test01|A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "bound_rate " "No output dependent on input pin \"bound_rate\"" {  } { { "uart_test01.bdf" "" { Schematic "C:/Users/aluno.L2-17/Downloads/uart_test01/uart_test01.bdf" { { 200 112 280 216 "bound_rate" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573581103635 "|uart_test01|bound_rate"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "uart_test01.bdf" "" { Schematic "C:/Users/aluno.L2-17/Downloads/uart_test01/uart_test01.bdf" { { 128 112 280 144 "clk" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573581103635 "|uart_test01|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1573581103635 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12 " "Implemented 12 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1573581103650 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1573581103650 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1573581103650 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "496 " "Peak virtual memory: 496 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573581103666 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 12 14:51:43 2019 " "Processing ended: Tue Nov 12 14:51:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573581103666 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573581103666 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573581103666 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573581103666 ""}
