---
# Wait a 8 clk cycles for AES to go into IDLE state
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}

# Intilize shadowed CTRL register
- {opcode: write, addr: 0x70, data: 0x103}
- {opcode: write, addr: 0x70, data: 0x103}

# Write to key registers
- {opcode: write, addr: 0x00, data: 0xDEADBEEF}
- {opcode: write, addr: 0x04, data: 0xDEADBEEF}
- {opcode: write, addr: 0x08, data: 0xDEADBEEF}
- {opcode: write, addr: 0x0C, data: 0xDEADBEEF}
- {opcode: write, addr: 0x10, data: 0xDEADBEEF}
- {opcode: write, addr: 0x14, data: 0xDEADBEEF}
- {opcode: write, addr: 0x18, data: 0x00000000}
- {opcode: write, addr: 0x1C, data: 0x00000000}
- {opcode: write, addr: 0x20, data: 0x00000000}
- {opcode: write, addr: 0x24, data: 0x00000000}
- {opcode: write, addr: 0x28, data: 0x00000000}
- {opcode: write, addr: 0x2C, data: 0x00000000}
- {opcode: write, addr: 0x30, data: 0x00000000}
- {opcode: write, addr: 0x34, data: 0x00000000}
- {opcode: write, addr: 0x38, data: 0x00000000}
- {opcode: write, addr: 0x3C, data: 0x00000000}

# Write to input data registers
- {opcode: write, addr: 0x50, data: 0xf473a368}
- {opcode: write, addr: 0x54, data: 0x1287201a}
- {opcode: write, addr: 0x58, data: 0x221f9635}
- {opcode: write, addr: 0x5C, data: 0x237e78fa}

# Wait before loading new data
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}

# Write to input data registers
- {opcode: write, addr: 0x50, data: 0x3c4b7e51}
- {opcode: write, addr: 0x54, data: 0x524f3cf6}
- {opcode: write, addr: 0x58, data: 0xd6fc630f}
- {opcode: write, addr: 0x5C, data: 0x24997812}

# Wait before reading output data
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}
- {opcode: wait, addr: 0, data: 0}

# Read from output data registers
- {opcode: read, addr: 0x60, data: 0x0}
- {opcode: read, addr: 0x64, data: 0x0}
- {opcode: read, addr: 0x68, data: 0x0}
- {opcode: read, addr: 0x6C, data: 0x0}

# Read from output data registers
- {opcode: read, addr: 0x60, data: 0x0}
- {opcode: read, addr: 0x64, data: 0x0}
- {opcode: read, addr: 0x68, data: 0x0}
- {opcode: read, addr: 0x6C, data: 0x0}
...

