Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /mnt/Xilinx-install/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 6d203bcddf68407095fa30a880543690 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FSM_test_behav xil_defaultlib.FSM_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NextStateLogic
Compiling module xil_defaultlib.StateRegister
Compiling module xil_defaultlib.FiniteStateMachine
Compiling module xil_defaultlib.FSM_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot FSM_test_behav
