
*** Running vivado
    with args -log CONV_LAYER_1.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source CONV_LAYER_1.tcl -notrace


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source CONV_LAYER_1.tcl -notrace
Command: link_design -top CONV_LAYER_1 -part xcku5p-sfvb784-1LV-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Device 21-403] Loading part xcku5p-sfvb784-1LV-i
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/mhamdan/Google Drive/PhD classes/My_other_stuff/cnn_vhdl_generator/generated_model/Vivado/tiny_model/tiny_model.srcs/constrs_2/new/new_constrains.xdc]
Finished Parsing XDC File [C:/Users/mhamdan/Google Drive/PhD classes/My_other_stuff/cnn_vhdl_generator/generated_model/Vivado/tiny_model/tiny_model.srcs/constrs_2/new/new_constrains.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 12 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1085.082 ; gain = 823.508
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku5p'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1104.742 ; gain = 19.660
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b44d7d34

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1593.949 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1b44d7d34

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1593.949 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 165458434

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1593.949 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 5 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 165458434

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 1593.949 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 165458434

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 1593.949 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1593.949 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 16c5d7333

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1593.949 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: a96e3d45

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1593.949 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1593.949 ; gain = 508.867
INFO: [Common 17-1381] The checkpoint 'C:/Users/mhamdan/Google Drive/PhD classes/My_other_stuff/cnn_vhdl_generator/generated_model/Vivado/tiny_model/tiny_model.runs/impl_2/CONV_LAYER_1_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file CONV_LAYER_1_drc_opted.rpt -pb CONV_LAYER_1_drc_opted.pb -rpx CONV_LAYER_1_drc_opted.rpx
Command: report_drc -file CONV_LAYER_1_drc_opted.rpt -pb CONV_LAYER_1_drc_opted.pb -rpx CONV_LAYER_1_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/mhamdan/Google Drive/PhD classes/My_other_stuff/cnn_vhdl_generator/generated_model/Vivado/tiny_model/tiny_model.runs/impl_2/CONV_LAYER_1_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku5p'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1593.949 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 6206d876

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1593.949 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1593.949 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: bda1bd81

Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 2802.172 ; gain = 1208.223

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16f7088fc

Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 2802.172 ; gain = 1208.223

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16f7088fc

Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 2802.172 ; gain = 1208.223
Phase 1 Placer Initialization | Checksum: 16f7088fc

Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 2802.172 ; gain = 1208.223

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 109a6d595

Time (s): cpu = 00:00:43 ; elapsed = 00:00:42 . Memory (MB): peak = 2802.172 ; gain = 1208.223

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 109a6d595

Time (s): cpu = 00:00:43 ; elapsed = 00:00:42 . Memory (MB): peak = 2802.172 ; gain = 1208.223

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11106b1fe

Time (s): cpu = 00:00:44 ; elapsed = 00:00:42 . Memory (MB): peak = 2802.172 ; gain = 1208.223

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: e36d9579

Time (s): cpu = 00:00:44 ; elapsed = 00:00:42 . Memory (MB): peak = 2802.172 ; gain = 1208.223

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14692bd32

Time (s): cpu = 00:00:44 ; elapsed = 00:00:42 . Memory (MB): peak = 2802.172 ; gain = 1208.223

Phase 3.5 Small Shape Clustering
Phase 3.5 Small Shape Clustering | Checksum: 1549c8836

Time (s): cpu = 00:00:44 ; elapsed = 00:00:42 . Memory (MB): peak = 2802.172 ; gain = 1208.223

Phase 3.6 DP Optimization
Phase 3.6 DP Optimization | Checksum: da2ff25f

Time (s): cpu = 00:00:45 ; elapsed = 00:00:43 . Memory (MB): peak = 2802.172 ; gain = 1208.223

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: cf3d431d

Time (s): cpu = 00:00:45 ; elapsed = 00:00:43 . Memory (MB): peak = 2802.172 ; gain = 1208.223

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 120b32fbb

Time (s): cpu = 00:00:45 ; elapsed = 00:00:43 . Memory (MB): peak = 2802.172 ; gain = 1208.223

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 1dbcd4ba1

Time (s): cpu = 00:00:45 ; elapsed = 00:00:43 . Memory (MB): peak = 2802.172 ; gain = 1208.223

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 140177aad

Time (s): cpu = 00:00:45 ; elapsed = 00:00:43 . Memory (MB): peak = 2802.172 ; gain = 1208.223

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 140177aad

Time (s): cpu = 00:00:45 ; elapsed = 00:00:43 . Memory (MB): peak = 2802.172 ; gain = 1208.223
Phase 3 Detail Placement | Checksum: 140177aad

Time (s): cpu = 00:00:45 ; elapsed = 00:00:43 . Memory (MB): peak = 2802.172 ; gain = 1208.223

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 97dab527

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 97dab527

Time (s): cpu = 00:00:46 ; elapsed = 00:00:44 . Memory (MB): peak = 2802.172 ; gain = 1208.223
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.179. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: e38f1a95

Time (s): cpu = 00:00:46 ; elapsed = 00:00:44 . Memory (MB): peak = 2802.172 ; gain = 1208.223
Phase 4.1 Post Commit Optimization | Checksum: e38f1a95

Time (s): cpu = 00:00:46 ; elapsed = 00:00:44 . Memory (MB): peak = 2802.172 ; gain = 1208.223

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: e38f1a95

Time (s): cpu = 00:00:46 ; elapsed = 00:00:44 . Memory (MB): peak = 2802.172 ; gain = 1208.223

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1da22f94b

Time (s): cpu = 00:00:53 ; elapsed = 00:00:51 . Memory (MB): peak = 2802.172 ; gain = 1208.223

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 22b9d63e3

Time (s): cpu = 00:00:53 ; elapsed = 00:00:51 . Memory (MB): peak = 2802.172 ; gain = 1208.223
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 22b9d63e3

Time (s): cpu = 00:00:53 ; elapsed = 00:00:51 . Memory (MB): peak = 2802.172 ; gain = 1208.223
Ending Placer Task | Checksum: 1d77ba66e

Time (s): cpu = 00:00:53 ; elapsed = 00:00:51 . Memory (MB): peak = 2802.172 ; gain = 1208.223
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:52 . Memory (MB): peak = 2802.172 ; gain = 1208.223
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.154 . Memory (MB): peak = 2802.172 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/mhamdan/Google Drive/PhD classes/My_other_stuff/cnn_vhdl_generator/generated_model/Vivado/tiny_model/tiny_model.runs/impl_2/CONV_LAYER_1_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file CONV_LAYER_1_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.127 . Memory (MB): peak = 2802.172 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file CONV_LAYER_1_utilization_placed.rpt -pb CONV_LAYER_1_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.182 . Memory (MB): peak = 2802.172 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -file CONV_LAYER_1_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2802.172 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku5p'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 479869a7 ConstDB: 0 ShapeSum: 994f5e11 RouteDB: f693deb6

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 15fa265b8

Time (s): cpu = 00:00:56 ; elapsed = 00:00:44 . Memory (MB): peak = 2827.957 ; gain = 25.785
Post Restoration Checksum: NetGraph: dad989ec NumContArr: 42e8d1f3 Constraints: a3cf5a7f Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1c191b65e

Time (s): cpu = 00:00:57 ; elapsed = 00:00:44 . Memory (MB): peak = 2827.957 ; gain = 25.785

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1c191b65e

Time (s): cpu = 00:00:57 ; elapsed = 00:00:44 . Memory (MB): peak = 2827.957 ; gain = 25.785

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1c191b65e

Time (s): cpu = 00:00:57 ; elapsed = 00:00:44 . Memory (MB): peak = 2827.957 ; gain = 25.785

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1e925e89d

Time (s): cpu = 00:00:58 ; elapsed = 00:00:45 . Memory (MB): peak = 2827.957 ; gain = 25.785

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1f2fb89c3

Time (s): cpu = 00:00:58 ; elapsed = 00:00:45 . Memory (MB): peak = 2827.957 ; gain = 25.785
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.272  | TNS=0.000  | WHS=-0.001 | THS=-0.001 |

Phase 2 Router Initialization | Checksum: 24689f355

Time (s): cpu = 00:00:58 ; elapsed = 00:00:45 . Memory (MB): peak = 2827.957 ; gain = 25.785

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a49b26c2

Time (s): cpu = 00:01:00 ; elapsed = 00:00:46 . Memory (MB): peak = 2827.957 ; gain = 25.785

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.585  | TNS=0.000  | WHS=0.022  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 253177789

Time (s): cpu = 00:01:01 ; elapsed = 00:00:47 . Memory (MB): peak = 2827.957 ; gain = 25.785

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 21af985b5

Time (s): cpu = 00:01:01 ; elapsed = 00:00:47 . Memory (MB): peak = 2827.957 ; gain = 25.785
Phase 4 Rip-up And Reroute | Checksum: 21af985b5

Time (s): cpu = 00:01:01 ; elapsed = 00:00:47 . Memory (MB): peak = 2827.957 ; gain = 25.785

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 240a122e4

Time (s): cpu = 00:01:01 ; elapsed = 00:00:47 . Memory (MB): peak = 2827.957 ; gain = 25.785

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 240a122e4

Time (s): cpu = 00:01:01 ; elapsed = 00:00:47 . Memory (MB): peak = 2827.957 ; gain = 25.785
Phase 5 Delay and Skew Optimization | Checksum: 240a122e4

Time (s): cpu = 00:01:01 ; elapsed = 00:00:47 . Memory (MB): peak = 2827.957 ; gain = 25.785

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2705d9540

Time (s): cpu = 00:01:01 ; elapsed = 00:00:47 . Memory (MB): peak = 2827.957 ; gain = 25.785
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.585  | TNS=0.000  | WHS=0.022  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2705d9540

Time (s): cpu = 00:01:01 ; elapsed = 00:00:47 . Memory (MB): peak = 2827.957 ; gain = 25.785
Phase 6 Post Hold Fix | Checksum: 2705d9540

Time (s): cpu = 00:01:01 ; elapsed = 00:00:47 . Memory (MB): peak = 2827.957 ; gain = 25.785

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0099109 %
  Global Horizontal Routing Utilization  = 0.00841181 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a70d5b17

Time (s): cpu = 00:01:01 ; elapsed = 00:00:47 . Memory (MB): peak = 2827.957 ; gain = 25.785

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a70d5b17

Time (s): cpu = 00:01:01 ; elapsed = 00:00:47 . Memory (MB): peak = 2827.957 ; gain = 25.785

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a70d5b17

Time (s): cpu = 00:01:01 ; elapsed = 00:00:47 . Memory (MB): peak = 2827.957 ; gain = 25.785

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.585  | TNS=0.000  | WHS=0.022  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a70d5b17

Time (s): cpu = 00:01:01 ; elapsed = 00:00:47 . Memory (MB): peak = 2827.957 ; gain = 25.785
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:01 ; elapsed = 00:00:47 . Memory (MB): peak = 2827.957 ; gain = 25.785

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:05 ; elapsed = 00:00:49 . Memory (MB): peak = 2827.957 ; gain = 25.785
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.174 . Memory (MB): peak = 2827.957 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/mhamdan/Google Drive/PhD classes/My_other_stuff/cnn_vhdl_generator/generated_model/Vivado/tiny_model/tiny_model.runs/impl_2/CONV_LAYER_1_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file CONV_LAYER_1_drc_routed.rpt -pb CONV_LAYER_1_drc_routed.pb -rpx CONV_LAYER_1_drc_routed.rpx
Command: report_drc -file CONV_LAYER_1_drc_routed.rpt -pb CONV_LAYER_1_drc_routed.pb -rpx CONV_LAYER_1_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/mhamdan/Google Drive/PhD classes/My_other_stuff/cnn_vhdl_generator/generated_model/Vivado/tiny_model/tiny_model.runs/impl_2/CONV_LAYER_1_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file CONV_LAYER_1_methodology_drc_routed.rpt -pb CONV_LAYER_1_methodology_drc_routed.pb -rpx CONV_LAYER_1_methodology_drc_routed.rpx
Command: report_methodology -file CONV_LAYER_1_methodology_drc_routed.rpt -pb CONV_LAYER_1_methodology_drc_routed.pb -rpx CONV_LAYER_1_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/mhamdan/Google Drive/PhD classes/My_other_stuff/cnn_vhdl_generator/generated_model/Vivado/tiny_model/tiny_model.runs/impl_2/CONV_LAYER_1_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file CONV_LAYER_1_power_routed.rpt -pb CONV_LAYER_1_power_summary_routed.pb -rpx CONV_LAYER_1_power_routed.rpx
Command: report_power -file CONV_LAYER_1_power_routed.rpt -pb CONV_LAYER_1_power_summary_routed.pb -rpx CONV_LAYER_1_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2827.957 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file CONV_LAYER_1_route_status.rpt -pb CONV_LAYER_1_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -file CONV_LAYER_1_timing_summary_routed.rpt -warn_on_violation  -rpx CONV_LAYER_1_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1LV, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file CONV_LAYER_1_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file CONV_LAYER_1_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Fri May  8 22:29:31 2020...
