<?xml version="1.0" encoding="UTF-8"?>
<project>
  <core name="" type="" target="">
    <kernel name="ratDecision" language="c" vlnv="xilinx.com:hls:ratDecision:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false">
      <port name="S_AXI_AXILITES" mode="slave" range="0x1000" dataWidth="16" portType="addressable" base="0x00000000"/>
      <arg name="reset_A" addressQualifier="0" id="0" port="S_AXI_AXILITES" size="0x4" offset="0x18" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="reset_V" addressQualifier="0" id="1" port="S_AXI_AXILITES" size="0x4" offset="0x20" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="reset_params" addressQualifier="0" id="2" port="S_AXI_AXILITES" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x4" type=""/>
      <arg name="athresh" addressQualifier="0" id="3" port="S_AXI_AXILITES" size="0x4" offset="0x30" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="vthresh" addressQualifier="0" id="4" port="S_AXI_AXILITES" size="0x4" offset="0x38" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="a_flip" addressQualifier="0" id="5" port="S_AXI_AXILITES" size="0x4" offset="0x40" hostOffset="0x0" hostSize="0x4" type="char"/>
      <arg name="v_flip" addressQualifier="0" id="6" port="S_AXI_AXILITES" size="0x4" offset="0x48" hostOffset="0x0" hostSize="0x4" type="char"/>
      <arg name="a_length" addressQualifier="0" id="7" port="S_AXI_AXILITES" size="0x4" offset="0x50" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="v_length" addressQualifier="0" id="8" port="S_AXI_AXILITES" size="0x4" offset="0x58" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
      <arg name="data" addressQualifier="0" id="9" port="S_AXI_AXILITES" size="0x4" offset="0x60" hostOffset="0x0" hostSize="0x4" type="short"/>
      <compileWorkGroupSize x="1" y="1" z="1"/>
    </kernel>
  </core>
</project>
