Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Jun  4 20:40:20 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file OV7670_VGA_Display_timing_summary_routed.rpt -pb OV7670_VGA_Display_timing_summary_routed.pb -rpx OV7670_VGA_Display_timing_summary_routed.rpx -warn_on_violation
| Design       : OV7670_VGA_Display
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (268)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (687)
5. checking no_input_delay (12)
6. checking no_output_delay (19)
7. checking multiple_clock (5275)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (268)
--------------------------
 There are 82 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: U_VGA_Controller/U_Pix_CLK_Gen/pclk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_debounce/counter_reg_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (687)
--------------------------------------------------
 There are 687 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (5275)
---------------------------------
 There are 5275 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.843        0.000                      0                 5318        0.105        0.000                      0                 5318        3.000        0.000                       0                  5281  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk                       {0.000 5.000}      10.000          100.000         
  clk_100Mhz_clk_wiz_1    {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_1      {0.000 5.000}      10.000          100.000         
sys_clk_pin               {0.000 5.000}      10.000          100.000         
  clk_100Mhz_clk_wiz_1_1  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_1_1    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_100Mhz_clk_wiz_1          0.843        0.000                      0                 5318        0.173        0.000                      0                 5318        4.500        0.000                       0                  5277  
  clkfbout_clk_wiz_1                                                                                                                                                        7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_100Mhz_clk_wiz_1_1        0.844        0.000                      0                 5318        0.173        0.000                      0                 5318        4.500        0.000                       0                  5277  
  clkfbout_clk_wiz_1_1                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_100Mhz_clk_wiz_1_1  clk_100Mhz_clk_wiz_1          0.843        0.000                      0                 5318        0.105        0.000                      0                 5318  
clk_100Mhz_clk_wiz_1    clk_100Mhz_clk_wiz_1_1        0.843        0.000                      0                 5318        0.105        0.000                      0                 5318  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz_clk_wiz_1
  To Clock:  clk_100Mhz_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        0.843ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[589][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.765ns  (logic 3.506ns (39.999%)  route 5.259ns (60.001%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.609    -0.903    U_frame_buffer_top/U_Frame_Buffer2/clk_100Mhz
    RAMB36_X0Y2          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.551 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/DOBDO[0]
                         net (fo=3, routed)           1.947     3.498    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[8]
    SLICE_X44Y17         LUT4 (Prop_lut4_I0_O)        0.124     3.622 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6/O
                         net (fo=1, routed)           0.512     4.134    U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6_n_0
    SLICE_X45Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.258 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_2/O
                         net (fo=1, routed)           0.000     4.258    U_Gray_filtering/p33_reg[0][3]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.506 r  U_Gray_filtering/Gray_diff2_carry/O[3]
                         net (fo=1, routed)           0.562     5.068    U_Gray_filtering/C[3]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.306     5.374 r  U_Gray_filtering/Gray_diff2__9_carry_i_1/O
                         net (fo=1, routed)           0.000     5.374    U_Gray_filtering/Gray_diff2__9_carry_i_1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     5.624 r  U_Gray_filtering/Gray_diff2__9_carry/O[2]
                         net (fo=641, routed)         2.238     7.862    U_sobel_filter_top/U_sobel_filter2/D[3]
    SLICE_X11Y32         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[589][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.443     8.448    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X11Y32         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[589][3]/C
                         clock pessimism              0.564     9.011    
                         clock uncertainty           -0.068     8.943    
    SLICE_X11Y32         FDRE (Setup_fdre_C_D)       -0.238     8.705    U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[589][3]
  -------------------------------------------------------------------
                         required time                          8.705    
                         arrival time                          -7.862    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[606][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.735ns  (logic 3.506ns (40.137%)  route 5.229ns (59.863%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.609    -0.903    U_frame_buffer_top/U_Frame_Buffer2/clk_100Mhz
    RAMB36_X0Y2          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.551 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/DOBDO[0]
                         net (fo=3, routed)           1.947     3.498    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[8]
    SLICE_X44Y17         LUT4 (Prop_lut4_I0_O)        0.124     3.622 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6/O
                         net (fo=1, routed)           0.512     4.134    U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6_n_0
    SLICE_X45Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.258 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_2/O
                         net (fo=1, routed)           0.000     4.258    U_Gray_filtering/p33_reg[0][3]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.506 r  U_Gray_filtering/Gray_diff2_carry/O[3]
                         net (fo=1, routed)           0.562     5.068    U_Gray_filtering/C[3]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.306     5.374 r  U_Gray_filtering/Gray_diff2__9_carry_i_1/O
                         net (fo=1, routed)           0.000     5.374    U_Gray_filtering/Gray_diff2__9_carry_i_1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     5.624 r  U_Gray_filtering/Gray_diff2__9_carry/O[2]
                         net (fo=641, routed)         2.208     7.832    U_sobel_filter_top/U_sobel_filter2/D[3]
    SLICE_X7Y26          FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[606][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.502     8.507    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X7Y26          FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[606][3]/C
                         clock pessimism              0.564     9.070    
                         clock uncertainty           -0.068     9.002    
    SLICE_X7Y26          FDRE (Setup_fdre_C_D)       -0.258     8.744    U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[606][3]
  -------------------------------------------------------------------
                         required time                          8.744    
                         arrival time                          -7.832    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[72][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.610ns  (logic 3.506ns (40.722%)  route 5.104ns (59.278%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.609    -0.903    U_frame_buffer_top/U_Frame_Buffer2/clk_100Mhz
    RAMB36_X0Y2          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.551 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/DOBDO[0]
                         net (fo=3, routed)           1.947     3.498    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[8]
    SLICE_X44Y17         LUT4 (Prop_lut4_I0_O)        0.124     3.622 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6/O
                         net (fo=1, routed)           0.512     4.134    U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6_n_0
    SLICE_X45Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.258 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_2/O
                         net (fo=1, routed)           0.000     4.258    U_Gray_filtering/p33_reg[0][3]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.506 r  U_Gray_filtering/Gray_diff2_carry/O[3]
                         net (fo=1, routed)           0.562     5.068    U_Gray_filtering/C[3]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.306     5.374 r  U_Gray_filtering/Gray_diff2__9_carry_i_1/O
                         net (fo=1, routed)           0.000     5.374    U_Gray_filtering/Gray_diff2__9_carry_i_1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     5.624 r  U_Gray_filtering/Gray_diff2__9_carry/O[2]
                         net (fo=641, routed)         2.083     7.707    U_sobel_filter_top/U_sobel_filter2/D[3]
    SLICE_X11Y20         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[72][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.440     8.445    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X11Y20         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[72][3]/C
                         clock pessimism              0.564     9.008    
                         clock uncertainty           -0.068     8.940    
    SLICE_X11Y20         FDRE (Setup_fdre_C_D)       -0.258     8.682    U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[72][3]
  -------------------------------------------------------------------
                         required time                          8.682    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             1.007ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[584][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.593ns  (logic 3.506ns (40.803%)  route 5.087ns (59.197%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.609    -0.903    U_frame_buffer_top/U_Frame_Buffer2/clk_100Mhz
    RAMB36_X0Y2          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.551 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/DOBDO[0]
                         net (fo=3, routed)           1.947     3.498    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[8]
    SLICE_X44Y17         LUT4 (Prop_lut4_I0_O)        0.124     3.622 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6/O
                         net (fo=1, routed)           0.512     4.134    U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6_n_0
    SLICE_X45Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.258 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_2/O
                         net (fo=1, routed)           0.000     4.258    U_Gray_filtering/p33_reg[0][3]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.506 r  U_Gray_filtering/Gray_diff2_carry/O[3]
                         net (fo=1, routed)           0.562     5.068    U_Gray_filtering/C[3]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.306     5.374 r  U_Gray_filtering/Gray_diff2__9_carry_i_1/O
                         net (fo=1, routed)           0.000     5.374    U_Gray_filtering/Gray_diff2__9_carry_i_1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     5.624 r  U_Gray_filtering/Gray_diff2__9_carry/O[2]
                         net (fo=641, routed)         2.066     7.690    U_sobel_filter_top/U_sobel_filter2/D[3]
    SLICE_X11Y30         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[584][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.440     8.445    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X11Y30         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[584][3]/C
                         clock pessimism              0.564     9.008    
                         clock uncertainty           -0.068     8.940    
    SLICE_X11Y30         FDRE (Setup_fdre_C_D)       -0.244     8.696    U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[584][3]
  -------------------------------------------------------------------
                         required time                          8.696    
                         arrival time                          -7.690    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.032ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[295][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.572ns  (logic 3.506ns (40.901%)  route 5.066ns (59.099%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.609    -0.903    U_frame_buffer_top/U_Frame_Buffer2/clk_100Mhz
    RAMB36_X0Y2          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.551 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/DOBDO[0]
                         net (fo=3, routed)           1.947     3.498    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[8]
    SLICE_X44Y17         LUT4 (Prop_lut4_I0_O)        0.124     3.622 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6/O
                         net (fo=1, routed)           0.512     4.134    U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6_n_0
    SLICE_X45Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.258 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_2/O
                         net (fo=1, routed)           0.000     4.258    U_Gray_filtering/p33_reg[0][3]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.506 r  U_Gray_filtering/Gray_diff2_carry/O[3]
                         net (fo=1, routed)           0.562     5.068    U_Gray_filtering/C[3]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.306     5.374 r  U_Gray_filtering/Gray_diff2__9_carry_i_1/O
                         net (fo=1, routed)           0.000     5.374    U_Gray_filtering/Gray_diff2__9_carry_i_1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     5.624 r  U_Gray_filtering/Gray_diff2__9_carry/O[2]
                         net (fo=641, routed)         2.045     7.669    U_sobel_filter_top/U_sobel_filter2/D[3]
    SLICE_X62Y32         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[295][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.511     8.516    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X62Y32         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[295][3]/C
                         clock pessimism              0.492     9.007    
                         clock uncertainty           -0.068     8.939    
    SLICE_X62Y32         FDRE (Setup_fdre_C_D)       -0.238     8.701    U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[295][3]
  -------------------------------------------------------------------
                         required time                          8.701    
                         arrival time                          -7.669    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.039ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[64][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.595ns  (logic 3.506ns (40.790%)  route 5.089ns (59.210%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.609    -0.903    U_frame_buffer_top/U_Frame_Buffer2/clk_100Mhz
    RAMB36_X0Y2          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.551 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/DOBDO[0]
                         net (fo=3, routed)           1.947     3.498    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[8]
    SLICE_X44Y17         LUT4 (Prop_lut4_I0_O)        0.124     3.622 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6/O
                         net (fo=1, routed)           0.512     4.134    U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6_n_0
    SLICE_X45Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.258 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_2/O
                         net (fo=1, routed)           0.000     4.258    U_Gray_filtering/p33_reg[0][3]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.506 r  U_Gray_filtering/Gray_diff2_carry/O[3]
                         net (fo=1, routed)           0.562     5.068    U_Gray_filtering/C[3]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.306     5.374 r  U_Gray_filtering/Gray_diff2__9_carry_i_1/O
                         net (fo=1, routed)           0.000     5.374    U_Gray_filtering/Gray_diff2__9_carry_i_1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     5.624 r  U_Gray_filtering/Gray_diff2__9_carry/O[2]
                         net (fo=641, routed)         2.068     7.692    U_sobel_filter_top/U_sobel_filter2/D[3]
    SLICE_X8Y20          FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[64][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.439     8.444    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X8Y20          FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[64][3]/C
                         clock pessimism              0.578     9.021    
                         clock uncertainty           -0.068     8.953    
    SLICE_X8Y20          FDRE (Setup_fdre_C_D)       -0.222     8.731    U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[64][3]
  -------------------------------------------------------------------
                         required time                          8.731    
                         arrival time                          -7.692    
  -------------------------------------------------------------------
                         slack                                  1.039    

Slack (MET) :             1.048ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[83][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.634ns  (logic 3.506ns (40.609%)  route 5.128ns (59.391%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.609    -0.903    U_frame_buffer_top/U_Frame_Buffer2/clk_100Mhz
    RAMB36_X0Y2          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.551 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/DOBDO[0]
                         net (fo=3, routed)           1.947     3.498    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[8]
    SLICE_X44Y17         LUT4 (Prop_lut4_I0_O)        0.124     3.622 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6/O
                         net (fo=1, routed)           0.512     4.134    U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6_n_0
    SLICE_X45Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.258 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_2/O
                         net (fo=1, routed)           0.000     4.258    U_Gray_filtering/p33_reg[0][3]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.506 r  U_Gray_filtering/Gray_diff2_carry/O[3]
                         net (fo=1, routed)           0.562     5.068    U_Gray_filtering/C[3]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.306     5.374 r  U_Gray_filtering/Gray_diff2__9_carry_i_1/O
                         net (fo=1, routed)           0.000     5.374    U_Gray_filtering/Gray_diff2__9_carry_i_1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     5.624 r  U_Gray_filtering/Gray_diff2__9_carry/O[2]
                         net (fo=641, routed)         2.107     7.731    U_sobel_filter_top/U_sobel_filter2/D[3]
    SLICE_X7Y12          FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[83][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.513     8.518    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X7Y12          FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[83][3]/C
                         clock pessimism              0.564     9.081    
                         clock uncertainty           -0.068     9.013    
    SLICE_X7Y12          FDRE (Setup_fdre_C_D)       -0.235     8.778    U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[83][3]
  -------------------------------------------------------------------
                         required time                          8.778    
                         arrival time                          -7.731    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.055ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[378][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.548ns  (logic 3.506ns (41.014%)  route 5.042ns (58.986%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.609    -0.903    U_frame_buffer_top/U_Frame_Buffer2/clk_100Mhz
    RAMB36_X0Y2          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.551 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/DOBDO[0]
                         net (fo=3, routed)           1.947     3.498    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[8]
    SLICE_X44Y17         LUT4 (Prop_lut4_I0_O)        0.124     3.622 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6/O
                         net (fo=1, routed)           0.512     4.134    U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6_n_0
    SLICE_X45Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.258 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_2/O
                         net (fo=1, routed)           0.000     4.258    U_Gray_filtering/p33_reg[0][3]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.506 r  U_Gray_filtering/Gray_diff2_carry/O[3]
                         net (fo=1, routed)           0.562     5.068    U_Gray_filtering/C[3]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.306     5.374 r  U_Gray_filtering/Gray_diff2__9_carry_i_1/O
                         net (fo=1, routed)           0.000     5.374    U_Gray_filtering/Gray_diff2__9_carry_i_1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     5.624 r  U_Gray_filtering/Gray_diff2__9_carry/O[2]
                         net (fo=641, routed)         2.021     7.645    U_sobel_filter_top/U_sobel_filter2/D[3]
    SLICE_X58Y39         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[378][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.516     8.521    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X58Y39         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[378][3]/C
                         clock pessimism              0.492     9.012    
                         clock uncertainty           -0.068     8.944    
    SLICE_X58Y39         FDRE (Setup_fdre_C_D)       -0.244     8.700    U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[378][3]
  -------------------------------------------------------------------
                         required time                          8.700    
                         arrival time                          -7.645    
  -------------------------------------------------------------------
                         slack                                  1.055    

Slack (MET) :             1.058ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[592][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.536ns  (logic 3.506ns (41.073%)  route 5.030ns (58.927%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.609    -0.903    U_frame_buffer_top/U_Frame_Buffer2/clk_100Mhz
    RAMB36_X0Y2          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.551 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/DOBDO[0]
                         net (fo=3, routed)           1.947     3.498    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[8]
    SLICE_X44Y17         LUT4 (Prop_lut4_I0_O)        0.124     3.622 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6/O
                         net (fo=1, routed)           0.512     4.134    U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6_n_0
    SLICE_X45Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.258 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_2/O
                         net (fo=1, routed)           0.000     4.258    U_Gray_filtering/p33_reg[0][3]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.506 r  U_Gray_filtering/Gray_diff2_carry/O[3]
                         net (fo=1, routed)           0.562     5.068    U_Gray_filtering/C[3]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.306     5.374 r  U_Gray_filtering/Gray_diff2__9_carry_i_1/O
                         net (fo=1, routed)           0.000     5.374    U_Gray_filtering/Gray_diff2__9_carry_i_1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     5.624 r  U_Gray_filtering/Gray_diff2__9_carry/O[2]
                         net (fo=641, routed)         2.009     7.633    U_sobel_filter_top/U_sobel_filter2/D[3]
    SLICE_X11Y25         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[592][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.434     8.439    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X11Y25         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[592][3]/C
                         clock pessimism              0.564     9.002    
                         clock uncertainty           -0.068     8.934    
    SLICE_X11Y25         FDRE (Setup_fdre_C_D)       -0.244     8.690    U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[592][3]
  -------------------------------------------------------------------
                         required time                          8.690    
                         arrival time                          -7.633    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.066ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[382][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.513ns  (logic 3.506ns (41.185%)  route 5.007ns (58.815%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.609    -0.903    U_frame_buffer_top/U_Frame_Buffer2/clk_100Mhz
    RAMB36_X0Y2          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.551 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/DOBDO[0]
                         net (fo=3, routed)           1.947     3.498    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[8]
    SLICE_X44Y17         LUT4 (Prop_lut4_I0_O)        0.124     3.622 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6/O
                         net (fo=1, routed)           0.512     4.134    U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6_n_0
    SLICE_X45Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.258 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_2/O
                         net (fo=1, routed)           0.000     4.258    U_Gray_filtering/p33_reg[0][3]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.506 r  U_Gray_filtering/Gray_diff2_carry/O[3]
                         net (fo=1, routed)           0.562     5.068    U_Gray_filtering/C[3]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.306     5.374 r  U_Gray_filtering/Gray_diff2__9_carry_i_1/O
                         net (fo=1, routed)           0.000     5.374    U_Gray_filtering/Gray_diff2__9_carry_i_1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     5.624 r  U_Gray_filtering/Gray_diff2__9_carry/O[2]
                         net (fo=641, routed)         1.986     7.610    U_sobel_filter_top/U_sobel_filter2/D[3]
    SLICE_X59Y40         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[382][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.516     8.521    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X59Y40         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[382][3]/C
                         clock pessimism              0.492     9.012    
                         clock uncertainty           -0.068     8.944    
    SLICE_X59Y40         FDRE (Setup_fdre_C_D)       -0.269     8.675    U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[382][3]
  -------------------------------------------------------------------
                         required time                          8.675    
                         arrival time                          -7.610    
  -------------------------------------------------------------------
                         slack                                  1.066    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter2/p23_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/p22_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.250%)  route 0.114ns (44.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.561    -0.620    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X31Y39         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p23_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  U_sobel_filter_top/U_sobel_filter2/p23_reg[3]/Q
                         net (fo=4, routed)           0.114    -0.365    U_sobel_filter_top/U_sobel_filter2/gx3[4]
    SLICE_X32Y39         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p22_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.830    -0.860    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X32Y39         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p22_reg[3]/C
                         clock pessimism              0.255    -0.604    
    SLICE_X32Y39         FDRE (Hold_fdre_C_D)         0.066    -0.538    U_sobel_filter_top/U_sobel_filter2/p22_reg[3]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter2/p22_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/p21_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.561    -0.620    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X29Y38         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p22_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  U_sobel_filter_top/U_sobel_filter2/p22_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.363    U_sobel_filter_top/U_sobel_filter2/p22[1]
    SLICE_X29Y38         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p21_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.831    -0.859    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X29Y38         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p21_reg[1]/C
                         clock pessimism              0.238    -0.620    
    SLICE_X29Y38         FDRE (Hold_fdre_C_D)         0.070    -0.550    U_sobel_filter_top/U_sobel_filter2/p21_reg[1]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter2/p22_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/p21_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.561    -0.620    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X29Y38         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p22_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  U_sobel_filter_top/U_sobel_filter2/p22_reg[2]/Q
                         net (fo=1, routed)           0.116    -0.363    U_sobel_filter_top/U_sobel_filter2/p22[2]
    SLICE_X29Y38         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p21_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.831    -0.859    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X29Y38         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p21_reg[2]/C
                         clock pessimism              0.238    -0.620    
    SLICE_X29Y38         FDRE (Hold_fdre_C_D)         0.066    -0.554    U_sobel_filter_top/U_sobel_filter2/p21_reg[2]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter2/p13_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/p12_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.141ns (26.880%)  route 0.384ns (73.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.554    -0.627    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X37Y29         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p13_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  U_sobel_filter_top/U_sobel_filter2/p13_reg[0]/Q
                         net (fo=6, routed)           0.384    -0.103    U_sobel_filter_top/U_sobel_filter2/p13[0]
    SLICE_X30Y38         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p12_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.830    -0.860    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X30Y38         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p12_reg[0]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X30Y38         FDRE (Hold_fdre_C_D)         0.052    -0.304    U_sobel_filter_top/U_sobel_filter2/p12_reg[0]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.308%)  route 0.145ns (50.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.590    -0.591    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X4Y92          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[3]/Q
                         net (fo=10, routed)          0.145    -0.305    U_OV7670_Master/U_SCCB_controlUnit/sda_state[3]
    SLICE_X4Y92          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.860    -0.829    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X4Y92          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[4]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.075    -0.516    U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.912%)  route 0.087ns (26.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.588    -0.593    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X6Y87          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.148    -0.445 r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/Q
                         net (fo=8, routed)           0.087    -0.358    U_OV7670_Master/U_I2C_clk_gen/counter[2]
    SLICE_X6Y87          LUT6 (Prop_lut6_I1_O)        0.098    -0.260 r  U_OV7670_Master/U_I2C_clk_gen/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    U_OV7670_Master/U_I2C_clk_gen/counter_0[4]
    SLICE_X6Y87          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.858    -0.832    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X6Y87          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X6Y87          FDRE (Hold_fdre_C_D)         0.121    -0.472    U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_I2C_clk_gen/I2C_clk_400khz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.081%)  route 0.164ns (46.919%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.590    -0.591    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X7Y91          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/I2C_clk_400khz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  U_OV7670_Master/U_I2C_clk_gen/I2C_clk_400khz_reg/Q
                         net (fo=10, routed)          0.164    -0.286    U_OV7670_Master/U_SCCB_controlUnit/I2C_clk_400khz
    SLICE_X6Y92          LUT5 (Prop_lut5_I0_O)        0.045    -0.241 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state[2]_i_1_n_0
    SLICE_X6Y92          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.860    -0.829    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X6Y92          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]/C
                         clock pessimism              0.254    -0.575    
    SLICE_X6Y92          FDRE (Hold_fdre_C_D)         0.120    -0.455    U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.286%)  route 0.138ns (39.714%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.563    -0.618    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X8Y91          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/Q
                         net (fo=5, routed)           0.138    -0.317    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]
    SLICE_X8Y91          LUT6 (Prop_lut6_I5_O)        0.045    -0.272 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    U_OV7670_Master/U_SCCB_controlUnit/r_addr[5]_i_1_n_0
    SLICE_X8Y91          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.832    -0.857    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X8Y91          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X8Y91          FDRE (Hold_fdre_C_D)         0.121    -0.497    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pix_CLK_Gen/clk_div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_VGA_Controller/U_Pix_CLK_Gen/pclk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.562    -0.619    U_VGA_Controller/U_Pix_CLK_Gen/clk_100Mhz
    SLICE_X35Y46         FDCE                                         r  U_VGA_Controller/U_Pix_CLK_Gen/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  U_VGA_Controller/U_Pix_CLK_Gen/clk_div_reg[1]/Q
                         net (fo=2, routed)           0.156    -0.322    U_VGA_Controller/U_Pix_CLK_Gen/clk_div__0[1]
    SLICE_X35Y46         LUT3 (Prop_lut3_I0_O)        0.042    -0.280 r  U_VGA_Controller/U_Pix_CLK_Gen/pclk_i_1__0/O
                         net (fo=1, routed)           0.000    -0.280    U_VGA_Controller/U_Pix_CLK_Gen/pclk_i_1__0_n_0
    SLICE_X35Y46         FDCE                                         r  U_VGA_Controller/U_Pix_CLK_Gen/pclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.831    -0.859    U_VGA_Controller/U_Pix_CLK_Gen/clk_100Mhz
    SLICE_X35Y46         FDCE                                         r  U_VGA_Controller/U_Pix_CLK_Gen/pclk_reg/C
                         clock pessimism              0.239    -0.619    
    SLICE_X35Y46         FDCE (Hold_fdce_C_D)         0.107    -0.512    U_VGA_Controller/U_Pix_CLK_Gen/pclk_reg
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter2/p33_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/p32_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.796%)  route 0.181ns (56.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.561    -0.620    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X32Y38         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p33_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  U_sobel_filter_top/U_sobel_filter2/p33_reg[2]/Q
                         net (fo=9, routed)           0.181    -0.298    U_sobel_filter_top/U_sobel_filter2/p33[2]
    SLICE_X32Y37         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p32_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.828    -0.862    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X32Y37         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p32_reg[2]/C
                         clock pessimism              0.255    -0.606    
    SLICE_X32Y37         FDRE (Hold_fdre_C_D)         0.072    -0.534    U_sobel_filter_top/U_sobel_filter2/p32_reg[2]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100Mhz_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2      U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3      U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7      U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7      U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_6/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6      U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y5      U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_6/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8      U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5      U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4      U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2      U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y2      U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[105][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y2      U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[105][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y4      U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[106][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y4      U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[106][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y1      U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[106][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y4      U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[106][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y5      U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[107][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y5      U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[107][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y1      U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[107][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y1      U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[107][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y2      U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[105][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y2      U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[105][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y4      U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[106][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y4      U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[106][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y4      U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[106][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y5      U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[107][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y5      U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[107][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y4      U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[108][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y4      U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[108][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y4      U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[108][2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    U_clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz_clk_wiz_1_1
  To Clock:  clk_100Mhz_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        0.844ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[589][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.765ns  (logic 3.506ns (39.999%)  route 5.259ns (60.001%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.609    -0.903    U_frame_buffer_top/U_Frame_Buffer2/clk_100Mhz
    RAMB36_X0Y2          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.551 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/DOBDO[0]
                         net (fo=3, routed)           1.947     3.498    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[8]
    SLICE_X44Y17         LUT4 (Prop_lut4_I0_O)        0.124     3.622 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6/O
                         net (fo=1, routed)           0.512     4.134    U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6_n_0
    SLICE_X45Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.258 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_2/O
                         net (fo=1, routed)           0.000     4.258    U_Gray_filtering/p33_reg[0][3]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.506 r  U_Gray_filtering/Gray_diff2_carry/O[3]
                         net (fo=1, routed)           0.562     5.068    U_Gray_filtering/C[3]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.306     5.374 r  U_Gray_filtering/Gray_diff2__9_carry_i_1/O
                         net (fo=1, routed)           0.000     5.374    U_Gray_filtering/Gray_diff2__9_carry_i_1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     5.624 r  U_Gray_filtering/Gray_diff2__9_carry/O[2]
                         net (fo=641, routed)         2.238     7.862    U_sobel_filter_top/U_sobel_filter2/D[3]
    SLICE_X11Y32         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[589][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.443     8.448    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X11Y32         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[589][3]/C
                         clock pessimism              0.564     9.011    
                         clock uncertainty           -0.067     8.944    
    SLICE_X11Y32         FDRE (Setup_fdre_C_D)       -0.238     8.706    U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[589][3]
  -------------------------------------------------------------------
                         required time                          8.706    
                         arrival time                          -7.862    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.913ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[606][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.735ns  (logic 3.506ns (40.137%)  route 5.229ns (59.863%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.609    -0.903    U_frame_buffer_top/U_Frame_Buffer2/clk_100Mhz
    RAMB36_X0Y2          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.551 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/DOBDO[0]
                         net (fo=3, routed)           1.947     3.498    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[8]
    SLICE_X44Y17         LUT4 (Prop_lut4_I0_O)        0.124     3.622 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6/O
                         net (fo=1, routed)           0.512     4.134    U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6_n_0
    SLICE_X45Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.258 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_2/O
                         net (fo=1, routed)           0.000     4.258    U_Gray_filtering/p33_reg[0][3]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.506 r  U_Gray_filtering/Gray_diff2_carry/O[3]
                         net (fo=1, routed)           0.562     5.068    U_Gray_filtering/C[3]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.306     5.374 r  U_Gray_filtering/Gray_diff2__9_carry_i_1/O
                         net (fo=1, routed)           0.000     5.374    U_Gray_filtering/Gray_diff2__9_carry_i_1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     5.624 r  U_Gray_filtering/Gray_diff2__9_carry/O[2]
                         net (fo=641, routed)         2.208     7.832    U_sobel_filter_top/U_sobel_filter2/D[3]
    SLICE_X7Y26          FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[606][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.502     8.507    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X7Y26          FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[606][3]/C
                         clock pessimism              0.564     9.070    
                         clock uncertainty           -0.067     9.003    
    SLICE_X7Y26          FDRE (Setup_fdre_C_D)       -0.258     8.745    U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[606][3]
  -------------------------------------------------------------------
                         required time                          8.745    
                         arrival time                          -7.832    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.977ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[72][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.610ns  (logic 3.506ns (40.722%)  route 5.104ns (59.278%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.609    -0.903    U_frame_buffer_top/U_Frame_Buffer2/clk_100Mhz
    RAMB36_X0Y2          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.551 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/DOBDO[0]
                         net (fo=3, routed)           1.947     3.498    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[8]
    SLICE_X44Y17         LUT4 (Prop_lut4_I0_O)        0.124     3.622 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6/O
                         net (fo=1, routed)           0.512     4.134    U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6_n_0
    SLICE_X45Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.258 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_2/O
                         net (fo=1, routed)           0.000     4.258    U_Gray_filtering/p33_reg[0][3]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.506 r  U_Gray_filtering/Gray_diff2_carry/O[3]
                         net (fo=1, routed)           0.562     5.068    U_Gray_filtering/C[3]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.306     5.374 r  U_Gray_filtering/Gray_diff2__9_carry_i_1/O
                         net (fo=1, routed)           0.000     5.374    U_Gray_filtering/Gray_diff2__9_carry_i_1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     5.624 r  U_Gray_filtering/Gray_diff2__9_carry/O[2]
                         net (fo=641, routed)         2.083     7.707    U_sobel_filter_top/U_sobel_filter2/D[3]
    SLICE_X11Y20         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[72][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.440     8.445    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X11Y20         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[72][3]/C
                         clock pessimism              0.564     9.008    
                         clock uncertainty           -0.067     8.941    
    SLICE_X11Y20         FDRE (Setup_fdre_C_D)       -0.258     8.683    U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[72][3]
  -------------------------------------------------------------------
                         required time                          8.683    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             1.008ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[584][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.593ns  (logic 3.506ns (40.803%)  route 5.087ns (59.197%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.609    -0.903    U_frame_buffer_top/U_Frame_Buffer2/clk_100Mhz
    RAMB36_X0Y2          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.551 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/DOBDO[0]
                         net (fo=3, routed)           1.947     3.498    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[8]
    SLICE_X44Y17         LUT4 (Prop_lut4_I0_O)        0.124     3.622 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6/O
                         net (fo=1, routed)           0.512     4.134    U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6_n_0
    SLICE_X45Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.258 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_2/O
                         net (fo=1, routed)           0.000     4.258    U_Gray_filtering/p33_reg[0][3]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.506 r  U_Gray_filtering/Gray_diff2_carry/O[3]
                         net (fo=1, routed)           0.562     5.068    U_Gray_filtering/C[3]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.306     5.374 r  U_Gray_filtering/Gray_diff2__9_carry_i_1/O
                         net (fo=1, routed)           0.000     5.374    U_Gray_filtering/Gray_diff2__9_carry_i_1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     5.624 r  U_Gray_filtering/Gray_diff2__9_carry/O[2]
                         net (fo=641, routed)         2.066     7.690    U_sobel_filter_top/U_sobel_filter2/D[3]
    SLICE_X11Y30         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[584][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.440     8.445    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X11Y30         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[584][3]/C
                         clock pessimism              0.564     9.008    
                         clock uncertainty           -0.067     8.941    
    SLICE_X11Y30         FDRE (Setup_fdre_C_D)       -0.244     8.697    U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[584][3]
  -------------------------------------------------------------------
                         required time                          8.697    
                         arrival time                          -7.690    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.033ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[295][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.572ns  (logic 3.506ns (40.901%)  route 5.066ns (59.099%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.609    -0.903    U_frame_buffer_top/U_Frame_Buffer2/clk_100Mhz
    RAMB36_X0Y2          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.551 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/DOBDO[0]
                         net (fo=3, routed)           1.947     3.498    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[8]
    SLICE_X44Y17         LUT4 (Prop_lut4_I0_O)        0.124     3.622 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6/O
                         net (fo=1, routed)           0.512     4.134    U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6_n_0
    SLICE_X45Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.258 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_2/O
                         net (fo=1, routed)           0.000     4.258    U_Gray_filtering/p33_reg[0][3]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.506 r  U_Gray_filtering/Gray_diff2_carry/O[3]
                         net (fo=1, routed)           0.562     5.068    U_Gray_filtering/C[3]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.306     5.374 r  U_Gray_filtering/Gray_diff2__9_carry_i_1/O
                         net (fo=1, routed)           0.000     5.374    U_Gray_filtering/Gray_diff2__9_carry_i_1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     5.624 r  U_Gray_filtering/Gray_diff2__9_carry/O[2]
                         net (fo=641, routed)         2.045     7.669    U_sobel_filter_top/U_sobel_filter2/D[3]
    SLICE_X62Y32         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[295][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.511     8.516    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X62Y32         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[295][3]/C
                         clock pessimism              0.492     9.007    
                         clock uncertainty           -0.067     8.940    
    SLICE_X62Y32         FDRE (Setup_fdre_C_D)       -0.238     8.702    U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[295][3]
  -------------------------------------------------------------------
                         required time                          8.702    
                         arrival time                          -7.669    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.040ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[64][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.595ns  (logic 3.506ns (40.790%)  route 5.089ns (59.210%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.609    -0.903    U_frame_buffer_top/U_Frame_Buffer2/clk_100Mhz
    RAMB36_X0Y2          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.551 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/DOBDO[0]
                         net (fo=3, routed)           1.947     3.498    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[8]
    SLICE_X44Y17         LUT4 (Prop_lut4_I0_O)        0.124     3.622 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6/O
                         net (fo=1, routed)           0.512     4.134    U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6_n_0
    SLICE_X45Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.258 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_2/O
                         net (fo=1, routed)           0.000     4.258    U_Gray_filtering/p33_reg[0][3]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.506 r  U_Gray_filtering/Gray_diff2_carry/O[3]
                         net (fo=1, routed)           0.562     5.068    U_Gray_filtering/C[3]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.306     5.374 r  U_Gray_filtering/Gray_diff2__9_carry_i_1/O
                         net (fo=1, routed)           0.000     5.374    U_Gray_filtering/Gray_diff2__9_carry_i_1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     5.624 r  U_Gray_filtering/Gray_diff2__9_carry/O[2]
                         net (fo=641, routed)         2.068     7.692    U_sobel_filter_top/U_sobel_filter2/D[3]
    SLICE_X8Y20          FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[64][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.439     8.444    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X8Y20          FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[64][3]/C
                         clock pessimism              0.578     9.021    
                         clock uncertainty           -0.067     8.954    
    SLICE_X8Y20          FDRE (Setup_fdre_C_D)       -0.222     8.732    U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[64][3]
  -------------------------------------------------------------------
                         required time                          8.732    
                         arrival time                          -7.692    
  -------------------------------------------------------------------
                         slack                                  1.040    

Slack (MET) :             1.048ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[83][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.634ns  (logic 3.506ns (40.609%)  route 5.128ns (59.391%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.609    -0.903    U_frame_buffer_top/U_Frame_Buffer2/clk_100Mhz
    RAMB36_X0Y2          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.551 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/DOBDO[0]
                         net (fo=3, routed)           1.947     3.498    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[8]
    SLICE_X44Y17         LUT4 (Prop_lut4_I0_O)        0.124     3.622 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6/O
                         net (fo=1, routed)           0.512     4.134    U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6_n_0
    SLICE_X45Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.258 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_2/O
                         net (fo=1, routed)           0.000     4.258    U_Gray_filtering/p33_reg[0][3]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.506 r  U_Gray_filtering/Gray_diff2_carry/O[3]
                         net (fo=1, routed)           0.562     5.068    U_Gray_filtering/C[3]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.306     5.374 r  U_Gray_filtering/Gray_diff2__9_carry_i_1/O
                         net (fo=1, routed)           0.000     5.374    U_Gray_filtering/Gray_diff2__9_carry_i_1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     5.624 r  U_Gray_filtering/Gray_diff2__9_carry/O[2]
                         net (fo=641, routed)         2.107     7.731    U_sobel_filter_top/U_sobel_filter2/D[3]
    SLICE_X7Y12          FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[83][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.513     8.518    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X7Y12          FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[83][3]/C
                         clock pessimism              0.564     9.081    
                         clock uncertainty           -0.067     9.014    
    SLICE_X7Y12          FDRE (Setup_fdre_C_D)       -0.235     8.779    U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[83][3]
  -------------------------------------------------------------------
                         required time                          8.779    
                         arrival time                          -7.731    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.056ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[378][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.548ns  (logic 3.506ns (41.014%)  route 5.042ns (58.986%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.609    -0.903    U_frame_buffer_top/U_Frame_Buffer2/clk_100Mhz
    RAMB36_X0Y2          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.551 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/DOBDO[0]
                         net (fo=3, routed)           1.947     3.498    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[8]
    SLICE_X44Y17         LUT4 (Prop_lut4_I0_O)        0.124     3.622 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6/O
                         net (fo=1, routed)           0.512     4.134    U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6_n_0
    SLICE_X45Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.258 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_2/O
                         net (fo=1, routed)           0.000     4.258    U_Gray_filtering/p33_reg[0][3]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.506 r  U_Gray_filtering/Gray_diff2_carry/O[3]
                         net (fo=1, routed)           0.562     5.068    U_Gray_filtering/C[3]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.306     5.374 r  U_Gray_filtering/Gray_diff2__9_carry_i_1/O
                         net (fo=1, routed)           0.000     5.374    U_Gray_filtering/Gray_diff2__9_carry_i_1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     5.624 r  U_Gray_filtering/Gray_diff2__9_carry/O[2]
                         net (fo=641, routed)         2.021     7.645    U_sobel_filter_top/U_sobel_filter2/D[3]
    SLICE_X58Y39         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[378][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.516     8.521    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X58Y39         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[378][3]/C
                         clock pessimism              0.492     9.012    
                         clock uncertainty           -0.067     8.945    
    SLICE_X58Y39         FDRE (Setup_fdre_C_D)       -0.244     8.701    U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[378][3]
  -------------------------------------------------------------------
                         required time                          8.701    
                         arrival time                          -7.645    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.058ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[592][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.536ns  (logic 3.506ns (41.073%)  route 5.030ns (58.927%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.609    -0.903    U_frame_buffer_top/U_Frame_Buffer2/clk_100Mhz
    RAMB36_X0Y2          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.551 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/DOBDO[0]
                         net (fo=3, routed)           1.947     3.498    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[8]
    SLICE_X44Y17         LUT4 (Prop_lut4_I0_O)        0.124     3.622 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6/O
                         net (fo=1, routed)           0.512     4.134    U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6_n_0
    SLICE_X45Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.258 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_2/O
                         net (fo=1, routed)           0.000     4.258    U_Gray_filtering/p33_reg[0][3]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.506 r  U_Gray_filtering/Gray_diff2_carry/O[3]
                         net (fo=1, routed)           0.562     5.068    U_Gray_filtering/C[3]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.306     5.374 r  U_Gray_filtering/Gray_diff2__9_carry_i_1/O
                         net (fo=1, routed)           0.000     5.374    U_Gray_filtering/Gray_diff2__9_carry_i_1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     5.624 r  U_Gray_filtering/Gray_diff2__9_carry/O[2]
                         net (fo=641, routed)         2.009     7.633    U_sobel_filter_top/U_sobel_filter2/D[3]
    SLICE_X11Y25         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[592][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.434     8.439    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X11Y25         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[592][3]/C
                         clock pessimism              0.564     9.002    
                         clock uncertainty           -0.067     8.935    
    SLICE_X11Y25         FDRE (Setup_fdre_C_D)       -0.244     8.691    U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[592][3]
  -------------------------------------------------------------------
                         required time                          8.691    
                         arrival time                          -7.633    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.066ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[382][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.513ns  (logic 3.506ns (41.185%)  route 5.007ns (58.815%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.609    -0.903    U_frame_buffer_top/U_Frame_Buffer2/clk_100Mhz
    RAMB36_X0Y2          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.551 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/DOBDO[0]
                         net (fo=3, routed)           1.947     3.498    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[8]
    SLICE_X44Y17         LUT4 (Prop_lut4_I0_O)        0.124     3.622 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6/O
                         net (fo=1, routed)           0.512     4.134    U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6_n_0
    SLICE_X45Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.258 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_2/O
                         net (fo=1, routed)           0.000     4.258    U_Gray_filtering/p33_reg[0][3]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.506 r  U_Gray_filtering/Gray_diff2_carry/O[3]
                         net (fo=1, routed)           0.562     5.068    U_Gray_filtering/C[3]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.306     5.374 r  U_Gray_filtering/Gray_diff2__9_carry_i_1/O
                         net (fo=1, routed)           0.000     5.374    U_Gray_filtering/Gray_diff2__9_carry_i_1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     5.624 r  U_Gray_filtering/Gray_diff2__9_carry/O[2]
                         net (fo=641, routed)         1.986     7.610    U_sobel_filter_top/U_sobel_filter2/D[3]
    SLICE_X59Y40         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[382][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.516     8.521    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X59Y40         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[382][3]/C
                         clock pessimism              0.492     9.012    
                         clock uncertainty           -0.067     8.945    
    SLICE_X59Y40         FDRE (Setup_fdre_C_D)       -0.269     8.676    U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[382][3]
  -------------------------------------------------------------------
                         required time                          8.676    
                         arrival time                          -7.610    
  -------------------------------------------------------------------
                         slack                                  1.066    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter2/p23_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/p22_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.250%)  route 0.114ns (44.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.561    -0.620    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X31Y39         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p23_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  U_sobel_filter_top/U_sobel_filter2/p23_reg[3]/Q
                         net (fo=4, routed)           0.114    -0.365    U_sobel_filter_top/U_sobel_filter2/gx3[4]
    SLICE_X32Y39         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p22_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.830    -0.860    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X32Y39         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p22_reg[3]/C
                         clock pessimism              0.255    -0.604    
    SLICE_X32Y39         FDRE (Hold_fdre_C_D)         0.066    -0.538    U_sobel_filter_top/U_sobel_filter2/p22_reg[3]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter2/p22_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/p21_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.561    -0.620    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X29Y38         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p22_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  U_sobel_filter_top/U_sobel_filter2/p22_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.363    U_sobel_filter_top/U_sobel_filter2/p22[1]
    SLICE_X29Y38         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p21_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.831    -0.859    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X29Y38         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p21_reg[1]/C
                         clock pessimism              0.238    -0.620    
    SLICE_X29Y38         FDRE (Hold_fdre_C_D)         0.070    -0.550    U_sobel_filter_top/U_sobel_filter2/p21_reg[1]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter2/p22_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/p21_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.561    -0.620    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X29Y38         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p22_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  U_sobel_filter_top/U_sobel_filter2/p22_reg[2]/Q
                         net (fo=1, routed)           0.116    -0.363    U_sobel_filter_top/U_sobel_filter2/p22[2]
    SLICE_X29Y38         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p21_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.831    -0.859    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X29Y38         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p21_reg[2]/C
                         clock pessimism              0.238    -0.620    
    SLICE_X29Y38         FDRE (Hold_fdre_C_D)         0.066    -0.554    U_sobel_filter_top/U_sobel_filter2/p21_reg[2]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter2/p13_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/p12_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.141ns (26.880%)  route 0.384ns (73.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.554    -0.627    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X37Y29         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p13_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  U_sobel_filter_top/U_sobel_filter2/p13_reg[0]/Q
                         net (fo=6, routed)           0.384    -0.103    U_sobel_filter_top/U_sobel_filter2/p13[0]
    SLICE_X30Y38         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p12_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.830    -0.860    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X30Y38         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p12_reg[0]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X30Y38         FDRE (Hold_fdre_C_D)         0.052    -0.304    U_sobel_filter_top/U_sobel_filter2/p12_reg[0]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.308%)  route 0.145ns (50.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.590    -0.591    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X4Y92          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[3]/Q
                         net (fo=10, routed)          0.145    -0.305    U_OV7670_Master/U_SCCB_controlUnit/sda_state[3]
    SLICE_X4Y92          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.860    -0.829    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X4Y92          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[4]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.075    -0.516    U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.912%)  route 0.087ns (26.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.588    -0.593    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X6Y87          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.148    -0.445 r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/Q
                         net (fo=8, routed)           0.087    -0.358    U_OV7670_Master/U_I2C_clk_gen/counter[2]
    SLICE_X6Y87          LUT6 (Prop_lut6_I1_O)        0.098    -0.260 r  U_OV7670_Master/U_I2C_clk_gen/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    U_OV7670_Master/U_I2C_clk_gen/counter_0[4]
    SLICE_X6Y87          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.858    -0.832    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X6Y87          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X6Y87          FDRE (Hold_fdre_C_D)         0.121    -0.472    U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_I2C_clk_gen/I2C_clk_400khz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.081%)  route 0.164ns (46.919%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.590    -0.591    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X7Y91          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/I2C_clk_400khz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  U_OV7670_Master/U_I2C_clk_gen/I2C_clk_400khz_reg/Q
                         net (fo=10, routed)          0.164    -0.286    U_OV7670_Master/U_SCCB_controlUnit/I2C_clk_400khz
    SLICE_X6Y92          LUT5 (Prop_lut5_I0_O)        0.045    -0.241 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state[2]_i_1_n_0
    SLICE_X6Y92          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.860    -0.829    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X6Y92          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]/C
                         clock pessimism              0.254    -0.575    
    SLICE_X6Y92          FDRE (Hold_fdre_C_D)         0.120    -0.455    U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.286%)  route 0.138ns (39.714%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.563    -0.618    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X8Y91          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/Q
                         net (fo=5, routed)           0.138    -0.317    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]
    SLICE_X8Y91          LUT6 (Prop_lut6_I5_O)        0.045    -0.272 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    U_OV7670_Master/U_SCCB_controlUnit/r_addr[5]_i_1_n_0
    SLICE_X8Y91          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.832    -0.857    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X8Y91          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X8Y91          FDRE (Hold_fdre_C_D)         0.121    -0.497    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pix_CLK_Gen/clk_div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_VGA_Controller/U_Pix_CLK_Gen/pclk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.562    -0.619    U_VGA_Controller/U_Pix_CLK_Gen/clk_100Mhz
    SLICE_X35Y46         FDCE                                         r  U_VGA_Controller/U_Pix_CLK_Gen/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  U_VGA_Controller/U_Pix_CLK_Gen/clk_div_reg[1]/Q
                         net (fo=2, routed)           0.156    -0.322    U_VGA_Controller/U_Pix_CLK_Gen/clk_div__0[1]
    SLICE_X35Y46         LUT3 (Prop_lut3_I0_O)        0.042    -0.280 r  U_VGA_Controller/U_Pix_CLK_Gen/pclk_i_1__0/O
                         net (fo=1, routed)           0.000    -0.280    U_VGA_Controller/U_Pix_CLK_Gen/pclk_i_1__0_n_0
    SLICE_X35Y46         FDCE                                         r  U_VGA_Controller/U_Pix_CLK_Gen/pclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.831    -0.859    U_VGA_Controller/U_Pix_CLK_Gen/clk_100Mhz
    SLICE_X35Y46         FDCE                                         r  U_VGA_Controller/U_Pix_CLK_Gen/pclk_reg/C
                         clock pessimism              0.239    -0.619    
    SLICE_X35Y46         FDCE (Hold_fdce_C_D)         0.107    -0.512    U_VGA_Controller/U_Pix_CLK_Gen/pclk_reg
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter2/p33_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/p32_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.796%)  route 0.181ns (56.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.561    -0.620    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X32Y38         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p33_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  U_sobel_filter_top/U_sobel_filter2/p33_reg[2]/Q
                         net (fo=9, routed)           0.181    -0.298    U_sobel_filter_top/U_sobel_filter2/p33[2]
    SLICE_X32Y37         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p32_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.828    -0.862    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X32Y37         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p32_reg[2]/C
                         clock pessimism              0.255    -0.606    
    SLICE_X32Y37         FDRE (Hold_fdre_C_D)         0.072    -0.534    U_sobel_filter_top/U_sobel_filter2/p32_reg[2]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100Mhz_clk_wiz_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2      U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3      U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7      U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7      U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_6/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6      U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y5      U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_6/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8      U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5      U_frame_buffer_top/U_Frame_Buffer_real/mem_reg_0_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4      U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2      U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y2      U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[105][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y2      U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[105][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y4      U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[106][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y4      U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[106][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y1      U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[106][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y4      U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[106][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y5      U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[107][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y5      U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[107][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y1      U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[107][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y1      U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[107][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y2      U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[105][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y2      U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[105][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y4      U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[106][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y4      U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[106][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y4      U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[106][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y5      U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[107][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y5      U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[107][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y4      U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[108][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y4      U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[108][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y4      U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[108][2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1_1
  To Clock:  clkfbout_clk_wiz_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    U_clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz_clk_wiz_1_1
  To Clock:  clk_100Mhz_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        0.843ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[589][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.765ns  (logic 3.506ns (39.999%)  route 5.259ns (60.001%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.609    -0.903    U_frame_buffer_top/U_Frame_Buffer2/clk_100Mhz
    RAMB36_X0Y2          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.551 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/DOBDO[0]
                         net (fo=3, routed)           1.947     3.498    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[8]
    SLICE_X44Y17         LUT4 (Prop_lut4_I0_O)        0.124     3.622 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6/O
                         net (fo=1, routed)           0.512     4.134    U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6_n_0
    SLICE_X45Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.258 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_2/O
                         net (fo=1, routed)           0.000     4.258    U_Gray_filtering/p33_reg[0][3]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.506 r  U_Gray_filtering/Gray_diff2_carry/O[3]
                         net (fo=1, routed)           0.562     5.068    U_Gray_filtering/C[3]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.306     5.374 r  U_Gray_filtering/Gray_diff2__9_carry_i_1/O
                         net (fo=1, routed)           0.000     5.374    U_Gray_filtering/Gray_diff2__9_carry_i_1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     5.624 r  U_Gray_filtering/Gray_diff2__9_carry/O[2]
                         net (fo=641, routed)         2.238     7.862    U_sobel_filter_top/U_sobel_filter2/D[3]
    SLICE_X11Y32         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[589][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.443     8.448    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X11Y32         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[589][3]/C
                         clock pessimism              0.564     9.011    
                         clock uncertainty           -0.068     8.943    
    SLICE_X11Y32         FDRE (Setup_fdre_C_D)       -0.238     8.705    U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[589][3]
  -------------------------------------------------------------------
                         required time                          8.705    
                         arrival time                          -7.862    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[606][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.735ns  (logic 3.506ns (40.137%)  route 5.229ns (59.863%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.609    -0.903    U_frame_buffer_top/U_Frame_Buffer2/clk_100Mhz
    RAMB36_X0Y2          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.551 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/DOBDO[0]
                         net (fo=3, routed)           1.947     3.498    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[8]
    SLICE_X44Y17         LUT4 (Prop_lut4_I0_O)        0.124     3.622 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6/O
                         net (fo=1, routed)           0.512     4.134    U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6_n_0
    SLICE_X45Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.258 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_2/O
                         net (fo=1, routed)           0.000     4.258    U_Gray_filtering/p33_reg[0][3]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.506 r  U_Gray_filtering/Gray_diff2_carry/O[3]
                         net (fo=1, routed)           0.562     5.068    U_Gray_filtering/C[3]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.306     5.374 r  U_Gray_filtering/Gray_diff2__9_carry_i_1/O
                         net (fo=1, routed)           0.000     5.374    U_Gray_filtering/Gray_diff2__9_carry_i_1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     5.624 r  U_Gray_filtering/Gray_diff2__9_carry/O[2]
                         net (fo=641, routed)         2.208     7.832    U_sobel_filter_top/U_sobel_filter2/D[3]
    SLICE_X7Y26          FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[606][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.502     8.507    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X7Y26          FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[606][3]/C
                         clock pessimism              0.564     9.070    
                         clock uncertainty           -0.068     9.002    
    SLICE_X7Y26          FDRE (Setup_fdre_C_D)       -0.258     8.744    U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[606][3]
  -------------------------------------------------------------------
                         required time                          8.744    
                         arrival time                          -7.832    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[72][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.610ns  (logic 3.506ns (40.722%)  route 5.104ns (59.278%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.609    -0.903    U_frame_buffer_top/U_Frame_Buffer2/clk_100Mhz
    RAMB36_X0Y2          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.551 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/DOBDO[0]
                         net (fo=3, routed)           1.947     3.498    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[8]
    SLICE_X44Y17         LUT4 (Prop_lut4_I0_O)        0.124     3.622 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6/O
                         net (fo=1, routed)           0.512     4.134    U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6_n_0
    SLICE_X45Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.258 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_2/O
                         net (fo=1, routed)           0.000     4.258    U_Gray_filtering/p33_reg[0][3]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.506 r  U_Gray_filtering/Gray_diff2_carry/O[3]
                         net (fo=1, routed)           0.562     5.068    U_Gray_filtering/C[3]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.306     5.374 r  U_Gray_filtering/Gray_diff2__9_carry_i_1/O
                         net (fo=1, routed)           0.000     5.374    U_Gray_filtering/Gray_diff2__9_carry_i_1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     5.624 r  U_Gray_filtering/Gray_diff2__9_carry/O[2]
                         net (fo=641, routed)         2.083     7.707    U_sobel_filter_top/U_sobel_filter2/D[3]
    SLICE_X11Y20         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[72][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.440     8.445    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X11Y20         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[72][3]/C
                         clock pessimism              0.564     9.008    
                         clock uncertainty           -0.068     8.940    
    SLICE_X11Y20         FDRE (Setup_fdre_C_D)       -0.258     8.682    U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[72][3]
  -------------------------------------------------------------------
                         required time                          8.682    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             1.007ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[584][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.593ns  (logic 3.506ns (40.803%)  route 5.087ns (59.197%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.609    -0.903    U_frame_buffer_top/U_Frame_Buffer2/clk_100Mhz
    RAMB36_X0Y2          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.551 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/DOBDO[0]
                         net (fo=3, routed)           1.947     3.498    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[8]
    SLICE_X44Y17         LUT4 (Prop_lut4_I0_O)        0.124     3.622 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6/O
                         net (fo=1, routed)           0.512     4.134    U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6_n_0
    SLICE_X45Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.258 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_2/O
                         net (fo=1, routed)           0.000     4.258    U_Gray_filtering/p33_reg[0][3]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.506 r  U_Gray_filtering/Gray_diff2_carry/O[3]
                         net (fo=1, routed)           0.562     5.068    U_Gray_filtering/C[3]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.306     5.374 r  U_Gray_filtering/Gray_diff2__9_carry_i_1/O
                         net (fo=1, routed)           0.000     5.374    U_Gray_filtering/Gray_diff2__9_carry_i_1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     5.624 r  U_Gray_filtering/Gray_diff2__9_carry/O[2]
                         net (fo=641, routed)         2.066     7.690    U_sobel_filter_top/U_sobel_filter2/D[3]
    SLICE_X11Y30         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[584][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.440     8.445    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X11Y30         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[584][3]/C
                         clock pessimism              0.564     9.008    
                         clock uncertainty           -0.068     8.940    
    SLICE_X11Y30         FDRE (Setup_fdre_C_D)       -0.244     8.696    U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[584][3]
  -------------------------------------------------------------------
                         required time                          8.696    
                         arrival time                          -7.690    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.032ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[295][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.572ns  (logic 3.506ns (40.901%)  route 5.066ns (59.099%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.609    -0.903    U_frame_buffer_top/U_Frame_Buffer2/clk_100Mhz
    RAMB36_X0Y2          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.551 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/DOBDO[0]
                         net (fo=3, routed)           1.947     3.498    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[8]
    SLICE_X44Y17         LUT4 (Prop_lut4_I0_O)        0.124     3.622 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6/O
                         net (fo=1, routed)           0.512     4.134    U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6_n_0
    SLICE_X45Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.258 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_2/O
                         net (fo=1, routed)           0.000     4.258    U_Gray_filtering/p33_reg[0][3]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.506 r  U_Gray_filtering/Gray_diff2_carry/O[3]
                         net (fo=1, routed)           0.562     5.068    U_Gray_filtering/C[3]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.306     5.374 r  U_Gray_filtering/Gray_diff2__9_carry_i_1/O
                         net (fo=1, routed)           0.000     5.374    U_Gray_filtering/Gray_diff2__9_carry_i_1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     5.624 r  U_Gray_filtering/Gray_diff2__9_carry/O[2]
                         net (fo=641, routed)         2.045     7.669    U_sobel_filter_top/U_sobel_filter2/D[3]
    SLICE_X62Y32         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[295][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.511     8.516    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X62Y32         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[295][3]/C
                         clock pessimism              0.492     9.007    
                         clock uncertainty           -0.068     8.939    
    SLICE_X62Y32         FDRE (Setup_fdre_C_D)       -0.238     8.701    U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[295][3]
  -------------------------------------------------------------------
                         required time                          8.701    
                         arrival time                          -7.669    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.039ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[64][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.595ns  (logic 3.506ns (40.790%)  route 5.089ns (59.210%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.609    -0.903    U_frame_buffer_top/U_Frame_Buffer2/clk_100Mhz
    RAMB36_X0Y2          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.551 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/DOBDO[0]
                         net (fo=3, routed)           1.947     3.498    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[8]
    SLICE_X44Y17         LUT4 (Prop_lut4_I0_O)        0.124     3.622 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6/O
                         net (fo=1, routed)           0.512     4.134    U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6_n_0
    SLICE_X45Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.258 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_2/O
                         net (fo=1, routed)           0.000     4.258    U_Gray_filtering/p33_reg[0][3]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.506 r  U_Gray_filtering/Gray_diff2_carry/O[3]
                         net (fo=1, routed)           0.562     5.068    U_Gray_filtering/C[3]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.306     5.374 r  U_Gray_filtering/Gray_diff2__9_carry_i_1/O
                         net (fo=1, routed)           0.000     5.374    U_Gray_filtering/Gray_diff2__9_carry_i_1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     5.624 r  U_Gray_filtering/Gray_diff2__9_carry/O[2]
                         net (fo=641, routed)         2.068     7.692    U_sobel_filter_top/U_sobel_filter2/D[3]
    SLICE_X8Y20          FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[64][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.439     8.444    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X8Y20          FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[64][3]/C
                         clock pessimism              0.578     9.021    
                         clock uncertainty           -0.068     8.953    
    SLICE_X8Y20          FDRE (Setup_fdre_C_D)       -0.222     8.731    U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[64][3]
  -------------------------------------------------------------------
                         required time                          8.731    
                         arrival time                          -7.692    
  -------------------------------------------------------------------
                         slack                                  1.039    

Slack (MET) :             1.048ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[83][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.634ns  (logic 3.506ns (40.609%)  route 5.128ns (59.391%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.609    -0.903    U_frame_buffer_top/U_Frame_Buffer2/clk_100Mhz
    RAMB36_X0Y2          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.551 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/DOBDO[0]
                         net (fo=3, routed)           1.947     3.498    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[8]
    SLICE_X44Y17         LUT4 (Prop_lut4_I0_O)        0.124     3.622 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6/O
                         net (fo=1, routed)           0.512     4.134    U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6_n_0
    SLICE_X45Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.258 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_2/O
                         net (fo=1, routed)           0.000     4.258    U_Gray_filtering/p33_reg[0][3]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.506 r  U_Gray_filtering/Gray_diff2_carry/O[3]
                         net (fo=1, routed)           0.562     5.068    U_Gray_filtering/C[3]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.306     5.374 r  U_Gray_filtering/Gray_diff2__9_carry_i_1/O
                         net (fo=1, routed)           0.000     5.374    U_Gray_filtering/Gray_diff2__9_carry_i_1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     5.624 r  U_Gray_filtering/Gray_diff2__9_carry/O[2]
                         net (fo=641, routed)         2.107     7.731    U_sobel_filter_top/U_sobel_filter2/D[3]
    SLICE_X7Y12          FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[83][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.513     8.518    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X7Y12          FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[83][3]/C
                         clock pessimism              0.564     9.081    
                         clock uncertainty           -0.068     9.013    
    SLICE_X7Y12          FDRE (Setup_fdre_C_D)       -0.235     8.778    U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[83][3]
  -------------------------------------------------------------------
                         required time                          8.778    
                         arrival time                          -7.731    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.055ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[378][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.548ns  (logic 3.506ns (41.014%)  route 5.042ns (58.986%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.609    -0.903    U_frame_buffer_top/U_Frame_Buffer2/clk_100Mhz
    RAMB36_X0Y2          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.551 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/DOBDO[0]
                         net (fo=3, routed)           1.947     3.498    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[8]
    SLICE_X44Y17         LUT4 (Prop_lut4_I0_O)        0.124     3.622 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6/O
                         net (fo=1, routed)           0.512     4.134    U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6_n_0
    SLICE_X45Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.258 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_2/O
                         net (fo=1, routed)           0.000     4.258    U_Gray_filtering/p33_reg[0][3]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.506 r  U_Gray_filtering/Gray_diff2_carry/O[3]
                         net (fo=1, routed)           0.562     5.068    U_Gray_filtering/C[3]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.306     5.374 r  U_Gray_filtering/Gray_diff2__9_carry_i_1/O
                         net (fo=1, routed)           0.000     5.374    U_Gray_filtering/Gray_diff2__9_carry_i_1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     5.624 r  U_Gray_filtering/Gray_diff2__9_carry/O[2]
                         net (fo=641, routed)         2.021     7.645    U_sobel_filter_top/U_sobel_filter2/D[3]
    SLICE_X58Y39         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[378][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.516     8.521    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X58Y39         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[378][3]/C
                         clock pessimism              0.492     9.012    
                         clock uncertainty           -0.068     8.944    
    SLICE_X58Y39         FDRE (Setup_fdre_C_D)       -0.244     8.700    U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[378][3]
  -------------------------------------------------------------------
                         required time                          8.700    
                         arrival time                          -7.645    
  -------------------------------------------------------------------
                         slack                                  1.055    

Slack (MET) :             1.058ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[592][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.536ns  (logic 3.506ns (41.073%)  route 5.030ns (58.927%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.609    -0.903    U_frame_buffer_top/U_Frame_Buffer2/clk_100Mhz
    RAMB36_X0Y2          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.551 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/DOBDO[0]
                         net (fo=3, routed)           1.947     3.498    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[8]
    SLICE_X44Y17         LUT4 (Prop_lut4_I0_O)        0.124     3.622 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6/O
                         net (fo=1, routed)           0.512     4.134    U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6_n_0
    SLICE_X45Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.258 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_2/O
                         net (fo=1, routed)           0.000     4.258    U_Gray_filtering/p33_reg[0][3]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.506 r  U_Gray_filtering/Gray_diff2_carry/O[3]
                         net (fo=1, routed)           0.562     5.068    U_Gray_filtering/C[3]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.306     5.374 r  U_Gray_filtering/Gray_diff2__9_carry_i_1/O
                         net (fo=1, routed)           0.000     5.374    U_Gray_filtering/Gray_diff2__9_carry_i_1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     5.624 r  U_Gray_filtering/Gray_diff2__9_carry/O[2]
                         net (fo=641, routed)         2.009     7.633    U_sobel_filter_top/U_sobel_filter2/D[3]
    SLICE_X11Y25         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[592][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.434     8.439    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X11Y25         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[592][3]/C
                         clock pessimism              0.564     9.002    
                         clock uncertainty           -0.068     8.934    
    SLICE_X11Y25         FDRE (Setup_fdre_C_D)       -0.244     8.690    U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[592][3]
  -------------------------------------------------------------------
                         required time                          8.690    
                         arrival time                          -7.633    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.066ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[382][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1 rise@10.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.513ns  (logic 3.506ns (41.185%)  route 5.007ns (58.815%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.609    -0.903    U_frame_buffer_top/U_Frame_Buffer2/clk_100Mhz
    RAMB36_X0Y2          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.551 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/DOBDO[0]
                         net (fo=3, routed)           1.947     3.498    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[8]
    SLICE_X44Y17         LUT4 (Prop_lut4_I0_O)        0.124     3.622 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6/O
                         net (fo=1, routed)           0.512     4.134    U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6_n_0
    SLICE_X45Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.258 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_2/O
                         net (fo=1, routed)           0.000     4.258    U_Gray_filtering/p33_reg[0][3]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.506 r  U_Gray_filtering/Gray_diff2_carry/O[3]
                         net (fo=1, routed)           0.562     5.068    U_Gray_filtering/C[3]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.306     5.374 r  U_Gray_filtering/Gray_diff2__9_carry_i_1/O
                         net (fo=1, routed)           0.000     5.374    U_Gray_filtering/Gray_diff2__9_carry_i_1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     5.624 r  U_Gray_filtering/Gray_diff2__9_carry/O[2]
                         net (fo=641, routed)         1.986     7.610    U_sobel_filter_top/U_sobel_filter2/D[3]
    SLICE_X59Y40         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[382][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.516     8.521    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X59Y40         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[382][3]/C
                         clock pessimism              0.492     9.012    
                         clock uncertainty           -0.068     8.944    
    SLICE_X59Y40         FDRE (Setup_fdre_C_D)       -0.269     8.675    U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[382][3]
  -------------------------------------------------------------------
                         required time                          8.675    
                         arrival time                          -7.610    
  -------------------------------------------------------------------
                         slack                                  1.066    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter2/p23_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/p22_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.250%)  route 0.114ns (44.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.561    -0.620    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X31Y39         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p23_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  U_sobel_filter_top/U_sobel_filter2/p23_reg[3]/Q
                         net (fo=4, routed)           0.114    -0.365    U_sobel_filter_top/U_sobel_filter2/gx3[4]
    SLICE_X32Y39         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p22_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.830    -0.860    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X32Y39         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p22_reg[3]/C
                         clock pessimism              0.255    -0.604    
                         clock uncertainty            0.068    -0.536    
    SLICE_X32Y39         FDRE (Hold_fdre_C_D)         0.066    -0.470    U_sobel_filter_top/U_sobel_filter2/p22_reg[3]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter2/p22_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/p21_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.561    -0.620    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X29Y38         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p22_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  U_sobel_filter_top/U_sobel_filter2/p22_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.363    U_sobel_filter_top/U_sobel_filter2/p22[1]
    SLICE_X29Y38         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p21_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.831    -0.859    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X29Y38         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p21_reg[1]/C
                         clock pessimism              0.238    -0.620    
                         clock uncertainty            0.068    -0.552    
    SLICE_X29Y38         FDRE (Hold_fdre_C_D)         0.070    -0.482    U_sobel_filter_top/U_sobel_filter2/p21_reg[1]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter2/p22_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/p21_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.561    -0.620    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X29Y38         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p22_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  U_sobel_filter_top/U_sobel_filter2/p22_reg[2]/Q
                         net (fo=1, routed)           0.116    -0.363    U_sobel_filter_top/U_sobel_filter2/p22[2]
    SLICE_X29Y38         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p21_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.831    -0.859    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X29Y38         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p21_reg[2]/C
                         clock pessimism              0.238    -0.620    
                         clock uncertainty            0.068    -0.552    
    SLICE_X29Y38         FDRE (Hold_fdre_C_D)         0.066    -0.486    U_sobel_filter_top/U_sobel_filter2/p21_reg[2]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter2/p13_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/p12_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.141ns (26.880%)  route 0.384ns (73.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.554    -0.627    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X37Y29         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p13_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  U_sobel_filter_top/U_sobel_filter2/p13_reg[0]/Q
                         net (fo=6, routed)           0.384    -0.103    U_sobel_filter_top/U_sobel_filter2/p13[0]
    SLICE_X30Y38         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p12_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.830    -0.860    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X30Y38         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p12_reg[0]/C
                         clock pessimism              0.503    -0.356    
                         clock uncertainty            0.068    -0.288    
    SLICE_X30Y38         FDRE (Hold_fdre_C_D)         0.052    -0.236    U_sobel_filter_top/U_sobel_filter2/p12_reg[0]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.308%)  route 0.145ns (50.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.590    -0.591    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X4Y92          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[3]/Q
                         net (fo=10, routed)          0.145    -0.305    U_OV7670_Master/U_SCCB_controlUnit/sda_state[3]
    SLICE_X4Y92          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.860    -0.829    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X4Y92          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[4]/C
                         clock pessimism              0.238    -0.591    
                         clock uncertainty            0.068    -0.523    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.075    -0.448    U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.912%)  route 0.087ns (26.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.588    -0.593    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X6Y87          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.148    -0.445 r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/Q
                         net (fo=8, routed)           0.087    -0.358    U_OV7670_Master/U_I2C_clk_gen/counter[2]
    SLICE_X6Y87          LUT6 (Prop_lut6_I1_O)        0.098    -0.260 r  U_OV7670_Master/U_I2C_clk_gen/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    U_OV7670_Master/U_I2C_clk_gen/counter_0[4]
    SLICE_X6Y87          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.858    -0.832    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X6Y87          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.068    -0.525    
    SLICE_X6Y87          FDRE (Hold_fdre_C_D)         0.121    -0.404    U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_I2C_clk_gen/I2C_clk_400khz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.081%)  route 0.164ns (46.919%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.590    -0.591    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X7Y91          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/I2C_clk_400khz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  U_OV7670_Master/U_I2C_clk_gen/I2C_clk_400khz_reg/Q
                         net (fo=10, routed)          0.164    -0.286    U_OV7670_Master/U_SCCB_controlUnit/I2C_clk_400khz
    SLICE_X6Y92          LUT5 (Prop_lut5_I0_O)        0.045    -0.241 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state[2]_i_1_n_0
    SLICE_X6Y92          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.860    -0.829    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X6Y92          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]/C
                         clock pessimism              0.254    -0.575    
                         clock uncertainty            0.068    -0.507    
    SLICE_X6Y92          FDRE (Hold_fdre_C_D)         0.120    -0.387    U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.286%)  route 0.138ns (39.714%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.563    -0.618    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X8Y91          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/Q
                         net (fo=5, routed)           0.138    -0.317    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]
    SLICE_X8Y91          LUT6 (Prop_lut6_I5_O)        0.045    -0.272 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    U_OV7670_Master/U_SCCB_controlUnit/r_addr[5]_i_1_n_0
    SLICE_X8Y91          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.832    -0.857    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X8Y91          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/C
                         clock pessimism              0.239    -0.618    
                         clock uncertainty            0.068    -0.550    
    SLICE_X8Y91          FDRE (Hold_fdre_C_D)         0.121    -0.429    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pix_CLK_Gen/clk_div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_VGA_Controller/U_Pix_CLK_Gen/pclk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.562    -0.619    U_VGA_Controller/U_Pix_CLK_Gen/clk_100Mhz
    SLICE_X35Y46         FDCE                                         r  U_VGA_Controller/U_Pix_CLK_Gen/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  U_VGA_Controller/U_Pix_CLK_Gen/clk_div_reg[1]/Q
                         net (fo=2, routed)           0.156    -0.322    U_VGA_Controller/U_Pix_CLK_Gen/clk_div__0[1]
    SLICE_X35Y46         LUT3 (Prop_lut3_I0_O)        0.042    -0.280 r  U_VGA_Controller/U_Pix_CLK_Gen/pclk_i_1__0/O
                         net (fo=1, routed)           0.000    -0.280    U_VGA_Controller/U_Pix_CLK_Gen/pclk_i_1__0_n_0
    SLICE_X35Y46         FDCE                                         r  U_VGA_Controller/U_Pix_CLK_Gen/pclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.831    -0.859    U_VGA_Controller/U_Pix_CLK_Gen/clk_100Mhz
    SLICE_X35Y46         FDCE                                         r  U_VGA_Controller/U_Pix_CLK_Gen/pclk_reg/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.068    -0.551    
    SLICE_X35Y46         FDCE (Hold_fdce_C_D)         0.107    -0.444    U_VGA_Controller/U_Pix_CLK_Gen/pclk_reg
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter2/p33_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/p32_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1 rise@0.000ns - clk_100Mhz_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.796%)  route 0.181ns (56.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.561    -0.620    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X32Y38         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p33_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  U_sobel_filter_top/U_sobel_filter2/p33_reg[2]/Q
                         net (fo=9, routed)           0.181    -0.298    U_sobel_filter_top/U_sobel_filter2/p33[2]
    SLICE_X32Y37         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p32_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.828    -0.862    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X32Y37         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p32_reg[2]/C
                         clock pessimism              0.255    -0.606    
                         clock uncertainty            0.068    -0.538    
    SLICE_X32Y37         FDRE (Hold_fdre_C_D)         0.072    -0.466    U_sobel_filter_top/U_sobel_filter2/p32_reg[2]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.168    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz_clk_wiz_1
  To Clock:  clk_100Mhz_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        0.843ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[589][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.765ns  (logic 3.506ns (39.999%)  route 5.259ns (60.001%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 8.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.609    -0.903    U_frame_buffer_top/U_Frame_Buffer2/clk_100Mhz
    RAMB36_X0Y2          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.551 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/DOBDO[0]
                         net (fo=3, routed)           1.947     3.498    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[8]
    SLICE_X44Y17         LUT4 (Prop_lut4_I0_O)        0.124     3.622 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6/O
                         net (fo=1, routed)           0.512     4.134    U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6_n_0
    SLICE_X45Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.258 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_2/O
                         net (fo=1, routed)           0.000     4.258    U_Gray_filtering/p33_reg[0][3]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.506 r  U_Gray_filtering/Gray_diff2_carry/O[3]
                         net (fo=1, routed)           0.562     5.068    U_Gray_filtering/C[3]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.306     5.374 r  U_Gray_filtering/Gray_diff2__9_carry_i_1/O
                         net (fo=1, routed)           0.000     5.374    U_Gray_filtering/Gray_diff2__9_carry_i_1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     5.624 r  U_Gray_filtering/Gray_diff2__9_carry/O[2]
                         net (fo=641, routed)         2.238     7.862    U_sobel_filter_top/U_sobel_filter2/D[3]
    SLICE_X11Y32         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[589][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.443     8.448    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X11Y32         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[589][3]/C
                         clock pessimism              0.564     9.011    
                         clock uncertainty           -0.068     8.943    
    SLICE_X11Y32         FDRE (Setup_fdre_C_D)       -0.238     8.705    U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[589][3]
  -------------------------------------------------------------------
                         required time                          8.705    
                         arrival time                          -7.862    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[606][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.735ns  (logic 3.506ns (40.137%)  route 5.229ns (59.863%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.609    -0.903    U_frame_buffer_top/U_Frame_Buffer2/clk_100Mhz
    RAMB36_X0Y2          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.551 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/DOBDO[0]
                         net (fo=3, routed)           1.947     3.498    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[8]
    SLICE_X44Y17         LUT4 (Prop_lut4_I0_O)        0.124     3.622 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6/O
                         net (fo=1, routed)           0.512     4.134    U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6_n_0
    SLICE_X45Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.258 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_2/O
                         net (fo=1, routed)           0.000     4.258    U_Gray_filtering/p33_reg[0][3]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.506 r  U_Gray_filtering/Gray_diff2_carry/O[3]
                         net (fo=1, routed)           0.562     5.068    U_Gray_filtering/C[3]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.306     5.374 r  U_Gray_filtering/Gray_diff2__9_carry_i_1/O
                         net (fo=1, routed)           0.000     5.374    U_Gray_filtering/Gray_diff2__9_carry_i_1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     5.624 r  U_Gray_filtering/Gray_diff2__9_carry/O[2]
                         net (fo=641, routed)         2.208     7.832    U_sobel_filter_top/U_sobel_filter2/D[3]
    SLICE_X7Y26          FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[606][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.502     8.507    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X7Y26          FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[606][3]/C
                         clock pessimism              0.564     9.070    
                         clock uncertainty           -0.068     9.002    
    SLICE_X7Y26          FDRE (Setup_fdre_C_D)       -0.258     8.744    U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[606][3]
  -------------------------------------------------------------------
                         required time                          8.744    
                         arrival time                          -7.832    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[72][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.610ns  (logic 3.506ns (40.722%)  route 5.104ns (59.278%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.609    -0.903    U_frame_buffer_top/U_Frame_Buffer2/clk_100Mhz
    RAMB36_X0Y2          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.551 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/DOBDO[0]
                         net (fo=3, routed)           1.947     3.498    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[8]
    SLICE_X44Y17         LUT4 (Prop_lut4_I0_O)        0.124     3.622 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6/O
                         net (fo=1, routed)           0.512     4.134    U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6_n_0
    SLICE_X45Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.258 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_2/O
                         net (fo=1, routed)           0.000     4.258    U_Gray_filtering/p33_reg[0][3]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.506 r  U_Gray_filtering/Gray_diff2_carry/O[3]
                         net (fo=1, routed)           0.562     5.068    U_Gray_filtering/C[3]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.306     5.374 r  U_Gray_filtering/Gray_diff2__9_carry_i_1/O
                         net (fo=1, routed)           0.000     5.374    U_Gray_filtering/Gray_diff2__9_carry_i_1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     5.624 r  U_Gray_filtering/Gray_diff2__9_carry/O[2]
                         net (fo=641, routed)         2.083     7.707    U_sobel_filter_top/U_sobel_filter2/D[3]
    SLICE_X11Y20         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[72][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.440     8.445    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X11Y20         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[72][3]/C
                         clock pessimism              0.564     9.008    
                         clock uncertainty           -0.068     8.940    
    SLICE_X11Y20         FDRE (Setup_fdre_C_D)       -0.258     8.682    U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[72][3]
  -------------------------------------------------------------------
                         required time                          8.682    
                         arrival time                          -7.707    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             1.007ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[584][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.593ns  (logic 3.506ns (40.803%)  route 5.087ns (59.197%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.609    -0.903    U_frame_buffer_top/U_Frame_Buffer2/clk_100Mhz
    RAMB36_X0Y2          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.551 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/DOBDO[0]
                         net (fo=3, routed)           1.947     3.498    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[8]
    SLICE_X44Y17         LUT4 (Prop_lut4_I0_O)        0.124     3.622 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6/O
                         net (fo=1, routed)           0.512     4.134    U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6_n_0
    SLICE_X45Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.258 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_2/O
                         net (fo=1, routed)           0.000     4.258    U_Gray_filtering/p33_reg[0][3]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.506 r  U_Gray_filtering/Gray_diff2_carry/O[3]
                         net (fo=1, routed)           0.562     5.068    U_Gray_filtering/C[3]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.306     5.374 r  U_Gray_filtering/Gray_diff2__9_carry_i_1/O
                         net (fo=1, routed)           0.000     5.374    U_Gray_filtering/Gray_diff2__9_carry_i_1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     5.624 r  U_Gray_filtering/Gray_diff2__9_carry/O[2]
                         net (fo=641, routed)         2.066     7.690    U_sobel_filter_top/U_sobel_filter2/D[3]
    SLICE_X11Y30         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[584][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.440     8.445    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X11Y30         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[584][3]/C
                         clock pessimism              0.564     9.008    
                         clock uncertainty           -0.068     8.940    
    SLICE_X11Y30         FDRE (Setup_fdre_C_D)       -0.244     8.696    U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[584][3]
  -------------------------------------------------------------------
                         required time                          8.696    
                         arrival time                          -7.690    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.032ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[295][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.572ns  (logic 3.506ns (40.901%)  route 5.066ns (59.099%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.609    -0.903    U_frame_buffer_top/U_Frame_Buffer2/clk_100Mhz
    RAMB36_X0Y2          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.551 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/DOBDO[0]
                         net (fo=3, routed)           1.947     3.498    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[8]
    SLICE_X44Y17         LUT4 (Prop_lut4_I0_O)        0.124     3.622 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6/O
                         net (fo=1, routed)           0.512     4.134    U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6_n_0
    SLICE_X45Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.258 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_2/O
                         net (fo=1, routed)           0.000     4.258    U_Gray_filtering/p33_reg[0][3]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.506 r  U_Gray_filtering/Gray_diff2_carry/O[3]
                         net (fo=1, routed)           0.562     5.068    U_Gray_filtering/C[3]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.306     5.374 r  U_Gray_filtering/Gray_diff2__9_carry_i_1/O
                         net (fo=1, routed)           0.000     5.374    U_Gray_filtering/Gray_diff2__9_carry_i_1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     5.624 r  U_Gray_filtering/Gray_diff2__9_carry/O[2]
                         net (fo=641, routed)         2.045     7.669    U_sobel_filter_top/U_sobel_filter2/D[3]
    SLICE_X62Y32         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[295][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.511     8.516    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X62Y32         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[295][3]/C
                         clock pessimism              0.492     9.007    
                         clock uncertainty           -0.068     8.939    
    SLICE_X62Y32         FDRE (Setup_fdre_C_D)       -0.238     8.701    U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[295][3]
  -------------------------------------------------------------------
                         required time                          8.701    
                         arrival time                          -7.669    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.039ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[64][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.595ns  (logic 3.506ns (40.790%)  route 5.089ns (59.210%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.609    -0.903    U_frame_buffer_top/U_Frame_Buffer2/clk_100Mhz
    RAMB36_X0Y2          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.551 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/DOBDO[0]
                         net (fo=3, routed)           1.947     3.498    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[8]
    SLICE_X44Y17         LUT4 (Prop_lut4_I0_O)        0.124     3.622 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6/O
                         net (fo=1, routed)           0.512     4.134    U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6_n_0
    SLICE_X45Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.258 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_2/O
                         net (fo=1, routed)           0.000     4.258    U_Gray_filtering/p33_reg[0][3]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.506 r  U_Gray_filtering/Gray_diff2_carry/O[3]
                         net (fo=1, routed)           0.562     5.068    U_Gray_filtering/C[3]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.306     5.374 r  U_Gray_filtering/Gray_diff2__9_carry_i_1/O
                         net (fo=1, routed)           0.000     5.374    U_Gray_filtering/Gray_diff2__9_carry_i_1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     5.624 r  U_Gray_filtering/Gray_diff2__9_carry/O[2]
                         net (fo=641, routed)         2.068     7.692    U_sobel_filter_top/U_sobel_filter2/D[3]
    SLICE_X8Y20          FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[64][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.439     8.444    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X8Y20          FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[64][3]/C
                         clock pessimism              0.578     9.021    
                         clock uncertainty           -0.068     8.953    
    SLICE_X8Y20          FDRE (Setup_fdre_C_D)       -0.222     8.731    U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[64][3]
  -------------------------------------------------------------------
                         required time                          8.731    
                         arrival time                          -7.692    
  -------------------------------------------------------------------
                         slack                                  1.039    

Slack (MET) :             1.048ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[83][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.634ns  (logic 3.506ns (40.609%)  route 5.128ns (59.391%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 8.518 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.609    -0.903    U_frame_buffer_top/U_Frame_Buffer2/clk_100Mhz
    RAMB36_X0Y2          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.551 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/DOBDO[0]
                         net (fo=3, routed)           1.947     3.498    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[8]
    SLICE_X44Y17         LUT4 (Prop_lut4_I0_O)        0.124     3.622 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6/O
                         net (fo=1, routed)           0.512     4.134    U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6_n_0
    SLICE_X45Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.258 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_2/O
                         net (fo=1, routed)           0.000     4.258    U_Gray_filtering/p33_reg[0][3]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.506 r  U_Gray_filtering/Gray_diff2_carry/O[3]
                         net (fo=1, routed)           0.562     5.068    U_Gray_filtering/C[3]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.306     5.374 r  U_Gray_filtering/Gray_diff2__9_carry_i_1/O
                         net (fo=1, routed)           0.000     5.374    U_Gray_filtering/Gray_diff2__9_carry_i_1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     5.624 r  U_Gray_filtering/Gray_diff2__9_carry/O[2]
                         net (fo=641, routed)         2.107     7.731    U_sobel_filter_top/U_sobel_filter2/D[3]
    SLICE_X7Y12          FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[83][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.513     8.518    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X7Y12          FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[83][3]/C
                         clock pessimism              0.564     9.081    
                         clock uncertainty           -0.068     9.013    
    SLICE_X7Y12          FDRE (Setup_fdre_C_D)       -0.235     8.778    U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[83][3]
  -------------------------------------------------------------------
                         required time                          8.778    
                         arrival time                          -7.731    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.055ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[378][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.548ns  (logic 3.506ns (41.014%)  route 5.042ns (58.986%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.609    -0.903    U_frame_buffer_top/U_Frame_Buffer2/clk_100Mhz
    RAMB36_X0Y2          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.551 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/DOBDO[0]
                         net (fo=3, routed)           1.947     3.498    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[8]
    SLICE_X44Y17         LUT4 (Prop_lut4_I0_O)        0.124     3.622 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6/O
                         net (fo=1, routed)           0.512     4.134    U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6_n_0
    SLICE_X45Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.258 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_2/O
                         net (fo=1, routed)           0.000     4.258    U_Gray_filtering/p33_reg[0][3]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.506 r  U_Gray_filtering/Gray_diff2_carry/O[3]
                         net (fo=1, routed)           0.562     5.068    U_Gray_filtering/C[3]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.306     5.374 r  U_Gray_filtering/Gray_diff2__9_carry_i_1/O
                         net (fo=1, routed)           0.000     5.374    U_Gray_filtering/Gray_diff2__9_carry_i_1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     5.624 r  U_Gray_filtering/Gray_diff2__9_carry/O[2]
                         net (fo=641, routed)         2.021     7.645    U_sobel_filter_top/U_sobel_filter2/D[3]
    SLICE_X58Y39         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[378][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.516     8.521    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X58Y39         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[378][3]/C
                         clock pessimism              0.492     9.012    
                         clock uncertainty           -0.068     8.944    
    SLICE_X58Y39         FDRE (Setup_fdre_C_D)       -0.244     8.700    U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[378][3]
  -------------------------------------------------------------------
                         required time                          8.700    
                         arrival time                          -7.645    
  -------------------------------------------------------------------
                         slack                                  1.055    

Slack (MET) :             1.058ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[592][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.536ns  (logic 3.506ns (41.073%)  route 5.030ns (58.927%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.609    -0.903    U_frame_buffer_top/U_Frame_Buffer2/clk_100Mhz
    RAMB36_X0Y2          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.551 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/DOBDO[0]
                         net (fo=3, routed)           1.947     3.498    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[8]
    SLICE_X44Y17         LUT4 (Prop_lut4_I0_O)        0.124     3.622 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6/O
                         net (fo=1, routed)           0.512     4.134    U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6_n_0
    SLICE_X45Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.258 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_2/O
                         net (fo=1, routed)           0.000     4.258    U_Gray_filtering/p33_reg[0][3]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.506 r  U_Gray_filtering/Gray_diff2_carry/O[3]
                         net (fo=1, routed)           0.562     5.068    U_Gray_filtering/C[3]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.306     5.374 r  U_Gray_filtering/Gray_diff2__9_carry_i_1/O
                         net (fo=1, routed)           0.000     5.374    U_Gray_filtering/Gray_diff2__9_carry_i_1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     5.624 r  U_Gray_filtering/Gray_diff2__9_carry/O[2]
                         net (fo=641, routed)         2.009     7.633    U_sobel_filter_top/U_sobel_filter2/D[3]
    SLICE_X11Y25         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[592][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.434     8.439    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X11Y25         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[592][3]/C
                         clock pessimism              0.564     9.002    
                         clock uncertainty           -0.068     8.934    
    SLICE_X11Y25         FDRE (Setup_fdre_C_D)       -0.244     8.690    U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[592][3]
  -------------------------------------------------------------------
                         required time                          8.690    
                         arrival time                          -7.633    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.066ns  (required time - arrival time)
  Source:                 U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[382][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100Mhz_clk_wiz_1_1 rise@10.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.513ns  (logic 3.506ns (41.185%)  route 5.007ns (58.815%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 8.521 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.609    -0.903    U_frame_buffer_top/U_Frame_Buffer2/clk_100Mhz
    RAMB36_X0Y2          RAMB36E1                                     r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.551 r  U_frame_buffer_top/U_Frame_Buffer2/mem_reg_0_8/DOBDO[0]
                         net (fo=3, routed)           1.947     3.498    U_frame_buffer_top/U_Frame_Buffer2/rData_diff2[8]
    SLICE_X44Y17         LUT4 (Prop_lut4_I0_O)        0.124     3.622 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6/O
                         net (fo=1, routed)           0.512     4.134    U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_6_n_0
    SLICE_X45Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.258 r  U_frame_buffer_top/U_Frame_Buffer2/Gray_diff2_carry_i_2/O
                         net (fo=1, routed)           0.000     4.258    U_Gray_filtering/p33_reg[0][3]
    SLICE_X45Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.506 r  U_Gray_filtering/Gray_diff2_carry/O[3]
                         net (fo=1, routed)           0.562     5.068    U_Gray_filtering/C[3]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.306     5.374 r  U_Gray_filtering/Gray_diff2__9_carry_i_1/O
                         net (fo=1, routed)           0.000     5.374    U_Gray_filtering/Gray_diff2__9_carry_i_1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     5.624 r  U_Gray_filtering/Gray_diff2__9_carry/O[2]
                         net (fo=641, routed)         1.986     7.610    U_sobel_filter_top/U_sobel_filter2/D[3]
    SLICE_X59Y40         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[382][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        1.516     8.521    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X59Y40         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[382][3]/C
                         clock pessimism              0.492     9.012    
                         clock uncertainty           -0.068     8.944    
    SLICE_X59Y40         FDRE (Setup_fdre_C_D)       -0.269     8.675    U_sobel_filter_top/U_sobel_filter2/line_buffer_1_reg[382][3]
  -------------------------------------------------------------------
                         required time                          8.675    
                         arrival time                          -7.610    
  -------------------------------------------------------------------
                         slack                                  1.066    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter2/p23_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/p22_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.250%)  route 0.114ns (44.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.561    -0.620    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X31Y39         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p23_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  U_sobel_filter_top/U_sobel_filter2/p23_reg[3]/Q
                         net (fo=4, routed)           0.114    -0.365    U_sobel_filter_top/U_sobel_filter2/gx3[4]
    SLICE_X32Y39         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p22_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.830    -0.860    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X32Y39         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p22_reg[3]/C
                         clock pessimism              0.255    -0.604    
                         clock uncertainty            0.068    -0.536    
    SLICE_X32Y39         FDRE (Hold_fdre_C_D)         0.066    -0.470    U_sobel_filter_top/U_sobel_filter2/p22_reg[3]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter2/p22_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/p21_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.561    -0.620    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X29Y38         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p22_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  U_sobel_filter_top/U_sobel_filter2/p22_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.363    U_sobel_filter_top/U_sobel_filter2/p22[1]
    SLICE_X29Y38         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p21_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.831    -0.859    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X29Y38         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p21_reg[1]/C
                         clock pessimism              0.238    -0.620    
                         clock uncertainty            0.068    -0.552    
    SLICE_X29Y38         FDRE (Hold_fdre_C_D)         0.070    -0.482    U_sobel_filter_top/U_sobel_filter2/p21_reg[1]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter2/p22_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/p21_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.561    -0.620    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X29Y38         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p22_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  U_sobel_filter_top/U_sobel_filter2/p22_reg[2]/Q
                         net (fo=1, routed)           0.116    -0.363    U_sobel_filter_top/U_sobel_filter2/p22[2]
    SLICE_X29Y38         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p21_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.831    -0.859    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X29Y38         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p21_reg[2]/C
                         clock pessimism              0.238    -0.620    
                         clock uncertainty            0.068    -0.552    
    SLICE_X29Y38         FDRE (Hold_fdre_C_D)         0.066    -0.486    U_sobel_filter_top/U_sobel_filter2/p21_reg[2]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter2/p13_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/p12_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.141ns (26.880%)  route 0.384ns (73.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.554    -0.627    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X37Y29         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p13_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  U_sobel_filter_top/U_sobel_filter2/p13_reg[0]/Q
                         net (fo=6, routed)           0.384    -0.103    U_sobel_filter_top/U_sobel_filter2/p13[0]
    SLICE_X30Y38         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p12_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.830    -0.860    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X30Y38         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p12_reg[0]/C
                         clock pessimism              0.503    -0.356    
                         clock uncertainty            0.068    -0.288    
    SLICE_X30Y38         FDRE (Hold_fdre_C_D)         0.052    -0.236    U_sobel_filter_top/U_sobel_filter2/p12_reg[0]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.308%)  route 0.145ns (50.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.590    -0.591    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X4Y92          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[3]/Q
                         net (fo=10, routed)          0.145    -0.305    U_OV7670_Master/U_SCCB_controlUnit/sda_state[3]
    SLICE_X4Y92          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.860    -0.829    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X4Y92          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[4]/C
                         clock pessimism              0.238    -0.591    
                         clock uncertainty            0.068    -0.523    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.075    -0.448    U_OV7670_Master/U_SCCB_controlUnit/FSM_onehot_sda_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.912%)  route 0.087ns (26.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.588    -0.593    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X6Y87          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.148    -0.445 r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[2]/Q
                         net (fo=8, routed)           0.087    -0.358    U_OV7670_Master/U_I2C_clk_gen/counter[2]
    SLICE_X6Y87          LUT6 (Prop_lut6_I1_O)        0.098    -0.260 r  U_OV7670_Master/U_I2C_clk_gen/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    U_OV7670_Master/U_I2C_clk_gen/counter_0[4]
    SLICE_X6Y87          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.858    -0.832    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X6Y87          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.068    -0.525    
    SLICE_X6Y87          FDRE (Hold_fdre_C_D)         0.121    -0.404    U_OV7670_Master/U_I2C_clk_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_I2C_clk_gen/I2C_clk_400khz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.081%)  route 0.164ns (46.919%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.590    -0.591    U_OV7670_Master/U_I2C_clk_gen/CLK
    SLICE_X7Y91          FDRE                                         r  U_OV7670_Master/U_I2C_clk_gen/I2C_clk_400khz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  U_OV7670_Master/U_I2C_clk_gen/I2C_clk_400khz_reg/Q
                         net (fo=10, routed)          0.164    -0.286    U_OV7670_Master/U_SCCB_controlUnit/I2C_clk_400khz
    SLICE_X6Y92          LUT5 (Prop_lut5_I0_O)        0.045    -0.241 r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state[2]_i_1_n_0
    SLICE_X6Y92          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.860    -0.829    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X6Y92          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]/C
                         clock pessimism              0.254    -0.575    
                         clock uncertainty            0.068    -0.507    
    SLICE_X6Y92          FDRE (Hold_fdre_C_D)         0.120    -0.387    U_OV7670_Master/U_SCCB_controlUnit/FSM_sequential_scl_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.286%)  route 0.138ns (39.714%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.563    -0.618    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X8Y91          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/Q
                         net (fo=5, routed)           0.138    -0.317    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]
    SLICE_X8Y91          LUT6 (Prop_lut6_I5_O)        0.045    -0.272 r  U_OV7670_Master/U_SCCB_controlUnit/r_addr[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    U_OV7670_Master/U_SCCB_controlUnit/r_addr[5]_i_1_n_0
    SLICE_X8Y91          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.832    -0.857    U_OV7670_Master/U_SCCB_controlUnit/CLK
    SLICE_X8Y91          FDRE                                         r  U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]/C
                         clock pessimism              0.239    -0.618    
                         clock uncertainty            0.068    -0.550    
    SLICE_X8Y91          FDRE (Hold_fdre_C_D)         0.121    -0.429    U_OV7670_Master/U_SCCB_controlUnit/r_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 U_VGA_Controller/U_Pix_CLK_Gen/clk_div_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_VGA_Controller/U_Pix_CLK_Gen/pclk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.562    -0.619    U_VGA_Controller/U_Pix_CLK_Gen/clk_100Mhz
    SLICE_X35Y46         FDCE                                         r  U_VGA_Controller/U_Pix_CLK_Gen/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  U_VGA_Controller/U_Pix_CLK_Gen/clk_div_reg[1]/Q
                         net (fo=2, routed)           0.156    -0.322    U_VGA_Controller/U_Pix_CLK_Gen/clk_div__0[1]
    SLICE_X35Y46         LUT3 (Prop_lut3_I0_O)        0.042    -0.280 r  U_VGA_Controller/U_Pix_CLK_Gen/pclk_i_1__0/O
                         net (fo=1, routed)           0.000    -0.280    U_VGA_Controller/U_Pix_CLK_Gen/pclk_i_1__0_n_0
    SLICE_X35Y46         FDCE                                         r  U_VGA_Controller/U_Pix_CLK_Gen/pclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.831    -0.859    U_VGA_Controller/U_Pix_CLK_Gen/clk_100Mhz
    SLICE_X35Y46         FDCE                                         r  U_VGA_Controller/U_Pix_CLK_Gen/pclk_reg/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.068    -0.551    
    SLICE_X35Y46         FDCE (Hold_fdce_C_D)         0.107    -0.444    U_VGA_Controller/U_Pix_CLK_Gen/pclk_reg
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 U_sobel_filter_top/U_sobel_filter2/p33_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_sobel_filter_top/U_sobel_filter2/p32_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100Mhz_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100Mhz_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100Mhz_clk_wiz_1_1 rise@0.000ns - clk_100Mhz_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.796%)  route 0.181ns (56.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100Mhz_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.561    -0.620    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X32Y38         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p33_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  U_sobel_filter_top/U_sobel_filter2/p33_reg[2]/Q
                         net (fo=9, routed)           0.181    -0.298    U_sobel_filter_top/U_sobel_filter2/p33[2]
    SLICE_X32Y37         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p32_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100Mhz_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_1/inst/clk_100Mhz_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_1/inst/clkout1_buf/O
                         net (fo=5275, routed)        0.828    -0.862    U_sobel_filter_top/U_sobel_filter2/clk_100Mhz
    SLICE_X32Y37         FDRE                                         r  U_sobel_filter_top/U_sobel_filter2/p32_reg[2]/C
                         clock pessimism              0.255    -0.606    
                         clock uncertainty            0.068    -0.538    
    SLICE_X32Y37         FDRE (Hold_fdre_C_D)         0.072    -0.466    U_sobel_filter_top/U_sobel_filter2/p32_reg[2]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.168    





