`timescale 1 ns / 1 ns
//////////////////////////////////////////////////////////////////////////////////
// Company: Rehkopf
// Engineer: Rehkopf
//
// Create Date:    01:13:46 05/09/2009
// Design Name:
// Module Name:    address
// Project Name:
// Target Devices:
// Tool versions:
// Description: Address logic w/ SaveRAM masking
//
// Dependencies:
//
// Revision:
// Additional Comments:
//
//////////////////////////////////////////////////////////////////////////////////
module address(
  input CLK,
  input [15:0] featurebits, // peripheral enable/disable
  input [2:0] MAPPER,       // MCU detected mapper
  input [23:0] SNES_ADDR,   // requested address from SNES
  input [7:0] SNES_PA,      // peripheral address from SNES
  input SNES_ROMSEL,        // SNES ROM access
  output [23:0] ROM_ADDR,   // Address to request from SRAM0
  output ROM_HIT,           // enable SRAM0
  output IS_SAVERAM,        // address/CS mapped as SRAM?
  output IS_ROM,            // address mapped as ROM?
  output IS_WRITABLE,       // address somehow mapped as writable area?
  output IS_PATCH,          // hook identity window active ($C0-FF while unlocked)
  input [23:0] SAVERAM_MASK,
  input [23:0] ROM_MASK,
  input  snescmd_unlock,    // snescmd region unlocked (gates the hook window)
  output msu_enable,
  output r213f_enable,
  output r2100_hit,
  output snescmd_enable,
  output nmicmd_enable,
  output return_vector_enable,
  output branch1_enable,
  output branch2_enable,
  output branch3_enable,
  output col20_enable,
  input [7:0] base_bank
);

parameter [2:0]
  FEAT_MSU1 = 3,
  FEAT_213F = 4
;

wire [23:0] SRAM_SNES_ADDR;

/* currently supported mappers:
   Index     Mapper
      000      HiROM
      001      LoROM
      010      ExHiROM (48-64Mbit)
*/

/* HiROM:   SRAM @ Bank 0x30-0x3f, 0xb0-0xbf
            Offset 6000-7fff */

assign IS_ROM = ~SNES_ROMSEL;

assign IS_SAVERAM = SAVERAM_MASK[0]
                    &(((MAPPER == 3'b000
                     || MAPPER == 3'b010)
                      ? (!SNES_ADDR[22]
                         & SNES_ADDR[21]
                         & &SNES_ADDR[14:13]
                         & !SNES_ADDR[15]
                        )
/*  LoROM:   SRAM @ Bank 0x70-0x7d, 0xf0-0xff
 *  Offset 0000-7fff for ROM >= 32 MBit, otherwise 0000-ffff */
                      :(MAPPER == 3'b001)
                      ? (&SNES_ADDR[22:20]
                         & (~SNES_ROMSEL)
                         & (~SNES_ADDR[15] | ~ROM_MASK[21])
                        )
                      : 1'b0));

// Hook/patch identity window (mirrors sd2snes_sa1/base): while the NMI hook holds
// the snescmd region unlocked, identity-map banks $C0-$FF so the savestate/cheat-
// overlay handler executes from menu PSRAM at $C0xxxx and its scratch/register
// shadows live in $F2-$FF.  0 outside the hook window -> normal mapping untouched.
assign IS_PATCH = snescmd_unlock & &SNES_ADDR[23:22];

assign IS_WRITABLE = IS_SAVERAM | IS_PATCH;

// col20 effective-bank logic.  Declared BEFORE SRAM_SNES_ADDR uses it: Quartus
// tolerates use-before-declaration, but the XST (Spartan-3 / mk2) Verilog parser
// rejects it (HDLCompilers:28 'has not been declared').
// prg32k: base_bank bit7=1 & bit6=0 locks the whole mapped window to a
// single 32KB page (base_bank alone, no per-SNES-bank increment).
wire prg32k = base_bank[7] & ~base_bank[6];
// Standard LoROM bank position (mod 32) -- same expression this core uses
// for LOROM_OFF below (MAME's "bank = offset / 0x10000" term).
wire [4:0] col20_bank_rel = SNES_ADDR[20:16];
// Effective ROM page: MAME's "(m_base_bank & 0x1f) + bank" (0 contribution
// from bank_rel when prg32k is locked).
wire [4:0] col20_eff_bank = prg32k ? base_bank[4:0] : (base_bank[4:0] + col20_bank_rel);
assign SRAM_SNES_ADDR = IS_PATCH
                        // hook window: identity-map $C0-$FF (handler code + scratch)
                        ? SNES_ADDR
                        : ((MAPPER == 3'b000)
                          ?(IS_SAVERAM
                            ? 24'hE00000 + ({SNES_ADDR[20:16], SNES_ADDR[12:0]}
                                            & SAVERAM_MASK)
                            : ({1'b0, SNES_ADDR[22:0]} & ROM_MASK))

                        :(MAPPER == 3'b001)
                          ?(IS_SAVERAM
                            ? 24'hE00000 + ({SNES_ADDR[20:16], SNES_ADDR[14:0]}
                                            & SAVERAM_MASK)
                            : ({4'b0, col20_eff_bank, SNES_ADDR[14:0]}
                               & ROM_MASK))

                        :(MAPPER == 3'b010)
                          ?(IS_SAVERAM
                            ? 24'hE00000 + ({SNES_ADDR[20:16], SNES_ADDR[12:0]}
                                            & SAVERAM_MASK)
                            : ({1'b0, !SNES_ADDR[23], SNES_ADDR[21:0]}
                               & ROM_MASK))
                        : 24'b0);

assign ROM_ADDR = SRAM_SNES_ADDR;

assign ROM_HIT = IS_ROM | IS_WRITABLE;

assign msu_enable = featurebits[FEAT_MSU1] & (!SNES_ADDR[22] && ((SNES_ADDR[15:0] & 16'hfff8) == 16'h2000));
assign r213f_enable = featurebits[FEAT_213F] & (SNES_PA == 8'h3f);
assign r2100_hit = (SNES_PA == 8'h00);

// col20 bank-select register write-trap. See col20.v header: this exact
// single-address decode is the one concrete fact in MAME's source comment
// ("written at 0x808000") and is flagged there as needing hardware
// confirmation -- cheap pirate boards often mirror addresses more broadly
// than a real chip would.
assign col20_enable =
    (SNES_ADDR[23:16] == 8'h00) &&
    (SNES_ADDR[15:12] == 4'h8);

assign snescmd_enable = ({SNES_ADDR[22], SNES_ADDR[15:9]} == 8'b0_0010101);
assign nmicmd_enable = (SNES_ADDR == 24'h002BF2);
assign return_vector_enable = (SNES_ADDR == 24'h002A6C);
assign branch1_enable = (SNES_ADDR == 24'h002A1F);
assign branch2_enable = (SNES_ADDR == 24'h002A59);
assign branch3_enable = (SNES_ADDR == 24'h002A5E);
endmodule
