m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/17.0
Eblock_core
Z0 w1499938385
Z1 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z2 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z5 dC:/Users/Hidemichi_Gotou/Documents/intelFPGA_lite/17.0/Test001
Z6 8C:/Users/Hidemichi_Gotou/Documents/intelFPGA_lite/17.0/Test001/block_core.vhd
Z7 FC:/Users/Hidemichi_Gotou/Documents/intelFPGA_lite/17.0/Test001/block_core.vhd
l0
L31
VVUC_>d`eQX9RlBnQ:aomF3
!s100 cFG?h;8M0_ikM[[48Sl_<1
Z8 OV;C;10.5b;63
32
Z9 !s110 1499956185
!i10b 1
Z10 !s108 1499956185.000000
Z11 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Hidemichi_Gotou/Documents/intelFPGA_lite/17.0/Test001/block_core.vhd|
Z12 !s107 C:/Users/Hidemichi_Gotou/Documents/intelFPGA_lite/17.0/Test001/block_core.vhd|
!i113 1
Z13 o-work work -2002 -explicit
Z14 tExplicit 1 CvgOpt 0
Ablock_core_architecture
R1
R2
R3
R4
Z15 DEx4 work 10 block_core 0 22 VUC_>d`eQX9RlBnQ:aomF3
l53
L50
Z16 V:hiea0f=CaFC1Y7EXBaLL1
Z17 !s100 XWT9leSg8I^f9cd^1f@Ji2
R8
32
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
Eblock_core_tb
Z18 w1499943853
R1
R2
R3
R4
R5
Z19 8C:/Users/Hidemichi_Gotou/Documents/intelFPGA_lite/17.0/Test001/block_core_tb.vhd
Z20 FC:/Users/Hidemichi_Gotou/Documents/intelFPGA_lite/17.0/Test001/block_core_tb.vhd
l0
L6
V8_o;o1lfozoo=hg3HfAB12
!s100 deHHneUf8eZA3_PSYZj0<2
R8
32
R9
!i10b 1
R10
Z21 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Hidemichi_Gotou/Documents/intelFPGA_lite/17.0/Test001/block_core_tb.vhd|
Z22 !s107 C:/Users/Hidemichi_Gotou/Documents/intelFPGA_lite/17.0/Test001/block_core_tb.vhd|
!i113 1
R13
R14
Ablock_core_sim
R1
R2
R3
R4
DEx4 work 13 block_core_tb 0 22 8_o;o1lfozoo=hg3HfAB12
l32
L11
VC>Q7zEAM1fkhadSZFbSDh3
!s100 CX^gYfhCZYbZHi1@J@@cf1
R8
32
R9
!i10b 1
R10
R21
R22
!i113 1
R13
R14
