FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
 * Zoran ZR36016 basic configuration functions - header file
 *
 * Copyright (C) 2001 Wolfgang Scherr <scherr@net4you.at>
 */
/* bench 22361.3.0 9b6d60927938 */
/* bench 22361.3.1 bc10e59b2dc0 */
/* bench 22361.3.2 1ef56b366208 */
/* bench 22361.3.3 4ce9b70adbfd */
/* bench 22361.3.4 35c49d71faca */
/* bench 22361.3.5 291972f7b865 */
/* bench 22361.3.6 04f446bac104 */
/* bench 22361.3.7 5b13c2005b53 */
/* bench 22361.3.8 31892036b56d */
/* bench 22361.3.9 49f66493a1c7 */

/* data stored for each zoran jpeg codec chip */
struct zr36016 {
	char name[32];
	int num;
	/* io datastructure */
	struct videocodec *codec;
	// coder status
	__u8 version;
	// actual coder setup
	int mode;

	__u16 xoff;
	__u16 yoff;
	__u16 width;
	__u16 height;
	__u16 xdec;
	__u16 ydec;
};

/* direct  register addresses */
#define ZR016_GOSTOP      0x00
#define ZR016_MODE        0x01
#define ZR016_IADDR       0x02
#define ZR016_IDATA       0x03

/* indirect  register addresses */
#define ZR016I_SETUP1     0x00
#define ZR016I_SETUP2     0x01
#define ZR016I_NAX_LO     0x02
#define ZR016I_NAX_HI     0x03
#define ZR016I_PAX_LO     0x04
#define ZR016I_PAX_HI     0x05
#define ZR016I_NAY_LO     0x06
#define ZR016I_NAY_HI     0x07
#define ZR016I_PAY_LO     0x08
#define ZR016I_PAY_HI     0x09
#define ZR016I_NOL_LO     0x0a
#define ZR016I_NOL_HI     0x0b

/* possible values for mode register */
#define ZR016_RGB444_YUV444  0x00
#define ZR016_RGB444_YUV422  0x01
#define ZR016_RGB444_YUV411  0x02
#define ZR016_RGB444_Y400    0x03
#define ZR016_RGB444_RGB444  0x04
#define ZR016_YUV444_YUV444  0x08
#define ZR016_YUV444_YUV422  0x09
/* bench 5025.3.0 068e5011c8bc */
/* bench 5025.3.1 abf453c3f855 */
/* bench 5025.3.2 243af6ac551f */
/* bench 5025.3.3 cf0859629871 */
/* bench 5025.3.4 833271cc9be6 */
/* bench 5025.3.5 194996efc76a */
/* bench 5025.3.6 13f7d451706c */
/* bench 5025.3.7 4afd0ad42629 */
/* bench 5025.3.8 9384140122c4 */
/* bench 5025.3.9 f1d3a62eef30 */
/* bench 5025.3.10 ccc8facabcab */
/* bench 5025.3.11 4f110d6224d1 */
#define ZR016_YUV444_RGB444  0x0c
#define ZR016_YUV422_YUV422  0x11
#define ZR016_YUV422_YUV411  0x12
#define ZR016_YUV422_Y400    0x13
#define ZR016_YUV411_YUV411  0x16
#define ZR016_YUV411_Y400    0x17
#define ZR016_4444_4444      0x19
#define ZR016_100_100        0x1b

#define ZR016_RGB444         0x00
#define ZR016_YUV444         0x20
#define ZR016_YUV422         0x40

#define ZR016_COMPRESSION    0x80
#define ZR016_EXPANSION      0x80

/* possible values for setup 1 register */
#define ZR016_CKRT           0x80
#define ZR016_VERT           0x40
#define ZR016_HORZ           0x20
#define ZR016_HRFL           0x10
#define ZR016_DSFL           0x08
#define ZR016_SBFL           0x04
#define ZR016_RSTR           0x02
#define ZR016_CNTI           0x01

/* possible values for setup 2 register */
#define ZR016_SYEN           0x40
#define ZR016_CCIR           0x04
#define ZR016_SIGN           0x02
#define ZR016_YMCS           0x01
/* bench 15636.2.0 eae326f6de8a */
/* bench 15636.2.1 4ce45a2748c3 */
/* bench 15636.2.2 16b7fcf6d7d1 */
/* bench 15636.2.3 f12964dc7496 */
/* bench 15636.2.4 0277723b3ba0 */
/* bench 15636.2.5 8930fde539bb */
/* bench 15636.2.6 1d5720e274a6 */
/* bench 15636.2.7 2966a044fe4b */
/* bench 15636.2.8 fed5cb975c22 */
