#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Oct 31 01:09:44 2017
# Process ID: 11712
# Current directory: D:/GIT_Project/20171031/TE_725_1023_mb/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4404 D:\GIT_Project\20171031\TE_725_1023_mb\project_1\project_1.xpr
# Log file: D:/GIT_Project/20171031/TE_725_1023_mb/project_1/vivado.log
# Journal file: D:/GIT_Project/20171031/TE_725_1023_mb/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/nks/Desktop/TE_725_1023/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2017.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'module_ads7056.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
module_ads7056_clk_wiz_0_0
module_ads7056_microblaze_0_0
module_ads7056_dlmb_bram_if_cntlr_0
module_ads7056_microblaze_0_axi_intc_0
module_ads7056_microblaze_0_axi_periph_0
module_ads7056_ilmb_bram_if_cntlr_0
module_ads7056_lmb_bram_0
module_ads7056_mdm_1_0
module_ads7056_microblaze_0_xlconcat_0
module_ads7056_xbar_0
module_ads7056_rst_clk_wiz_0_120M_0
module_ads7056_axi_gpio_0_0
module_ads7056_axi_quad_spi_0_0
module_ads7056_auto_pc_0
module_ads7056_auto_pc_1

WARNING: [IP_Flow 19-2162] IP 'MAIN_CLK' is locked:
* IP definition 'Clocking Wizard (5.3)' for IP 'MAIN_CLK' (customized with software release 2016.4) has a newer minor version in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'SUB_CLK' is locked:
* IP definition 'Clocking Wizard (5.3)' for IP 'SUB_CLK' (customized with software release 2016.4) has a newer minor version in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [Project 1-230] Project 'project_1.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 861.023 ; gain = 146.094
update_compile_order -fileset sources_1
open_bd_design {D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd}
Adding cell -- xilinx.com:module_ref:me18:1.0 - me18_0
Adding cell -- xilinx.com:ip:clk_wiz:5.3 - clk_wiz_0
Adding cell -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_0
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_120M
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:module_ref:led:1.0 - led_0
Adding cell -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_1
Adding cell -- xilinx.com:module_ref:ADS7056:1.0 - ADS7056_0
Adding cell -- xilinx.com:ip:axi_quad_spi:3.2 - axi_quad_spi_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /led_0/clk_led(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out3(clk) and /me18_0/clk2x(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /me18_0/tx(undef) and /util_ds_buf_0/OBUF_IN(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reset_rtl(rst) and /me18_0/TxD_start(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /util_ds_buf_1/BUFG_O(clk) and /ADS7056_0/clk_60m(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - lmb_bram
Successfully read diagram <module_ads7056> from BD file <D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 955.164 ; gain = 88.352
report_ip_status -name ip_status 
upgrade_ip -srcset MAIN_CLK [get_ips  {MAIN_CLK SUB_CLK module_ads7056_microblaze_0_axi_periph_0 module_ads7056_rst_clk_wiz_0_120M_0 module_ads7056_mdm_1_0 module_ads7056_ilmb_bram_if_cntlr_0 module_ads7056_microblaze_0_axi_intc_0 module_ads7056_axi_quad_spi_0_0 module_ads7056_microblaze_0_xlconcat_0 module_ads7056_clk_wiz_0_0 module_ads7056_lmb_bram_0 module_ads7056_microblaze_0_0 module_ads7056_dlmb_bram_if_cntlr_0 module_ads7056_axi_gpio_0_0}] -log ip_upgrade.log
Upgrading 'MAIN_CLK'
INFO: [Project 1-386] Moving file 'D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/ip/MAIN_CLK/MAIN_CLK.xci' from fileset 'MAIN_CLK' to fileset 'sources_1'.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'CLK_OUT4_PORT' from 'clk_out4' to 'clk_120m' has been ignored for IP 'MAIN_CLK'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'CLKOUT4_REQUESTED_OUT_FREQ' from '100.000' to '120' has been ignored for IP 'MAIN_CLK'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKIN1_PERIOD' from '10.000' to '10.0' has been ignored for IP 'MAIN_CLK'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKIN2_PERIOD' from '10.000' to '10.0' has been ignored for IP 'MAIN_CLK'
WARNING: [IP_Flow 19-3501] Upgraded MAIN_CLK from Clocking Wizard 5.3 to Clocking Wizard 5.4, with warnings. Please review the message log.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'MAIN_CLK'...
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'MAIN_CLK' has identified issues that may require user intervention. Please review the upgrade log 'd:/GIT_Project/20171031/TE_725_1023_mb/project_1/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Upgrading 'SUB_CLK'
INFO: [Project 1-386] Moving file 'D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/ip/SUB_CLK/SUB_CLK.xci' from fileset 'SUB_CLK' to fileset 'sources_1'.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKIN1_PERIOD' from '10.000' to '10.0' has been ignored for IP 'SUB_CLK'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKIN2_PERIOD' from '10.000' to '10.0' has been ignored for IP 'SUB_CLK'
WARNING: [IP_Flow 19-3501] Upgraded SUB_CLK from Clocking Wizard 5.3 to Clocking Wizard 5.4, with warnings. Please review the message log.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'SUB_CLK'...
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'SUB_CLK' has identified issues that may require user intervention. Please review the upgrade log 'd:/GIT_Project/20171031/TE_725_1023_mb/project_1/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Upgrading 'D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd'
INFO: [IP_Flow 19-3420] Updated module_ads7056_axi_gpio_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated module_ads7056_axi_quad_spi_0_0 to use current project options
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKIN1_PERIOD' from '10.000' to '10.0' has been ignored for IP 'module_ads7056_clk_wiz_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKIN2_PERIOD' from '10.000' to '10.0' has been ignored for IP 'module_ads7056_clk_wiz_0_0'
WARNING: [IP_Flow 19-3501] Upgraded module_ads7056_clk_wiz_0_0 from Clocking Wizard 5.3 to Clocking Wizard 5.4, with warnings. Please review the message log.
WARNING: [BD 41-1731] Type mismatch between connected pins: /led_0/clk_led(undef) and /clk_wiz_0_upgraded_ipi/clk_out1(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /me18_0/clk2x(undef) and /clk_wiz_0_upgraded_ipi/clk_out3(clk)
INFO: [IP_Flow 19-3420] Updated module_ads7056_dlmb_bram_if_cntlr_0 to use current project options
INFO: [IP_Flow 19-3420] Updated module_ads7056_ilmb_bram_if_cntlr_0 to use current project options
INFO: [Device 21-403] Loading part xc7a35tcsg324-2
INFO: [IP_Flow 19-3420] Updated module_ads7056_lmb_bram_0 to use current project options
INFO: [IP_Flow 19-3420] Updated module_ads7056_mdm_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated module_ads7056_microblaze_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated module_ads7056_microblaze_0_axi_intc_0 to use current project options
INFO: [IP_Flow 19-3420] Updated module_ads7056_microblaze_0_axi_periph_0 to use current project options
INFO: [IP_Flow 19-3420] Updated module_ads7056_microblaze_0_xlconcat_0 to use current project options
INFO: [IP_Flow 19-3420] Updated module_ads7056_rst_clk_wiz_0_120M_0 to use current project options
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'module_ads7056_clk_wiz_0_0' has identified issues that may require user intervention. Please review the upgrade log 'd:/GIT_Project/20171031/TE_725_1023_mb/project_1/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd> 
Wrote  : <D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ui/bd_7c76fa57.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/GIT_Project/20171031/TE_725_1023_mb/project_1/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 1195.000 ; gain = 220.711
export_ip_user_files -of_objects [get_ips {MAIN_CLK SUB_CLK module_ads7056_microblaze_0_axi_periph_0 module_ads7056_rst_clk_wiz_0_120M_0 module_ads7056_mdm_1_0 module_ads7056_ilmb_bram_if_cntlr_0 module_ads7056_microblaze_0_axi_intc_0 module_ads7056_axi_quad_spi_0_0 module_ads7056_microblaze_0_xlconcat_0 module_ads7056_clk_wiz_0_0 module_ads7056_lmb_bram_0 module_ads7056_microblaze_0_0 module_ads7056_dlmb_bram_if_cntlr_0 module_ads7056_axi_gpio_0_0}] -no_script -sync -force -quiet
startgroup
set_property -dict [list CONFIG.C_USE_STARTUP {1} CONFIG.C_SHARED_STARTUP {1} CONFIG.C_USE_STARTUP_INT {1}] [get_bd_cells axi_quad_spi_0]
endgroup
reset_run module_ads7056_me18_0_0_synth_1
reset_run module_ads7056_util_ds_buf_0_0_synth_1
reset_run module_ads7056_dlmb_v10_0_synth_1
reset_run module_ads7056_ilmb_v10_0_synth_1
reset_run module_ads7056_led_0_0_synth_1
reset_run module_ads7056_util_ds_buf_1_0_synth_1
reset_run module_ads7056_ADS7056_0_0_synth_1
save_bd_design
Wrote  : <D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd> 
Wrote  : <D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ui/bd_7c76fa57.ui> 
launch_runs synth_2 -jobs 4
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                  ########################################################################################
                  INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are asynchronous to each other.
                  ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                  ########################################################################################
                  INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are asynchronous to each other.
                  ########################################################################################
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
Wrote  : <D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd> 
Verilog Output written to : D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v
Verilog Output written to : D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ADS7056_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block me18_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_120M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_quad_spi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_auto_pc_1/module_ads7056_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_auto_pc_0/module_ads7056_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s01_couplers/auto_pc .
Exporting to file D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/hw_handoff/module_ads7056.hwh
Generated Block Design Tcl file D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/hw_handoff/module_ads7056_bd.tcl
Generated Hardware Definition File D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.hwdef
[Tue Oct 31 01:14:59 2017] Launched module_ads7056_me18_0_0_synth_1, module_ads7056_util_ds_buf_0_0_synth_1, module_ads7056_dlmb_v10_0_synth_1, module_ads7056_ilmb_v10_0_synth_1, module_ads7056_led_0_0_synth_1, module_ads7056_util_ds_buf_1_0_synth_1, module_ads7056_ADS7056_0_0_synth_1, module_ads7056_clk_wiz_0_0_synth_1, module_ads7056_microblaze_0_0_synth_1, module_ads7056_dlmb_bram_if_cntlr_0_synth_1, module_ads7056_ilmb_bram_if_cntlr_0_synth_1, module_ads7056_lmb_bram_0_synth_1, module_ads7056_microblaze_0_axi_intc_0_synth_1, module_ads7056_microblaze_0_xlconcat_0_synth_1, module_ads7056_mdm_1_0_synth_1, module_ads7056_rst_clk_wiz_0_120M_0_synth_1, module_ads7056_axi_gpio_0_0_synth_1, module_ads7056_axi_quad_spi_0_0_synth_1, module_ads7056_auto_pc_1_synth_1, module_ads7056_auto_pc_0_synth_1, module_ads7056_xbar_0_synth_1...
Run output will be captured here:
module_ads7056_me18_0_0_synth_1: D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.runs/module_ads7056_me18_0_0_synth_1/runme.log
module_ads7056_util_ds_buf_0_0_synth_1: D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.runs/module_ads7056_util_ds_buf_0_0_synth_1/runme.log
module_ads7056_dlmb_v10_0_synth_1: D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.runs/module_ads7056_dlmb_v10_0_synth_1/runme.log
module_ads7056_ilmb_v10_0_synth_1: D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.runs/module_ads7056_ilmb_v10_0_synth_1/runme.log
module_ads7056_led_0_0_synth_1: D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.runs/module_ads7056_led_0_0_synth_1/runme.log
module_ads7056_util_ds_buf_1_0_synth_1: D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.runs/module_ads7056_util_ds_buf_1_0_synth_1/runme.log
module_ads7056_ADS7056_0_0_synth_1: D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.runs/module_ads7056_ADS7056_0_0_synth_1/runme.log
module_ads7056_clk_wiz_0_0_synth_1: D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.runs/module_ads7056_clk_wiz_0_0_synth_1/runme.log
module_ads7056_microblaze_0_0_synth_1: D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.runs/module_ads7056_microblaze_0_0_synth_1/runme.log
module_ads7056_dlmb_bram_if_cntlr_0_synth_1: D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.runs/module_ads7056_dlmb_bram_if_cntlr_0_synth_1/runme.log
module_ads7056_ilmb_bram_if_cntlr_0_synth_1: D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.runs/module_ads7056_ilmb_bram_if_cntlr_0_synth_1/runme.log
module_ads7056_lmb_bram_0_synth_1: D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.runs/module_ads7056_lmb_bram_0_synth_1/runme.log
module_ads7056_microblaze_0_axi_intc_0_synth_1: D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.runs/module_ads7056_microblaze_0_axi_intc_0_synth_1/runme.log
module_ads7056_microblaze_0_xlconcat_0_synth_1: D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.runs/module_ads7056_microblaze_0_xlconcat_0_synth_1/runme.log
module_ads7056_mdm_1_0_synth_1: D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.runs/module_ads7056_mdm_1_0_synth_1/runme.log
module_ads7056_rst_clk_wiz_0_120M_0_synth_1: D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.runs/module_ads7056_rst_clk_wiz_0_120M_0_synth_1/runme.log
module_ads7056_axi_gpio_0_0_synth_1: D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.runs/module_ads7056_axi_gpio_0_0_synth_1/runme.log
module_ads7056_axi_quad_spi_0_0_synth_1: D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.runs/module_ads7056_axi_quad_spi_0_0_synth_1/runme.log
module_ads7056_auto_pc_1_synth_1: D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.runs/module_ads7056_auto_pc_1_synth_1/runme.log
module_ads7056_auto_pc_0_synth_1: D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.runs/module_ads7056_auto_pc_0_synth_1/runme.log
module_ads7056_xbar_0_synth_1: D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.runs/module_ads7056_xbar_0_synth_1/runme.log
[Tue Oct 31 01:15:04 2017] Launched synth_2...
Run output will be captured here: D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.runs/synth_2/runme.log
launch_runs: Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 1296.719 ; gain = 12.332
report_ip_status -name ip_status 
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-2
Top: module_ads7056_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1489.633 ; gain = 42.957
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'module_ads7056_wrapper' [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'module_ads7056' [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:775]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_ADS7056_0_0' [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/.Xil/Vivado-11712-DESKTOP-I9PFHR4/realtime/module_ads7056_ADS7056_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_ADS7056_0_0' (1#1) [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/.Xil/Vivado-11712-DESKTOP-I9PFHR4/realtime/module_ads7056_ADS7056_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_axi_gpio_0_0' [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/.Xil/Vivado-11712-DESKTOP-I9PFHR4/realtime/module_ads7056_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_axi_gpio_0_0' (2#1) [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/.Xil/Vivado-11712-DESKTOP-I9PFHR4/realtime/module_ads7056_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_axi_quad_spi_0_0' [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/.Xil/Vivado-11712-DESKTOP-I9PFHR4/realtime/module_ads7056_axi_quad_spi_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_axi_quad_spi_0_0' (3#1) [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/.Xil/Vivado-11712-DESKTOP-I9PFHR4/realtime/module_ads7056_axi_quad_spi_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_quad_spi_0' of module 'module_ads7056_axi_quad_spi_0_0' requires 47 connections, but only 43 given [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:1089]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_clk_wiz_0_0' [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/.Xil/Vivado-11712-DESKTOP-I9PFHR4/realtime/module_ads7056_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_clk_wiz_0_0' (4#1) [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/.Xil/Vivado-11712-DESKTOP-I9PFHR4/realtime/module_ads7056_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_led_0_0' [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/.Xil/Vivado-11712-DESKTOP-I9PFHR4/realtime/module_ads7056_led_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_led_0_0' (5#1) [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/.Xil/Vivado-11712-DESKTOP-I9PFHR4/realtime/module_ads7056_led_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_mdm_1_0' [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/.Xil/Vivado-11712-DESKTOP-I9PFHR4/realtime/module_ads7056_mdm_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_mdm_1_0' (6#1) [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/.Xil/Vivado-11712-DESKTOP-I9PFHR4/realtime/module_ads7056_mdm_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_me18_0_0' [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/.Xil/Vivado-11712-DESKTOP-I9PFHR4/realtime/module_ads7056_me18_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_me18_0_0' (7#1) [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/.Xil/Vivado-11712-DESKTOP-I9PFHR4/realtime/module_ads7056_me18_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_microblaze_0_0' [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/.Xil/Vivado-11712-DESKTOP-I9PFHR4/realtime/module_ads7056_microblaze_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_microblaze_0_0' (8#1) [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/.Xil/Vivado-11712-DESKTOP-I9PFHR4/realtime/module_ads7056_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'module_ads7056_microblaze_0_0' requires 126 connections, but only 108 given [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:1181]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_microblaze_0_axi_intc_0' [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/.Xil/Vivado-11712-DESKTOP-I9PFHR4/realtime/module_ads7056_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_microblaze_0_axi_intc_0' (9#1) [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/.Xil/Vivado-11712-DESKTOP-I9PFHR4/realtime/module_ads7056_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_microblaze_0_axi_periph_0' [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:1514]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1PVCZAG' [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:12]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1PVCZAG' (10#1) [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:12]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_QLF8GF' [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:144]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_QLF8GF' (11#1) [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:144]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_25OUCN' [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:276]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_25OUCN' (12#1) [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:276]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_11FBPMO' [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:408]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_11FBPMO' (13#1) [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:408]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_8F5IHP' [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:2560]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_8F5IHP' (14#1) [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:2560]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_1891SE2' [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:2706]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_auto_pc_0' [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/.Xil/Vivado-11712-DESKTOP-I9PFHR4/realtime/module_ads7056_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_auto_pc_0' (15#1) [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/.Xil/Vivado-11712-DESKTOP-I9PFHR4/realtime/module_ads7056_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_1891SE2' (16#1) [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:2706]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_1JBLV4I' [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:2988]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_auto_pc_1' [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/.Xil/Vivado-11712-DESKTOP-I9PFHR4/realtime/module_ads7056_auto_pc_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_auto_pc_1' (17#1) [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/.Xil/Vivado-11712-DESKTOP-I9PFHR4/realtime/module_ads7056_auto_pc_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_1JBLV4I' (18#1) [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:2988]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_xbar_0' [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/.Xil/Vivado-11712-DESKTOP-I9PFHR4/realtime/module_ads7056_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_xbar_0' (19#1) [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/.Xil/Vivado-11712-DESKTOP-I9PFHR4/realtime/module_ads7056_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_awready' does not match port width (3) of module 'module_ads7056_xbar_0' [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:2545]
WARNING: [Synth 8-689] width (4) of port connection 's_axi_bresp' does not match port width (6) of module 'module_ads7056_xbar_0' [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:2548]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_bvalid' does not match port width (3) of module 'module_ads7056_xbar_0' [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:2549]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_wready' does not match port width (3) of module 'module_ads7056_xbar_0' [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:2555]
WARNING: [Synth 8-350] instance 'xbar' of module 'module_ads7056_xbar_0' requires 40 connections, but only 38 given [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:2519]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_microblaze_0_axi_periph_0' (20#1) [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:1514]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1MFJ55K' [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:540]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_dlmb_bram_if_cntlr_0' [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/.Xil/Vivado-11712-DESKTOP-I9PFHR4/realtime/module_ads7056_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_dlmb_bram_if_cntlr_0' (21#1) [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/.Xil/Vivado-11712-DESKTOP-I9PFHR4/realtime/module_ads7056_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_dlmb_v10_0' [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/.Xil/Vivado-11712-DESKTOP-I9PFHR4/realtime/module_ads7056_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_dlmb_v10_0' (22#1) [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/.Xil/Vivado-11712-DESKTOP-I9PFHR4/realtime/module_ads7056_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'module_ads7056_dlmb_v10_0' requires 25 connections, but only 24 given [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:686]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_ilmb_bram_if_cntlr_0' [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/.Xil/Vivado-11712-DESKTOP-I9PFHR4/realtime/module_ads7056_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_ilmb_bram_if_cntlr_0' (23#1) [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/.Xil/Vivado-11712-DESKTOP-I9PFHR4/realtime/module_ads7056_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_ilmb_v10_0' [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/.Xil/Vivado-11712-DESKTOP-I9PFHR4/realtime/module_ads7056_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_ilmb_v10_0' (24#1) [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/.Xil/Vivado-11712-DESKTOP-I9PFHR4/realtime/module_ads7056_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'module_ads7056_ilmb_v10_0' requires 25 connections, but only 24 given [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:732]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_lmb_bram_0' [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/.Xil/Vivado-11712-DESKTOP-I9PFHR4/realtime/module_ads7056_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_lmb_bram_0' (25#1) [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/.Xil/Vivado-11712-DESKTOP-I9PFHR4/realtime/module_ads7056_lmb_bram_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1MFJ55K' (26#1) [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:540]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_microblaze_0_xlconcat_0' [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/.Xil/Vivado-11712-DESKTOP-I9PFHR4/realtime/module_ads7056_microblaze_0_xlconcat_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_microblaze_0_xlconcat_0' (27#1) [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/.Xil/Vivado-11712-DESKTOP-I9PFHR4/realtime/module_ads7056_microblaze_0_xlconcat_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_rst_clk_wiz_0_120M_0' [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/.Xil/Vivado-11712-DESKTOP-I9PFHR4/realtime/module_ads7056_rst_clk_wiz_0_120M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_rst_clk_wiz_0_120M_0' (28#1) [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/.Xil/Vivado-11712-DESKTOP-I9PFHR4/realtime/module_ads7056_rst_clk_wiz_0_120M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_0_120M' of module 'module_ads7056_rst_clk_wiz_0_120M_0' requires 10 connections, but only 9 given [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:1495]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_util_ds_buf_0_0' [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/.Xil/Vivado-11712-DESKTOP-I9PFHR4/realtime/module_ads7056_util_ds_buf_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_util_ds_buf_0_0' (29#1) [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/.Xil/Vivado-11712-DESKTOP-I9PFHR4/realtime/module_ads7056_util_ds_buf_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'module_ads7056_util_ds_buf_1_0' [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/.Xil/Vivado-11712-DESKTOP-I9PFHR4/realtime/module_ads7056_util_ds_buf_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_util_ds_buf_1_0' (30#1) [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/.Xil/Vivado-11712-DESKTOP-I9PFHR4/realtime/module_ads7056_util_ds_buf_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056' (31#1) [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056.v:775]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [D:/xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17657]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (32#1) [D:/xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17657]
INFO: [Synth 8-256] done synthesizing module 'module_ads7056_wrapper' (33#1) [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/hdl/module_ads7056_wrapper.v:12]
WARNING: [Synth 8-3331] design s02_couplers_imp_1JBLV4I has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s02_couplers_imp_1JBLV4I has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s01_couplers_imp_1891SE2 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_1891SE2 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_8F5IHP has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_8F5IHP has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_8F5IHP has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_8F5IHP has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_11FBPMO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_11FBPMO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_11FBPMO has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_11FBPMO has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_25OUCN has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_25OUCN has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_25OUCN has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_25OUCN has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_QLF8GF has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_QLF8GF has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_QLF8GF has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_QLF8GF has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1PVCZAG has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1PVCZAG has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1PVCZAG has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1PVCZAG has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1521.695 ; gain = 75.020
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1521.695 ; gain = 75.020
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_ADS7056_0_0/module_ads7056_ADS7056_0_0.dcp' for cell 'module_ads7056_i/ADS7056_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_axi_gpio_0_0/module_ads7056_axi_gpio_0_0.dcp' for cell 'module_ads7056_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_axi_quad_spi_0_0/module_ads7056_axi_quad_spi_0_0.dcp' for cell 'module_ads7056_i/axi_quad_spi_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_clk_wiz_0_0/module_ads7056_clk_wiz_0_0.dcp' for cell 'module_ads7056_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_led_0_0/module_ads7056_led_0_0.dcp' for cell 'module_ads7056_i/led_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_mdm_1_0/module_ads7056_mdm_1_0.dcp' for cell 'module_ads7056_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_me18_0_0/module_ads7056_me18_0_0.dcp' for cell 'module_ads7056_i/me18_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_0/module_ads7056_microblaze_0_0.dcp' for cell 'module_ads7056_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_axi_intc_0/module_ads7056_microblaze_0_axi_intc_0.dcp' for cell 'module_ads7056_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'd:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_xlconcat_0/module_ads7056_microblaze_0_xlconcat_0.dcp' for cell 'module_ads7056_i/microblaze_0_xlconcat'
INFO: [Project 1-454] Reading design checkpoint 'd:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_rst_clk_wiz_0_120M_0/module_ads7056_rst_clk_wiz_0_120M_0.dcp' for cell 'module_ads7056_i/rst_clk_wiz_0_120M'
INFO: [Project 1-454] Reading design checkpoint 'd:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_util_ds_buf_0_0/module_ads7056_util_ds_buf_0_0.dcp' for cell 'module_ads7056_i/util_ds_buf_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_util_ds_buf_1_0/module_ads7056_util_ds_buf_1_0.dcp' for cell 'module_ads7056_i/util_ds_buf_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_xbar_0/module_ads7056_xbar_0.dcp' for cell 'module_ads7056_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_auto_pc_0/module_ads7056_auto_pc_0.dcp' for cell 'module_ads7056_i/microblaze_0_axi_periph/s01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_auto_pc_1/module_ads7056_auto_pc_1.dcp' for cell 'module_ads7056_i/microblaze_0_axi_periph/s02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_dlmb_bram_if_cntlr_0/module_ads7056_dlmb_bram_if_cntlr_0.dcp' for cell 'module_ads7056_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'd:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_dlmb_v10_0/module_ads7056_dlmb_v10_0.dcp' for cell 'module_ads7056_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'd:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_ilmb_bram_if_cntlr_0/module_ads7056_ilmb_bram_if_cntlr_0.dcp' for cell 'module_ads7056_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'd:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_ilmb_v10_0/module_ads7056_ilmb_v10_0.dcp' for cell 'module_ads7056_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'd:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_lmb_bram_0/module_ads7056_lmb_bram_0.dcp' for cell 'module_ads7056_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 282 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'module_ads7056_i/util_ds_buf_0/OBUF_IN[0]' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved for implementation tool. [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/.Xil/Vivado-11712-DESKTOP-I9PFHR4/dcp51/module_ads7056_util_ds_buf_0_0.edf:285]

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_clk_wiz_0_0/module_ads7056_clk_wiz_0_0_board.xdc] for cell 'module_ads7056_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_clk_wiz_0_0/module_ads7056_clk_wiz_0_0_board.xdc] for cell 'module_ads7056_i/clk_wiz_0/inst'
Parsing XDC File [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_clk_wiz_0_0/module_ads7056_clk_wiz_0_0.xdc] for cell 'module_ads7056_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_clk_wiz_0_0/module_ads7056_clk_wiz_0_0.xdc] for cell 'module_ads7056_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_clk_wiz_0_0/module_ads7056_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/module_ads7056_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/module_ads7056_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_util_ds_buf_0_0/module_ads7056_util_ds_buf_0_0_board.xdc] for cell 'module_ads7056_i/util_ds_buf_0/U0'
Finished Parsing XDC File [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_util_ds_buf_0_0/module_ads7056_util_ds_buf_0_0_board.xdc] for cell 'module_ads7056_i/util_ds_buf_0/U0'
Parsing XDC File [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_0/module_ads7056_microblaze_0_0.xdc] for cell 'module_ads7056_i/microblaze_0/U0'
Finished Parsing XDC File [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_0/module_ads7056_microblaze_0_0.xdc] for cell 'module_ads7056_i/microblaze_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_0/module_ads7056_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/module_ads7056_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/module_ads7056_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_dlmb_v10_0/module_ads7056_dlmb_v10_0.xdc] for cell 'module_ads7056_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_dlmb_v10_0/module_ads7056_dlmb_v10_0.xdc] for cell 'module_ads7056_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_ilmb_v10_0/module_ads7056_ilmb_v10_0.xdc] for cell 'module_ads7056_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_ilmb_v10_0/module_ads7056_ilmb_v10_0.xdc] for cell 'module_ads7056_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_axi_intc_0/module_ads7056_microblaze_0_axi_intc_0.xdc] for cell 'module_ads7056_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_axi_intc_0/module_ads7056_microblaze_0_axi_intc_0.xdc] for cell 'module_ads7056_i/microblaze_0_axi_intc/U0'
Parsing XDC File [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_mdm_1_0/module_ads7056_mdm_1_0.xdc] for cell 'module_ads7056_i/mdm_1/U0'
INFO: [Timing 38-2] Deriving generated clocks [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_mdm_1_0/module_ads7056_mdm_1_0.xdc:50]
Finished Parsing XDC File [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_mdm_1_0/module_ads7056_mdm_1_0.xdc] for cell 'module_ads7056_i/mdm_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_mdm_1_0/module_ads7056_mdm_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/module_ads7056_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/module_ads7056_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_rst_clk_wiz_0_120M_0/module_ads7056_rst_clk_wiz_0_120M_0_board.xdc] for cell 'module_ads7056_i/rst_clk_wiz_0_120M/U0'
Finished Parsing XDC File [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_rst_clk_wiz_0_120M_0/module_ads7056_rst_clk_wiz_0_120M_0_board.xdc] for cell 'module_ads7056_i/rst_clk_wiz_0_120M/U0'
Parsing XDC File [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_rst_clk_wiz_0_120M_0/module_ads7056_rst_clk_wiz_0_120M_0.xdc] for cell 'module_ads7056_i/rst_clk_wiz_0_120M/U0'
Finished Parsing XDC File [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_rst_clk_wiz_0_120M_0/module_ads7056_rst_clk_wiz_0_120M_0.xdc] for cell 'module_ads7056_i/rst_clk_wiz_0_120M/U0'
Parsing XDC File [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_axi_gpio_0_0/module_ads7056_axi_gpio_0_0_board.xdc] for cell 'module_ads7056_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_axi_gpio_0_0/module_ads7056_axi_gpio_0_0_board.xdc] for cell 'module_ads7056_i/axi_gpio_0/U0'
Parsing XDC File [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_axi_gpio_0_0/module_ads7056_axi_gpio_0_0.xdc] for cell 'module_ads7056_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_axi_gpio_0_0/module_ads7056_axi_gpio_0_0.xdc] for cell 'module_ads7056_i/axi_gpio_0/U0'
Parsing XDC File [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_util_ds_buf_1_0/module_ads7056_util_ds_buf_1_0_board.xdc] for cell 'module_ads7056_i/util_ds_buf_1/U0'
Finished Parsing XDC File [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_util_ds_buf_1_0/module_ads7056_util_ds_buf_1_0_board.xdc] for cell 'module_ads7056_i/util_ds_buf_1/U0'
Parsing XDC File [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_axi_quad_spi_0_0/module_ads7056_axi_quad_spi_0_0_board.xdc] for cell 'module_ads7056_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_axi_quad_spi_0_0/module_ads7056_axi_quad_spi_0_0_board.xdc] for cell 'module_ads7056_i/axi_quad_spi_0/U0'
Parsing XDC File [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_axi_quad_spi_0_0/module_ads7056_axi_quad_spi_0_0.xdc] for cell 'module_ads7056_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_axi_quad_spi_0_0/module_ads7056_axi_quad_spi_0_0.xdc] for cell 'module_ads7056_i/axi_quad_spi_0/U0'
Parsing XDC File [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/constrs_1/new/led.xdc]
Finished Parsing XDC File [D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/constrs_1/new/led.xdc]
Parsing XDC File [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_axi_intc_0/module_ads7056_microblaze_0_axi_intc_0_clocks.xdc] for cell 'module_ads7056_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_microblaze_0_axi_intc_0/module_ads7056_microblaze_0_axi_intc_0_clocks.xdc] for cell 'module_ads7056_i/microblaze_0_axi_intc/U0'
Parsing XDC File [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_axi_quad_spi_0_0/module_ads7056_axi_quad_spi_0_0_clocks.xdc] for cell 'module_ads7056_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_axi_quad_spi_0_0/module_ads7056_axi_quad_spi_0_0_clocks.xdc] for cell 'module_ads7056_i/axi_quad_spi_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/ip/module_ads7056_axi_quad_spi_0_0/module_ads7056_axi_quad_spi_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/module_ads7056_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/module_ads7056_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 4 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 154 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 5 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 64 instances
  OBUFDS => OBUFDS: 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 20 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 32 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1729.984 ; gain = 283.309
100 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1729.984 ; gain = 283.309
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Tue Oct 31 01:27:23 2017] Launched impl_2...
Run output will be captured here: D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.runs/impl_2/runme.log
open_bd_design {D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.srcs/sources_1/bd/module_ads7056/module_ads7056.bd}
file copy -force D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.runs/impl_2/module_ads7056_wrapper.sysdef D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.sdk/module_ads7056_wrapper.hdf

launch_sdk -workspace D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.sdk -hwspec D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.sdk/module_ads7056_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.sdk -hwspec D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.sdk/module_ads7056_wrapper.hdf
ERROR: [Common 17-70] Application Exception: Not found in path: xsdk
launch_sdk -workspace D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.sdk -hwspec D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.sdk/module_ads7056_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.sdk -hwspec D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.sdk/module_ads7056_wrapper.hdf
ERROR: [Common 17-70] Application Exception: Not found in path: xsdk
launch_sdk -workspace D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.sdk -hwspec D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.sdk/module_ads7056_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.sdk -hwspec D:/GIT_Project/20171031/TE_725_1023_mb/project_1/project_1.sdk/module_ads7056_wrapper.hdf
ERROR: [Common 17-70] Application Exception: Not found in path: xsdk
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 31 01:35:11 2017...
