{"abstracts-retrieval-response": {
    "item": {
        "ait:process-info": {
            "ait:status": {
                "@state": "update",
                "@type": "core",
                "@stage": "S300"
            },
            "ait:date-delivered": {
                "@day": "07",
                "@year": "2021",
                "@timestamp": "2021-10-07T11:56:20.000020-04:00",
                "@month": "10"
            },
            "ait:date-sort": {
                "@day": "04",
                "@year": "2017",
                "@month": "12"
            }
        },
        "xocs:meta": {"xocs:funding-list": {
            "@pui-match": "primary",
            "@has-funding-info": "1",
            "xocs:funding-addon-generated-timestamp": "2018-02-13T23:25:16.143Z",
            "xocs:funding-addon-type": "http://vtw.elsevier.com/data/voc/AddOnTypes/50.7/car"
        }},
        "bibrecord": {
            "head": {
                "author-group": {
                    "affiliation": {
                        "country": "Belarus",
                        "@afid": "60043973",
                        "@country": "blr",
                        "city": "Minsk",
                        "organization": [
                            {"$": "Department of Computer Engineering"},
                            {"$": "Belarusian State University of Informatics and Radioelectronics"}
                        ],
                        "affiliation-id": {
                            "@afid": "60043973",
                            "@dptid": "112211224"
                        },
                        "@dptid": "112211224"
                    },
                    "author": [
                        {
                            "ce:given-name": "Nick A.",
                            "preferred-name": {
                                "ce:given-name": "Nick A.",
                                "ce:initials": "N.A.",
                                "ce:surname": "Petrovsky",
                                "ce:indexed-name": "Petrovsky N.A."
                            },
                            "@seq": "1",
                            "ce:initials": "N.A.",
                            "@_fa": "true",
                            "@type": "auth",
                            "ce:surname": "Petrovsky",
                            "@auid": "56511553600",
                            "ce:indexed-name": "Petrovsky N.A."
                        },
                        {
                            "ce:given-name": "Eugene V.",
                            "preferred-name": {
                                "ce:given-name": "Eugene V.",
                                "ce:initials": "E.V.",
                                "ce:surname": "Rybenkov",
                                "ce:indexed-name": "Rybenkov E.V."
                            },
                            "@seq": "2",
                            "ce:initials": "E.V.",
                            "@_fa": "true",
                            "@type": "auth",
                            "ce:surname": "Rybenkov",
                            "@auid": "57194227653",
                            "ce:indexed-name": "Rybenkov E.V."
                        },
                        {
                            "ce:given-name": "Alexander A.",
                            "preferred-name": {
                                "ce:given-name": "Alexander A.",
                                "ce:initials": "A.A.",
                                "ce:surname": "Petrovsky",
                                "ce:indexed-name": "Petrovsky A.A."
                            },
                            "@seq": "3",
                            "ce:initials": "A.A.",
                            "@_fa": "true",
                            "@type": "auth",
                            "ce:surname": "Petrovsky",
                            "@auid": "25937204400",
                            "ce:indexed-name": "Petrovsky A.A."
                        }
                    ]
                },
                "citation-title": "Design and implementation of reversible integer quaternionic paraunitary filter banks on adder-based distributed arithmetic",
                "abstracts": "© 2017 Division of Signal Processing and Electronic Systems, Poznan University of Technology.This paper presents a design method of reversible integer quaternionic paraunitary filter banks (Int-Q-PUFB) using the adder-based distributed arithmetic (DAΣ) for implementation multiplier block-lifting structure modules. The proposed quaternion multiplier (Q-MUL) and 8-channel Int-Q-PUFB processors are implemented on the FPGA Xilinx Zynq 7010. The total magnitude response of analysis-synthesis system based on the given Int-Q-PUFB shows that the 8-channel 8 × 24 Int-Q-PUFB is perfect reconstruction filter bank for finite precision. Compared to known solutions of Int-Q-PUFB using block-lifting structure based on the CORDIC devices and ROM-based distributed arithmetic the given DAΣ-based Int-Q-PUFB have more less implementation complexity and latency.",
                "citation-info": {
                    "author-keywords": {"author-keyword": [
                        {
                            "$": "Adder-based distributed arithmetics",
                            "@xml:lang": "eng"
                        },
                        {
                            "$": "FPGA",
                            "@xml:lang": "eng"
                        },
                        {
                            "$": "Integer quaternionic paraunitary filter banks",
                            "@xml:lang": "eng"
                        }
                    ]},
                    "citation-type": {"@code": "cp"},
                    "citation-language": {
                        "@language": "English",
                        "@xml:lang": "eng"
                    },
                    "abstract-language": {
                        "@language": "English",
                        "@xml:lang": "eng"
                    }
                },
                "source": {
                    "website": {"ce:e-address": {
                        "$": "http://ieeexplore.ieee.org/xpl/conhome.jsp?punumber=1800373",
                        "@type": "email"
                    }},
                    "translated-sourcetitle": {
                        "$": "Signal Processing - Algorithms, Architectures, Arrangements, and Applications Conference Proceedings, SPA",
                        "@xml:lang": "eng"
                    },
                    "volisspag": {
                        "voliss": {"@volume": "2017-September"},
                        "pagerange": {
                            "@first": "17",
                            "@last": "22"
                        }
                    },
                    "@type": "p",
                    "isbn": {
                        "@level": "volume",
                        "$": "9788362065301",
                        "@type": "electronic",
                        "@length": "13"
                    },
                    "additional-srcinfo": {"conferenceinfo": {
                        "confpublication": {"procpartno": "1 of 1"},
                        "confevent": {
                            "confname": "21st IEEE Signal Processing: Algorithms, Architectures, Arrangements, and Applications, SPA 2017",
                            "confsponsors": {
                                "confsponsor": null,
                                "@complete": "n"
                            },
                            "confnumber": "21",
                            "conforganization": "Polish IEEE Circuits and Systems (CAS) Chapter",
                            "confcatnumber": "CFP1707D-ART",
                            "confseriestitle": "IEEE Signal Processing: Algorithms, Architectures, Arrangements, and Applications",
                            "conflocation": {
                                "venue": "Poznan University of Technology, Center for Mechatronics, Biomechanics, and Nanoengineering at the Piotrowo Campus",
                                "@country": "pol",
                                "city": "Poznan"
                            },
                            "confcode": "133460",
                            "confdate": {
                                "enddate": {
                                    "@day": "22",
                                    "@year": "2017",
                                    "@month": "09"
                                },
                                "startdate": {
                                    "@day": "20",
                                    "@year": "2017",
                                    "@month": "09"
                                }
                            }
                        }
                    }},
                    "sourcetitle": "Signal Processing - Algorithms, Architectures, Arrangements, and Applications Conference Proceedings, SPA",
                    "publicationdate": {
                        "month": "12",
                        "year": "2017",
                        "date-text": {
                            "@xfab-added": "true",
                            "$": "4 December 2017"
                        },
                        "day": "04"
                    },
                    "sourcetitle-abbrev": "Signal Process. - Algorithms, Architect., Arrange., Appl. Conf. Proc., SPA",
                    "@country": "usa",
                    "issuetitle": "SPA 2017 - Signal Processing: Algorithms, Architectures, Arrangements, and Applications, Conference Proceedings",
                    "issn": [
                        {
                            "$": "23260319",
                            "@type": "electronic"
                        },
                        {
                            "$": "23260262",
                            "@type": "print"
                        }
                    ],
                    "publicationyear": {"@first": "2017"},
                    "publisher": {
                        "publishername": "IEEE Computer Society",
                        "ce:e-address": {
                            "$": "help@computer.org",
                            "@type": "email"
                        }
                    },
                    "article-number": "8166830",
                    "@srcid": "21100298628"
                },
                "enhancement": {"classificationgroup": {"classifications": [
                    {
                        "@type": "ASJC",
                        "classification": [
                            {"$": "1703"},
                            {"$": "1706"},
                            {"$": "1710"},
                            {"$": "1711"}
                        ]
                    },
                    {
                        "@type": "CPXCLASS",
                        "classification": [
                            {
                                "classification-code": "703.2",
                                "classification-description": "Electric Filters"
                            },
                            {
                                "classification-code": "714.2",
                                "classification-description": "Semiconductor Devices and Integrated Circuits"
                            },
                            {
                                "classification-code": "716.1",
                                "classification-description": "Information and Communication Theory"
                            },
                            {
                                "classification-code": "721.2",
                                "classification-description": "Logic Elements"
                            }
                        ]
                    },
                    {
                        "@type": "FLXCLASS",
                        "classification": {
                            "classification-code": "902",
                            "classification-description": "FLUIDEX; Related Topics"
                        }
                    },
                    {
                        "@type": "SUBJABBR",
                        "classification": "COMP"
                    }
                ]}}
            },
            "item-info": {
                "copyright": {
                    "$": "Copyright 2018 Elsevier B.V., All rights reserved.",
                    "@type": "Elsevier"
                },
                "dbcollection": [
                    {"$": "CPX"},
                    {"$": "REAXYSCAR"},
                    {"$": "SCOPUS"},
                    {"$": "Scopusbase"}
                ],
                "history": {"date-created": {
                    "@day": "14",
                    "@year": "2018",
                    "@timestamp": "BST 00:42:24",
                    "@month": "02"
                }},
                "itemidlist": {
                    "itemid": [
                        {
                            "$": "620616167",
                            "@idtype": "PUI"
                        },
                        {
                            "$": "908871201",
                            "@idtype": "CAR-ID"
                        },
                        {
                            "$": "20180704788734",
                            "@idtype": "CPX"
                        },
                        {
                            "$": "20180229840",
                            "@idtype": "REAXYSCAR"
                        },
                        {
                            "$": "20180429217",
                            "@idtype": "SCOPUS"
                        },
                        {
                            "$": "85041530163",
                            "@idtype": "SCP"
                        },
                        {
                            "$": "85041530163",
                            "@idtype": "SGR"
                        }
                    ],
                    "ce:doi": "10.23919/SPA.2017.8166830"
                }
            },
            "tail": {"bibliography": {
                "@refcount": "15",
                "reference": [
                    {
                        "ref-fulltext": "K. Rao and J. Hwang, Techniques and Standards for Image, Video, and Audio Coding. Prentice Hall, 1996",
                        "@id": "1",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "1996"},
                            "refd-itemidlist": {"itemid": {
                                "$": "0003575679",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "Prentice Hall",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "K.",
                                    "@_fa": "true",
                                    "ce:surname": "Rao",
                                    "ce:indexed-name": "Rao K."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "J.",
                                    "@_fa": "true",
                                    "ce:surname": "Hwang",
                                    "ce:indexed-name": "Hwang J."
                                }
                            ]},
                            "ref-sourcetitle": "Techniques and Standards for Image, Video, and Audio Coding"
                        }
                    },
                    {
                        "ref-fulltext": "M. Parfieniuk and A. Petrovsky, \"Inherently lossless structures for eightand six-channel linear-phase paraunitary filter banks based on quaternion multipliers,\" Signal Process., vol. 90, pp. 1755-1767, 2010",
                        "@id": "2",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2010"},
                            "ref-title": {"ref-titletext": "Inherently lossless structures for eightand six-channel linear-phase paraunitary filter banks based on quaternion multipliers"},
                            "refd-itemidlist": {"itemid": {
                                "$": "76749093970",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {"@volume": "90"},
                                "pagerange": {
                                    "@first": "1755",
                                    "@last": "1767"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Parfieniuk",
                                    "ce:indexed-name": "Parfieniuk M."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Petrovsky",
                                    "ce:indexed-name": "Petrovsky A."
                                }
                            ]},
                            "ref-sourcetitle": "Signal Process"
                        }
                    },
                    {
                        "ref-fulltext": "Quaternion multiplier inspired by the lifting implementation of plane rotations,\" IEEE Trans. on Circuits and Systems I: Fundamental Theory and Applications, vol. 57, no. 10, pp. 2708-2717, Oct. 2010",
                        "@id": "3",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2010"},
                            "ref-title": {"ref-titletext": "Quaternion multiplier inspired by the lifting implementation of plane rotations"},
                            "refd-itemidlist": {"itemid": {
                                "$": "77957916786",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "57",
                                    "@issue": "10"
                                },
                                "pagerange": {
                                    "@first": "2708",
                                    "@last": "2717"
                                }
                            },
                            "ref-text": "Oct",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Parfieniuk",
                                    "ce:indexed-name": "Parfieniuk M."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Petrovsky",
                                    "ce:indexed-name": "Petrovsky A."
                                }
                            ]},
                            "ref-sourcetitle": "IEEE Trans. on Circuits and Systems I: Fundamental Theory and Applications"
                        }
                    },
                    {
                        "ref-fulltext": "T. Suzuki, Y. Tanaka, and M. Ikehara, \"Lifting-based paraunitary filterbanks for lossy/lossless image coding,\" in Proc. EUSIPCO, 2006",
                        "@id": "4",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2006"},
                            "ref-title": {"ref-titletext": "Lifting-based paraunitary filterbanks for lossy/lossless image coding"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84961324957",
                                "@idtype": "SGR"
                            }},
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "T.",
                                    "@_fa": "true",
                                    "ce:surname": "Suzuki",
                                    "ce:indexed-name": "Suzuki T."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "Y.",
                                    "@_fa": "true",
                                    "ce:surname": "Tanaka",
                                    "ce:indexed-name": "Tanaka Y."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Ikehara",
                                    "ce:indexed-name": "Ikehara M."
                                }
                            ]},
                            "ref-sourcetitle": "Proc. EUSIPCO"
                        }
                    },
                    {
                        "ref-fulltext": "I. Daubechies and W. Sweldens, \"Factoring wavelet transforms into lifting steps,\" J. Fourier Anal. Appl., vol. 4, no. 3, pp. 245-267, 1998",
                        "@id": "5",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "1998"},
                            "ref-title": {"ref-titletext": "Factoring wavelet transforms into lifting steps"},
                            "refd-itemidlist": {"itemid": {
                                "$": "18344410543",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "4",
                                    "@issue": "3"
                                },
                                "pagerange": {
                                    "@first": "245",
                                    "@last": "267"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "I.",
                                    "@_fa": "true",
                                    "ce:surname": "Daubechies",
                                    "ce:indexed-name": "Daubechies I."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "W.",
                                    "@_fa": "true",
                                    "ce:surname": "Sweldens",
                                    "ce:indexed-name": "Sweldens W."
                                }
                            ]},
                            "ref-sourcetitle": "J. Fourier Anal. Appl"
                        }
                    },
                    {
                        "ref-fulltext": "P. Vaidyanathan and S. V. Tenneti, \"Efficient multiplier-less structures for ramanujan filter banks,\" in IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP), 2017, pp. 6458-6462",
                        "@id": "6",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2017"},
                            "ref-title": {"ref-titletext": "Efficient multiplier-less structures for ramanujan filter banks"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85023742263",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {
                                "@first": "6458",
                                "@last": "6462"
                            }},
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "P.",
                                    "@_fa": "true",
                                    "ce:surname": "Vaidyanathan",
                                    "ce:indexed-name": "Vaidyanathan P."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "S.V.",
                                    "@_fa": "true",
                                    "ce:surname": "Tenneti",
                                    "ce:indexed-name": "Tenneti S.V."
                                }
                            ]},
                            "ref-sourcetitle": "IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP)"
                        }
                    },
                    {
                        "ref-fulltext": "N. A. Petrovsky, E. V. Rybenkov, and A. A. Petrovsky, \"Multiplierless structurally orthogonal block-lifting-based quaternionic paraunitary filter banks with sum of-powers-of-two coefficients,\" in 6th Mediterranean Conference on Embedded Computing (MECO), Jun. 2017, pp. 255-258",
                        "@id": "7",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2017"},
                            "ref-title": {"ref-titletext": "Multiplierless structurally orthogonal block-lifting-based quaternionic paraunitary filter banks with sum of-powers-of-two coefficients"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85026999063",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {
                                "@first": "255",
                                "@last": "258"
                            }},
                            "ref-text": "Jun",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "N.A.",
                                    "@_fa": "true",
                                    "ce:surname": "Petrovsky",
                                    "ce:indexed-name": "Petrovsky N.A."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "E.V.",
                                    "@_fa": "true",
                                    "ce:surname": "Rybenkov",
                                    "ce:indexed-name": "Rybenkov E.V."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "A.A.",
                                    "@_fa": "true",
                                    "ce:surname": "Petrovsky",
                                    "ce:indexed-name": "Petrovsky A.A."
                                }
                            ]},
                            "ref-sourcetitle": "6th Mediterranean Conference on Embedded Computing (MECO)"
                        }
                    },
                    {
                        "ref-fulltext": "S. A. White, \"Applications of distributed arithmetic to digital signal processing: A tutorial review,\" IEEE ASSP Magazine, vol. 6, no. 3, pp. 4-19, Jul. 1989",
                        "@id": "8",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "1989"},
                            "ref-title": {"ref-titletext": "Applications of distributed arithmetic to digital signal processing: A tutorial review"},
                            "refd-itemidlist": {"itemid": {
                                "$": "0024700020",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "6",
                                    "@issue": "3"
                                },
                                "pagerange": {
                                    "@first": "4",
                                    "@last": "19"
                                }
                            },
                            "ref-text": "Jul",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "S.A.",
                                "@_fa": "true",
                                "ce:surname": "White",
                                "ce:indexed-name": "White S.A."
                            }]},
                            "ref-sourcetitle": "IEEE ASSP Magazine"
                        }
                    },
                    {
                        "ref-fulltext": "W. P. Burleson and L. L. Scharf, \"A VLSI design methodology for distributed arithmetic,\" Journal of VLSI signal processing systems for signal, image and video technology, vol. 2, no. 4, pp. 235-252, 1991",
                        "@id": "9",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "1991"},
                            "ref-title": {"ref-titletext": "A VLSI design methodology for distributed arithmetic"},
                            "refd-itemidlist": {"itemid": {
                                "$": "0026152737",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "2",
                                    "@issue": "4"
                                },
                                "pagerange": {
                                    "@first": "235",
                                    "@last": "252"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "W.P.",
                                    "@_fa": "true",
                                    "ce:surname": "Burleson",
                                    "ce:indexed-name": "Burleson W.P."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "L.L.",
                                    "@_fa": "true",
                                    "ce:surname": "Scharf",
                                    "ce:indexed-name": "Scharf L.L."
                                }
                            ]},
                            "ref-sourcetitle": "Journal of VLSI Signal Processing Systems for Signal, Image and Video Technology"
                        }
                    },
                    {
                        "ref-fulltext": "T. S. Chang, C. Chen, and C. W. Jen, \"New distributed arithmetic algorithm and its application to IDCT,\" IEE Proceedings-Circuits, Devices and Systems, vol. 146, no. 4, pp. 159-163, Aug 1999",
                        "@id": "10",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "1999"},
                            "ref-title": {"ref-titletext": "New distributed arithmetic algorithm and its application to IDCT"},
                            "refd-itemidlist": {"itemid": {
                                "$": "0033310592",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "146",
                                    "@issue": "4"
                                },
                                "pagerange": {
                                    "@first": "159",
                                    "@last": "163"
                                }
                            },
                            "ref-text": "Aug",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "T.S.",
                                    "@_fa": "true",
                                    "ce:surname": "Chang",
                                    "ce:indexed-name": "Chang T.S."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "C.",
                                    "@_fa": "true",
                                    "ce:surname": "Chen",
                                    "ce:indexed-name": "Chen C."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "C.W.",
                                    "@_fa": "true",
                                    "ce:surname": "Jen",
                                    "ce:indexed-name": "Jen C.W."
                                }
                            ]},
                            "ref-sourcetitle": "IEE Proceedings-Circuits, Devices and Systems"
                        }
                    },
                    {
                        "ref-fulltext": "N. Petrovsky, A. Stankevich, and A. Petrovsky, \"Low read-only memory distributed arithmetic implementation of quaternion multiplier using split matrix approach,\" Electronics Letters, vol. 50, no. 24, pp. 1809-1811, Nov. 2014",
                        "@id": "11",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2014"},
                            "ref-title": {"ref-titletext": "Low read-only memory distributed arithmetic implementation of quaternion multiplier using split matrix approach"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84915773913",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "50",
                                    "@issue": "24"
                                },
                                "pagerange": {
                                    "@first": "1809",
                                    "@last": "1811"
                                }
                            },
                            "ref-text": "Nov",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "N.",
                                    "@_fa": "true",
                                    "ce:surname": "Petrovsky",
                                    "ce:indexed-name": "Petrovsky N."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Stankevich",
                                    "ce:indexed-name": "Stankevich A."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Petrovsky",
                                    "ce:indexed-name": "Petrovsky A."
                                }
                            ]},
                            "ref-sourcetitle": "Electronics Letters"
                        }
                    },
                    {
                        "ref-fulltext": "M. Parfieniuk and S. Y. Park, \"Sparse-iteration 4D CORDIC algorithms for multiplying quaternions,\" IEEE Transactions on Computers, vol. 65, no. 9, pp. 2859-2871, Sept 2016",
                        "@id": "12",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2016"},
                            "ref-title": {"ref-titletext": "Sparse-iteration 4D CORDIC algorithms for multiplying quaternions"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84982136493",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "65",
                                    "@issue": "9"
                                },
                                "pagerange": {
                                    "@first": "2859",
                                    "@last": "2871"
                                }
                            },
                            "ref-text": "Sept",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Parfieniuk",
                                    "ce:indexed-name": "Parfieniuk M."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "S.Y.",
                                    "@_fa": "true",
                                    "ce:surname": "Park",
                                    "ce:indexed-name": "Park S.Y."
                                }
                            ]},
                            "ref-sourcetitle": "IEEE Transactions on Computers"
                        }
                    },
                    {
                        "ref-fulltext": "B. Li and X. Gao, \"A method for initializing free parameters in lattice structure of linear phase perfect reconstruction filter bank,\" Signal Processing, vol. 98, pp. 243-251, may 2014",
                        "@id": "13",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2014"},
                            "ref-title": {"ref-titletext": "A method for initializing free parameters in lattice structure of linear phase perfect reconstruction filter bank"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84891315733",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {"@volume": "98"},
                                "pagerange": {
                                    "@first": "243",
                                    "@last": "251"
                                }
                            },
                            "ref-text": "may",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "B.",
                                    "@_fa": "true",
                                    "ce:surname": "Li",
                                    "ce:indexed-name": "Li B."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "X.",
                                    "@_fa": "true",
                                    "ce:surname": "Gao",
                                    "ce:indexed-name": "Gao X."
                                }
                            ]},
                            "ref-sourcetitle": "Signal Processing"
                        }
                    },
                    {
                        "ref-fulltext": "N. Petrovsky, A. Stankevich, and A. Petrovsky, \"CORDIC-lifting factorization of paraunitary filter banks based on the quaternionic multipliers for lossless image coding,\" Multidimensional Systems and Signal Processing, vol. 27, no. 3, pp. 667-695, 2016",
                        "@id": "14",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2016"},
                            "ref-title": {"ref-titletext": "CORDIC-lifting factorization of paraunitary filter banks based on the quaternionic multipliers for lossless image coding"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84924190395",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "27",
                                    "@issue": "3"
                                },
                                "pagerange": {
                                    "@first": "667",
                                    "@last": "695"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "N.",
                                    "@_fa": "true",
                                    "ce:surname": "Petrovsky",
                                    "ce:indexed-name": "Petrovsky N."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Stankevich",
                                    "ce:indexed-name": "Stankevich A."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Petrovsky",
                                    "ce:indexed-name": "Petrovsky A."
                                }
                            ]},
                            "ref-sourcetitle": "Multidimensional Systems and Signal Processing"
                        }
                    },
                    {
                        "ref-fulltext": "N. A. Petrovsky, A. V. Stankevich, and A. A. Petrovsky, \"Pipelined block-lifting-based embedded processor for multiplying quaternions using distributed arithmetic,\" in 5th Mediterranean Conference on Embedded Computing (MECO), 2016, pp. 222-225",
                        "@id": "15",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2016"},
                            "ref-title": {"ref-titletext": "Pipelined block-lifting-based embedded processor for multiplying quaternions using distributed arithmetic"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84994079319",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {
                                "@first": "222",
                                "@last": "225"
                            }},
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "N.A.",
                                    "@_fa": "true",
                                    "ce:surname": "Petrovsky",
                                    "ce:indexed-name": "Petrovsky N.A."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "A.V.",
                                    "@_fa": "true",
                                    "ce:surname": "Stankevich",
                                    "ce:indexed-name": "Stankevich A.V."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "A.A.",
                                    "@_fa": "true",
                                    "ce:surname": "Petrovsky",
                                    "ce:indexed-name": "Petrovsky A.A."
                                }
                            ]},
                            "ref-sourcetitle": "5th Mediterranean Conference on Embedded Computing (MECO)"
                        }
                    }
                ]
            }}
        }
    },
    "affiliation": {
        "affiliation-city": "Minsk",
        "@id": "60043973",
        "affilname": "Belarusian State University of Informatics and Radioelectronics",
        "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60043973",
        "affiliation-country": "Belarus"
    },
    "coredata": {
        "srctype": "p",
        "eid": "2-s2.0-85041530163",
        "dc:description": "This paper presents a design method of reversible integer quaternionic paraunitary filter banks (Int-Q-PUFB) using the adder-based distributed arithmetic (DAΣ) for implementation multiplier block-lifting structure modules. The proposed quaternion multiplier (Q-MUL) and 8-channel Int-Q-PUFB processors are implemented on the FPGA Xilinx Zynq 7010. The total magnitude response of analysis-synthesis system based on the given Int-Q-PUFB shows that the 8-channel 8 × 24 Int-Q-PUFB is perfect reconstruction filter bank for finite precision. Compared to known solutions of Int-Q-PUFB using block-lifting structure based on the CORDIC devices and ROM-based distributed arithmetic the given DAΣ-based Int-Q-PUFB have more less implementation complexity and latency.",
        "prism:coverDate": "2017-12-04",
        "prism:aggregationType": "Conference Proceeding",
        "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85041530163",
        "dc:creator": {"author": [{
            "ce:given-name": "Nick A.",
            "preferred-name": {
                "ce:given-name": "Nick A.",
                "ce:initials": "N.A.",
                "ce:surname": "Petrovsky",
                "ce:indexed-name": "Petrovsky N.A."
            },
            "@seq": "1",
            "ce:initials": "N.A.",
            "@_fa": "true",
            "affiliation": {
                "@id": "60043973",
                "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60043973"
            },
            "ce:surname": "Petrovsky",
            "@auid": "56511553600",
            "author-url": "https://api.elsevier.com/content/author/author_id/56511553600",
            "ce:indexed-name": "Petrovsky N.A."
        }]},
        "link": [
            {
                "@_fa": "true",
                "@rel": "self",
                "@href": "https://api.elsevier.com/content/abstract/scopus_id/85041530163"
            },
            {
                "@_fa": "true",
                "@rel": "scopus",
                "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85041530163&origin=inward"
            },
            {
                "@_fa": "true",
                "@rel": "scopus-citedby",
                "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85041530163&origin=inward"
            }
        ],
        "prism:isbn": "9788362065301",
        "source-id": "21100298628",
        "citedby-count": "2",
        "prism:volume": "2017-September",
        "subtype": "cp",
        "dc:title": "Design and implementation of reversible integer quaternionic paraunitary filter banks on adder-based distributed arithmetic",
        "openaccess": "0",
        "prism:issn": "23260319 23260262",
        "publishercopyright": "© 2017 Division of Signal Processing and Electronic Systems, Poznan University of Technology.",
        "article-number": "8166830",
        "subtypeDescription": "Conference Paper",
        "prism:publicationName": "Signal Processing - Algorithms, Architectures, Arrangements, and Applications Conference Proceedings, SPA",
        "prism:pageRange": "17-22",
        "prism:endingPage": "22",
        "openaccessFlag": "false",
        "prism:doi": "10.23919/SPA.2017.8166830",
        "prism:startingPage": "17",
        "dc:identifier": "SCOPUS_ID:85041530163",
        "dc:publisher": "IEEE Computer Societyhelp@computer.org"
    },
    "idxterms": {"mainterm": [
        {
            "$": "Analysis-synthesis",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Design and implementations",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Distributed arithmetic",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Finite precision",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Implementation complexity",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Multiplier blocks",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Paraunitary filter bank",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Perfect reconstruction filter bank",
            "@weight": "b",
            "@candidate": "n"
        }
    ]},
    "language": {"@xml:lang": "eng"},
    "authkeywords": {"author-keyword": [
        {
            "@_fa": "true",
            "$": "Adder-based distributed arithmetics"
        },
        {
            "@_fa": "true",
            "$": "FPGA"
        },
        {
            "@_fa": "true",
            "$": "Integer quaternionic paraunitary filter banks"
        }
    ]},
    "subject-areas": {"subject-area": [
        {
            "@_fa": "true",
            "$": "Computational Theory and Mathematics",
            "@code": "1703",
            "@abbrev": "COMP"
        },
        {
            "@_fa": "true",
            "$": "Computer Science Applications",
            "@code": "1706",
            "@abbrev": "COMP"
        },
        {
            "@_fa": "true",
            "$": "Information Systems",
            "@code": "1710",
            "@abbrev": "COMP"
        },
        {
            "@_fa": "true",
            "$": "Signal Processing",
            "@code": "1711",
            "@abbrev": "COMP"
        }
    ]},
    "authors": {"author": [
        {
            "ce:given-name": "Nick A.",
            "preferred-name": {
                "ce:given-name": "Nick A.",
                "ce:initials": "N.A.",
                "ce:surname": "Petrovsky",
                "ce:indexed-name": "Petrovsky N.A."
            },
            "@seq": "1",
            "ce:initials": "N.A.",
            "@_fa": "true",
            "affiliation": {
                "@id": "60043973",
                "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60043973"
            },
            "ce:surname": "Petrovsky",
            "@auid": "56511553600",
            "author-url": "https://api.elsevier.com/content/author/author_id/56511553600",
            "ce:indexed-name": "Petrovsky N.A."
        },
        {
            "ce:given-name": "Eugene V.",
            "preferred-name": {
                "ce:given-name": "Eugene V.",
                "ce:initials": "E.V.",
                "ce:surname": "Rybenkov",
                "ce:indexed-name": "Rybenkov E.V."
            },
            "@seq": "2",
            "ce:initials": "E.V.",
            "@_fa": "true",
            "affiliation": {
                "@id": "60043973",
                "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60043973"
            },
            "ce:surname": "Rybenkov",
            "@auid": "57194227653",
            "author-url": "https://api.elsevier.com/content/author/author_id/57194227653",
            "ce:indexed-name": "Rybenkov E.V."
        },
        {
            "ce:given-name": "Alexander A.",
            "preferred-name": {
                "ce:given-name": "Alexander A.",
                "ce:initials": "A.A.",
                "ce:surname": "Petrovsky",
                "ce:indexed-name": "Petrovsky A.A."
            },
            "@seq": "3",
            "ce:initials": "A.A.",
            "@_fa": "true",
            "affiliation": {
                "@id": "60043973",
                "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60043973"
            },
            "ce:surname": "Petrovsky",
            "@auid": "25937204400",
            "author-url": "https://api.elsevier.com/content/author/author_id/25937204400",
            "ce:indexed-name": "Petrovsky A.A."
        }
    ]}
}}