INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.srcs/sources_1/new/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.srcs/sources_1/new/controlunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.srcs/sources_1/new/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.srcs/sources_1/new/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.srcs/sources_1/new/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.srcs/sources_1/new/mips.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.srcs/sources_1/new/mips_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.srcs/sources_1/new/mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.srcs/sources_1/new/signextend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/my_project/COS/3/MIPS_multi_cycle/MIPS_multi_cycle.srcs/sim_1/imports/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
