INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog/05_03/shift_reg/shift_reg.srcs/sources_1/new/shift_left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Verilog/05_03/shift_reg/shift_reg.srcs/sim_1/new/shift_left_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_left_TB
