<!-- HTML header for doxygen 1.8.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>SPIMSP432DMA.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link id="favicon" rel="shortcut icon" type="image/x-icon" href="favicon.ico"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="tiapistylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_2298ed0e5bfee6f293aea6c715ac7f7c.html">exports</a></li><li class="navelem"><a class="el" href="dir_1395dc6568e73d67e90e363c4035e4f6.html">tidrivers_msp432</a></li><li class="navelem"><a class="el" href="dir_2ad5680906f12c9eddf121ba68442a90.html">source</a></li><li class="navelem"><a class="el" href="dir_0da705fc44f28017c66964e8e9f342d2.html">ti</a></li><li class="navelem"><a class="el" href="dir_5cee8d03ec8e05f2dc78c474d8f4ba05.html">drivers</a></li><li class="navelem"><a class="el" href="dir_598b773727c07b25342b386f5e5ac11d.html">spi</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">SPIMSP432DMA.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_s_p_i_m_s_p432_d_m_a_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2015-2018, Texas Instruments Incorporated</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * are met:</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * *  Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * *  Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    documentation and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * *  Neither the name of Texas Instruments Incorporated nor the names of</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *    its contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    from this software without specific prior written permission.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#ifndef ti_drivers_spi_SPIMSP432DMA__include</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define ti_drivers_spi_SPIMSP432DMA__include</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#include &lt;ti/devices/DeviceFamily.h&gt;</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#include &lt;ti/drivers/dpl/HwiP.h&gt;</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#include &lt;ti/drivers/dpl/SemaphoreP.h&gt;</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="_power_8h.html">ti/drivers/Power.h</a>&gt;</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="_s_p_i_8h.html">ti/drivers/SPI.h</a>&gt;</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="_u_d_m_a_m_s_p432_8h.html">ti/drivers/dma/UDMAMSP432.h</a>&gt;</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment"> *  SPI port/pin defines for pin configuration.  Ports P2, P3, and P7 are</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment"> *  configurable through the port mapping controller.</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment"> *  Value specifies the pin function and ranges from 0 to 31</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment"> *  pin range: 0 - 7, port range: 0 - 15</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment"> *    15 - 10   9  8  7 - 4  3 - 0</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment"> *  -------------------------------</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment"> *  |  VALUE | X | X | PORT | PIN |</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment"> *  -------------------------------</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment"> *  value = pinConfig &gt;&gt; 10</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment"> *  port = (pinConfig &gt;&gt; 4) &amp; 0xf</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment"> *  pin = pinConfig &amp; 0x7</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment"> *  pmap = port * 0x8;  // 2 -&gt; 0x10, 3 -&gt; 0x18, 7 -&gt; 0x38</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment"> *  portMapReconfigure = PMAP_ENABLE_RECONFIGURATION;</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment"> *  Code from pmap.c:</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment"> *   //Get write-access to port mapping registers:</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment"> *   PMAP-&gt;KEYID = PMAP_KEYID_VAL;</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment"> *   //Enable/Disable reconfiguration during runtime</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment"> *   PMAP-&gt;CTL = (PMAP-&gt;CTL &amp; ~PMAP_CTL_PRECFG) | portMapReconfigure;</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment"> *   HWREG8(PMAP_BASE + pin + pmap) = value;</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment"> *  For non-configurable ports (bits 20 - 12 will be 0).</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment"> *  Bits 8 and 9 hold the module function (PRIMARY, SECONDARY, or</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment"> *  TERTIALRY).</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment"> *        9         8      7 - 4  3 - 0</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment"> *  -----------------------------------</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment"> *  | PnSEL1.x | PnSEL0.x | PORT | PIN |</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment"> *  -----------------------------------</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment"> *  moduleFunction = (pinConfig &gt;&gt; 8) &amp; 0x3</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment"> *  port = (pinConfig &gt;&gt; 4) &amp; 0xf</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment"> *  pin = 1 &lt;&lt; (pinConfig &amp; 0xf)</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment"> *  MAP_GPIO_setAsPeripheralModuleFunctionInputPin(port,</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment"> *       pin, moduleFunction);</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment"> *  or:</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment"> *  MAP_GPIO_setAsPeripheralModuleFunctionOutputPin(port,</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment"> *       pin, moduleFunction);</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">/* Port 1 EUSCI A0 defines */</span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a9186cd40e15fdaf85b95fa1f6181b457">  201</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P1_0_UCA0STE   0x00000110  </span><span class="comment">/* Primary, port 1, pin 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a8632e509e8b3fb3318ecf207107aafb6">  202</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P1_1_UCA0CLK   0x00000111  </span><span class="comment">/* Primary, port 1, pin 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ab2e470228e6d89a4cc9cdb68ba566773">  203</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P1_2_UCA0SOMI  0x00000112  </span><span class="comment">/* Primary, port 1, pin 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a70782639ec51a73fba3c0338ea14e590">  204</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P1_3_UCA0SIMO  0x00000113  </span><span class="comment">/* Primary, port 1, pin 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">/* Port 1 EUSCI B0 defines */</span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a2cf8ea4518188f894bff7bac67c58345">  207</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P1_4_UCB0STE   0x00000114  </span><span class="comment">/* Primary, port 1, pin 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ad59beca284ffce564a62427eb6083244">  208</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P1_5_UCB0CLK   0x00000115  </span><span class="comment">/* Primary, port 1, pin 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a1d52cff15b48b5dafdc3fd224413425e">  209</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P1_6_UCB0SIMO  0x00000116  </span><span class="comment">/* Primary, port 1, pin 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a443682108928ea40523a04d50b7098c9">  210</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P1_7_UCB0SOMI  0x00000117  </span><span class="comment">/* Primary, port 1, pin 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">/* Port 2, pin 0 defines */</span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a62abcd747cc396fd7f3694483da48b1d">  213</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_0_UCA0CLK   ((PMAP_UCA0CLK &lt;&lt; 10) | 0x20)</span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a747640d2b1caf89330c9313e9aa02533">  214</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_0_UCA0SIMO  ((PMAP_UCA0SIMO &lt;&lt; 10) | 0x20)</span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a122547da6a0c33c501d900d323843547">  215</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_0_UCA0SOMI  ((PMAP_UCA0SOMI &lt;&lt; 10) | 0x20)</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a97d12f6ae33c26aecfc29887e7d7b324">  216</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_0_UCA1STE   ((PMAP_UCA1STE &lt;&lt; 10) | 0x20)</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a52d1d21c28c60eb5006c1127e8fff650">  217</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_0_UCA1CLK   ((PMAP_UCA1CLK &lt;&lt; 10) | 0x20)</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a5358fd688fe81683adbceec187feb029">  218</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_0_UCA1SIMO  ((PMAP_UCA1SIMO &lt;&lt; 10) | 0x20)</span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ab8b74e47bba00e64c6468849c7073b34">  219</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_0_UCA1SOMI  ((PMAP_UCA1SOMI &lt;&lt; 10) | 0x20)</span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a28b8651172865851c62a3ea737cd69e4">  220</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_0_UCA2CLK   ((PMAP_UCA2CLK &lt;&lt; 10) | 0x20)</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a81d441af7e17178060c8701affd70bf5">  221</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_0_UCA2SIMO  ((PMAP_UCA2SIMO &lt;&lt; 10) | 0x20)</span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a684a0305cfd31f5d075d98fb8df1c91c">  222</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_0_UCA2SOMI  ((PMAP_UCA2SOMI &lt;&lt; 10) | 0x20)</span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#af230268c6e2f8ecc33f1c92979d538c0">  223</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_0_UCB0CLK   ((PMAP_UCB0CLK &lt;&lt; 10) | 0x20)</span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#aa166199630b00bda4cea30e8cdd2c555">  224</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_0_UCB0SIMO  ((PMAP_UCB0SIMO &lt;&lt; 10) | 0x20)</span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ae8f56a22ea485a858032522c0cc97ba2">  225</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_0_UCB0SOMI  ((PMAP_UCB0SOMI &lt;&lt; 10) | 0x20)</span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a0c5389d5e6019e7b31a6f4a9ff5a1a95">  226</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_0_UCB2CLK   ((PMAP_UCB2CLK &lt;&lt; 10) | 0x20)</span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ae0174a262f39a014c10f12643bb34e89">  227</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_0_UCB2SIMO  ((PMAP_UCB2SIMO &lt;&lt; 10) | 0x20)</span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a0e64e598fb292cbe727e092c17921dd7">  228</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_0_UCB2SOMI  ((PMAP_UCB2SOMI &lt;&lt; 10) | 0x20)</span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a7406a8f4dff66714e3ad482d0f4b3dd7">  229</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_0_UCA2STE   ((PMAP_UCA2STE &lt;&lt; 10) | 0x20)</span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a586bc487e1d6353c9bcf69df20675519">  230</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_0_UCB2STE   ((PMAP_UCB2STE &lt;&lt; 10) | 0x20)</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">/* Port 2, pin 1 defines */</span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a04e99ad44c39bf270e89407330c60010">  233</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_1_UCA0CLK   ((PMAP_UCA0CLK &lt;&lt; 10) | 0x21)</span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a5bae91f77e7fb0857902c2add85428de">  234</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_1_UCA0SIMO  ((PMAP_UCA0SIMO &lt;&lt; 10) | 0x21)</span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a15d3dc8b6922e346396a1f22e96ad46c">  235</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_1_UCA0SOMI  ((PMAP_UCA0SOMI &lt;&lt; 10) | 0x21)</span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a44b6ba9e8bdf9f2c8191d2b3bca6dceb">  236</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_1_UCA1CLK   ((PMAP_UCA1CLK &lt;&lt; 10) | 0x21)</span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#abaa063d53db28e5ae018f2da39d2dfbe">  237</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_1_UCA1SIMO  ((PMAP_UCA1SIMO &lt;&lt; 10) | 0x21)</span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a13446ea2360411432217abe26f9a8fe0">  238</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_1_UCA1SOMI  ((PMAP_UCA1SOMI &lt;&lt; 10) | 0x21)</span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#acf7341d604c7c1b90e29cbd6f4f6cf01">  239</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_1_UCA2CLK   ((PMAP_UCA2CLK &lt;&lt; 10) | 0x21)</span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a36a02148a67ccdebeac7a39d201fbb28">  240</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_1_UCA2SIMO  ((PMAP_UCA2SIMO &lt;&lt; 10) | 0x21)</span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a9908406dcf7767790f5b42d97aed7633">  241</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_1_UCA2SOMI  ((PMAP_UCA2SOMI &lt;&lt; 10) | 0x21)</span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a112f5d5a366b29f675922394bc9704cf">  242</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_1_UCB0CLK   ((PMAP_UCB0CLK &lt;&lt; 10) | 0x21)</span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#aede5ebe493ca02bb97d9d7c80800f212">  243</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_1_UCB0SIMO  ((PMAP_UCB0SIMO &lt;&lt; 10) | 0x21)</span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#af814f65aaf2a12da11955a11006e6ddc">  244</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_1_UCB0SOMI  ((PMAP_UCB0SOMI &lt;&lt; 10) | 0x21)</span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a7bad30706ef826a1e4cc32061a5fe11f">  245</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_1_UCB2CLK   ((PMAP_UCB2CLK &lt;&lt; 10) | 0x21)</span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a37a46715d7f5d76aef74bdd38812794f">  246</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_1_UCB2SIMO  ((PMAP_UCB2SIMO &lt;&lt; 10) | 0x21)</span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ac8773bb2cecc80cf50253c8678b77ebc">  247</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_1_UCB2SOMI  ((PMAP_UCB2SOMI &lt;&lt; 10) | 0x21)</span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#adae318d395c7ccdf432bbc092b677a74">  248</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_1_UCA1STE   ((PMAP_UCA1STE &lt;&lt; 10) | 0x21)</span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a49da4b0ac3ca297f5ffd251812c01abd">  249</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_1_UCA2STE   ((PMAP_UCA2STE &lt;&lt; 10) | 0x21)</span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a66be3a8a9ddb793448ae65d13d023f78">  250</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_1_UCB2STE   ((PMAP_UCB2STE &lt;&lt; 10) | 0x21)</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">/* Port 2, pin 2 defines */</span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a0f40083f431e450ed0d1ed3307b3968c">  253</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_2_UCA0CLK   ((PMAP_UCA0CLK &lt;&lt; 10) | 0x22)</span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a67941eab21d3b258b7bef3d2511c9673">  254</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_2_UCA0SIMO  ((PMAP_UCA0SIMO &lt;&lt; 10) | 0x22)</span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a0c61230ff81770762fde90b6aaffc63f">  255</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_2_UCA0SOMI  ((PMAP_UCA0SOMI &lt;&lt; 10) | 0x22)</span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#afcc7743f03483a4382cbe14b6aaa5a81">  256</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_2_UCA1CLK   ((PMAP_UCA1CLK &lt;&lt; 10) | 0x22)</span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a27f1550eb32c07bf4a2b7c24157da53a">  257</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_2_UCA1SIMO  ((PMAP_UCA1SIMO &lt;&lt; 10) | 0x22)</span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a4cdb24694d2c9c56b20968d022eb6a91">  258</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_2_UCA1SOMI  ((PMAP_UCA1SOMI &lt;&lt; 10) | 0x22)</span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#aff51bb5d6355ba8181c6f7d7a276830c">  259</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_2_UCA2CLK   ((PMAP_UCA2CLK &lt;&lt; 10) | 0x22)</span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a38a2adff0bd3978ec53d9ac59cf67120">  260</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_2_UCA2SIMO  ((PMAP_UCA2SIMO &lt;&lt; 10) | 0x22)</span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a48101b8ce327578816522bcd1d1d2450">  261</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_2_UCA2SOMI  ((PMAP_UCA2SOMI &lt;&lt; 10) | 0x22)</span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a4cb009dfa643b2a7c5fc214f825edd42">  262</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_2_UCB0CLK   ((PMAP_UCB0CLK &lt;&lt; 10) | 0x22)</span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a5fcd70fc8f005b103ca4506f2ad6f3e2">  263</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_2_UCB0SIMO  ((PMAP_UCB0SIMO &lt;&lt; 10) | 0x22)</span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a993c44cd391a1a18d2edf3ba3f0d09d7">  264</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_2_UCB0SOMI  ((PMAP_UCB0SOMI &lt;&lt; 10) | 0x22)</span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a0de9f1cd76244aa58797b026567009f9">  265</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_2_UCB2CLK   ((PMAP_UCB2CLK &lt;&lt; 10) | 0x22)</span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a87f7ac593d0fe778980ca2b7ca390b19">  266</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_2_UCB2SIMO  ((PMAP_UCB2SIMO &lt;&lt; 10) | 0x22)</span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a72ba8345beca31dc9e7b7a82db53d90a">  267</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_2_UCB2SOMI  ((PMAP_UCB2SOMI &lt;&lt; 10) | 0x22)</span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#aa201a1cae738c935032e650c2e5502f5">  268</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_2_UCA1STE   ((PMAP_UCA1STE &lt;&lt; 10) | 0x22)</span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ac2a878299802e3e42f05099d35096431">  269</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_2_UCA2STE   ((PMAP_UCA2STE &lt;&lt; 10) | 0x22)</span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a737b48dee7425dd76bb7401e652656a3">  270</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_2_UCB2STE   ((PMAP_UCB2STE &lt;&lt; 10) | 0x22)</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">/* Port 2, pin 3 defines */</span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a74d7100d7485defb9719a6f947c9d044">  273</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_3_UCA0CLK   ((PMAP_UCA0CLK &lt;&lt; 10) | 0x23)</span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a464837e50f7376851f6104c0a8130fe8">  274</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_3_UCA0SIMO  ((PMAP_UCA0SIMO &lt;&lt; 10) | 0x23)</span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a72ae2530f7d88a32db4c072155e28229">  275</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_3_UCA0SOMI  ((PMAP_UCA0SOMI &lt;&lt; 10) | 0x23)</span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a9446aa6e2aef44593dd6282eb2467851">  276</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_3_UCA1CLK   ((PMAP_UCA1CLK &lt;&lt; 10) | 0x23)</span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a36c10dc9f6b76cf0ff410c384dedc73b">  277</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_3_UCA1SIMO  ((PMAP_UCA1SIMO &lt;&lt; 10) | 0x23)</span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a3497134a1f21dfa49d202691fca98a9e">  278</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_3_UCA1SOMI  ((PMAP_UCA1SOMI &lt;&lt; 10) | 0x23)</span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a762cf740a937723088924fb085c47dcf">  279</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_3_UCA2CLK   ((PMAP_UCA2CLK &lt;&lt; 10) | 0x23)</span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a4cc7a4be30cb4edd4e6c839712c2ea59">  280</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_3_UCA2SIMO  ((PMAP_UCA2SIMO &lt;&lt; 10) | 0x23)</span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a5556e0a9a3d2574e86024fd0910f0225">  281</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_3_UCA2SOMI  ((PMAP_UCA2SOMI &lt;&lt; 10) | 0x23)</span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a382cd732bc8402d38175ffc1fe99e4f4">  282</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_3_UCB0CLK   ((PMAP_UCB0CLK &lt;&lt; 10) | 0x23)</span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#aef00631ec8873b167e5bb562cf45916d">  283</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_3_UCB0SIMO  ((PMAP_UCB0SIMO &lt;&lt; 10) | 0x23)</span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a3eb843f59f160e0bca9db953aa3841bf">  284</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_3_UCB0SOMI  ((PMAP_UCB0SOMI &lt;&lt; 10) | 0x23)</span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#af087c225160187e81915cadfc59d8231">  285</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_3_UCB2CLK   ((PMAP_UCB2CLK &lt;&lt; 10) | 0x23)</span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ad33d06b5f19e4a2f90f0c700cdac346a">  286</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_3_UCB2SIMO  ((PMAP_UCB2SIMO &lt;&lt; 10) | 0x23)</span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a88caf4c2d8ee8c88b0a3636ae50eba20">  287</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_3_UCB2SOMI  ((PMAP_UCB2SOMI &lt;&lt; 10) | 0x23)</span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a5977556eff16f831a304575dec3938bf">  288</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_3_UCA1STE   ((PMAP_UCA1STE &lt;&lt; 10) | 0x23)</span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a29aa358cbd4a7e473d5218df5f2ae12d">  289</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_3_UCA2STE   ((PMAP_UCA2STE &lt;&lt; 10) | 0x23)</span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#acc3be70668a45007af4ac2875710b661">  290</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_3_UCB2STE   ((PMAP_UCB2STE &lt;&lt; 10) | 0x23)</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">/* Port 2, pin 4 defines */</span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#aa7de2c98e07fe87f58f2ca3a5756e382">  293</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_4_UCA0CLK   ((PMAP_UCA0CLK &lt;&lt; 10) | 0x24)</span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a9f838d993e46103fa2013abafde4e2e6">  294</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_4_UCA0SIMO  ((PMAP_UCA0SIMO &lt;&lt; 10) | 0x24)</span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#aa81644a23273da9836d30cb8852cb7e6">  295</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_4_UCA0SOMI  ((PMAP_UCA0SOMI &lt;&lt; 10) | 0x24)</span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ab30ade1eb01187dfdda231385e3cb627">  296</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_4_UCA1CLK   ((PMAP_UCA1CLK &lt;&lt; 10) | 0x24)</span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ae3effa947e9d44c80d908e318d7606eb">  297</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_4_UCA1SIMO  ((PMAP_UCA1SIMO &lt;&lt; 10) | 0x24)</span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a78c7e6c351f4751aea39ce7e5d9ceb65">  298</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_4_UCA1SOMI  ((PMAP_UCA1SOMI &lt;&lt; 10) | 0x24)</span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a25438cbb3eca8a4201b35fdf8053e724">  299</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_4_UCA2CLK   ((PMAP_UCA2CLK &lt;&lt; 10) | 0x24)</span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#af04dae11abbb4841dd2c5ead286f9d59">  300</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_4_UCA2SIMO  ((PMAP_UCA2SIMO &lt;&lt; 10) | 0x24)</span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a932e3e1545093ff57cc0bdd171a71591">  301</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_4_UCA2SOMI  ((PMAP_UCA2SOMI &lt;&lt; 10) | 0x24)</span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a13f2befa67e6794f9a4672b734ddc1b6">  302</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_4_UCB0CLK   ((PMAP_UCB0CLK &lt;&lt; 10) | 0x24)</span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#afaa5ab9c796230694d0855a9346c6845">  303</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_4_UCB0SIMO  ((PMAP_UCB0SIMO &lt;&lt; 10) | 0x24)</span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a95fcb575498bd41373316118e232bc5d">  304</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_4_UCB0SOMI  ((PMAP_UCB0SOMI &lt;&lt; 10) | 0x24)</span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a9e38c45e66e9e6a8296a3ab0c1dc3ac5">  305</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_4_UCB2CLK   ((PMAP_UCB2CLK &lt;&lt; 10) | 0x24)</span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a0a0cf862a8ab9fa8b174e914bd07c417">  306</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_4_UCB2SIMO  ((PMAP_UCB2SIMO &lt;&lt; 10) | 0x24)</span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ac8a0340487b6ccba485b89ae9a756920">  307</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_4_UCB2SOMI  ((PMAP_UCB2SOMI &lt;&lt; 10) | 0x24)</span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a8aa5ad443fba6c0106b1ffafd544087d">  308</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_4_UCA1STE   ((PMAP_UCA1STE &lt;&lt; 10) | 0x24)</span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a9f34204c661b7aace24952d02e0f47ae">  309</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_4_UCA2STE   ((PMAP_UCA2STE &lt;&lt; 10) | 0x24)</span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#af82f0b9973a47f91dca41a77d3edd042">  310</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_4_UCB2STE   ((PMAP_UCB2STE &lt;&lt; 10) | 0x24)</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">/* Port 2, pin 5 defines */</span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ab40e0f2dab5f2c276bbe25d64d81fcaf">  313</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_5_UCA0CLK   ((PMAP_UCA0CLK &lt;&lt; 10) | 0x25)</span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a2c1e753407315166fd873a0a2aeb2ca5">  314</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_5_UCA0SIMO  ((PMAP_UCA0SIMO &lt;&lt; 10) | 0x25)</span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a6d76a9efbeafcee7f7b08f2b7f38158a">  315</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_5_UCA0SOMI  ((PMAP_UCA0SOMI &lt;&lt; 10) | 0x25)</span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ac68eb5374b72925450587455cdb5cb98">  316</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_5_UCA1CLK   ((PMAP_UCA1CLK &lt;&lt; 10) | 0x25)</span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#af375c2b2ad6b2c6d5cc309443b43dccf">  317</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_5_UCA1SIMO  ((PMAP_UCA1SIMO &lt;&lt; 10) | 0x25)</span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a14dae30b75f443bd7c1b6889f3bf683c">  318</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_5_UCA1SOMI  ((PMAP_UCA1SOMI &lt;&lt; 10) | 0x25)</span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ae00cc3bcf797ed2f938497608b46744f">  319</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_5_UCA2CLK   ((PMAP_UCA2CLK &lt;&lt; 10) | 0x25)</span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ae7d2572a19bf336bef7fa76b6d6528a3">  320</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_5_UCA2SIMO  ((PMAP_UCA2SIMO &lt;&lt; 10) | 0x25)</span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a16f046f43e90800c64a78e53ac6dad4d">  321</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_5_UCA2SOMI  ((PMAP_UCA2SOMI &lt;&lt; 10) | 0x25)</span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#af47e8622fac94041b8458381f14816b6">  322</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_5_UCB0CLK   ((PMAP_UCB0CLK &lt;&lt; 10) | 0x25)</span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ae4699854c584aa53421eea29508fdf9a">  323</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_5_UCB0SIMO  ((PMAP_UCB0SIMO &lt;&lt; 10) | 0x25)</span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ab8c12af36be5b0b16ccdb00ffe8dcd25">  324</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_5_UCB0SOMI  ((PMAP_UCB0SOMI &lt;&lt; 10) | 0x25)</span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#accc6bac8836f3c41a2c5cbf43195efa3">  325</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_5_UCB2CLK   ((PMAP_UCB2CLK &lt;&lt; 10) | 0x25)</span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ad7232cd6ba045b74ce3ffa57febc1da2">  326</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_5_UCB2SIMO  ((PMAP_UCB2SIMO &lt;&lt; 10) | 0x25)</span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ac6714a4c24d2ae3026de84e950c1c5b2">  327</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_5_UCB2SOMI  ((PMAP_UCB2SOMI &lt;&lt; 10) | 0x25)</span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#af17216baca17db2e4d3de7348fdb21e3">  328</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_5_UCA1STE   ((PMAP_UCA1STE &lt;&lt; 10) | 0x25)</span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a2a72d58827a048c477daabdadfd50067">  329</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_5_UCA2STE   ((PMAP_UCA2STE &lt;&lt; 10) | 0x25)</span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ae52cd22c9fdda788c7df8fe175364f74">  330</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_5_UCB2STE   ((PMAP_UCB2STE &lt;&lt; 10) | 0x25)</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">/* Port 2, pin 6 defines */</span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a331b09b7ba906a87c8b6576672d8b9b0">  333</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_6_UCA0CLK   ((PMAP_UCA0CLK &lt;&lt; 10) | 0x26)</span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#acccfc04db05379a8fdf5c0adbedcf4f4">  334</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_6_UCA0SIMO  ((PMAP_UCA0SIMO &lt;&lt; 10) | 0x26)</span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a22e6dff2258d7ae93a1a1f14fcb46313">  335</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_6_UCA0SOMI  ((PMAP_UCA0SOMI &lt;&lt; 10) | 0x26)</span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a306cc0f41bc8774b71ca1cb546015b30">  336</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_6_UCA1CLK   ((PMAP_UCA1CLK &lt;&lt; 10) | 0x26)</span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a5486d89fed9f181793b81d1628ac9095">  337</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_6_UCA1SIMO  ((PMAP_UCA1SIMO &lt;&lt; 10) | 0x26)</span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#af820452e2621bb816f80edc27e0671a1">  338</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_6_UCA1SOMI  ((PMAP_UCA1SOMI &lt;&lt; 10) | 0x26)</span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a1c5208f1e0a15858cf11c85d449e9cd3">  339</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_6_UCA2CLK   ((PMAP_UCA2CLK &lt;&lt; 10) | 0x26)</span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a1420dd968f5e8b228c8db27f31bce31e">  340</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_6_UCA2SIMO  ((PMAP_UCA2SIMO &lt;&lt; 10) | 0x26)</span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a152670b5609a748cb6fdec6169030350">  341</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_6_UCA2SOMI  ((PMAP_UCA2SOMI &lt;&lt; 10) | 0x26)</span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#abfade5531bf52fd9544a20f28bae2f07">  342</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_6_UCB0CLK   ((PMAP_UCB0CLK &lt;&lt; 10) | 0x26)</span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a6b1a0384d55639c580769cf74e500f4c">  343</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_6_UCB0SIMO  ((PMAP_UCB0SIMO &lt;&lt; 10) | 0x26)</span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#aea6f6540df5d7e3aa7eb2d88c2760079">  344</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_6_UCB0SOMI  ((PMAP_UCB0SOMI &lt;&lt; 10) | 0x26)</span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a8ecef4b0f4c8d280fca3b607061061d1">  345</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_6_UCB2CLK   ((PMAP_UCB2CLK &lt;&lt; 10) | 0x26)</span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a7f6a35f144f4946f63c60ac5505c18dd">  346</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_6_UCB2SIMO  ((PMAP_UCB2SIMO &lt;&lt; 10) | 0x26)</span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a0a8e7e95a3aa55dcb10cd451907465b9">  347</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_6_UCB2SOMI  ((PMAP_UCB2SOMI &lt;&lt; 10) | 0x26)</span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#adede3a26233545e8cfd5375875ef8509">  348</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_6_UCA1STE   ((PMAP_UCA1STE &lt;&lt; 10) | 0x26)</span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a9b6505597a2f494d20848a79360dcb36">  349</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_6_UCA2STE   ((PMAP_UCA2STE &lt;&lt; 10) | 0x26)</span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ac79edbcdb99b26c5227be688baf60c38">  350</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_6_UCB2STE   ((PMAP_UCB2STE &lt;&lt; 10) | 0x26)</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">/* Port 2, pin 7 defines */</span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a2a5fa6bff9db15603664661ce0cd3c4e">  353</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_7_UCA0CLK   ((PMAP_UCA0CLK &lt;&lt; 10) | 0x27)</span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a39cc93ea9652d666dbaec9a70e8e565c">  354</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_7_UCA0SIMO  ((PMAP_UCA0SIMO &lt;&lt; 10) | 0x27)</span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#af3e38bbd580944c8ead99e73cfbb40e1">  355</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_7_UCA0SOMI  ((PMAP_UCA0SOMI &lt;&lt; 10) | 0x27)</span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ace98d07e54094908b11222c9982315a2">  356</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_7_UCA1CLK   ((PMAP_UCA1CLK &lt;&lt; 10) | 0x27)</span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ac03efa7f95c37b5d27b7228976bd07bb">  357</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_7_UCA1SIMO  ((PMAP_UCA1SIMO &lt;&lt; 10) | 0x27)</span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#abfac0d5914f454627e5ae0c7ac1b146b">  358</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_7_UCA1SOMI  ((PMAP_UCA1SOMI &lt;&lt; 10) | 0x27)</span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a3a581dbb6d4f09e98eb3f1182f807229">  359</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_7_UCA2CLK   ((PMAP_UCA2CLK &lt;&lt; 10) | 0x27)</span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a65a0daef6688e957c632a8c73aa74fd7">  360</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_7_UCA2SIMO  ((PMAP_UCA2SIMO &lt;&lt; 10) | 0x27)</span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a34f11485b35e2e398395717c0609150b">  361</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_7_UCA2SOMI  ((PMAP_UCA2SOMI &lt;&lt; 10) | 0x27)</span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ada69cd6e3c58809416b358d2b1df8aa8">  362</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_7_UCB0CLK   ((PMAP_UCB0CLK &lt;&lt; 10) | 0x27)</span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a6c94a8d5917f60dbbd9a88be494ff001">  363</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_7_UCB0SIMO  ((PMAP_UCB0SIMO &lt;&lt; 10) | 0x27)</span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a528e6cd4c2470b0d88144e0857719da9">  364</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_7_UCB0SOMI  ((PMAP_UCB0SOMI &lt;&lt; 10) | 0x27)</span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a446a5c283765a6339831e38cc7ad084a">  365</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_7_UCB2CLK   ((PMAP_UCB2CLK &lt;&lt; 10) | 0x27)</span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a20fc7008ef9372b22909769a4f440af8">  366</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_7_UCB2SIMO  ((PMAP_UCB2SIMO &lt;&lt; 10) | 0x27)</span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ad3d05c5627e77cc90d53a9da37a1fd15">  367</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_7_UCB2SOMI  ((PMAP_UCB2SOMI &lt;&lt; 10) | 0x27)</span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a5c5c5cddd544235453b4511d6f4d9c6b">  368</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_7_UCA1STE   ((PMAP_UCA1STE &lt;&lt; 10) | 0x27)</span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a2197b18d7fc6d02996e7686fc9fb3b3f">  369</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_7_UCA2STE   ((PMAP_UCA2STE &lt;&lt; 10) | 0x27)</span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a8756b4bfc6fd27a9828edfb1c939c98f">  370</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P2_7_UCB2STE   ((PMAP_UCB2STE &lt;&lt; 10) | 0x27)</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">/* Port 3, pin 0 defines */</span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a465130d425c624dd5741f26b187e65ad">  373</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_0_UCA0CLK   ((PMAP_UCA0CLK &lt;&lt; 10) | 0x30)</span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#aebd95dcb60713330cb356be49d45347b">  374</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_0_UCA0SIMO  ((PMAP_UCA0SIMO &lt;&lt; 10) | 0x30)</span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a5e5aed165115dd640ca72bace2bd3a34">  375</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_0_UCA0SOMI  ((PMAP_UCA0SOMI &lt;&lt; 10) | 0x30)</span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a7296d2259ce5558609f99b437ab1f60d">  376</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_0_UCA1CLK   ((PMAP_UCA1CLK &lt;&lt; 10) | 0x30)</span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a92aa501671deb83e718daa95ba32ba78">  377</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_0_UCA1SIMO  ((PMAP_UCA1SIMO &lt;&lt; 10) | 0x30)</span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ad97103c3edb08ea6a90571fdab5f082b">  378</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_0_UCA1SOMI  ((PMAP_UCA1SOMI &lt;&lt; 10) | 0x30)</span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a5dfcc013348bf0665cf51d6760f71804">  379</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_0_UCA2STE   ((PMAP_UCA2STE &lt;&lt; 10) | 0x30)</span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a2aff400876152da24fa48247cde4a257">  380</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_0_UCA2CLK   ((PMAP_UCA2CLK &lt;&lt; 10) | 0x30)</span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#aa777b84ac59be2e7b429e4e85c859bc2">  381</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_0_UCA2SIMO  ((PMAP_UCA2SIMO &lt;&lt; 10) | 0x30)</span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a5759968dc582dd9a91ceb249027bd08a">  382</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_0_UCA2SOMI  ((PMAP_UCA2SOMI &lt;&lt; 10) | 0x30)</span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a932391b35da0c46eebd90d475c185236">  383</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_0_UCB0CLK   ((PMAP_UCB0CLK &lt;&lt; 10) | 0x30)</span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a4adaac7f044bb39a869ff4dd4cfe365e">  384</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_0_UCB0SIMO  ((PMAP_UCB0SIMO &lt;&lt; 10) | 0x30)</span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a3271627da6af321f38ce1f89233beee3">  385</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_0_UCB0SOMI  ((PMAP_UCB0SOMI &lt;&lt; 10) | 0x30)</span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a8246a1e08b331a54efb38c6a689d0281">  386</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_0_UCB2CLK   ((PMAP_UCB2CLK &lt;&lt; 10) | 0x30)</span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#acd8f2ab2206b489c44ebe506f2caeb94">  387</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_0_UCB2SIMO  ((PMAP_UCB2SIMO &lt;&lt; 10) | 0x30)</span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#aad325ce21cb50472e27d5091c7b52b07">  388</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_0_UCB2SOMI  ((PMAP_UCB2SOMI &lt;&lt; 10) | 0x30)</span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#aef5bc574987a450cd04cc361fd3ba69d">  389</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_0_UCA1STE   ((PMAP_UCA1STE &lt;&lt; 10) | 0x30)</span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ab9088f3f4dc5d30f4b6fc4a798513a29">  390</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_0_UCB2STE   ((PMAP_UCB2STE &lt;&lt; 10) | 0x30)</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment">/* Port 3, pin 1 defines */</span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a19f0eaa424e4144214face1dd038f222">  393</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_1_UCA0CLK   ((PMAP_UCA0CLK &lt;&lt; 10) | 0x31)</span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a5a63afd6534c3702e0176c2e658f13a8">  394</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_1_UCA0SIMO  ((PMAP_UCA0SIMO &lt;&lt; 10) | 0x31)</span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a5d999755a950d5f61a0dfd5032481f82">  395</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_1_UCA0SOMI  ((PMAP_UCA0SOMI &lt;&lt; 10) | 0x31)</span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a768b71a24a693f3fb29f6e417f11d7f7">  396</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_1_UCA1CLK   ((PMAP_UCA1CLK &lt;&lt; 10) | 0x31)</span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a05dbc2c24097975833b2eb37a40015d0">  397</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_1_UCA1SIMO  ((PMAP_UCA1SIMO &lt;&lt; 10) | 0x31)</span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#abfd1c614b16d0dad7a9ef9ff53d431ca">  398</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_1_UCA1SOMI  ((PMAP_UCA1SOMI &lt;&lt; 10) | 0x31)</span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a6e4c4d6f2d446f6a755cc3b3b8342545">  399</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_1_UCA2CLK   ((PMAP_UCA2CLK &lt;&lt; 10) | 0x31)</span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ab52277e15a2f3d3658fd45e48a869635">  400</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_1_UCA2SIMO  ((PMAP_UCA2SIMO &lt;&lt; 10) | 0x31)</span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a68e307b8b12cb535e488d66ac9e9f236">  401</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_1_UCA2SOMI  ((PMAP_UCA2SOMI &lt;&lt; 10) | 0x31)</span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a1574f5d4224f8536e5927c1a5e15c876">  402</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_1_UCB0CLK   ((PMAP_UCB0CLK &lt;&lt; 10) | 0x31)</span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ac16fe1035a70019b68d6c9956948dbd6">  403</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_1_UCB0SIMO  ((PMAP_UCB0SIMO &lt;&lt; 10) | 0x31)</span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a1efa58ee3375ff30be1180c914d2977c">  404</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_1_UCB0SOMI  ((PMAP_UCB0SOMI &lt;&lt; 10) | 0x31)</span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#aee0205663e316cd36aa0cf34801c08ec">  405</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_1_UCB2CLK   ((PMAP_UCB2CLK &lt;&lt; 10) | 0x31)</span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a93e5238be3803f7ce26f25fcf45820ac">  406</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_1_UCB2SIMO  ((PMAP_UCB2SIMO &lt;&lt; 10) | 0x31)</span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a99ad8b7155e4dc8686f02ecdc190ac5a">  407</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_1_UCB2SOMI  ((PMAP_UCB2SOMI &lt;&lt; 10) | 0x31)</span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a8c2ac16d9e0fe5f824c2b86b2f77ebef">  408</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_1_UCA1STE   ((PMAP_UCA1STE &lt;&lt; 10) | 0x31)</span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a547adeb0d9003258c1984baedf1174e0">  409</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_1_UCA2STE   ((PMAP_UCA2STE &lt;&lt; 10) | 0x31)</span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a28dad46a1000df7c38b2dcabe2ec74af">  410</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_1_UCB2STE   ((PMAP_UCB2STE &lt;&lt; 10) | 0x31)</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment">/* Port 3, pin 2 defines */</span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#acb001aa7638d323c002d56d6013e9545">  413</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_2_UCA0CLK   ((PMAP_UCA0CLK &lt;&lt; 10) | 0x32)</span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a2b481f2c53dbdb3c7f3b344370e20699">  414</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_2_UCA0SIMO  ((PMAP_UCA0SIMO &lt;&lt; 10) | 0x32)</span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a1f8657d94890ada1060057d0d52f5ceb">  415</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_2_UCA0SOMI  ((PMAP_UCA0SOMI &lt;&lt; 10) | 0x32)</span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a3c51271832cdabbe5a94d3d87a1a371c">  416</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_2_UCA1CLK   ((PMAP_UCA1CLK &lt;&lt; 10) | 0x32)</span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a933232d507fc4520f3b2c03f903c5fb2">  417</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_2_UCA1SIMO  ((PMAP_UCA1SIMO &lt;&lt; 10) | 0x32)</span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a609cac0848ad8f0698a1c96cde6711ee">  418</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_2_UCA1SOMI  ((PMAP_UCA1SOMI &lt;&lt; 10) | 0x32)</span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a6b876a22e8d4938cb73d269b62b4f4a0">  419</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_2_UCA2CLK   ((PMAP_UCA2CLK &lt;&lt; 10) | 0x32)</span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a77cbf707319f2154083f4d9b3c5e224f">  420</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_2_UCA2SIMO  ((PMAP_UCA2SIMO &lt;&lt; 10) | 0x32)</span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ae2a296f20922dd9f412c0fe4b5e7c26a">  421</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_2_UCA2SOMI  ((PMAP_UCA2SOMI &lt;&lt; 10) | 0x32)</span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ab9e7e6fc23e02aa743c916d5f2de4175">  422</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_2_UCB0CLK   ((PMAP_UCB0CLK &lt;&lt; 10) | 0x32)</span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a2507c96e03854c840eb8054b97e145f5">  423</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_2_UCB0SIMO  ((PMAP_UCB0SIMO &lt;&lt; 10) | 0x32)</span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ad686a3c42b9d2101501548bde1abd980">  424</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_2_UCB0SOMI  ((PMAP_UCB0SOMI &lt;&lt; 10) | 0x32)</span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#acf80cfc1967feaf553f3da64abf9b2c3">  425</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_2_UCB2CLK   ((PMAP_UCB2CLK &lt;&lt; 10) | 0x32)</span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a7d703b3c5e215dfe52b8b5c017a586d3">  426</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_2_UCB2SIMO  ((PMAP_UCB2SIMO &lt;&lt; 10) | 0x32)</span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a55c08df29e08393e4ebf40c71a08c245">  427</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_2_UCB2SOMI  ((PMAP_UCB2SOMI &lt;&lt; 10) | 0x32)</span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ae8663ef03368fdb8e862e8bf165d65f9">  428</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_2_UCA1STE   ((PMAP_UCA1STE &lt;&lt; 10) | 0x32)</span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a6eab0b73d45b2cd986197a80c7af7d57">  429</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_2_UCA2STE   ((PMAP_UCA2STE &lt;&lt; 10) | 0x32)</span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ae77218a06657381696f968aef69e3ecd">  430</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_2_UCB2STE   ((PMAP_UCB2STE &lt;&lt; 10) | 0x32)</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">/* Port 3, pin 3 defines */</span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ae6d53146f0e81d50f536fc1e4fd6b84b">  433</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_3_UCA0CLK   ((PMAP_UCA0CLK &lt;&lt; 10) | 0x33)</span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a56662d301f6cf05da25ebbe8c6d68659">  434</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_3_UCA0SIMO  ((PMAP_UCA0SIMO &lt;&lt; 10) | 0x33)</span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a4256b6d1a5e4397a487fa5418ded302e">  435</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_3_UCA0SOMI  ((PMAP_UCA0SOMI &lt;&lt; 10) | 0x33)</span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a048ed24bb32efe9cff9639b8f5771fe6">  436</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_3_UCA1CLK   ((PMAP_UCA1CLK &lt;&lt; 10) | 0x33)</span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#aecad8f0f760f18fbcdf6c2e5f354d7ae">  437</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_3_UCA1SIMO  ((PMAP_UCA1SIMO &lt;&lt; 10) | 0x33)</span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a2a5cf07f18b6b8d1569b635ef330b9b3">  438</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_3_UCA1SOMI  ((PMAP_UCA1SOMI &lt;&lt; 10) | 0x33)</span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a5a8646f9a1da5543d4d5eb193af52a5a">  439</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_3_UCA2CLK   ((PMAP_UCA2CLK &lt;&lt; 10) | 0x33)</span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a87a523c53d3c2c2a89e7a235d01ea71c">  440</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_3_UCA2SIMO  ((PMAP_UCA2SIMO &lt;&lt; 10) | 0x33)</span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a2c9ed1b443fbbba5d8694c33517e9f83">  441</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_3_UCA2SOMI  ((PMAP_UCA2SOMI &lt;&lt; 10) | 0x33)</span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a732e7be88715b22b7ef28907e7498b97">  442</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_3_UCB0CLK   ((PMAP_UCB0CLK &lt;&lt; 10) | 0x33)</span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#aa48928b7885869ed81de3f369d3a8e77">  443</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_3_UCB0SIMO  ((PMAP_UCB0SIMO &lt;&lt; 10) | 0x33)</span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a040fba59d4f13b1e183220fc14ec606a">  444</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_3_UCB0SOMI  ((PMAP_UCB0SOMI &lt;&lt; 10) | 0x33)</span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#aafd5bf17131b7ebe448fcc64c8a7f68e">  445</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_3_UCB2CLK   ((PMAP_UCB2CLK &lt;&lt; 10) | 0x33)</span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a32fdfe0c905487fe510f461d32dc0292">  446</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_3_UCB2SIMO  ((PMAP_UCB2SIMO &lt;&lt; 10) | 0x33)</span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ae5c58f8ef85139145a805130a58ffd31">  447</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_3_UCB2SOMI  ((PMAP_UCB2SOMI &lt;&lt; 10) | 0x33)</span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#aef9289dd46c19f37b025dd348b49143c">  448</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_3_UCA1STE   ((PMAP_UCA1STE &lt;&lt; 10) | 0x33)</span></div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a16c0d619bd81ba4ca069f323580cd05c">  449</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_3_UCA2STE   ((PMAP_UCA2STE &lt;&lt; 10) | 0x33)</span></div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a0b6aa5ffd15ee08d9d3ff1ef810f2c34">  450</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_3_UCB2STE   ((PMAP_UCB2STE &lt;&lt; 10) | 0x33)</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment">/* Port 3, pin 4 defines */</span></div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a675937e160f8fed459acd2755652a004">  453</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_4_UCA0CLK   ((PMAP_UCA0CLK &lt;&lt; 10) | 0x34)</span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#aba60ba78cdb83bb79a374841411b0239">  454</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_4_UCA0SIMO  ((PMAP_UCA0SIMO &lt;&lt; 10) | 0x34)</span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#aa424b460d563f5551db74da718915b78">  455</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_4_UCA0SOMI  ((PMAP_UCA0SOMI &lt;&lt; 10) | 0x34)</span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#adbad4677f1f4ae085bbe6df1340e6a7d">  456</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_4_UCA1CLK   ((PMAP_UCA1CLK &lt;&lt; 10) | 0x34)</span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a1eb3c3ccb4ee1a76754d0baa2dbf36e6">  457</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_4_UCA1SIMO  ((PMAP_UCA1SIMO &lt;&lt; 10) | 0x34)</span></div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a65dfe5d398d95155aad1b347599cffda">  458</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_4_UCA1SOMI  ((PMAP_UCA1SOMI &lt;&lt; 10) | 0x34)</span></div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a4d8d7dee06ac36071db7df2f59267550">  459</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_4_UCA2CLK   ((PMAP_UCA2CLK &lt;&lt; 10) | 0x34)</span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#afe7c4b6bb9fcdce875f98e9d44d45bf8">  460</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_4_UCA2SIMO  ((PMAP_UCA2SIMO &lt;&lt; 10) | 0x34)</span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a202e90f01519788de952e78889a513b0">  461</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_4_UCA2SOMI  ((PMAP_UCA2SOMI &lt;&lt; 10) | 0x34)</span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#aa963d20bdf882cb4a92a12a9391bee1b">  462</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_4_UCB0CLK   ((PMAP_UCB0CLK &lt;&lt; 10) | 0x34)</span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a92b2fd6f862879141b09bdccfd86943e">  463</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_4_UCB0SIMO  ((PMAP_UCB0SIMO &lt;&lt; 10) | 0x34)</span></div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a2b341997cd430da8972e2848860cc1e1">  464</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_4_UCB0SOMI  ((PMAP_UCB0SOMI &lt;&lt; 10) | 0x34)</span></div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a0f510b36a186d41f9ae574743982b4b1">  465</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_4_UCB2STE   ((PMAP_UCB2STE &lt;&lt; 10) | 0x34)</span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a5fdd29ca92e192b4fa2a776e34effcd2">  466</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_4_UCB2CLK   ((PMAP_UCB2CLK &lt;&lt; 10) | 0x34)</span></div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a1afcf3ce50ed9e9818356fe49c89169f">  467</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_4_UCB2SIMO  ((PMAP_UCB2SIMO &lt;&lt; 10) | 0x34)</span></div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#adf1ba60d65a29c2af661700776fb920a">  468</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_4_UCB2SOMI  ((PMAP_UCB2SOMI &lt;&lt; 10) | 0x34)</span></div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a3ca84921b9a889a99e7f21bf2ce2ba80">  469</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_4_UCA1STE   ((PMAP_UCA1STE &lt;&lt; 10) | 0x34)</span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a883e6e9194f0bdb75eeddb3162b96b40">  470</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_4_UCA2STE   ((PMAP_UCA2STE &lt;&lt; 10) | 0x34)</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment">/* Port 3, pin 5 defines */</span></div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#aaec7857966ef27256f36f1bff1c7a822">  473</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_5_UCA0CLK   ((PMAP_UCA0CLK &lt;&lt; 10) | 0x35)</span></div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a7b820e2b1f1363263aa4d504fca2fff7">  474</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_5_UCA0SIMO  ((PMAP_UCA0SIMO &lt;&lt; 10) | 0x35)</span></div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a9e218e41358aa984cadaf238cf47505c">  475</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_5_UCA0SOMI  ((PMAP_UCA0SOMI &lt;&lt; 10) | 0x35)</span></div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a538267503c929ec34d1a1c932483541f">  476</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_5_UCA1CLK   ((PMAP_UCA1CLK &lt;&lt; 10) | 0x35)</span></div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a355b3a8481f1d0006ac79e3aabb6c0ec">  477</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_5_UCA1SIMO  ((PMAP_UCA1SIMO &lt;&lt; 10) | 0x35)</span></div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#aede2b2e21d16a688ef87a55e73ea24ac">  478</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_5_UCA1SOMI  ((PMAP_UCA1SOMI &lt;&lt; 10) | 0x35)</span></div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ac79a40737c94b564c0d191843f3c6e2d">  479</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_5_UCA2CLK   ((PMAP_UCA2CLK &lt;&lt; 10) | 0x35)</span></div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#aefc9a4fde504d59c730a98ab88bdff44">  480</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_5_UCA2SIMO  ((PMAP_UCA2SIMO &lt;&lt; 10) | 0x35)</span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a1948e105caea520066cfe4cc051ac7aa">  481</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_5_UCA2SOMI  ((PMAP_UCA2SOMI &lt;&lt; 10) | 0x35)</span></div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a0e226ef91480cd7e04043cbeb9013b1a">  482</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_5_UCB0CLK   ((PMAP_UCB0CLK &lt;&lt; 10) | 0x35)</span></div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#af548a03f45efa7825c2c6c45c434edde">  483</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_5_UCB0SIMO  ((PMAP_UCB0SIMO &lt;&lt; 10) | 0x35)</span></div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a5cd85adb9b29617e6f9cb5739dcfaaee">  484</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_5_UCB0SOMI  ((PMAP_UCB0SOMI &lt;&lt; 10) | 0x35)</span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a6ebd7e640b2745654186abe326571ed4">  485</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_5_UCB2CLK   ((PMAP_UCB2CLK &lt;&lt; 10) | 0x35)</span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a5cb3e49107bc62cfbdebf6adde433079">  486</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_5_UCB2SIMO  ((PMAP_UCB2SIMO &lt;&lt; 10) | 0x35)</span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a63ac531dcddb77b9599d0ec146f70154">  487</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_5_UCB2SOMI  ((PMAP_UCB2SOMI &lt;&lt; 10) | 0x35)</span></div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ab9b8c858affc382be859e14c2fdc377d">  488</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_5_UCA1STE   ((PMAP_UCA1STE &lt;&lt; 10) | 0x35)</span></div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#aa11701478bd27dc7699d31dc6cc23da8">  489</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_5_UCA2STE   ((PMAP_UCA2STE &lt;&lt; 10) | 0x35)</span></div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a888845c835e212c48ebb8d9e3ef54bef">  490</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_5_UCB2STE   ((PMAP_UCB2STE &lt;&lt; 10) | 0x35)</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">/* Port 3, pin 6 defines */</span></div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ae75825c9c72aa30d449d454462f6fb22">  493</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_6_UCA0CLK   ((PMAP_UCA0CLK &lt;&lt; 10) | 0x36)</span></div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a6b6eda20170b9a32ccbe5c5d75a986a5">  494</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_6_UCA0SIMO  ((PMAP_UCA0SIMO &lt;&lt; 10) | 0x36)</span></div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ac93763d7047b5ae1b312c9082dd9bedb">  495</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_6_UCA0SOMI  ((PMAP_UCA0SOMI &lt;&lt; 10) | 0x36)</span></div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a801d7e4a06d12f4f13f6f813d489518d">  496</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_6_UCA1CLK   ((PMAP_UCA1CLK &lt;&lt; 10) | 0x36)</span></div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a588a9cea13bb97b293cc860e59a90116">  497</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_6_UCA1SIMO  ((PMAP_UCA1SIMO &lt;&lt; 10) | 0x36)</span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#aa9edd5a90ea78888992098b5db48185f">  498</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_6_UCA1SOMI  ((PMAP_UCA1SOMI &lt;&lt; 10) | 0x36)</span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#af2cb876e92e777aec1e8cbfd29e48833">  499</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_6_UCA2CLK   ((PMAP_UCA2CLK &lt;&lt; 10) | 0x36)</span></div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a1aa95b639c04739cb0ead45ca0dd1f38">  500</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_6_UCA2SIMO  ((PMAP_UCA2SIMO &lt;&lt; 10) | 0x36)</span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ab775d2720249e7fa64039b264aa8ea32">  501</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_6_UCA2SOMI  ((PMAP_UCA2SOMI &lt;&lt; 10) | 0x36)</span></div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a93d0c66e47c205e338d360eb445b9d49">  502</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_6_UCB0CLK   ((PMAP_UCB0CLK &lt;&lt; 10) | 0x36)</span></div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a4cf1e951219ecb03180d855f639c2016">  503</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_6_UCB0SIMO  ((PMAP_UCB0SIMO &lt;&lt; 10) | 0x36)</span></div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a6f2e4ac8c8ff9dd73f415222c38051b7">  504</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_6_UCB0SOMI  ((PMAP_UCB0SOMI &lt;&lt; 10) | 0x36)</span></div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#adb762c6e34a8a6dbbe9775710bf1ec5b">  505</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_6_UCB2CLK   ((PMAP_UCB2CLK &lt;&lt; 10) | 0x36)</span></div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ac50268f7441883e92178633a38fb149d">  506</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_6_UCB2SIMO  ((PMAP_UCB2SIMO &lt;&lt; 10) | 0x36)</span></div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a7801432318229d9b6a290879e2ba7c11">  507</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_6_UCB2SOMI  ((PMAP_UCB2SOMI &lt;&lt; 10) | 0x36)</span></div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a5e3f398afd99275e1fcc3279086c49d1">  508</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_6_UCA1STE   ((PMAP_UCA1STE &lt;&lt; 10) | 0x36)</span></div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a84382888450ddef3b50b96b1cd05fcea">  509</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_6_UCA2STE   ((PMAP_UCA2STE &lt;&lt; 10) | 0x36)</span></div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ad9e48df7d1342f3c563c0d8af0d4a31b">  510</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_6_UCB2STE   ((PMAP_UCB2STE &lt;&lt; 10) | 0x36)</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment">/* Port 3, pin 7 defines */</span></div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a301040fa66c48137632682cd72dd43d5">  513</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_7_UCA0CLK   ((PMAP_UCA0CLK &lt;&lt; 10) | 0x37)</span></div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a2ddc364886247af0394f9c943d6e5747">  514</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_7_UCA0SIMO  ((PMAP_UCA0SIMO &lt;&lt; 10) | 0x37)</span></div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#aa20b1c77099127a7cc61bb0c60d37a40">  515</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_7_UCA0SOMI  ((PMAP_UCA0SOMI &lt;&lt; 10) | 0x37)</span></div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#af031a60243b43c42c4dbe1f616f07fef">  516</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_7_UCA1CLK   ((PMAP_UCA1CLK &lt;&lt; 10) | 0x37)</span></div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#af3fd15069af3a5820fce3438463d6b4c">  517</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_7_UCA1SIMO  ((PMAP_UCA1SIMO &lt;&lt; 10) | 0x37)</span></div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a9caf192e0e45053acab96e2adfc00ab2">  518</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_7_UCA1SOMI  ((PMAP_UCA1SOMI &lt;&lt; 10) | 0x37)</span></div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a684e06079a8e04f3590bb3e0b54abcc0">  519</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_7_UCA2CLK   ((PMAP_UCA2CLK &lt;&lt; 10) | 0x37)</span></div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ad1b930202229426449abf34b31367dcd">  520</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_7_UCA2SIMO  ((PMAP_UCA2SIMO &lt;&lt; 10) | 0x37)</span></div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a2fca203819e35e046b5728ad85b6f3d9">  521</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_7_UCA2SOMI  ((PMAP_UCA2SOMI &lt;&lt; 10) | 0x37)</span></div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#acb768b24224323850cd00ab7dd2423fa">  522</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_7_UCB0CLK   ((PMAP_UCB0CLK &lt;&lt; 10) | 0x37)</span></div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#afb8a860627901a7748adb71e0fa84ea8">  523</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_7_UCB0SIMO  ((PMAP_UCB0SIMO &lt;&lt; 10) | 0x37)</span></div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a3bf901fed8ba32977597d239f1485715">  524</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_7_UCB0SOMI  ((PMAP_UCB0SOMI &lt;&lt; 10) | 0x37)</span></div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ab37a63a25b2bbaced452faa9bca11fa2">  525</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_7_UCB2CLK   ((PMAP_UCB2CLK &lt;&lt; 10) | 0x37)</span></div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a876e300c65d8e2b811801e270674292c">  526</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_7_UCB2SIMO  ((PMAP_UCB2SIMO &lt;&lt; 10) | 0x37)</span></div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ae5608053ec8435bac2c29d02745a6991">  527</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_7_UCB2SOMI  ((PMAP_UCB2SOMI &lt;&lt; 10) | 0x37)</span></div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a7859e6d522d815fd480ae3fdf60e5960">  528</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_7_UCA1STE   ((PMAP_UCA1STE &lt;&lt; 10) | 0x37)</span></div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a1be57f3d47577dbfd3b15d3ae1721c75">  529</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_7_UCA2STE   ((PMAP_UCA2STE &lt;&lt; 10) | 0x37)</span></div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a35ef38305961beaf6af1bd580262ca43">  530</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P3_7_UCB2STE   ((PMAP_UCB2STE &lt;&lt; 10) | 0x37)</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment">/* Port 6 EUSCI B1, B3 defines */</span></div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a7766054100c09fdbbc958d5271345896">  533</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P6_2_UCB1STE   0x00000162  </span><span class="comment">/* Primary, port 6, pin 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#af0d2b8553b6328adca73d747a98ee91f">  534</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P6_3_UCB1CLK   0x00000163  </span><span class="comment">/* Primary, port 6, pin 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a6cbfef0d99f79986084fc69a6ec6e414">  535</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P6_4_UCB1SIMO  0x00000164  </span><span class="comment">/* Primary, port 6, pin 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a945403c245402bafc9eadba0b1b91d5a">  536</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P6_5_UCB1SOMI  0x00000165  </span><span class="comment">/* Primary, port 6, pin 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a1ede4c1c650f5f68fafbafd0cd055ce3">  537</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P6_6_UCB3SIMO  0x00000266  </span><span class="comment">/* Secondary, port 6, pin 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a93d72e43f73a09a78f7eea3684288307">  538</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P6_7_UCB3SOMI  0x00000267  </span><span class="comment">/* Secondary, port 6, pin 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment">/* Port 7, pin 0 defines */</span></div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a585020b6aae33bb0dbbde64fa1262dc0">  541</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_0_UCA0CLK   ((PMAP_UCA0CLK &lt;&lt; 10) | 0x70)</span></div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a406a7d1195e56ed98310d8f64d9bdada">  542</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_0_UCA0SIMO  ((PMAP_UCA0SIMO &lt;&lt; 10) | 0x70)</span></div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a28f2aa92a2e66f800d9014d1b050d346">  543</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_0_UCA0SOMI  ((PMAP_UCA0SOMI &lt;&lt; 10) | 0x70)</span></div><div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ad462220def0e54a7cbb80054fa9f6794">  544</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_0_UCA1CLK   ((PMAP_UCA1CLK &lt;&lt; 10) | 0x70)</span></div><div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a39b6529775b4daf02b91466fc2d860b3">  545</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_0_UCA1SIMO  ((PMAP_UCA1SIMO &lt;&lt; 10) | 0x70)</span></div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a3c8da396a0fa12c9e279160383cae97b">  546</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_0_UCA1SOMI  ((PMAP_UCA1SOMI &lt;&lt; 10) | 0x70)</span></div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a2c861f24202166b0149963fddabcf202">  547</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_0_UCA2CLK   ((PMAP_UCA2CLK &lt;&lt; 10) | 0x70)</span></div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a588ff75affa2f1ac67f9ef79b51b2cb4">  548</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_0_UCA2SIMO  ((PMAP_UCA2SIMO &lt;&lt; 10) | 0x70)</span></div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a3866848d736c9e163f4d35274a35fcd7">  549</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_0_UCA2SOMI  ((PMAP_UCA2SOMI &lt;&lt; 10) | 0x70)</span></div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a0602b19709f84e5d7e096d307ef96fc3">  550</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_0_UCB0CLK   ((PMAP_UCB0CLK &lt;&lt; 10) | 0x70)</span></div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a66e1dd02bba8eb61efd5b15cc85eea1b">  551</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_0_UCB0SIMO  ((PMAP_UCB0SIMO &lt;&lt; 10) | 0x70)</span></div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a7eced991c344a9569d3ec02a2aa00df3">  552</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_0_UCB0SOMI  ((PMAP_UCB0SOMI &lt;&lt; 10) | 0x70)</span></div><div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a14b2667d8512f19e8b1220af303383a3">  553</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_0_UCB2CLK   ((PMAP_UCB2CLK &lt;&lt; 10) | 0x70)</span></div><div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a85e1cd62fc07cf10ce0fc20ac6847b1f">  554</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_0_UCB2SIMO  ((PMAP_UCB2SIMO &lt;&lt; 10) | 0x70)</span></div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a059ca0b34bfa5002e6bd7b93d5d48b7d">  555</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_0_UCB2SOMI  ((PMAP_UCB2SOMI &lt;&lt; 10) | 0x70)</span></div><div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a451c6e531d14e0cf8e4f6e2c539cddf5">  556</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_0_UCA1STE   ((PMAP_UCA1STE &lt;&lt; 10) | 0x70)</span></div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a8ae6cfb77fabe91b758f7b8d99d0108e">  557</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_0_UCA2STE   ((PMAP_UCA2STE &lt;&lt; 10) | 0x70)</span></div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ab675532ef44160cd732569195715f461">  558</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_0_UCB2STE   ((PMAP_UCB2STE &lt;&lt; 10) | 0x70)</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment">/* Port 7, pin 1 defines */</span></div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a4a58cc818edaaffb1d336a54ee9f7923">  561</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_1_UCA0CLK   ((PMAP_UCA0CLK &lt;&lt; 10) | 0x71)</span></div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a27c3aafea6b592312130da73d96cfd8f">  562</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_1_UCA0SIMO  ((PMAP_UCA0SIMO &lt;&lt; 10) | 0x71)</span></div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a980774f87be4f78b99e36f8801056c61">  563</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_1_UCA0SOMI  ((PMAP_UCA0SOMI &lt;&lt; 10) | 0x71)</span></div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ac48c049ba75609b997cd24448d953219">  564</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_1_UCA1CLK   ((PMAP_UCA1CLK &lt;&lt; 10) | 0x71)</span></div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ad34aeef1d75a9cec0fbb1bb3790fdde0">  565</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_1_UCA1SIMO  ((PMAP_UCA1SIMO &lt;&lt; 10) | 0x71)</span></div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#adac4748ebf29ece3eba08af90e917a3e">  566</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_1_UCA1SOMI  ((PMAP_UCA1SOMI &lt;&lt; 10) | 0x71)</span></div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ad3ab63615016e0f6f3170c94e27b9d37">  567</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_1_UCA2CLK   ((PMAP_UCA2CLK &lt;&lt; 10) | 0x71)</span></div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a9eaa73b4088db72664d5749356dc1383">  568</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_1_UCA2SIMO  ((PMAP_UCA2SIMO &lt;&lt; 10) | 0x71)</span></div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a394e8879a184ed0019e2e969ce52a7a2">  569</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_1_UCA2SOMI  ((PMAP_UCA2SOMI &lt;&lt; 10) | 0x71)</span></div><div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a115d83da3a3d6fa016ac6f43fecd01f3">  570</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_1_UCB0CLK   ((PMAP_UCB0CLK &lt;&lt; 10) | 0x71)</span></div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ab41fd16db010a0fe993090ab9edb55be">  571</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_1_UCB0SIMO  ((PMAP_UCB0SIMO &lt;&lt; 10) | 0x71)</span></div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a2f72e66f9baf9876bf92ca55fe154f58">  572</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_1_UCB0SOMI  ((PMAP_UCB0SOMI &lt;&lt; 10) | 0x71)</span></div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#aa80376487ca18298a9e3a246bae94ec9">  573</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_1_UCB2CLK   ((PMAP_UCB2CLK &lt;&lt; 10) | 0x71)</span></div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ad6443cabe9acf8de0983af796802f6be">  574</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_1_UCB2SIMO  ((PMAP_UCB2SIMO &lt;&lt; 10) | 0x71)</span></div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ae8c0eec0c2a08ea07a7b7702b6c19866">  575</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_1_UCB2SOMI  ((PMAP_UCB2SOMI &lt;&lt; 10) | 0x71)</span></div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a592d04254450535175eccbd3eb0cb2b0">  576</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_1_UCA1STE   ((PMAP_UCA1STE &lt;&lt; 10) | 0x71)</span></div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a3775135cb040a3398abc76cf49f0387e">  577</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_1_UCA2STE   ((PMAP_UCA2STE &lt;&lt; 10) | 0x71)</span></div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a0aa0423f89e4f08d20994249a1669a54">  578</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_1_UCB2STE   ((PMAP_UCB2STE &lt;&lt; 10) | 0x71)</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment">/* Port 7, pin 2 defines */</span></div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a6f9fe757b57bc69e346d9dea08928a52">  581</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_2_UCA0CLK   ((PMAP_UCA0CLK &lt;&lt; 10) | 0x72)</span></div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a28a4ce3593b88d6217aa5899aea5159a">  582</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_2_UCA0SIMO  ((PMAP_UCA0SIMO &lt;&lt; 10) | 0x72)</span></div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a18d8c2b6489587bfc96f5226412a302c">  583</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_2_UCA0SOMI  ((PMAP_UCA0SOMI &lt;&lt; 10) | 0x72)</span></div><div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#adfe12b0305ffa5af7cd322d2529b6bc1">  584</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_2_UCA1CLK   ((PMAP_UCA1CLK &lt;&lt; 10) | 0x72)</span></div><div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a68fbafebba08728ea02b49e1e40aa517">  585</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_2_UCA1SIMO  ((PMAP_UCA1SIMO &lt;&lt; 10) | 0x72)</span></div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a38c3ca67fe43473f4a03b9d5c4c7d7a5">  586</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_2_UCA1SOMI  ((PMAP_UCA1SOMI &lt;&lt; 10) | 0x72)</span></div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a1cf9bce8e01537b01d92c07d3e00439c">  587</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_2_UCA2CLK   ((PMAP_UCA2CLK &lt;&lt; 10) | 0x72)</span></div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a3c97c99c77b3e0e96b48a6a79b10dcb8">  588</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_2_UCA2SIMO  ((PMAP_UCA2SIMO &lt;&lt; 10) | 0x72)</span></div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a59f273c89e9d4a97ba05b8df1b5a74b2">  589</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_2_UCA2SOMI  ((PMAP_UCA2SOMI &lt;&lt; 10) | 0x72)</span></div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a1d18cfa5f41ebd6a594ca8bf04bfa70d">  590</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_2_UCB0CLK   ((PMAP_UCB0CLK &lt;&lt; 10) | 0x72)</span></div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#af5d9a40005253be97666569bc4854146">  591</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_2_UCB0SIMO  ((PMAP_UCB0SIMO &lt;&lt; 10) | 0x72)</span></div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a3290fda83ee3d4587bfd150bf5d61a1d">  592</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_2_UCB0SOMI  ((PMAP_UCB0SOMI &lt;&lt; 10) | 0x72)</span></div><div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a7b640bee9704533c4a82841493dab56b">  593</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_2_UCB2CLK   ((PMAP_UCB2CLK &lt;&lt; 10) | 0x72)</span></div><div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a12e0d2451d3c9fa20a05f75c0ee08485">  594</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_2_UCB2SIMO  ((PMAP_UCB2SIMO &lt;&lt; 10) | 0x72)</span></div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a3ceb85547b93cc5d9d630da991b8ceae">  595</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_2_UCB2SOMI  ((PMAP_UCB2SOMI &lt;&lt; 10) | 0x72)</span></div><div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a52238d159810d61a35b8c624ac5b58de">  596</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_2_UCA1STE   ((PMAP_UCA1STE &lt;&lt; 10) | 0x72)</span></div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a3d700b938b14f4f5625a719d720f39c7">  597</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_2_UCA2STE   ((PMAP_UCA2STE &lt;&lt; 10) | 0x72)</span></div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a87d6698342207f246693f2998b5ec553">  598</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_2_UCB2STE   ((PMAP_UCB2STE &lt;&lt; 10) | 0x72)</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment">/* Port 7, pin 3 defines */</span></div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a8a7d03b673db70478f87f78076a3d847">  601</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_3_UCA0CLK   ((PMAP_UCA0CLK &lt;&lt; 10) | 0x73)</span></div><div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ab90e57767b1d30625de38dc6df7dc0ed">  602</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_3_UCA0SIMO  ((PMAP_UCA0SIMO &lt;&lt; 10) | 0x73)</span></div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a3b8822c9ef80b21833208676c653fbd5">  603</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_3_UCA0SOMI  ((PMAP_UCA0SOMI &lt;&lt; 10) | 0x73)</span></div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#aa404c57606c4fee46d44cc712b1a8ba1">  604</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_3_UCA1CLK   ((PMAP_UCA1CLK &lt;&lt; 10) | 0x73)</span></div><div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a7e76f8dfcb634bb096150dae27388f3b">  605</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_3_UCA1SIMO  ((PMAP_UCA1SIMO &lt;&lt; 10) | 0x73)</span></div><div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ad308a7dfa40da18d0d50edac537b455d">  606</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_3_UCA1SOMI  ((PMAP_UCA1SOMI &lt;&lt; 10) | 0x73)</span></div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ae4711be640245fa40d5b3a8919251c6f">  607</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_3_UCA2CLK   ((PMAP_UCA2CLK &lt;&lt; 10) | 0x73)</span></div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a36528288bd92ff1d0151910752523f2e">  608</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_3_UCA2SIMO  ((PMAP_UCA2SIMO &lt;&lt; 10) | 0x73)</span></div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#af0120b15d49414c7014561733457c470">  609</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_3_UCA2SOMI  ((PMAP_UCA2SOMI &lt;&lt; 10) | 0x73)</span></div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#aad971121c597439821ea18e982c335b9">  610</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_3_UCB0CLK   ((PMAP_UCB0CLK &lt;&lt; 10) | 0x73)</span></div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a386047ab3eed7841d4b492759caf4a5b">  611</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_3_UCB0SIMO  ((PMAP_UCB0SIMO &lt;&lt; 10) | 0x73)</span></div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a0a31e0e7d80ec057933e622a79776108">  612</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_3_UCB0SOMI  ((PMAP_UCB0SOMI &lt;&lt; 10) | 0x73)</span></div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a1e638e12fc4199937397bb06d515b938">  613</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_3_UCB2CLK   ((PMAP_UCB2CLK &lt;&lt; 10) | 0x73)</span></div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a6d3f16da65ac5df7ee65d2b957d9c57a">  614</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_3_UCB2SIMO  ((PMAP_UCB2SIMO &lt;&lt; 10) | 0x73)</span></div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a767819e87c0aae4fceff62fcfa9f93c2">  615</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_3_UCB2SOMI  ((PMAP_UCB2SOMI &lt;&lt; 10) | 0x73)</span></div><div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#aa429403ddb0453433876965c8f458c83">  616</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_3_UCA1STE   ((PMAP_UCA1STE &lt;&lt; 10) | 0x73)</span></div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a16735be0fcee78bf2dddaabae099a4b1">  617</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_3_UCA2STE   ((PMAP_UCA2STE &lt;&lt; 10) | 0x73)</span></div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a3fcf55e0d4de1ec803d1575a27d55d84">  618</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_3_UCB2STE   ((PMAP_UCB2STE &lt;&lt; 10) | 0x73)</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment">/* Port 7, pin 4 defines */</span></div><div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#aae7e911053c25b704c039cf2eb92f25b">  621</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_4_UCA0CLK   ((PMAP_UCA0CLK &lt;&lt; 10) | 0x74)</span></div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a267533b41576b5ff820f92d787c584ca">  622</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_4_UCA0SIMO  ((PMAP_UCA0SIMO &lt;&lt; 10) | 0x74)</span></div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a462158588f5e8cbb30835e40c3634085">  623</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_4_UCA0SOMI  ((PMAP_UCA0SOMI &lt;&lt; 10) | 0x74)</span></div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a28ca0f4e19316df48e5695f72a43f116">  624</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_4_UCA1CLK   ((PMAP_UCA1CLK &lt;&lt; 10) | 0x74)</span></div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#aab56ddf94f7c5083df5c994647a8654e">  625</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_4_UCA1SIMO  ((PMAP_UCA1SIMO &lt;&lt; 10) | 0x74)</span></div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a3b88e41958d2f038daa8255c33f5da57">  626</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_4_UCA1SOMI  ((PMAP_UCA1SOMI &lt;&lt; 10) | 0x74)</span></div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a0f1bb37c44b22890e82578a534049181">  627</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_4_UCA2CLK   ((PMAP_UCA2CLK &lt;&lt; 10) | 0x74)</span></div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a8f6d1a5dc5efc235bb2e67ce7c6b64cb">  628</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_4_UCA2SIMO  ((PMAP_UCA2SIMO &lt;&lt; 10) | 0x74)</span></div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ab55ad95b7584ab964ebc2133de483668">  629</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_4_UCA2SOMI  ((PMAP_UCA2SOMI &lt;&lt; 10) | 0x74)</span></div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#af904ea801d28641d770a1bcd1eb0080d">  630</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_4_UCB0CLK   ((PMAP_UCB0CLK &lt;&lt; 10) | 0x74)</span></div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#acdabf5c5a251951324dc5c13a5a6b028">  631</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_4_UCB0SIMO  ((PMAP_UCB0SIMO &lt;&lt; 10) | 0x74)</span></div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a54579acbedda505c7c2f4193ee2f5bc2">  632</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_4_UCB0SOMI  ((PMAP_UCB0SOMI &lt;&lt; 10) | 0x74)</span></div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ab47d6f7978953c64cfab2f1ca5f794ee">  633</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_4_UCB2CLK   ((PMAP_UCB2CLK &lt;&lt; 10) | 0x74)</span></div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a49f56972f86e5cb1f87d9803394b93bd">  634</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_4_UCB2SIMO  ((PMAP_UCB2SIMO &lt;&lt; 10) | 0x74)</span></div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a9f57f28bbf33e88d43c420c84c787082">  635</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_4_UCB2SOMI  ((PMAP_UCB2SOMI &lt;&lt; 10) | 0x74)</span></div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a997066f1508d9b52bfd8ca39516a1429">  636</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_4_UCA1STE   ((PMAP_UCA1STE &lt;&lt; 10) | 0x74)</span></div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a2d2d3f145fac7d214d68331a6429de84">  637</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_4_UCA2STE   ((PMAP_UCA2STE &lt;&lt; 10) | 0x74)</span></div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a0041bc31bc39a845d51ff3d142b95980">  638</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_4_UCB2STE   ((PMAP_UCB2STE &lt;&lt; 10) | 0x74)</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment">/* Port 7, pin 5 defines */</span></div><div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#aab9b563ae5503e22facb4fcc9ab099af">  641</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_5_UCA0CLK   ((PMAP_UCA0CLK &lt;&lt; 10) | 0x75)</span></div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a5335a5ddf686da60c45568623d09e999">  642</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_5_UCA0SIMO  ((PMAP_UCA0SIMO &lt;&lt; 10) | 0x75)</span></div><div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ace68559e078b3d894ac7b96615295072">  643</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_5_UCA0SOMI  ((PMAP_UCA0SOMI &lt;&lt; 10) | 0x75)</span></div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a75c0ff4c9069e2562e257d45c935b086">  644</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_5_UCA1CLK   ((PMAP_UCA1CLK &lt;&lt; 10) | 0x75)</span></div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a1b1b38b32faa3f4539828cfd76f10e33">  645</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_5_UCA1SIMO  ((PMAP_UCA1SIMO &lt;&lt; 10) | 0x75)</span></div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a866e0686518170cac4986467ea94dbb8">  646</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_5_UCA1SOMI  ((PMAP_UCA1SOMI &lt;&lt; 10) | 0x75)</span></div><div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a032750dde7b6c2c08d9328f3144b4778">  647</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_5_UCA2CLK   ((PMAP_UCA2CLK &lt;&lt; 10) | 0x75)</span></div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#aef9e569e517abe8993142cda40c85886">  648</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_5_UCA2SIMO  ((PMAP_UCA2SIMO &lt;&lt; 10) | 0x75)</span></div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a86c7e812bff54e47626eaef3099f1a9c">  649</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_5_UCA2SOMI  ((PMAP_UCA2SOMI &lt;&lt; 10) | 0x75)</span></div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a496bf5c068f6086370214df79ae117f4">  650</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_5_UCB0CLK   ((PMAP_UCB0CLK &lt;&lt; 10) | 0x75)</span></div><div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#abaad3c8f152f6be1c26ff190bfc645f3">  651</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_5_UCB0SIMO  ((PMAP_UCB0SIMO &lt;&lt; 10) | 0x75)</span></div><div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a8ac67dfc67583a9ee3b32d36b718c9f8">  652</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_5_UCB0SOMI  ((PMAP_UCB0SOMI &lt;&lt; 10) | 0x75)</span></div><div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a50e867a2664feb79d496e4550bd3ec64">  653</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_5_UCB2CLK   ((PMAP_UCB2CLK &lt;&lt; 10) | 0x75)</span></div><div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ab1e309894b7aa78ce715ec8c8369fcf0">  654</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_5_UCB2SIMO  ((PMAP_UCB2SIMO &lt;&lt; 10) | 0x75)</span></div><div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a9bcc64ffed7d56687dab00b1d7c88412">  655</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_5_UCB2SOMI  ((PMAP_UCB2SOMI &lt;&lt; 10) | 0x75)</span></div><div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a9c11bc38d1dd44cf21fbb22ea93a4181">  656</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_5_UCA1STE   ((PMAP_UCA1STE &lt;&lt; 10) | 0x75)</span></div><div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ac6a054cfbed5f4b9c180f70e2525c724">  657</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_5_UCA2STE   ((PMAP_UCA2STE &lt;&lt; 10) | 0x75)</span></div><div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ae41b4781441da71f19b5ad72241d6284">  658</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_5_UCB2STE   ((PMAP_UCB2STE &lt;&lt; 10) | 0x75)</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="comment">/* Port 7, pin 6 defines */</span></div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a3268022641dd917091167f60b80d8d9f">  661</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_6_UCA0CLK   ((PMAP_UCA0CLK &lt;&lt; 10) | 0x76)</span></div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#af0a6766b4320504fbdcd4cc5b9c072ba">  662</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_6_UCA0SIMO  ((PMAP_UCA0SIMO &lt;&lt; 10) | 0x76)</span></div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#aa8249e4ba2e7d809595aadd23c64933a">  663</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_6_UCA0SOMI  ((PMAP_UCA0SOMI &lt;&lt; 10) | 0x76)</span></div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a05c1a6f15a740130fc0fd38a00a6c887">  664</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_6_UCA1CLK   ((PMAP_UCA1CLK &lt;&lt; 10) | 0x76)</span></div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#aa176617e732a5020cf055d3c65a7d906">  665</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_6_UCA1SIMO  ((PMAP_UCA1SIMO &lt;&lt; 10) | 0x76)</span></div><div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a20183be0532e9f6dc3b8894a6fbb3c90">  666</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_6_UCA1SOMI  ((PMAP_UCA1SOMI &lt;&lt; 10) | 0x76)</span></div><div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a0fafabc87be39f54bf6a8b844b34d52e">  667</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_6_UCA2CLK   ((PMAP_UCA2CLK &lt;&lt; 10) | 0x76)</span></div><div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a83308f788f0e2224c1528d1151da2928">  668</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_6_UCA2SIMO  ((PMAP_UCA2SIMO &lt;&lt; 10) | 0x76)</span></div><div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#aeafd3b917d159407016e4bdd5952aac5">  669</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_6_UCA2SOMI  ((PMAP_UCA2SOMI &lt;&lt; 10) | 0x76)</span></div><div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a488865dd683d0d56780a531a653bdd37">  670</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_6_UCB0CLK   ((PMAP_UCB0CLK &lt;&lt; 10) | 0x76)</span></div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a4eb90b49452fb9b391bf64b78d8d95a4">  671</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_6_UCB0SIMO  ((PMAP_UCB0SIMO &lt;&lt; 10) | 0x76)</span></div><div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ac18f3a59345da5a8ab499eb37ab77ab3">  672</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_6_UCB0SOMI  ((PMAP_UCB0SOMI &lt;&lt; 10) | 0x76)</span></div><div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#af305566a42433dd6f0a2cf80b26907ba">  673</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_6_UCB2CLK   ((PMAP_UCB2CLK &lt;&lt; 10) | 0x76)</span></div><div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a302486c44e50defc6db0979913dc70e7">  674</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_6_UCB2SIMO  ((PMAP_UCB2SIMO &lt;&lt; 10) | 0x76)</span></div><div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a44bf9e283461b979a01716e29a83ed0d">  675</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_6_UCB2SOMI  ((PMAP_UCB2SOMI &lt;&lt; 10) | 0x76)</span></div><div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a73eae9d6eb24d6dbf8c1de2f0ea7dcdf">  676</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_6_UCA1STE   ((PMAP_UCA1STE &lt;&lt; 10) | 0x76)</span></div><div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#abe0344accee7e2ec7666356d8b008518">  677</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_6_UCA2STE   ((PMAP_UCA2STE &lt;&lt; 10) | 0x76)</span></div><div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a64417fd3929c9e6f504824d1baa303d1">  678</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_6_UCB2STE   ((PMAP_UCB2STE &lt;&lt; 10) | 0x76)</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="comment">/* Port 7, pin 7 defines */</span></div><div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a46a508131709e02f26ea05207def4c2d">  681</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_7_UCA0CLK   ((PMAP_UCA0CLK &lt;&lt; 10) | 0x77)</span></div><div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a4fccfa01e1c2b1d9e7a07f804cdca745">  682</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_7_UCA0SIMO  ((PMAP_UCA0SIMO &lt;&lt; 10) | 0x77)</span></div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a860b7849bca10ea39548c492025d01a9">  683</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_7_UCA0SOMI  ((PMAP_UCA0SOMI &lt;&lt; 10) | 0x77)</span></div><div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a90baf87f77c6f3a3d3d597a9bfbeddf9">  684</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_7_UCA1CLK   ((PMAP_UCA1CLK &lt;&lt; 10) | 0x77)</span></div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a941c1b15e8e364d6771f2c18732438b7">  685</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_7_UCA1SIMO  ((PMAP_UCA1SIMO &lt;&lt; 10) | 0x77)</span></div><div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a620c8ffdb896e5c78dc67a830b49cf12">  686</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_7_UCA1SOMI  ((PMAP_UCA1SOMI &lt;&lt; 10) | 0x77)</span></div><div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ada1ea148235b0e29a5017c5cd206fa58">  687</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_7_UCA2CLK   ((PMAP_UCA2CLK &lt;&lt; 10) | 0x77)</span></div><div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a36bea067a7f7bdab26e2aea73e813168">  688</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_7_UCA2SIMO  ((PMAP_UCA2SIMO &lt;&lt; 10) | 0x77)</span></div><div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ad1b9f753be00e83c31be90800154ad1d">  689</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_7_UCA2SOMI  ((PMAP_UCA2SOMI &lt;&lt; 10) | 0x77)</span></div><div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#aedd488948605a3352752735a3a89f7f1">  690</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_7_UCB0CLK   ((PMAP_UCB0CLK &lt;&lt; 10) | 0x77)</span></div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ad6b8bd523201b25b1227672de25ae8da">  691</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_7_UCB0SIMO  ((PMAP_UCB0SIMO &lt;&lt; 10) | 0x77)</span></div><div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#aadc7f51bb4d245ef48158f5b2c1d2886">  692</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_7_UCB0SOMI  ((PMAP_UCB0SOMI &lt;&lt; 10) | 0x77)</span></div><div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a42ac901329d44ef038e4a2ba1c4ca56f">  693</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_7_UCB2CLK   ((PMAP_UCB2CLK &lt;&lt; 10) | 0x77)</span></div><div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a25ddcf0f28e037669e36f3a956286455">  694</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_7_UCB2SIMO  ((PMAP_UCB2SIMO &lt;&lt; 10) | 0x77)</span></div><div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a6e1e11d787467c23142a44765b1d18b5">  695</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_7_UCB2SOMI  ((PMAP_UCB2SOMI &lt;&lt; 10) | 0x77)</span></div><div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a551896829b3a6317a82f8d3cd7f931c6">  696</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_7_UCA1STE   ((PMAP_UCA1STE &lt;&lt; 10) | 0x77)</span></div><div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a648ab3d353f96b6685210ff7459ee045">  697</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_7_UCA2STE   ((PMAP_UCA2STE &lt;&lt; 10) | 0x77)</span></div><div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a073c1f00cd6beecd2660674ab963cde8">  698</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P7_7_UCB2STE   ((PMAP_UCB2STE &lt;&lt; 10) | 0x77)</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="comment">/* Port 8 EUSCI B3 defines */</span></div><div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#ad0d30710960e82773c63fa146c504547">  701</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P8_0_UCB3STE   0x00000180  </span><span class="comment">/* Primary, port 8, pin 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a6d133639321b55d87bc81f83202d895c">  702</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P8_1_UCB3CLK   0x00000181  </span><span class="comment">/* Primary, port 8, pin 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="comment">/* Port 9 EUSCI A3 defines */</span></div><div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a8d24ca0581159cecc5e252cdba994d4a">  705</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P9_4_UCA3STE   0x00000194  </span><span class="comment">/* Primary, port 9, pin 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#abb409e5ed0c054a5ce1d50562100e333">  706</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P9_5_UCA3CLK   0x00000195  </span><span class="comment">/* Primary, port 9, pin 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a617cca3d1f77d3a2ece540ad1dcf8a5d">  707</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P9_6_UCA3SOMI  0x00000196  </span><span class="comment">/* Primary, port 9, pin 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#aebe1ed896b12a9355bb13342ade98c22">  708</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P9_7_UCA3SIMO  0x00000197  </span><span class="comment">/* Primary, port 9, pin 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="comment">/* Port 10 EUSCI B3 defines */</span></div><div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a9b384fff32de4dadadc41072d8bf5d90">  711</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P10_0_UCB3STE   0x000001A0  </span><span class="comment">/* Primary, port 10, pin 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a400696703ed6d9fe832817cba6de7f04">  712</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P10_1_UCB3CLK   0x000001A1  </span><span class="comment">/* Primary, port 10, pin 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#af1723083ad0bd8456dd79d8344289dc5">  713</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P10_2_UCB3SIMO  0x000001A2  </span><span class="comment">/* Primary, port 10, pin 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#af3f2b67bc595d0dc33a9f00e9afe47cd">  714</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_P10_3_UCB3SOMI  0x000001A3  </span><span class="comment">/* Primary, port 10, pin 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;</div><div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="_s_p_i_m_s_p432_d_m_a_8h.html#a7d33a0422c0eda3f15f38e7fa62a64c4">  742</a></span>&#160;<span class="preprocessor">#define SPIMSP432DMA_PIN_NO_CONFIG    (0x0000FFFF)</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="comment">/* Add SPIMSP432DMA_STATUS_* macros here */</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="comment">/* Add SPIMSP432DMA_CMD_* macros here */</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="comment">/* SPI function table pointer */</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <a class="code" href="struct_s_p_i___fxn_table__.html">SPI_FxnTable</a> <a class="code" href="_s_p_i_m_s_p432_d_m_a_8h.html#aee524b32bcdc37f4035099dff00abbc2">SPIMSP432DMA_fxnTable</a>;</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;</div><div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html">  836</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html">SPIMSP432DMA_HWAttrsV1</a> {</div><div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#a97c30dfb57206b78c37e3f5368552eea">  837</a></span>&#160;    uint32_t <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#a97c30dfb57206b78c37e3f5368552eea">baseAddr</a>;           </div><div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#aca5933516729786004dfb121ab7ed53d">  838</a></span>&#160;    uint16_t <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#aca5933516729786004dfb121ab7ed53d">bitOrder</a>;           </div><div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#acbd29e5871505e97677d19ce7df4bc66">  839</a></span>&#160;    uint8_t  <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#acbd29e5871505e97677d19ce7df4bc66">clockSource</a>;        </div><div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#a8bc0707956d14c3c2ff472f7c6d0d440">  841</a></span>&#160;    uint8_t  <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#a8bc0707956d14c3c2ff472f7c6d0d440">defaultTxBufValue</a>;  </div><div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#a2eb2527aee7bae3a6a6129f2e65ad8e0">  843</a></span>&#160;    uint8_t  <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#a2eb2527aee7bae3a6a6129f2e65ad8e0">dmaIntNum</a>;          </div><div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#a710f7756658ee736d9cd6c5933064ebf">  844</a></span>&#160;    uint32_t <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#a710f7756658ee736d9cd6c5933064ebf">intPriority</a>;        </div><div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#ab2b1fd9579aa99f80d457f4c30ad5d39">  845</a></span>&#160;    uint32_t <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#ab2b1fd9579aa99f80d457f4c30ad5d39">rxDMAChannelIndex</a>;  </div><div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#a62499bab06a4b5fe9032b6cba41e4919">  846</a></span>&#160;    uint32_t <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#a62499bab06a4b5fe9032b6cba41e4919">txDMAChannelIndex</a>;  </div><div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#a6028e683ba82abe5f072efd8fd874afa">  848</a></span>&#160;    uint16_t <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#a6028e683ba82abe5f072efd8fd874afa">simoPin</a>;            </div><div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#aa4111d6eb8e0c0f72c0c37b960a38a7b">  849</a></span>&#160;    uint16_t <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#aa4111d6eb8e0c0f72c0c37b960a38a7b">somiPin</a>;            </div><div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#a635790744d188b614753847b418baa89">  850</a></span>&#160;    uint16_t <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#a635790744d188b614753847b418baa89">clkPin</a>;             </div><div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#a88c941960fc028593e8db022dce91c26">  851</a></span>&#160;    uint16_t <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#a88c941960fc028593e8db022dce91c26">stePin</a>;             </div><div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#aa91eb696e96bb96d9cb199f60b98e0fd">  852</a></span>&#160;    uint16_t <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#aa91eb696e96bb96d9cb199f60b98e0fd">pinMode</a>;            </div><div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#a9f6a019c0c37e6e11074884fa655d981">  854</a></span>&#160;    uint16_t <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#a9f6a019c0c37e6e11074884fa655d981">minDmaTransferSize</a>; </div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;} <a class="code" href="_s_p_i_m_s_p432_d_m_a_8h.html#a16c4b66d393e3cd369a3956638d4eed3">SPIMSP432DMA_HWAttrsV1</a>;</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;</div><div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___object.html">  862</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct_s_p_i_m_s_p432_d_m_a___object.html">SPIMSP432DMA_Object</a> {</div><div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___object.html#ae7a15463b7e1b39158c622e10f8dd188">  863</a></span>&#160;    HwiP_Handle        <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___object.html#ae7a15463b7e1b39158c622e10f8dd188">hwiHandle</a>;</div><div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___object.html#afec2111a389af94c8e34e8233b5f73e2">  864</a></span>&#160;    <a class="code" href="struct_power___notify_obj__.html">Power_NotifyObj</a>    <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___object.html#afec2111a389af94c8e34e8233b5f73e2">perfChangeNotify</a>;</div><div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___object.html#aaeab9f08da3f972b118eed52f910ad97">  865</a></span>&#160;    SemaphoreP_Handle  <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___object.html#aaeab9f08da3f972b118eed52f910ad97">transferComplete</a>;</div><div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___object.html#ad0c5ac127447fb06a8c828ef3fd4ba7a">  866</a></span>&#160;    <a class="code" href="_s_p_i_8h.html#a207e2d5a7e7ea5606b6995b6485ca015">SPI_CallbackFxn</a>    <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___object.html#ad0c5ac127447fb06a8c828ef3fd4ba7a">transferCallbackFxn</a>;</div><div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___object.html#a05b6c0fd159850420ff9a570c3ff1d63">  867</a></span>&#160;    <a class="code" href="struct_s_p_i___transaction__.html">SPI_Transaction</a>   *<a class="code" href="struct_s_p_i_m_s_p432_d_m_a___object.html#a05b6c0fd159850420ff9a570c3ff1d63">transaction</a>;</div><div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___object.html#ab8aff1486652b822a9b54010526e844c">  868</a></span>&#160;    <a class="code" href="struct_u_d_m_a_m_s_p432___config.html">UDMAMSP432_Handle</a>  <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___object.html#ab8aff1486652b822a9b54010526e844c">dmaHandle</a>;</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;</div><div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___object.html#a9aa360c2ced4cb15652bf12ad356a2f8">  870</a></span>&#160;    <span class="keywordtype">size_t</span>             <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___object.html#a9aa360c2ced4cb15652bf12ad356a2f8">amtDataXferred</a>;</div><div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___object.html#aa8014d8a8ee7f245a51b3a4bc668d989">  871</a></span>&#160;    <span class="keywordtype">size_t</span>             <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___object.html#aa8014d8a8ee7f245a51b3a4bc668d989">currentXferAmt</a>;</div><div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___object.html#a5bf783201ee3399790af448309d33468">  872</a></span>&#160;    uint32_t           <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___object.html#a5bf783201ee3399790af448309d33468">bitRate</a>;</div><div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___object.html#ab06a1117c1056a9af4bce3eca2d77d8e">  873</a></span>&#160;    uint32_t           <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___object.html#ab06a1117c1056a9af4bce3eca2d77d8e">perfConstraintMask</a>;</div><div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___object.html#a09eb796fcf9e89948efc9c6c8cf98048">  874</a></span>&#160;    uint32_t           <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___object.html#a09eb796fcf9e89948efc9c6c8cf98048">transferTimeout</a>;</div><div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___object.html#a220f50e882118ee1e7ae2aff7d760fa2">  875</a></span>&#160;    uint16_t           <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___object.html#a220f50e882118ee1e7ae2aff7d760fa2">clockPolarity</a>;</div><div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___object.html#ac24d2509614352fc8c402630361e0af4">  876</a></span>&#160;    uint16_t           <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___object.html#ac24d2509614352fc8c402630361e0af4">clockPhase</a>;</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;</div><div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___object.html#a98354f5be961668bc9f84f8b72cd1e2c">  878</a></span>&#160;    <a class="code" href="_s_p_i_8h.html#aaf545fda6ffd6648e2bc24d26cd26fc2">SPI_Mode</a>           <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___object.html#a98354f5be961668bc9f84f8b72cd1e2c">spiMode</a>;</div><div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___object.html#af414c465c1098091d71e78dfdee87d32">  879</a></span>&#160;    <a class="code" href="_s_p_i_8h.html#aacc66eaab730438e7866bd7c90d29b19">SPI_TransferMode</a>   <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___object.html#af414c465c1098091d71e78dfdee87d32">transferMode</a>;</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;</div><div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___object.html#a95df62773e52928e2e719a5c4c151907">  881</a></span>&#160;    <span class="keywordtype">bool</span>               <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___object.html#a95df62773e52928e2e719a5c4c151907">cancelInProgress</a>;</div><div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___object.html#a571c98c29615c8dd011411ec82c41238">  882</a></span>&#160;    <span class="keywordtype">bool</span>               <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___object.html#a571c98c29615c8dd011411ec82c41238">isOpen</a>;</div><div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="struct_s_p_i_m_s_p432_d_m_a___object.html#a3ac4986e89011038ca16b0f6d8b84ab5">  883</a></span>&#160;    uint8_t            <a class="code" href="struct_s_p_i_m_s_p432_d_m_a___object.html#a3ac4986e89011038ca16b0f6d8b84ab5">scratchBuffer</a>;</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;} <a class="code" href="_s_p_i_m_s_p432_d_m_a_8h.html#a8ace92c08f232b6bf494eaf2636f5f40">SPIMSP432DMA_Object</a>, *<a class="code" href="_s_p_i_m_s_p432_d_m_a_8h.html#ad9225ceabbfa997521f48546a58b0e1d">SPIMSP432DMA_Handle</a>;</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;}</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* ti_drivers_spi_SPIMSP432DMA__include */</span><span class="preprocessor"></span></div><div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___object_html_af414c465c1098091d71e78dfdee87d32"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___object.html#af414c465c1098091d71e78dfdee87d32">SPIMSP432DMA_Object::transferMode</a></div><div class="ttdeci">SPI_TransferMode transferMode</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:879</div></div>
<div class="ttc" id="_s_p_i_8h_html"><div class="ttname"><a href="_s_p_i_8h.html">SPI.h</a></div><div class="ttdoc">SPI driver interface. </div></div>
<div class="ttc" id="_s_p_i_8h_html_a207e2d5a7e7ea5606b6995b6485ca015"><div class="ttname"><a href="_s_p_i_8h.html#a207e2d5a7e7ea5606b6995b6485ca015">SPI_CallbackFxn</a></div><div class="ttdeci">void(* SPI_CallbackFxn)(SPI_Handle handle, SPI_Transaction *transaction)</div><div class="ttdoc">The definition of a callback function used by the SPI driver when used in SPI_MODE_CALLBACK. </div><div class="ttdef"><b>Definition:</b> SPI.h:569</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___object_html_ac24d2509614352fc8c402630361e0af4"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___object.html#ac24d2509614352fc8c402630361e0af4">SPIMSP432DMA_Object::clockPhase</a></div><div class="ttdeci">uint16_t clockPhase</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:876</div></div>
<div class="ttc" id="_s_p_i_8h_html_aaf545fda6ffd6648e2bc24d26cd26fc2"><div class="ttname"><a href="_s_p_i_8h.html#aaf545fda6ffd6648e2bc24d26cd26fc2">SPI_Mode</a></div><div class="ttdeci">enum SPI_Mode_ SPI_Mode</div><div class="ttdoc">Definitions for various SPI modes of operation. </div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1_html"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html">SPIMSP432DMA_HWAttrsV1</a></div><div class="ttdoc">SPIMSP432DMA Hardware attributes These fields, with the exception of intPriority, are used by driverl...</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:836</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___object_html_a98354f5be961668bc9f84f8b72cd1e2c"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___object.html#a98354f5be961668bc9f84f8b72cd1e2c">SPIMSP432DMA_Object::spiMode</a></div><div class="ttdeci">SPI_Mode spiMode</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:878</div></div>
<div class="ttc" id="struct_s_p_i___transaction___html"><div class="ttname"><a href="struct_s_p_i___transaction__.html">SPI_Transaction_</a></div><div class="ttdoc">A SPI_Transaction data structure is used with SPI_transfer(). It indicates how many SPI_FrameFormat f...</div><div class="ttdef"><b>Definition:</b> SPI.h:548</div></div>
<div class="ttc" id="_s_p_i_m_s_p432_d_m_a_8h_html_a16c4b66d393e3cd369a3956638d4eed3"><div class="ttname"><a href="_s_p_i_m_s_p432_d_m_a_8h.html#a16c4b66d393e3cd369a3956638d4eed3">SPIMSP432DMA_HWAttrsV1</a></div><div class="ttdeci">struct SPIMSP432DMA_HWAttrsV1 SPIMSP432DMA_HWAttrsV1</div><div class="ttdoc">SPIMSP432DMA Hardware attributes These fields, with the exception of intPriority, are used by driverl...</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1_html_aa91eb696e96bb96d9cb199f60b98e0fd"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#aa91eb696e96bb96d9cb199f60b98e0fd">SPIMSP432DMA_HWAttrsV1::pinMode</a></div><div class="ttdeci">uint16_t pinMode</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:852</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1_html_aca5933516729786004dfb121ab7ed53d"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#aca5933516729786004dfb121ab7ed53d">SPIMSP432DMA_HWAttrsV1::bitOrder</a></div><div class="ttdeci">uint16_t bitOrder</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:838</div></div>
<div class="ttc" id="_power_8h_html"><div class="ttname"><a href="_power_8h.html">Power.h</a></div><div class="ttdoc">Power Manager interface. </div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1_html_a97c30dfb57206b78c37e3f5368552eea"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#a97c30dfb57206b78c37e3f5368552eea">SPIMSP432DMA_HWAttrsV1::baseAddr</a></div><div class="ttdeci">uint32_t baseAddr</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:837</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___object_html_ab8aff1486652b822a9b54010526e844c"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___object.html#ab8aff1486652b822a9b54010526e844c">SPIMSP432DMA_Object::dmaHandle</a></div><div class="ttdeci">UDMAMSP432_Handle dmaHandle</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:868</div></div>
<div class="ttc" id="struct_power___notify_obj___html"><div class="ttname"><a href="struct_power___notify_obj__.html">Power_NotifyObj_</a></div><div class="ttdoc">Power notify object structure. </div><div class="ttdef"><b>Definition:</b> Power.h:121</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___object_html_ae7a15463b7e1b39158c622e10f8dd188"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___object.html#ae7a15463b7e1b39158c622e10f8dd188">SPIMSP432DMA_Object::hwiHandle</a></div><div class="ttdeci">HwiP_Handle hwiHandle</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:863</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___object_html_a95df62773e52928e2e719a5c4c151907"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___object.html#a95df62773e52928e2e719a5c4c151907">SPIMSP432DMA_Object::cancelInProgress</a></div><div class="ttdeci">bool cancelInProgress</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:881</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1_html_a62499bab06a4b5fe9032b6cba41e4919"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#a62499bab06a4b5fe9032b6cba41e4919">SPIMSP432DMA_HWAttrsV1::txDMAChannelIndex</a></div><div class="ttdeci">uint32_t txDMAChannelIndex</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:846</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___object_html"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___object.html">SPIMSP432DMA_Object</a></div><div class="ttdoc">SPIMSP432DMA Object. </div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:862</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___object_html_a9aa360c2ced4cb15652bf12ad356a2f8"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___object.html#a9aa360c2ced4cb15652bf12ad356a2f8">SPIMSP432DMA_Object::amtDataXferred</a></div><div class="ttdeci">size_t amtDataXferred</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:870</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1_html_a8bc0707956d14c3c2ff472f7c6d0d440"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#a8bc0707956d14c3c2ff472f7c6d0d440">SPIMSP432DMA_HWAttrsV1::defaultTxBufValue</a></div><div class="ttdeci">uint8_t defaultTxBufValue</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:841</div></div>
<div class="ttc" id="_s_p_i_8h_html_aacc66eaab730438e7866bd7c90d29b19"><div class="ttname"><a href="_s_p_i_8h.html#aacc66eaab730438e7866bd7c90d29b19">SPI_TransferMode</a></div><div class="ttdeci">enum SPI_TransferMode_ SPI_TransferMode</div><div class="ttdoc">SPI transfer mode determines the whether the SPI controller operates synchronously or asynchronously...</div></div>
<div class="ttc" id="struct_s_p_i___fxn_table___html"><div class="ttname"><a href="struct_s_p_i___fxn_table__.html">SPI_FxnTable_</a></div><div class="ttdoc">The definition of a SPI function table that contains the required set of functions to control a speci...</div><div class="ttdef"><b>Definition:</b> SPI.h:683</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___object_html_a05b6c0fd159850420ff9a570c3ff1d63"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___object.html#a05b6c0fd159850420ff9a570c3ff1d63">SPIMSP432DMA_Object::transaction</a></div><div class="ttdeci">SPI_Transaction * transaction</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:867</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1_html_a88c941960fc028593e8db022dce91c26"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#a88c941960fc028593e8db022dce91c26">SPIMSP432DMA_HWAttrsV1::stePin</a></div><div class="ttdeci">uint16_t stePin</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:851</div></div>
<div class="ttc" id="_s_p_i_m_s_p432_d_m_a_8h_html_a8ace92c08f232b6bf494eaf2636f5f40"><div class="ttname"><a href="_s_p_i_m_s_p432_d_m_a_8h.html#a8ace92c08f232b6bf494eaf2636f5f40">SPIMSP432DMA_Object</a></div><div class="ttdeci">struct SPIMSP432DMA_Object SPIMSP432DMA_Object</div><div class="ttdoc">SPIMSP432DMA Object. </div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1_html_a9f6a019c0c37e6e11074884fa655d981"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#a9f6a019c0c37e6e11074884fa655d981">SPIMSP432DMA_HWAttrsV1::minDmaTransferSize</a></div><div class="ttdeci">uint16_t minDmaTransferSize</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:854</div></div>
<div class="ttc" id="_u_d_m_a_m_s_p432_8h_html"><div class="ttname"><a href="_u_d_m_a_m_s_p432_8h.html">UDMAMSP432.h</a></div><div class="ttdoc">uDMA driver implementation for MSP432. </div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1_html_a2eb2527aee7bae3a6a6129f2e65ad8e0"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#a2eb2527aee7bae3a6a6129f2e65ad8e0">SPIMSP432DMA_HWAttrsV1::dmaIntNum</a></div><div class="ttdeci">uint8_t dmaIntNum</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:843</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1_html_aa4111d6eb8e0c0f72c0c37b960a38a7b"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#aa4111d6eb8e0c0f72c0c37b960a38a7b">SPIMSP432DMA_HWAttrsV1::somiPin</a></div><div class="ttdeci">uint16_t somiPin</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:849</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___object_html_a3ac4986e89011038ca16b0f6d8b84ab5"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___object.html#a3ac4986e89011038ca16b0f6d8b84ab5">SPIMSP432DMA_Object::scratchBuffer</a></div><div class="ttdeci">uint8_t scratchBuffer</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:883</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___object_html_a220f50e882118ee1e7ae2aff7d760fa2"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___object.html#a220f50e882118ee1e7ae2aff7d760fa2">SPIMSP432DMA_Object::clockPolarity</a></div><div class="ttdeci">uint16_t clockPolarity</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:875</div></div>
<div class="ttc" id="struct_u_d_m_a_m_s_p432___config_html"><div class="ttname"><a href="struct_u_d_m_a_m_s_p432___config.html">UDMAMSP432_Config</a></div><div class="ttdoc">UDMAMSP432 Global configuration. </div><div class="ttdef"><b>Definition:</b> UDMAMSP432.h:127</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___object_html_a09eb796fcf9e89948efc9c6c8cf98048"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___object.html#a09eb796fcf9e89948efc9c6c8cf98048">SPIMSP432DMA_Object::transferTimeout</a></div><div class="ttdeci">uint32_t transferTimeout</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:874</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___object_html_afec2111a389af94c8e34e8233b5f73e2"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___object.html#afec2111a389af94c8e34e8233b5f73e2">SPIMSP432DMA_Object::perfChangeNotify</a></div><div class="ttdeci">Power_NotifyObj perfChangeNotify</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:864</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___object_html_ab06a1117c1056a9af4bce3eca2d77d8e"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___object.html#ab06a1117c1056a9af4bce3eca2d77d8e">SPIMSP432DMA_Object::perfConstraintMask</a></div><div class="ttdeci">uint32_t perfConstraintMask</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:873</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___object_html_a5bf783201ee3399790af448309d33468"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___object.html#a5bf783201ee3399790af448309d33468">SPIMSP432DMA_Object::bitRate</a></div><div class="ttdeci">uint32_t bitRate</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:872</div></div>
<div class="ttc" id="_s_p_i_m_s_p432_d_m_a_8h_html_aee524b32bcdc37f4035099dff00abbc2"><div class="ttname"><a href="_s_p_i_m_s_p432_d_m_a_8h.html#aee524b32bcdc37f4035099dff00abbc2">SPIMSP432DMA_fxnTable</a></div><div class="ttdeci">const SPI_FxnTable SPIMSP432DMA_fxnTable</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___object_html_ad0c5ac127447fb06a8c828ef3fd4ba7a"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___object.html#ad0c5ac127447fb06a8c828ef3fd4ba7a">SPIMSP432DMA_Object::transferCallbackFxn</a></div><div class="ttdeci">SPI_CallbackFxn transferCallbackFxn</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:866</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___object_html_aaeab9f08da3f972b118eed52f910ad97"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___object.html#aaeab9f08da3f972b118eed52f910ad97">SPIMSP432DMA_Object::transferComplete</a></div><div class="ttdeci">SemaphoreP_Handle transferComplete</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:865</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1_html_acbd29e5871505e97677d19ce7df4bc66"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#acbd29e5871505e97677d19ce7df4bc66">SPIMSP432DMA_HWAttrsV1::clockSource</a></div><div class="ttdeci">uint8_t clockSource</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:839</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___object_html_a571c98c29615c8dd011411ec82c41238"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___object.html#a571c98c29615c8dd011411ec82c41238">SPIMSP432DMA_Object::isOpen</a></div><div class="ttdeci">bool isOpen</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:882</div></div>
<div class="ttc" id="_s_p_i_m_s_p432_d_m_a_8h_html_ad9225ceabbfa997521f48546a58b0e1d"><div class="ttname"><a href="_s_p_i_m_s_p432_d_m_a_8h.html#ad9225ceabbfa997521f48546a58b0e1d">SPIMSP432DMA_Handle</a></div><div class="ttdeci">struct SPIMSP432DMA_Object * SPIMSP432DMA_Handle</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1_html_a710f7756658ee736d9cd6c5933064ebf"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#a710f7756658ee736d9cd6c5933064ebf">SPIMSP432DMA_HWAttrsV1::intPriority</a></div><div class="ttdeci">uint32_t intPriority</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:844</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1_html_a635790744d188b614753847b418baa89"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#a635790744d188b614753847b418baa89">SPIMSP432DMA_HWAttrsV1::clkPin</a></div><div class="ttdeci">uint16_t clkPin</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:850</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___object_html_aa8014d8a8ee7f245a51b3a4bc668d989"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___object.html#aa8014d8a8ee7f245a51b3a4bc668d989">SPIMSP432DMA_Object::currentXferAmt</a></div><div class="ttdeci">size_t currentXferAmt</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:871</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1_html_ab2b1fd9579aa99f80d457f4c30ad5d39"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#ab2b1fd9579aa99f80d457f4c30ad5d39">SPIMSP432DMA_HWAttrsV1::rxDMAChannelIndex</a></div><div class="ttdeci">uint32_t rxDMAChannelIndex</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:845</div></div>
<div class="ttc" id="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1_html_a6028e683ba82abe5f072efd8fd874afa"><div class="ttname"><a href="struct_s_p_i_m_s_p432_d_m_a___h_w_attrs_v1.html#a6028e683ba82abe5f072efd8fd874afa">SPIMSP432DMA_HWAttrsV1::simoPin</a></div><div class="ttdeci">uint16_t simoPin</div><div class="ttdef"><b>Definition:</b> SPIMSP432DMA.h:848</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.9.1-->
<!-- start footer part -->
<hr class="footer"/><small>
  <a href="http://www.ti.com/corp/docs/legal/copyright.shtml">&copy; Copyright 1995-2018</a>, Texas Instruments Incorporated. All rights reserved. <br>
  <a href="http://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="http://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="http://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="http://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>
</small>
</body>
</html>
