// Seed: 1248312649
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    input tri id_2,
    input supply0 id_3,
    output supply0 id_4,
    input wand id_5,
    output supply1 id_6,
    output supply0 id_7,
    input tri id_8,
    input wor id_9,
    input uwire id_10,
    input wor id_11,
    output uwire id_12
);
  wire id_14, id_15;
  assign id_4 = 1;
  wire id_16;
endmodule
module module_1 (
    output wand  id_0,
    input  wor   id_1,
    output logic id_2,
    output uwire id_3,
    output wire  id_4,
    input  uwire id_5,
    output tri1  id_6,
    output uwire id_7,
    output tri   id_8,
    output wand  id_9
);
  module_0(
      id_1, id_1, id_5, id_1, id_9, id_1, id_7, id_6, id_1, id_1, id_1, id_5, id_3
  );
  assign id_6 = 1;
  assign id_0 = 1;
  always id_2 <= 1;
  assign {(id_1)} = 1;
endmodule
