

================================================================
== Vivado HLS Report for 'StreamingConvolution_4'
================================================================
* Date:           Tue Jul  7 16:27:38 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CIFAR10
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     6.981|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  196|  196|  196|  196|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  194|  194|         5|          2|          1|    96|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    826|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       0|     42|
|Memory           |        0|      -|    2048|     80|
|Multiplexer      |        -|      -|       -|    312|
|Register         |        -|      -|    1732|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|    3780|   1260|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       3|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------------+---------+-------+---+----+
    |             Instance            |           Module           | BRAM_18K| DSP48E| FF| LUT|
    +---------------------------------+----------------------------+---------+-------+---+----+
    |BlackBoxJam_mux_42_128_1_1_U532  |BlackBoxJam_mux_42_128_1_1  |        0|      0|  0|  21|
    |BlackBoxJam_mux_42_128_1_1_U533  |BlackBoxJam_mux_42_128_1_1  |        0|      0|  0|  21|
    +---------------------------------+----------------------------+---------+-------+---+----+
    |Total                            |                            |        0|      0|  0|  42|
    +---------------------------------+----------------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    +------------------+---------------------------------------+---------+-----+----+------+-----+------+-------------+
    |      Memory      |                 Module                | BRAM_18K|  FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------+---------------------------------------+---------+-----+----+------+-----+------+-------------+
    |inputBuf_0_0_V_U  |StreamingConvolution_4_inputBuf_0_0_V  |        0|  256|  10|     5|  128|     1|          640|
    |inputBuf_0_1_V_U  |StreamingConvolution_4_inputBuf_0_0_V  |        0|  256|  10|     5|  128|     1|          640|
    |inputBuf_1_0_V_U  |StreamingConvolution_4_inputBuf_0_0_V  |        0|  256|  10|     5|  128|     1|          640|
    |inputBuf_1_1_V_U  |StreamingConvolution_4_inputBuf_0_0_V  |        0|  256|  10|     5|  128|     1|          640|
    |inputBuf_2_0_V_U  |StreamingConvolution_4_inputBuf_0_0_V  |        0|  256|  10|     5|  128|     1|          640|
    |inputBuf_2_1_V_U  |StreamingConvolution_4_inputBuf_0_0_V  |        0|  256|  10|     5|  128|     1|          640|
    |inputBuf_3_0_V_U  |StreamingConvolution_4_inputBuf_0_0_V  |        0|  256|  10|     5|  128|     1|          640|
    |inputBuf_3_1_V_U  |StreamingConvolution_4_inputBuf_0_0_V  |        0|  256|  10|     5|  128|     1|          640|
    +------------------+---------------------------------------+---------+-----+----+------+-----+------+-------------+
    |Total             |                                       |        0| 2048|  80|    40| 1024|     8|         5120|
    +------------------+---------------------------------------+---------+-----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |counter_internal_blo_4_fu_685_p2   |     +    |      0|  0|  39|          32|           1|
    |current_line_in_bloc_fu_582_p2     |     +    |      0|  0|  39|          32|          32|
    |grp_fu_436_p2                      |     +    |      0|  0|  39|          32|           1|
    |grp_fu_445_p2                      |     +    |      0|  0|  39|          32|           1|
    |grp_fu_451_p2                      |     +    |      0|  0|  39|          32|           1|
    |i_s_fu_542_p2                      |     +    |      0|  0|  15|           7|           1|
    |inp_5_fu_738_p2                    |     +    |      0|  0|  39|          32|           1|
    |k_x_8_fu_588_p2                    |     +    |      0|  0|  39|           1|          32|
    |k_y_8_fu_576_p2                    |     +    |      0|  0|  39|           1|          32|
    |ofm_x_8_fu_619_p2                  |     +    |      0|  0|  39|          32|           1|
    |ofm_y_8_fu_639_p2                  |     +    |      0|  0|  39|          32|           1|
    |tmp1_fu_753_p2                     |     +    |      0|  0|   5|           1|           2|
    |tmp_160_fu_759_p2                  |     +    |      0|  0|   5|           2|           2|
    |ap_block_state5_pp0_stage1_iter1   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter2   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_550                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_561                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_572                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_583                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_595                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_606                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_616                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_626                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_81                    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_96                    |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter0_stage1  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter1_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state5_pp0_iter1_stage1  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op101_load_state3     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op111_read_state3     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op129_read_state3     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op148_load_state4     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op169_read_state4     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op198_store_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op199_store_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op200_store_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op201_store_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op207_write_state5    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op220_store_state5    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op222_store_state5    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op224_store_state5    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op226_store_state5    |    and   |      0|  0|   2|           1|           1|
    |or_cond_fu_676_p2                  |    and   |      0|  0|   2|           1|           1|
    |grp_fu_486_p2                      |   icmp   |      0|  0|  18|          32|           3|
    |grp_fu_497_p2                      |   icmp   |      0|  0|  18|          32|           3|
    |icmp_fu_664_p2                     |   icmp   |      0|  0|  18|          30|           1|
    |tmp_159_fu_557_p2                  |   icmp   |      0|  0|  18|          32|           5|
    |tmp_162_fu_594_p2                  |   icmp   |      0|  0|  18|          32|           2|
    |tmp_164_fu_605_p2                  |   icmp   |      0|  0|  18|          32|           2|
    |tmp_166_fu_625_p2                  |   icmp   |      0|  0|  18|          32|           2|
    |tmp_167_fu_645_p2                  |   icmp   |      0|  0|  18|          32|           2|
    |tmp_168_fu_670_p2                  |   icmp   |      0|  0|  18|          32|           3|
    |tmp_175_fu_721_p2                  |   icmp   |      0|  0|  18|          32|           5|
    |tmp_fu_536_p2                      |   icmp   |      0|  0|  11|           7|           7|
    |tmp_s_fu_548_p2                    |   icmp   |      0|  0|  18|          32|           4|
    |ap_block_pp0                       |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1   |    or    |      0|  0|   2|           1|           1|
    |grp_fu_503_p3                      |  select  |      0|  0|  32|           1|           1|
    |p_inp_1_fu_698_p3                  |  select  |      0|  0|  32|           1|           1|
    |p_ofm_y_8_fu_705_p3                |  select  |      0|  0|  32|           1|           1|
    |p_s_fu_726_p3                      |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 826|         666|         189|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  27|          5|    1|          5|
    |ap_done                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_395_p4    |   9|          2|    7|         14|
    |counter_internal_blo_fu_110   |   9|          2|   32|         64|
    |current_block_write_1_fu_102  |   9|          2|   32|         64|
    |current_line_1_fu_106         |   9|          2|   32|         64|
    |i_reg_391                     |   9|          2|    7|         14|
    |in_V_V_blk_n                  |   9|          2|    1|          2|
    |inp_1_fu_90                   |  15|          3|   32|         96|
    |inputBuf_0_0_V_address1       |  15|          3|    3|          9|
    |inputBuf_0_1_V_address1       |  15|          3|    3|          9|
    |inputBuf_1_0_V_address1       |  15|          3|    3|          9|
    |inputBuf_1_1_V_address1       |  15|          3|    3|          9|
    |inputBuf_2_0_V_address1       |  15|          3|    3|          9|
    |inputBuf_2_1_V_address1       |  15|          3|    3|          9|
    |inputBuf_3_0_V_address1       |  15|          3|    3|          9|
    |inputBuf_3_1_V_address1       |  15|          3|    3|          9|
    |k_x_1_fu_94                   |   9|          2|   32|         64|
    |k_y_1_fu_86                   |   9|          2|   32|         64|
    |ofm_x_1_fu_82                 |   9|          2|   32|         64|
    |ofm_y_1_fu_78                 |   9|          2|   32|         64|
    |out_V_V_blk_n                 |   9|          2|    1|          2|
    |out_V_V_din                   |  15|          3|  128|        384|
    |read_block_1_fu_98            |   9|          2|   32|         64|
    |real_start                    |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 312|         65|  460|       1107|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+-----+----+-----+-----------+
    |              Name              |  FF | LUT| Bits| Const Bits|
    +--------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                       |    4|   0|    4|          0|
    |ap_done_reg                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |    1|   0|    1|          0|
    |counter_internal_blo_4_reg_941  |   32|   0|   32|          0|
    |counter_internal_blo_fu_110     |   32|   0|   32|          0|
    |current_block_write_1_fu_102    |   32|   0|   32|          0|
    |current_line_1_fu_106           |   32|   0|   32|          0|
    |current_line_in_bloc_reg_909    |   32|   0|   32|          0|
    |i_reg_391                       |    7|   0|    7|          0|
    |i_s_reg_891                     |    7|   0|    7|          0|
    |inp_1_fu_90                     |   32|   0|   32|          0|
    |inputBuf_0_0_V_loa_reg_989      |  128|   0|  128|          0|
    |inputBuf_0_1_V_add_4_reg_1033   |    3|   0|    3|          0|
    |inputBuf_0_1_V_add_reg_1057     |    3|   0|    3|          0|
    |inputBuf_0_1_V_loa_reg_1077     |  128|   0|  128|          0|
    |inputBuf_1_0_V_loa_reg_994      |  128|   0|  128|          0|
    |inputBuf_1_1_V_add_4_reg_1038   |    3|   0|    3|          0|
    |inputBuf_1_1_V_add_reg_1062     |    3|   0|    3|          0|
    |inputBuf_1_1_V_loa_reg_1082     |  128|   0|  128|          0|
    |inputBuf_2_0_V_loa_reg_999      |  128|   0|  128|          0|
    |inputBuf_2_1_V_add_4_reg_1043   |    3|   0|    3|          0|
    |inputBuf_2_1_V_add_reg_1067     |    3|   0|    3|          0|
    |inputBuf_2_1_V_loa_reg_1087     |  128|   0|  128|          0|
    |inputBuf_3_0_V_loa_reg_1004     |  128|   0|  128|          0|
    |inputBuf_3_1_V_add_4_reg_1048   |    3|   0|    3|          0|
    |inputBuf_3_1_V_add_reg_1072     |    3|   0|    3|          0|
    |inputBuf_3_1_V_loa_reg_1092     |  128|   0|  128|          0|
    |k_x_1_fu_94                     |   32|   0|   32|          0|
    |k_y_1_fu_86                     |   32|   0|   32|          0|
    |ofm_x_1_fu_82                   |   32|   0|   32|          0|
    |ofm_y_1_fu_78                   |   32|   0|   32|          0|
    |ofm_y_8_reg_926                 |   32|   0|   32|          0|
    |or_cond_reg_937                 |    1|   0|    1|          0|
    |or_cond_reg_937_pp0_iter1_reg   |    1|   0|    1|          0|
    |read_block_1_fu_98              |   32|   0|   32|          0|
    |reg_462                         |   32|   0|   32|          0|
    |reg_466                         |   32|   0|   32|          0|
    |reg_470                         |  128|   0|  128|          0|
    |reg_482                         |   32|   0|   32|          0|
    |start_once_reg                  |    1|   0|    1|          0|
    |tmp_1361_reg_1053               |    2|   0|    2|          0|
    |tmp_1362_reg_904                |    2|   0|    2|          0|
    |tmp_1365_reg_1029               |    2|   0|    2|          0|
    |tmp_159_reg_900                 |    1|   0|    1|          0|
    |tmp_159_reg_900_pp0_iter1_reg   |    1|   0|    1|          0|
    |tmp_160_reg_983                 |    2|   0|    2|          0|
    |tmp_161_reg_947                 |   32|   0|   64|         32|
    |tmp_162_reg_914                 |    1|   0|    1|          0|
    |tmp_163_reg_979                 |    1|   0|    1|          0|
    |tmp_164_reg_918                 |    1|   0|    1|          0|
    |tmp_166_reg_922                 |    1|   0|    1|          0|
    |tmp_167_reg_931                 |    1|   0|    1|          0|
    |tmp_172_reg_975                 |    1|   0|    1|          0|
    |tmp_reg_887                     |    1|   0|    1|          0|
    |tmp_s_reg_896                   |    1|   0|    1|          0|
    |tmp_s_reg_896_pp0_iter1_reg     |    1|   0|    1|          0|
    +--------------------------------+-----+----+-----+-----------+
    |Total                           | 1732|   0| 1764|         32|
    +--------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------+-----+-----+------------+------------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | StreamingConvolution.4 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | StreamingConvolution.4 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | StreamingConvolution.4 | return value |
|start_full_n    |  in |    1| ap_ctrl_hs | StreamingConvolution.4 | return value |
|ap_done         | out |    1| ap_ctrl_hs | StreamingConvolution.4 | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | StreamingConvolution.4 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | StreamingConvolution.4 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | StreamingConvolution.4 | return value |
|start_out       | out |    1| ap_ctrl_hs | StreamingConvolution.4 | return value |
|start_write     | out |    1| ap_ctrl_hs | StreamingConvolution.4 | return value |
|in_V_V_dout     |  in |  128|   ap_fifo  |         in_V_V         |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |         in_V_V         |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |         in_V_V         |    pointer   |
|out_V_V_din     | out |  128|   ap_fifo  |         out_V_V        |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |         out_V_V        |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |         out_V_V        |    pointer   |
+----------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	7  / (tmp)
	3  / (!tmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ofm_y_1 = alloca i32"   --->   Operation 8 'alloca' 'ofm_y_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ofm_x_1 = alloca i32"   --->   Operation 9 'alloca' 'ofm_x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%k_y_1 = alloca i32"   --->   Operation 10 'alloca' 'k_y_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%inp_1 = alloca i32"   --->   Operation 11 'alloca' 'inp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%k_x_1 = alloca i32"   --->   Operation 12 'alloca' 'k_x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%read_block_1 = alloca i32"   --->   Operation 13 'alloca' 'read_block_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%current_block_write_1 = alloca i32"   --->   Operation 14 'alloca' 'current_block_write_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%current_line_1 = alloca i32"   --->   Operation 15 'alloca' 'current_line_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%counter_internal_blo = alloca i32"   --->   Operation 16 'alloca' 'counter_internal_blo' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (2.32ns)   --->   "%inputBuf_0_0_V = alloca [5 x i128], align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56]   --->   Operation 19 'alloca' 'inputBuf_0_0_V' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_1 : Operation 20 [1/1] (2.32ns)   --->   "%inputBuf_0_1_V = alloca [5 x i128], align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56]   --->   Operation 20 'alloca' 'inputBuf_0_1_V' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_1 : Operation 21 [1/1] (2.32ns)   --->   "%inputBuf_1_0_V = alloca [5 x i128], align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56]   --->   Operation 21 'alloca' 'inputBuf_1_0_V' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_1 : Operation 22 [1/1] (2.32ns)   --->   "%inputBuf_1_1_V = alloca [5 x i128], align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56]   --->   Operation 22 'alloca' 'inputBuf_1_1_V' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_1 : Operation 23 [1/1] (2.32ns)   --->   "%inputBuf_2_0_V = alloca [5 x i128], align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56]   --->   Operation 23 'alloca' 'inputBuf_2_0_V' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_1 : Operation 24 [1/1] (2.32ns)   --->   "%inputBuf_2_1_V = alloca [5 x i128], align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56]   --->   Operation 24 'alloca' 'inputBuf_2_1_V' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_1 : Operation 25 [1/1] (2.32ns)   --->   "%inputBuf_3_0_V = alloca [5 x i128], align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56]   --->   Operation 25 'alloca' 'inputBuf_3_0_V' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_1 : Operation 26 [1/1] (2.32ns)   --->   "%inputBuf_3_1_V = alloca [5 x i128], align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56]   --->   Operation 26 'alloca' 'inputBuf_3_1_V' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([5 x i128]* %inputBuf_0_0_V, [5 x i128]* %inputBuf_0_1_V, [5 x i128]* %inputBuf_1_0_V, [5 x i128]* %inputBuf_1_1_V, [5 x i128]* %inputBuf_2_0_V, [5 x i128]* %inputBuf_2_1_V, [5 x i128]* %inputBuf_3_0_V, [5 x i128]* %inputBuf_3_1_V, [1 x i8]* @p_str, [7 x i8]* @p_str108, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:59]   --->   Operation 27 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.76ns)   --->   "store i32 0, i32* %counter_internal_blo"   --->   Operation 28 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 29 [1/1] (1.81ns)   --->   "store i32 0, i32* %current_line_1"   --->   Operation 29 'store' <Predicate = true> <Delay = 1.81>
ST_1 : Operation 30 [1/1] (1.81ns)   --->   "store i32 0, i32* %current_block_write_1"   --->   Operation 30 'store' <Predicate = true> <Delay = 1.81>
ST_1 : Operation 31 [1/1] (1.81ns)   --->   "store i32 0, i32* %read_block_1"   --->   Operation 31 'store' <Predicate = true> <Delay = 1.81>
ST_1 : Operation 32 [1/1] (1.76ns)   --->   "store i32 0, i32* %k_x_1"   --->   Operation 32 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 33 [1/1] (1.81ns)   --->   "store i32 0, i32* %inp_1"   --->   Operation 33 'store' <Predicate = true> <Delay = 1.81>
ST_1 : Operation 34 [1/1] (1.76ns)   --->   "store i32 0, i32* %k_y_1"   --->   Operation 34 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 35 [1/1] (1.76ns)   --->   "store i32 0, i32* %ofm_x_1"   --->   Operation 35 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 36 [1/1] (1.76ns)   --->   "store i32 0, i32* %ofm_y_1"   --->   Operation 36 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 37 [1/1] (1.76ns)   --->   "br label %.preheader42.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:73]   --->   Operation 37 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 6.98>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%i = phi i7 [ %i_s, %._crit_edge.0 ], [ 0, %.preheader42.preheader.0 ]" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:73]   --->   Operation 38 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.48ns)   --->   "%tmp = icmp eq i7 %i, -32" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:73]   --->   Operation 39 'icmp' 'tmp' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)"   --->   Operation 40 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.87ns)   --->   "%i_s = add i7 %i, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:73]   --->   Operation 41 'add' 'i_s' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %tmp, label %8, label %0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:73]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%inp_1_load_3 = load i32* %inp_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:75]   --->   Operation 43 'load' 'inp_1_load_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_157 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str125)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:73]   --->   Operation 44 'specregionbegin' 'tmp_157' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:74]   --->   Operation 45 'specpipeline' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (2.47ns)   --->   "%tmp_s = icmp ult i32 %inp_1_load_3, 15" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:75]   --->   Operation 46 'icmp' 'tmp_s' <Predicate = (!tmp)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader41.preheader.0, label %2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:75]   --->   Operation 47 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%counter_internal_blo_7 = load i32* %counter_internal_blo" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:97]   --->   Operation 48 'load' 'counter_internal_blo_7' <Predicate = (!tmp & !tmp_s)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (2.47ns)   --->   "%tmp_159 = icmp ult i32 %counter_internal_blo_7, 26" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:97]   --->   Operation 49 'icmp' 'tmp_159' <Predicate = (!tmp & !tmp_s)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %tmp_159, label %3, label %._crit_edge43.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:97]   --->   Operation 50 'br' <Predicate = (!tmp & !tmp_s)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%ofm_x_1_load_2 = load i32* %ofm_x_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:102]   --->   Operation 51 'load' 'ofm_x_1_load_2' <Predicate = (!tmp & !tmp_s & tmp_159)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%k_y_1_load = load i32* %k_y_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:99]   --->   Operation 52 'load' 'k_y_1_load' <Predicate = (!tmp & !tmp_s & tmp_159)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%k_x_1_load = load i32* %k_x_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:108]   --->   Operation 53 'load' 'k_x_1_load' <Predicate = (!tmp & !tmp_s & tmp_159)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_1362 = trunc i32 %k_y_1_load to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:99]   --->   Operation 54 'trunc' 'tmp_1362' <Predicate = (!tmp & !tmp_s & tmp_159)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (2.55ns)   --->   "%k_y_8 = add i32 1, %k_y_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:99]   --->   Operation 55 'add' 'k_y_8' <Predicate = (!tmp & !tmp_s & tmp_159)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (2.55ns)   --->   "%current_line_in_bloc = add i32 %ofm_x_1_load_2, %k_x_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:102]   --->   Operation 56 'add' 'current_line_in_bloc' <Predicate = (!tmp & !tmp_s & tmp_159)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (2.55ns)   --->   "%k_x_8 = add i32 1, %k_x_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:108]   --->   Operation 57 'add' 'k_x_8' <Predicate = (!tmp & !tmp_s & tmp_159)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (2.47ns)   --->   "%tmp_162 = icmp eq i32 %k_x_8, 3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:109]   --->   Operation 58 'icmp' 'tmp_162' <Predicate = (!tmp & !tmp_s & tmp_159)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %tmp_162, label %4, label %.._crit_edge43.0_crit_edge154" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:109]   --->   Operation 59 'br' <Predicate = (!tmp & !tmp_s & tmp_159)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.76ns)   --->   "store i32 %k_x_8, i32* %k_x_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:108]   --->   Operation 60 'store' <Predicate = (!tmp & !tmp_s & tmp_159 & !tmp_162)> <Delay = 1.76>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "br label %._crit_edge43.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:109]   --->   Operation 61 'br' <Predicate = (!tmp & !tmp_s & tmp_159 & !tmp_162)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (2.47ns)   --->   "%tmp_164 = icmp eq i32 %k_y_8, 3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:112]   --->   Operation 62 'icmp' 'tmp_164' <Predicate = (!tmp & !tmp_s & tmp_159 & tmp_162)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %tmp_164, label %5, label %.._crit_edge43.0_crit_edge153" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:112]   --->   Operation 63 'br' <Predicate = (!tmp & !tmp_s & tmp_159 & tmp_162)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.76ns)   --->   "store i32 0, i32* %k_x_1"   --->   Operation 64 'store' <Predicate = (!tmp & !tmp_s & tmp_159 & tmp_162 & !tmp_164)> <Delay = 1.76>
ST_2 : Operation 65 [1/1] (1.76ns)   --->   "store i32 %k_y_8, i32* %k_y_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:99]   --->   Operation 65 'store' <Predicate = (!tmp & !tmp_s & tmp_159 & tmp_162 & !tmp_164)> <Delay = 1.76>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "br label %._crit_edge43.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:112]   --->   Operation 66 'br' <Predicate = (!tmp & !tmp_s & tmp_159 & tmp_162 & !tmp_164)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%ofm_x_1_load = load i32* %ofm_x_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:114]   --->   Operation 67 'load' 'ofm_x_1_load' <Predicate = (!tmp & !tmp_s & tmp_159 & tmp_162 & tmp_164)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (2.55ns)   --->   "%ofm_x_8 = add i32 %ofm_x_1_load, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:114]   --->   Operation 68 'add' 'ofm_x_8' <Predicate = (!tmp & !tmp_s & tmp_159 & tmp_162 & tmp_164)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (2.47ns)   --->   "%tmp_166 = icmp eq i32 %ofm_x_8, 3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:115]   --->   Operation 69 'icmp' 'tmp_166' <Predicate = (!tmp & !tmp_s & tmp_159 & tmp_162 & tmp_164)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.76ns)   --->   "store i32 0, i32* %k_y_1"   --->   Operation 70 'store' <Predicate = (!tmp & !tmp_s & tmp_159 & tmp_162 & tmp_164)> <Delay = 1.76>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %tmp_166, label %6, label %.._crit_edge43.0_crit_edge" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:115]   --->   Operation 71 'br' <Predicate = (!tmp & !tmp_s & tmp_159 & tmp_162 & tmp_164)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.76ns)   --->   "store i32 0, i32* %k_x_1"   --->   Operation 72 'store' <Predicate = (!tmp & !tmp_s & tmp_159 & tmp_162 & tmp_164 & !tmp_166)> <Delay = 1.76>
ST_2 : Operation 73 [1/1] (1.76ns)   --->   "store i32 %ofm_x_8, i32* %ofm_x_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:114]   --->   Operation 73 'store' <Predicate = (!tmp & !tmp_s & tmp_159 & tmp_162 & tmp_164 & !tmp_166)> <Delay = 1.76>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "br label %._crit_edge43.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:115]   --->   Operation 74 'br' <Predicate = (!tmp & !tmp_s & tmp_159 & tmp_162 & tmp_164 & !tmp_166)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%ofm_y_1_load = load i32* %ofm_y_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:117]   --->   Operation 75 'load' 'ofm_y_1_load' <Predicate = (!tmp & !tmp_s & tmp_159 & tmp_162 & tmp_164 & tmp_166)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (2.55ns)   --->   "%ofm_y_8 = add i32 %ofm_y_1_load, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:117]   --->   Operation 76 'add' 'ofm_y_8' <Predicate = (!tmp & !tmp_s & tmp_159 & tmp_162 & tmp_164 & tmp_166)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (2.47ns)   --->   "%tmp_167 = icmp eq i32 %ofm_y_8, 3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:118]   --->   Operation 77 'icmp' 'tmp_167' <Predicate = (!tmp & !tmp_s & tmp_159 & tmp_162 & tmp_164 & tmp_166)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (1.76ns)   --->   "store i32 0, i32* %k_x_1"   --->   Operation 78 'store' <Predicate = (!tmp & !tmp_s & tmp_159 & tmp_162 & tmp_164 & tmp_166)> <Delay = 1.76>
ST_2 : Operation 79 [1/1] (1.76ns)   --->   "store i32 0, i32* %ofm_x_1"   --->   Operation 79 'store' <Predicate = (!tmp & !tmp_s & tmp_159 & tmp_162 & tmp_164 & tmp_166)> <Delay = 1.76>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%read_block_1_load_3 = load i32* %read_block_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:126]   --->   Operation 80 'load' 'read_block_1_load_3' <Predicate = (!tmp & !tmp_s)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%counter_internal_blo_6 = load i32* %counter_internal_blo" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:126]   --->   Operation 81 'load' 'counter_internal_blo_6' <Predicate = (!tmp & !tmp_s)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_1364 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %counter_internal_blo_6, i32 2, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:126]   --->   Operation 82 'partselect' 'tmp_1364' <Predicate = (!tmp & !tmp_s)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (2.46ns)   --->   "%icmp = icmp eq i30 %tmp_1364, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:126]   --->   Operation 83 'icmp' 'icmp' <Predicate = (!tmp & !tmp_s)> <Delay = 2.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (2.47ns)   --->   "%tmp_168 = icmp ult i32 %read_block_1_load_3, 5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:126]   --->   Operation 84 'icmp' 'tmp_168' <Predicate = (!tmp & !tmp_s)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.97ns)   --->   "%or_cond = and i1 %icmp, %tmp_168" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:126]   --->   Operation 85 'and' 'or_cond' <Predicate = (!tmp & !tmp_s)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %.preheader.preheader.0, label %._crit_edge48.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:126]   --->   Operation 86 'br' <Predicate = (!tmp & !tmp_s)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%current_line_1_load_6 = load i32* %current_line_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:135]   --->   Operation 87 'load' 'current_line_1_load_6' <Predicate = (!tmp & !tmp_s & or_cond)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (2.55ns)   --->   "%current_line_3 = add i32 %current_line_1_load_6, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:135]   --->   Operation 88 'add' 'current_line_3' <Predicate = (!tmp & !tmp_s & or_cond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%counter_internal_blo_5 = load i32* %counter_internal_blo" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:146]   --->   Operation 89 'load' 'counter_internal_blo_5' <Predicate = (!tmp & !tmp_s)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (2.55ns)   --->   "%counter_internal_blo_4 = add i32 %counter_internal_blo_5, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:146]   --->   Operation 90 'add' 'counter_internal_blo_4' <Predicate = (!tmp & !tmp_s)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%current_line_1_load = load i32* %current_line_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:83]   --->   Operation 91 'load' 'current_line_1_load' <Predicate = (!tmp & tmp_s)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (2.55ns)   --->   "%current_line_s = add i32 %current_line_1_load, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:83]   --->   Operation 92 'add' 'current_line_s' <Predicate = (!tmp & tmp_s)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%empty_1196 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str125, i32 %tmp_157)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:152]   --->   Operation 93 'specregionend' 'empty_1196' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "br label %.preheader42.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:73]   --->   Operation 94 'br' <Predicate = (!tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.94>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_161 = zext i32 %current_line_in_bloc to i64" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 95 'zext' 'tmp_161' <Predicate = (!tmp & !tmp_s & tmp_159)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%inputBuf_0_0_V_add_3 = getelementptr [5 x i128]* %inputBuf_0_0_V, i64 0, i64 %tmp_161" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 96 'getelementptr' 'inputBuf_0_0_V_add_3' <Predicate = (!tmp & !tmp_s & tmp_159)> <Delay = 0.00>
ST_3 : Operation 97 [2/2] (2.32ns)   --->   "%inputBuf_0_0_V_loa = load i128* %inputBuf_0_0_V_add_3, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 97 'load' 'inputBuf_0_0_V_loa' <Predicate = (!tmp & !tmp_s & tmp_159)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%inputBuf_1_0_V_add_3 = getelementptr [5 x i128]* %inputBuf_1_0_V, i64 0, i64 %tmp_161" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 98 'getelementptr' 'inputBuf_1_0_V_add_3' <Predicate = (!tmp & !tmp_s & tmp_159)> <Delay = 0.00>
ST_3 : Operation 99 [2/2] (2.32ns)   --->   "%inputBuf_1_0_V_loa = load i128* %inputBuf_1_0_V_add_3, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 99 'load' 'inputBuf_1_0_V_loa' <Predicate = (!tmp & !tmp_s & tmp_159)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%inputBuf_2_0_V_add_3 = getelementptr [5 x i128]* %inputBuf_2_0_V, i64 0, i64 %tmp_161" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 100 'getelementptr' 'inputBuf_2_0_V_add_3' <Predicate = (!tmp & !tmp_s & tmp_159)> <Delay = 0.00>
ST_3 : Operation 101 [2/2] (2.32ns)   --->   "%inputBuf_2_0_V_loa = load i128* %inputBuf_2_0_V_add_3, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 101 'load' 'inputBuf_2_0_V_loa' <Predicate = (!tmp & !tmp_s & tmp_159)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%inputBuf_3_0_V_add_3 = getelementptr [5 x i128]* %inputBuf_3_0_V, i64 0, i64 %tmp_161" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 102 'getelementptr' 'inputBuf_3_0_V_add_3' <Predicate = (!tmp & !tmp_s & tmp_159)> <Delay = 0.00>
ST_3 : Operation 103 [2/2] (2.32ns)   --->   "%inputBuf_3_0_V_loa = load i128* %inputBuf_3_0_V_add_3, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 103 'load' 'inputBuf_3_0_V_loa' <Predicate = (!tmp & !tmp_s & tmp_159)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%inp_1_load_4 = load i32* %inp_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:118]   --->   Operation 104 'load' 'inp_1_load_4' <Predicate = (!tmp & !tmp_s & tmp_159 & tmp_162 & tmp_164 & tmp_166 & !tmp_167)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.69ns)   --->   "%p_inp_1 = select i1 %tmp_167, i32 0, i32 %inp_1_load_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:118]   --->   Operation 105 'select' 'p_inp_1' <Predicate = (!tmp & !tmp_s & tmp_159 & tmp_162 & tmp_164 & tmp_166)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.69ns)   --->   "%p_ofm_y_8 = select i1 %tmp_167, i32 0, i32 %ofm_y_8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:118]   --->   Operation 106 'select' 'p_ofm_y_8' <Predicate = (!tmp & !tmp_s & tmp_159 & tmp_162 & tmp_164 & tmp_166)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (1.81ns)   --->   "store i32 %p_inp_1, i32* %inp_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:118]   --->   Operation 107 'store' <Predicate = (!tmp & !tmp_s & tmp_159 & tmp_162 & tmp_164 & tmp_166)> <Delay = 1.81>
ST_3 : Operation 108 [1/1] (1.76ns)   --->   "store i32 %p_ofm_y_8, i32* %ofm_y_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:118]   --->   Operation 108 'store' <Predicate = (!tmp & !tmp_s & tmp_159 & tmp_162 & tmp_164 & tmp_166)> <Delay = 1.76>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "br label %._crit_edge43.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:118]   --->   Operation 109 'br' <Predicate = (!tmp & !tmp_s & tmp_159 & tmp_162 & tmp_164 & tmp_166)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%current_line_1_load_5 = load i32* %current_line_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 110 'load' 'current_line_1_load_5' <Predicate = (!tmp & !tmp_s & or_cond)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (2.18ns)   --->   "%tmp_V_32 = call i128 @_ssdm_op_Read.ap_fifo.volatile.i128P(i128* %in_V_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:131]   --->   Operation 111 'read' 'tmp_V_32' <Predicate = (!tmp & !tmp_s & or_cond)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 61> <Depth = 0> <FIFO>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_171 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str128)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:128]   --->   Operation 112 'specregionbegin' 'tmp_171' <Predicate = (!tmp & !tmp_s & or_cond)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%empty_1199 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str128, i32 %tmp_171)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:134]   --->   Operation 113 'specregionend' 'empty_1199' <Predicate = (!tmp & !tmp_s & or_cond)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (2.47ns)   --->   "%tmp_172 = icmp eq i32 %current_line_3, 5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:136]   --->   Operation 114 'icmp' 'tmp_172' <Predicate = (!tmp & !tmp_s & or_cond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "br i1 %tmp_172, label %7, label %.preheader.preheader.013.._crit_edge48.0_crit_edge" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:136]   --->   Operation 115 'br' <Predicate = (!tmp & !tmp_s & or_cond)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (1.81ns)   --->   "store i32 %current_line_3, i32* %current_line_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:135]   --->   Operation 116 'store' <Predicate = (!tmp & !tmp_s & or_cond & !tmp_172)> <Delay = 1.81>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "br label %._crit_edge48.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:136]   --->   Operation 117 'br' <Predicate = (!tmp & !tmp_s & or_cond & !tmp_172)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%read_block_1_load_4 = load i32* %read_block_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:139]   --->   Operation 118 'load' 'read_block_1_load_4' <Predicate = (!tmp & !tmp_s & or_cond & tmp_172)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%current_block_write_10 = load i32* %current_block_write_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:140]   --->   Operation 119 'load' 'current_block_write_10' <Predicate = (!tmp & !tmp_s & or_cond & tmp_172)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (2.55ns)   --->   "%read_block_8 = add i32 %read_block_1_load_4, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:139]   --->   Operation 120 'add' 'read_block_8' <Predicate = (!tmp & !tmp_s & or_cond & tmp_172)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (2.55ns)   --->   "%current_block_write_4 = add i32 %current_block_write_10, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:140]   --->   Operation 121 'add' 'current_block_write_4' <Predicate = (!tmp & !tmp_s & or_cond & tmp_172)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (1.81ns)   --->   "store i32 0, i32* %current_line_1"   --->   Operation 122 'store' <Predicate = (!tmp & !tmp_s & or_cond & tmp_172)> <Delay = 1.81>
ST_3 : Operation 123 [1/1] (1.81ns)   --->   "store i32 %read_block_8, i32* %read_block_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:139]   --->   Operation 123 'store' <Predicate = (!tmp & !tmp_s & or_cond & tmp_172)> <Delay = 1.81>
ST_3 : Operation 124 [1/1] (2.47ns)   --->   "%tmp_175 = icmp eq i32 %counter_internal_blo_4, 26" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:147]   --->   Operation 124 'icmp' 'tmp_175' <Predicate = (!tmp & !tmp_s)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.69ns)   --->   "%p_s = select i1 %tmp_175, i32 0, i32 %counter_internal_blo_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:147]   --->   Operation 125 'select' 'p_s' <Predicate = (!tmp & !tmp_s)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (1.76ns)   --->   "store i32 %p_s, i32* %counter_internal_blo" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:147]   --->   Operation 126 'store' <Predicate = (!tmp & !tmp_s)> <Delay = 1.76>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "br label %._crit_edge.0"   --->   Operation 127 'br' <Predicate = (!tmp & !tmp_s)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%current_line_1_load_4 = load i32* %current_line_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 128 'load' 'current_line_1_load_4' <Predicate = (!tmp & tmp_s)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (2.18ns)   --->   "%tmp_V = call i128 @_ssdm_op_Read.ap_fifo.volatile.i128P(i128* %in_V_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:80]   --->   Operation 129 'read' 'tmp_V' <Predicate = (!tmp & tmp_s)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 61> <Depth = 0> <FIFO>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%inp_1_load = load i32* %inp_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:84]   --->   Operation 130 'load' 'inp_1_load' <Predicate = (!tmp & tmp_s)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (2.55ns)   --->   "%inp_5 = add i32 %inp_1_load, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:84]   --->   Operation 131 'add' 'inp_5' <Predicate = (!tmp & tmp_s)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (2.47ns)   --->   "%tmp_163 = icmp eq i32 %current_line_s, 5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:85]   --->   Operation 132 'icmp' 'tmp_163' <Predicate = (!tmp & tmp_s)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (1.81ns)   --->   "store i32 %inp_5, i32* %inp_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:84]   --->   Operation 133 'store' <Predicate = (!tmp & tmp_s)> <Delay = 1.81>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "br i1 %tmp_163, label %1, label %.preheader41.preheader.036.._crit_edge.0_crit_edge" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:85]   --->   Operation 134 'br' <Predicate = (!tmp & tmp_s)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (1.81ns)   --->   "store i32 %current_line_s, i32* %current_line_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:83]   --->   Operation 135 'store' <Predicate = (!tmp & tmp_s & !tmp_163)> <Delay = 1.81>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "br label %._crit_edge.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:85]   --->   Operation 136 'br' <Predicate = (!tmp & tmp_s & !tmp_163)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%read_block_1_load = load i32* %read_block_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:91]   --->   Operation 137 'load' 'read_block_1_load' <Predicate = (!tmp & tmp_s & tmp_163)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%current_block_write_7 = load i32* %current_block_write_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:88]   --->   Operation 138 'load' 'current_block_write_7' <Predicate = (!tmp & tmp_s & tmp_163)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (2.55ns)   --->   "%current_block_write_s = add i32 %current_block_write_7, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:88]   --->   Operation 139 'add' 'current_block_write_s' <Predicate = (!tmp & tmp_s & tmp_163)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (2.55ns)   --->   "%read_block = add i32 %read_block_1_load, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:91]   --->   Operation 140 'add' 'read_block' <Predicate = (!tmp & tmp_s & tmp_163)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (1.76ns)   --->   "store i32 0, i32* %counter_internal_blo"   --->   Operation 141 'store' <Predicate = (!tmp & tmp_s & tmp_163)> <Delay = 1.76>
ST_3 : Operation 142 [1/1] (1.81ns)   --->   "store i32 0, i32* %current_line_1"   --->   Operation 142 'store' <Predicate = (!tmp & tmp_s & tmp_163)> <Delay = 1.81>
ST_3 : Operation 143 [1/1] (1.81ns)   --->   "store i32 %read_block, i32* %read_block_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:91]   --->   Operation 143 'store' <Predicate = (!tmp & tmp_s & tmp_163)> <Delay = 1.81>

State 4 <SV = 3> <Delay = 4.98>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%current_block_write_8 = load i32* %current_block_write_1"   --->   Operation 144 'load' 'current_block_write_8' <Predicate = (!tmp_s & tmp_159)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_1363 = trunc i32 %current_block_write_8 to i2"   --->   Operation 145 'trunc' 'tmp_1363' <Predicate = (!tmp_s & tmp_159)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i2 1, %tmp_1363" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:100]   --->   Operation 146 'add' 'tmp1' <Predicate = (!tmp_s & tmp_159)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 147 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%tmp_160 = add i2 %tmp1, %tmp_1362" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:100]   --->   Operation 147 'add' 'tmp_160' <Predicate = (!tmp_s & tmp_159)> <Delay = 2.07> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 148 [1/2] (2.32ns)   --->   "%inputBuf_0_0_V_loa = load i128* %inputBuf_0_0_V_add_3, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 148 'load' 'inputBuf_0_0_V_loa' <Predicate = (!tmp_s & tmp_159)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_4 : Operation 149 [1/2] (2.32ns)   --->   "%inputBuf_1_0_V_loa = load i128* %inputBuf_1_0_V_add_3, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 149 'load' 'inputBuf_1_0_V_loa' <Predicate = (!tmp_s & tmp_159)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_4 : Operation 150 [1/2] (2.32ns)   --->   "%inputBuf_2_0_V_loa = load i128* %inputBuf_2_0_V_add_3, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 150 'load' 'inputBuf_2_0_V_loa' <Predicate = (!tmp_s & tmp_159)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_4 : Operation 151 [1/2] (2.32ns)   --->   "%inputBuf_3_0_V_loa = load i128* %inputBuf_3_0_V_add_3, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 151 'load' 'inputBuf_3_0_V_loa' <Predicate = (!tmp_s & tmp_159)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%inputBuf_0_1_V_add_3 = getelementptr [5 x i128]* %inputBuf_0_1_V, i64 0, i64 %tmp_161" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 152 'getelementptr' 'inputBuf_0_1_V_add_3' <Predicate = (!tmp_s & tmp_159)> <Delay = 0.00>
ST_4 : Operation 153 [2/2] (2.32ns)   --->   "%inputBuf_0_1_V_loa = load i128* %inputBuf_0_1_V_add_3, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 153 'load' 'inputBuf_0_1_V_loa' <Predicate = (!tmp_s & tmp_159)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%inputBuf_1_1_V_add_3 = getelementptr [5 x i128]* %inputBuf_1_1_V, i64 0, i64 %tmp_161" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 154 'getelementptr' 'inputBuf_1_1_V_add_3' <Predicate = (!tmp_s & tmp_159)> <Delay = 0.00>
ST_4 : Operation 155 [2/2] (2.32ns)   --->   "%inputBuf_1_1_V_loa = load i128* %inputBuf_1_1_V_add_3, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 155 'load' 'inputBuf_1_1_V_loa' <Predicate = (!tmp_s & tmp_159)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%inputBuf_2_1_V_add_3 = getelementptr [5 x i128]* %inputBuf_2_1_V, i64 0, i64 %tmp_161" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 156 'getelementptr' 'inputBuf_2_1_V_add_3' <Predicate = (!tmp_s & tmp_159)> <Delay = 0.00>
ST_4 : Operation 157 [2/2] (2.32ns)   --->   "%inputBuf_2_1_V_loa = load i128* %inputBuf_2_1_V_add_3, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 157 'load' 'inputBuf_2_1_V_loa' <Predicate = (!tmp_s & tmp_159)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%inputBuf_3_1_V_add_3 = getelementptr [5 x i128]* %inputBuf_3_1_V, i64 0, i64 %tmp_161" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 158 'getelementptr' 'inputBuf_3_1_V_add_3' <Predicate = (!tmp_s & tmp_159)> <Delay = 0.00>
ST_4 : Operation 159 [2/2] (2.32ns)   --->   "%inputBuf_3_1_V_loa = load i128* %inputBuf_3_1_V_add_3, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 159 'load' 'inputBuf_3_1_V_loa' <Predicate = (!tmp_s & tmp_159)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%current_block_write_9_1197 = load i32* %current_block_write_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 160 'load' 'current_block_write_9_1197' <Predicate = (!tmp_s & or_cond)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_169 = zext i32 %current_line_1_load_5 to i64" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 161 'zext' 'tmp_169' <Predicate = (!tmp_s & or_cond)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_170 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str128)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:128]   --->   Operation 162 'specregionbegin' 'tmp_170' <Predicate = (!tmp_s & or_cond)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_1365 = trunc i32 %current_block_write_9_1197 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 163 'trunc' 'tmp_1365' <Predicate = (!tmp_s & or_cond)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%inputBuf_0_0_V_add_4 = getelementptr [5 x i128]* %inputBuf_0_0_V, i64 0, i64 %tmp_169" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 164 'getelementptr' 'inputBuf_0_0_V_add_4' <Predicate = (!tmp_s & or_cond)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%inputBuf_1_0_V_add_4 = getelementptr [5 x i128]* %inputBuf_1_0_V, i64 0, i64 %tmp_169" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 165 'getelementptr' 'inputBuf_1_0_V_add_4' <Predicate = (!tmp_s & or_cond)> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%inputBuf_2_0_V_add_4 = getelementptr [5 x i128]* %inputBuf_2_0_V, i64 0, i64 %tmp_169" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 166 'getelementptr' 'inputBuf_2_0_V_add_4' <Predicate = (!tmp_s & or_cond)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%inputBuf_3_0_V_add_4 = getelementptr [5 x i128]* %inputBuf_3_0_V, i64 0, i64 %tmp_169" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 167 'getelementptr' 'inputBuf_3_0_V_add_4' <Predicate = (!tmp_s & or_cond)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%empty_1198 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str128, i32 %tmp_170)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:134]   --->   Operation 168 'specregionend' 'empty_1198' <Predicate = (!tmp_s & or_cond)> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (2.18ns)   --->   "%tmp_V_33 = call i128 @_ssdm_op_Read.ap_fifo.volatile.i128P(i128* %in_V_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:131]   --->   Operation 169 'read' 'tmp_V_33' <Predicate = (!tmp_s & or_cond)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 61> <Depth = 0> <FIFO>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%inputBuf_0_1_V_add_4 = getelementptr [5 x i128]* %inputBuf_0_1_V, i64 0, i64 %tmp_169" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 170 'getelementptr' 'inputBuf_0_1_V_add_4' <Predicate = (!tmp_s & or_cond)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%inputBuf_1_1_V_add_4 = getelementptr [5 x i128]* %inputBuf_1_1_V, i64 0, i64 %tmp_169" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 171 'getelementptr' 'inputBuf_1_1_V_add_4' <Predicate = (!tmp_s & or_cond)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%inputBuf_2_1_V_add_4 = getelementptr [5 x i128]* %inputBuf_2_1_V, i64 0, i64 %tmp_169" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 172 'getelementptr' 'inputBuf_2_1_V_add_4' <Predicate = (!tmp_s & or_cond)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%inputBuf_3_1_V_add_4 = getelementptr [5 x i128]* %inputBuf_3_1_V, i64 0, i64 %tmp_169" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 173 'getelementptr' 'inputBuf_3_1_V_add_4' <Predicate = (!tmp_s & or_cond)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (1.30ns)   --->   "switch i2 %tmp_1365, label %branch7 [
    i2 0, label %branch4
    i2 1, label %branch5
    i2 -2, label %branch6
  ]" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 174 'switch' <Predicate = (!tmp_s & or_cond)> <Delay = 1.30>
ST_4 : Operation 175 [1/1] (2.32ns)   --->   "store i128 %tmp_V_32, i128* %inputBuf_2_0_V_add_4, align 16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 175 'store' <Predicate = (!tmp_s & or_cond & tmp_1365 == 2)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_4 : Operation 176 [1/1] (2.32ns)   --->   "store i128 %tmp_V_32, i128* %inputBuf_1_0_V_add_4, align 16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 176 'store' <Predicate = (!tmp_s & or_cond & tmp_1365 == 1)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_4 : Operation 177 [1/1] (2.32ns)   --->   "store i128 %tmp_V_32, i128* %inputBuf_0_0_V_add_4, align 16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 177 'store' <Predicate = (!tmp_s & or_cond & tmp_1365 == 0)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_4 : Operation 178 [1/1] (2.32ns)   --->   "store i128 %tmp_V_32, i128* %inputBuf_3_0_V_add_4, align 16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 178 'store' <Predicate = (!tmp_s & or_cond & tmp_1365 == 3)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_173 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str129)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:137]   --->   Operation 179 'specregionbegin' 'tmp_173' <Predicate = (!tmp_s & or_cond & tmp_172)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (2.47ns)   --->   "%tmp_174 = icmp eq i32 %current_block_write_4, 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:141]   --->   Operation 180 'icmp' 'tmp_174' <Predicate = (!tmp_s & or_cond & tmp_172)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 181 [1/1] (0.69ns)   --->   "%current_block_write_5 = select i1 %tmp_174, i32 0, i32 %current_block_write_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:141]   --->   Operation 181 'select' 'current_block_write_5' <Predicate = (!tmp_s & or_cond & tmp_172)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%empty_1200 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str129, i32 %tmp_173)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:144]   --->   Operation 182 'specregionend' 'empty_1200' <Predicate = (!tmp_s & or_cond & tmp_172)> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (1.81ns)   --->   "store i32 %current_block_write_5, i32* %current_block_write_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:141]   --->   Operation 183 'store' <Predicate = (!tmp_s & or_cond & tmp_172)> <Delay = 1.81>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "br label %._crit_edge48.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:144]   --->   Operation 184 'br' <Predicate = (!tmp_s & or_cond & tmp_172)> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%current_block_write_6 = load i32* %current_block_write_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 185 'load' 'current_block_write_6' <Predicate = (tmp_s)> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_158 = zext i32 %current_line_1_load_4 to i64" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 186 'zext' 'tmp_158' <Predicate = (tmp_s)> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_1361 = trunc i32 %current_block_write_6 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 187 'trunc' 'tmp_1361' <Predicate = (tmp_s)> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%inputBuf_0_0_V_add = getelementptr [5 x i128]* %inputBuf_0_0_V, i64 0, i64 %tmp_158" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 188 'getelementptr' 'inputBuf_0_0_V_add' <Predicate = (tmp_s)> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%inputBuf_1_0_V_add = getelementptr [5 x i128]* %inputBuf_1_0_V, i64 0, i64 %tmp_158" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 189 'getelementptr' 'inputBuf_1_0_V_add' <Predicate = (tmp_s)> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%inputBuf_2_0_V_add = getelementptr [5 x i128]* %inputBuf_2_0_V, i64 0, i64 %tmp_158" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 190 'getelementptr' 'inputBuf_2_0_V_add' <Predicate = (tmp_s)> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%inputBuf_3_0_V_add = getelementptr [5 x i128]* %inputBuf_3_0_V, i64 0, i64 %tmp_158" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 191 'getelementptr' 'inputBuf_3_0_V_add' <Predicate = (tmp_s)> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (2.18ns)   --->   "%tmp_V_29 = call i128 @_ssdm_op_Read.ap_fifo.volatile.i128P(i128* %in_V_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:80]   --->   Operation 192 'read' 'tmp_V_29' <Predicate = (tmp_s)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 61> <Depth = 0> <FIFO>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%inputBuf_0_1_V_add = getelementptr [5 x i128]* %inputBuf_0_1_V, i64 0, i64 %tmp_158" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 193 'getelementptr' 'inputBuf_0_1_V_add' <Predicate = (tmp_s)> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%inputBuf_1_1_V_add = getelementptr [5 x i128]* %inputBuf_1_1_V, i64 0, i64 %tmp_158" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 194 'getelementptr' 'inputBuf_1_1_V_add' <Predicate = (tmp_s)> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%inputBuf_2_1_V_add = getelementptr [5 x i128]* %inputBuf_2_1_V, i64 0, i64 %tmp_158" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 195 'getelementptr' 'inputBuf_2_1_V_add' <Predicate = (tmp_s)> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%inputBuf_3_1_V_add = getelementptr [5 x i128]* %inputBuf_3_1_V, i64 0, i64 %tmp_158" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 196 'getelementptr' 'inputBuf_3_1_V_add' <Predicate = (tmp_s)> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (1.30ns)   --->   "switch i2 %tmp_1361, label %branch15 [
    i2 0, label %branch12
    i2 1, label %branch13
    i2 -2, label %branch14
  ]" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 197 'switch' <Predicate = (tmp_s)> <Delay = 1.30>
ST_4 : Operation 198 [1/1] (2.32ns)   --->   "store i128 %tmp_V, i128* %inputBuf_2_0_V_add, align 16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 198 'store' <Predicate = (tmp_s & tmp_1361 == 2)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_4 : Operation 199 [1/1] (2.32ns)   --->   "store i128 %tmp_V, i128* %inputBuf_1_0_V_add, align 16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 199 'store' <Predicate = (tmp_s & tmp_1361 == 1)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_4 : Operation 200 [1/1] (2.32ns)   --->   "store i128 %tmp_V, i128* %inputBuf_0_0_V_add, align 16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 200 'store' <Predicate = (tmp_s & tmp_1361 == 0)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_4 : Operation 201 [1/1] (2.32ns)   --->   "store i128 %tmp_V, i128* %inputBuf_3_0_V_add, align 16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 201 'store' <Predicate = (tmp_s & tmp_1361 == 3)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_4 : Operation 202 [1/1] (2.47ns)   --->   "%tmp_165 = icmp eq i32 %current_block_write_s, 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:89]   --->   Operation 202 'icmp' 'tmp_165' <Predicate = (tmp_s & tmp_163)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 203 [1/1] (0.69ns)   --->   "%current_block_write_9 = select i1 %tmp_165, i32 0, i32 %current_block_write_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:89]   --->   Operation 203 'select' 'current_block_write_9' <Predicate = (tmp_s & tmp_163)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 204 [1/1] (1.81ns)   --->   "store i32 %current_block_write_9, i32* %current_block_write_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:89]   --->   Operation 204 'store' <Predicate = (tmp_s & tmp_163)> <Delay = 1.81>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "br label %._crit_edge.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:93]   --->   Operation 205 'br' <Predicate = (tmp_s & tmp_163)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.14>
ST_5 : Operation 206 [1/1] (1.95ns)   --->   "%tmp_V_30 = call i128 @_ssdm_op_Mux.ap_auto.4i128.i2(i128 %inputBuf_0_0_V_loa, i128 %inputBuf_1_0_V_loa, i128 %inputBuf_2_0_V_loa, i128 %inputBuf_3_0_V_loa, i2 %tmp_160)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 206 'mux' 'tmp_V_30' <Predicate = (!tmp_s & tmp_159)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 207 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i128P(i128* %out_V_V, i128 %tmp_V_30)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:106]   --->   Operation 207 'write' <Predicate = (!tmp_s & tmp_159)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 61> <Depth = 0> <FIFO>
ST_5 : Operation 208 [1/2] (2.32ns)   --->   "%inputBuf_0_1_V_loa = load i128* %inputBuf_0_1_V_add_3, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 208 'load' 'inputBuf_0_1_V_loa' <Predicate = (!tmp_s & tmp_159)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_5 : Operation 209 [1/2] (2.32ns)   --->   "%inputBuf_1_1_V_loa = load i128* %inputBuf_1_1_V_add_3, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 209 'load' 'inputBuf_1_1_V_loa' <Predicate = (!tmp_s & tmp_159)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_5 : Operation 210 [1/2] (2.32ns)   --->   "%inputBuf_2_1_V_loa = load i128* %inputBuf_2_1_V_add_3, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 210 'load' 'inputBuf_2_1_V_loa' <Predicate = (!tmp_s & tmp_159)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_5 : Operation 211 [1/2] (2.32ns)   --->   "%inputBuf_3_1_V_loa = load i128* %inputBuf_3_1_V_add_3, align 8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 211 'load' 'inputBuf_3_1_V_loa' <Predicate = (!tmp_s & tmp_159)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_5 : Operation 212 [1/1] (2.32ns)   --->   "store i128 %tmp_V_33, i128* %inputBuf_2_1_V_add_4, align 16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 212 'store' <Predicate = (!tmp_s & or_cond & tmp_1365 == 2)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "br label %.preheader.preheader.013"   --->   Operation 213 'br' <Predicate = (!tmp_s & or_cond & tmp_1365 == 2)> <Delay = 0.00>
ST_5 : Operation 214 [1/1] (2.32ns)   --->   "store i128 %tmp_V_33, i128* %inputBuf_1_1_V_add_4, align 16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 214 'store' <Predicate = (!tmp_s & or_cond & tmp_1365 == 1)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "br label %.preheader.preheader.013"   --->   Operation 215 'br' <Predicate = (!tmp_s & or_cond & tmp_1365 == 1)> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (2.32ns)   --->   "store i128 %tmp_V_33, i128* %inputBuf_0_1_V_add_4, align 16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 216 'store' <Predicate = (!tmp_s & or_cond & tmp_1365 == 0)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "br label %.preheader.preheader.013"   --->   Operation 217 'br' <Predicate = (!tmp_s & or_cond & tmp_1365 == 0)> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (2.32ns)   --->   "store i128 %tmp_V_33, i128* %inputBuf_3_1_V_add_4, align 16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 218 'store' <Predicate = (!tmp_s & or_cond & tmp_1365 == 3)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "br label %.preheader.preheader.013"   --->   Operation 219 'br' <Predicate = (!tmp_s & or_cond & tmp_1365 == 3)> <Delay = 0.00>
ST_5 : Operation 220 [1/1] (2.32ns)   --->   "store i128 %tmp_V_29, i128* %inputBuf_2_1_V_add, align 16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 220 'store' <Predicate = (tmp_s & tmp_1361 == 2)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "br label %.preheader41.preheader.036"   --->   Operation 221 'br' <Predicate = (tmp_s & tmp_1361 == 2)> <Delay = 0.00>
ST_5 : Operation 222 [1/1] (2.32ns)   --->   "store i128 %tmp_V_29, i128* %inputBuf_1_1_V_add, align 16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 222 'store' <Predicate = (tmp_s & tmp_1361 == 1)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "br label %.preheader41.preheader.036"   --->   Operation 223 'br' <Predicate = (tmp_s & tmp_1361 == 1)> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (2.32ns)   --->   "store i128 %tmp_V_29, i128* %inputBuf_0_1_V_add, align 16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 224 'store' <Predicate = (tmp_s & tmp_1361 == 0)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "br label %.preheader41.preheader.036"   --->   Operation 225 'br' <Predicate = (tmp_s & tmp_1361 == 0)> <Delay = 0.00>
ST_5 : Operation 226 [1/1] (2.32ns)   --->   "store i128 %tmp_V_29, i128* %inputBuf_3_1_V_add, align 16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 226 'store' <Predicate = (tmp_s & tmp_1361 == 3)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 5> <RAM>
ST_5 : Operation 227 [1/1] (0.00ns)   --->   "br label %.preheader41.preheader.036"   --->   Operation 227 'br' <Predicate = (tmp_s & tmp_1361 == 3)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.14>
ST_6 : Operation 228 [1/1] (1.95ns)   --->   "%tmp_V_31 = call i128 @_ssdm_op_Mux.ap_auto.4i128.i2(i128 %inputBuf_0_1_V_loa, i128 %inputBuf_1_1_V_loa, i128 %inputBuf_2_1_V_loa, i128 %inputBuf_3_1_V_loa, i2 %tmp_160)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 228 'mux' 'tmp_V_31' <Predicate = (!tmp_s & tmp_159)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 229 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i128P(i128* %out_V_V, i128 %tmp_V_31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:106]   --->   Operation 229 'write' <Predicate = (!tmp_s & tmp_159)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 61> <Depth = 0> <FIFO>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 230 [1/1] (0.00ns)   --->   "ret void" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:155]   --->   Operation 230 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ofm_y_1                    (alloca           ) [ 01111110]
ofm_x_1                    (alloca           ) [ 01111110]
k_y_1                      (alloca           ) [ 01111110]
inp_1                      (alloca           ) [ 01111110]
k_x_1                      (alloca           ) [ 01111110]
read_block_1               (alloca           ) [ 01111110]
current_block_write_1      (alloca           ) [ 01111110]
current_line_1             (alloca           ) [ 01111110]
counter_internal_blo       (alloca           ) [ 01111110]
StgValue_17                (specinterface    ) [ 00000000]
StgValue_18                (specinterface    ) [ 00000000]
inputBuf_0_0_V             (alloca           ) [ 00111110]
inputBuf_0_1_V             (alloca           ) [ 00111110]
inputBuf_1_0_V             (alloca           ) [ 00111110]
inputBuf_1_1_V             (alloca           ) [ 00111110]
inputBuf_2_0_V             (alloca           ) [ 00111110]
inputBuf_2_1_V             (alloca           ) [ 00111110]
inputBuf_3_0_V             (alloca           ) [ 00111110]
inputBuf_3_1_V             (alloca           ) [ 00111110]
StgValue_27                (specmemcore      ) [ 00000000]
StgValue_28                (store            ) [ 00000000]
StgValue_29                (store            ) [ 00000000]
StgValue_30                (store            ) [ 00000000]
StgValue_31                (store            ) [ 00000000]
StgValue_32                (store            ) [ 00000000]
StgValue_33                (store            ) [ 00000000]
StgValue_34                (store            ) [ 00000000]
StgValue_35                (store            ) [ 00000000]
StgValue_36                (store            ) [ 00000000]
StgValue_37                (br               ) [ 01111110]
i                          (phi              ) [ 00111110]
tmp                        (icmp             ) [ 00111110]
empty                      (speclooptripcount) [ 00000000]
i_s                        (add              ) [ 01111110]
StgValue_42                (br               ) [ 00000000]
inp_1_load_3               (load             ) [ 00000000]
tmp_157                    (specregionbegin  ) [ 00000000]
StgValue_45                (specpipeline     ) [ 00000000]
tmp_s                      (icmp             ) [ 00111110]
StgValue_47                (br               ) [ 00000000]
counter_internal_blo_7     (load             ) [ 00000000]
tmp_159                    (icmp             ) [ 00111110]
StgValue_50                (br               ) [ 00000000]
ofm_x_1_load_2             (load             ) [ 00000000]
k_y_1_load                 (load             ) [ 00000000]
k_x_1_load                 (load             ) [ 00000000]
tmp_1362                   (trunc            ) [ 00111000]
k_y_8                      (add              ) [ 00000000]
current_line_in_bloc       (add              ) [ 00010000]
k_x_8                      (add              ) [ 00000000]
tmp_162                    (icmp             ) [ 00111110]
StgValue_59                (br               ) [ 00000000]
StgValue_60                (store            ) [ 00000000]
StgValue_61                (br               ) [ 00000000]
tmp_164                    (icmp             ) [ 00111110]
StgValue_63                (br               ) [ 00000000]
StgValue_64                (store            ) [ 00000000]
StgValue_65                (store            ) [ 00000000]
StgValue_66                (br               ) [ 00000000]
ofm_x_1_load               (load             ) [ 00000000]
ofm_x_8                    (add              ) [ 00000000]
tmp_166                    (icmp             ) [ 00111110]
StgValue_70                (store            ) [ 00000000]
StgValue_71                (br               ) [ 00000000]
StgValue_72                (store            ) [ 00000000]
StgValue_73                (store            ) [ 00000000]
StgValue_74                (br               ) [ 00000000]
ofm_y_1_load               (load             ) [ 00000000]
ofm_y_8                    (add              ) [ 00010000]
tmp_167                    (icmp             ) [ 00010000]
StgValue_78                (store            ) [ 00000000]
StgValue_79                (store            ) [ 00000000]
read_block_1_load_3        (load             ) [ 00000000]
counter_internal_blo_6     (load             ) [ 00000000]
tmp_1364                   (partselect       ) [ 00000000]
icmp                       (icmp             ) [ 00000000]
tmp_168                    (icmp             ) [ 00000000]
or_cond                    (and              ) [ 00111110]
StgValue_86                (br               ) [ 00000000]
current_line_1_load_6      (load             ) [ 00000000]
current_line_3             (add              ) [ 00010000]
counter_internal_blo_5     (load             ) [ 00000000]
counter_internal_blo_4     (add              ) [ 00010000]
current_line_1_load        (load             ) [ 00000000]
current_line_s             (add              ) [ 00010000]
empty_1196                 (specregionend    ) [ 00000000]
StgValue_94                (br               ) [ 01111110]
tmp_161                    (zext             ) [ 00101000]
inputBuf_0_0_V_add_3       (getelementptr    ) [ 00101000]
inputBuf_1_0_V_add_3       (getelementptr    ) [ 00101000]
inputBuf_2_0_V_add_3       (getelementptr    ) [ 00101000]
inputBuf_3_0_V_add_3       (getelementptr    ) [ 00101000]
inp_1_load_4               (load             ) [ 00000000]
p_inp_1                    (select           ) [ 00000000]
p_ofm_y_8                  (select           ) [ 00000000]
StgValue_107               (store            ) [ 00000000]
StgValue_108               (store            ) [ 00000000]
StgValue_109               (br               ) [ 00000000]
current_line_1_load_5      (load             ) [ 00101000]
tmp_V_32                   (read             ) [ 00101000]
tmp_171                    (specregionbegin  ) [ 00000000]
empty_1199                 (specregionend    ) [ 00000000]
tmp_172                    (icmp             ) [ 00111110]
StgValue_115               (br               ) [ 00000000]
StgValue_116               (store            ) [ 00000000]
StgValue_117               (br               ) [ 00000000]
read_block_1_load_4        (load             ) [ 00000000]
current_block_write_10     (load             ) [ 00000000]
read_block_8               (add              ) [ 00000000]
current_block_write_4      (add              ) [ 00101000]
StgValue_122               (store            ) [ 00000000]
StgValue_123               (store            ) [ 00000000]
tmp_175                    (icmp             ) [ 00000000]
p_s                        (select           ) [ 00000000]
StgValue_126               (store            ) [ 00000000]
StgValue_127               (br               ) [ 00000000]
current_line_1_load_4      (load             ) [ 00101000]
tmp_V                      (read             ) [ 00101000]
inp_1_load                 (load             ) [ 00000000]
inp_5                      (add              ) [ 00000000]
tmp_163                    (icmp             ) [ 00111110]
StgValue_133               (store            ) [ 00000000]
StgValue_134               (br               ) [ 00000000]
StgValue_135               (store            ) [ 00000000]
StgValue_136               (br               ) [ 00000000]
read_block_1_load          (load             ) [ 00000000]
current_block_write_7      (load             ) [ 00000000]
current_block_write_s      (add              ) [ 00101000]
read_block                 (add              ) [ 00000000]
StgValue_141               (store            ) [ 00000000]
StgValue_142               (store            ) [ 00000000]
StgValue_143               (store            ) [ 00000000]
current_block_write_8      (load             ) [ 00000000]
tmp_1363                   (trunc            ) [ 00000000]
tmp1                       (add              ) [ 00000000]
tmp_160                    (add              ) [ 00110110]
inputBuf_0_0_V_loa         (load             ) [ 00010100]
inputBuf_1_0_V_loa         (load             ) [ 00010100]
inputBuf_2_0_V_loa         (load             ) [ 00010100]
inputBuf_3_0_V_loa         (load             ) [ 00010100]
inputBuf_0_1_V_add_3       (getelementptr    ) [ 00010100]
inputBuf_1_1_V_add_3       (getelementptr    ) [ 00010100]
inputBuf_2_1_V_add_3       (getelementptr    ) [ 00010100]
inputBuf_3_1_V_add_3       (getelementptr    ) [ 00010100]
current_block_write_9_1197 (load             ) [ 00000000]
tmp_169                    (zext             ) [ 00000000]
tmp_170                    (specregionbegin  ) [ 00000000]
tmp_1365                   (trunc            ) [ 00111110]
inputBuf_0_0_V_add_4       (getelementptr    ) [ 00000000]
inputBuf_1_0_V_add_4       (getelementptr    ) [ 00000000]
inputBuf_2_0_V_add_4       (getelementptr    ) [ 00000000]
inputBuf_3_0_V_add_4       (getelementptr    ) [ 00000000]
empty_1198                 (specregionend    ) [ 00000000]
tmp_V_33                   (read             ) [ 00010100]
inputBuf_0_1_V_add_4       (getelementptr    ) [ 00010100]
inputBuf_1_1_V_add_4       (getelementptr    ) [ 00010100]
inputBuf_2_1_V_add_4       (getelementptr    ) [ 00010100]
inputBuf_3_1_V_add_4       (getelementptr    ) [ 00010100]
StgValue_174               (switch           ) [ 00000000]
StgValue_175               (store            ) [ 00000000]
StgValue_176               (store            ) [ 00000000]
StgValue_177               (store            ) [ 00000000]
StgValue_178               (store            ) [ 00000000]
tmp_173                    (specregionbegin  ) [ 00000000]
tmp_174                    (icmp             ) [ 00000000]
current_block_write_5      (select           ) [ 00000000]
empty_1200                 (specregionend    ) [ 00000000]
StgValue_183               (store            ) [ 00000000]
StgValue_184               (br               ) [ 00000000]
current_block_write_6      (load             ) [ 00000000]
tmp_158                    (zext             ) [ 00000000]
tmp_1361                   (trunc            ) [ 00111110]
inputBuf_0_0_V_add         (getelementptr    ) [ 00000000]
inputBuf_1_0_V_add         (getelementptr    ) [ 00000000]
inputBuf_2_0_V_add         (getelementptr    ) [ 00000000]
inputBuf_3_0_V_add         (getelementptr    ) [ 00000000]
tmp_V_29                   (read             ) [ 00010100]
inputBuf_0_1_V_add         (getelementptr    ) [ 00010100]
inputBuf_1_1_V_add         (getelementptr    ) [ 00010100]
inputBuf_2_1_V_add         (getelementptr    ) [ 00010100]
inputBuf_3_1_V_add         (getelementptr    ) [ 00010100]
StgValue_197               (switch           ) [ 00000000]
StgValue_198               (store            ) [ 00000000]
StgValue_199               (store            ) [ 00000000]
StgValue_200               (store            ) [ 00000000]
StgValue_201               (store            ) [ 00000000]
tmp_165                    (icmp             ) [ 00000000]
current_block_write_9      (select           ) [ 00000000]
StgValue_204               (store            ) [ 00000000]
StgValue_205               (br               ) [ 00000000]
tmp_V_30                   (mux              ) [ 00000000]
StgValue_207               (write            ) [ 00000000]
inputBuf_0_1_V_loa         (load             ) [ 00100010]
inputBuf_1_1_V_loa         (load             ) [ 00100010]
inputBuf_2_1_V_loa         (load             ) [ 00100010]
inputBuf_3_1_V_loa         (load             ) [ 00100010]
StgValue_212               (store            ) [ 00000000]
StgValue_213               (br               ) [ 00000000]
StgValue_214               (store            ) [ 00000000]
StgValue_215               (br               ) [ 00000000]
StgValue_216               (store            ) [ 00000000]
StgValue_217               (br               ) [ 00000000]
StgValue_218               (store            ) [ 00000000]
StgValue_219               (br               ) [ 00000000]
StgValue_220               (store            ) [ 00000000]
StgValue_221               (br               ) [ 00000000]
StgValue_222               (store            ) [ 00000000]
StgValue_223               (br               ) [ 00000000]
StgValue_224               (store            ) [ 00000000]
StgValue_225               (br               ) [ 00000000]
StgValue_226               (store            ) [ 00000000]
StgValue_227               (br               ) [ 00000000]
tmp_V_31                   (mux              ) [ 00000000]
StgValue_229               (write            ) [ 00000000]
StgValue_230               (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str108"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str125"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str128"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str129"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i128.i2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="ofm_y_1_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ofm_y_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="ofm_x_1_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ofm_x_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="k_y_1_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_y_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="inp_1_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="k_x_1_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_x_1/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="read_block_1_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="read_block_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="current_block_write_1_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="current_block_write_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="current_line_1_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="current_line_1/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="counter_internal_blo_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="counter_internal_blo/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="inputBuf_0_0_V_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputBuf_0_0_V/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="inputBuf_0_1_V_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputBuf_0_1_V/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="inputBuf_1_0_V_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputBuf_1_0_V/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="inputBuf_1_1_V_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputBuf_1_1_V/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="inputBuf_2_0_V_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputBuf_2_0_V/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="inputBuf_2_1_V_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputBuf_2_1_V/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="inputBuf_3_0_V_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputBuf_3_0_V/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="inputBuf_3_1_V_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputBuf_3_1_V/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="128" slack="0"/>
<pin id="148" dir="0" index="1" bw="128" slack="0"/>
<pin id="149" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_32/3 tmp_V/3 tmp_V_33/4 tmp_V_29/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_write_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="128" slack="0"/>
<pin id="155" dir="0" index="2" bw="128" slack="0"/>
<pin id="156" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_207/5 StgValue_229/6 "/>
</bind>
</comp>

<comp id="159" class="1004" name="inputBuf_0_0_V_add_3_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="32" slack="0"/>
<pin id="163" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_0_0_V_add_3/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="3" slack="0"/>
<pin id="167" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="0" slack="0"/>
<pin id="313" dir="0" index="4" bw="3" slack="1"/>
<pin id="314" dir="0" index="5" bw="128" slack="2147483647"/>
<pin id="315" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="128" slack="1"/>
<pin id="316" dir="1" index="7" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="inputBuf_0_0_V_loa/3 StgValue_177/4 StgValue_200/4 "/>
</bind>
</comp>

<comp id="171" class="1004" name="inputBuf_1_0_V_add_3_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="32" slack="0"/>
<pin id="175" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_1_0_V_add_3/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="3" slack="0"/>
<pin id="179" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="0" slack="0"/>
<pin id="308" dir="0" index="4" bw="3" slack="1"/>
<pin id="309" dir="0" index="5" bw="128" slack="2147483647"/>
<pin id="310" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="128" slack="1"/>
<pin id="311" dir="1" index="7" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="inputBuf_1_0_V_loa/3 StgValue_176/4 StgValue_199/4 "/>
</bind>
</comp>

<comp id="183" class="1004" name="inputBuf_2_0_V_add_3_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="32" slack="0"/>
<pin id="187" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_2_0_V_add_3/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="3" slack="0"/>
<pin id="191" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="0" slack="0"/>
<pin id="303" dir="0" index="4" bw="3" slack="1"/>
<pin id="304" dir="0" index="5" bw="128" slack="2147483647"/>
<pin id="305" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="128" slack="1"/>
<pin id="306" dir="1" index="7" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="inputBuf_2_0_V_loa/3 StgValue_175/4 StgValue_198/4 "/>
</bind>
</comp>

<comp id="195" class="1004" name="inputBuf_3_0_V_add_3_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="32" slack="0"/>
<pin id="199" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_3_0_V_add_3/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_access_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="3" slack="0"/>
<pin id="203" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="0" slack="0"/>
<pin id="318" dir="0" index="4" bw="3" slack="1"/>
<pin id="319" dir="0" index="5" bw="128" slack="2147483647"/>
<pin id="320" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="3" bw="128" slack="1"/>
<pin id="321" dir="1" index="7" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="inputBuf_3_0_V_loa/3 StgValue_178/4 StgValue_201/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="inputBuf_0_1_V_add_3_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="32" slack="1"/>
<pin id="211" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_0_1_V_add_3/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="3" slack="0"/>
<pin id="215" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="0" slack="1"/>
<pin id="383" dir="0" index="4" bw="3" slack="1"/>
<pin id="384" dir="0" index="5" bw="128" slack="2147483647"/>
<pin id="385" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="3" bw="128" slack="1"/>
<pin id="386" dir="1" index="7" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="inputBuf_0_1_V_loa/4 StgValue_216/5 StgValue_224/5 "/>
</bind>
</comp>

<comp id="219" class="1004" name="inputBuf_1_1_V_add_3_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="32" slack="1"/>
<pin id="223" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_1_1_V_add_3/4 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="3" slack="0"/>
<pin id="227" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="0" slack="1"/>
<pin id="379" dir="0" index="4" bw="3" slack="1"/>
<pin id="380" dir="0" index="5" bw="128" slack="2147483647"/>
<pin id="381" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="3" bw="128" slack="1"/>
<pin id="382" dir="1" index="7" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="inputBuf_1_1_V_loa/4 StgValue_214/5 StgValue_222/5 "/>
</bind>
</comp>

<comp id="231" class="1004" name="inputBuf_2_1_V_add_3_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="32" slack="1"/>
<pin id="235" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_2_1_V_add_3/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_access_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="3" slack="0"/>
<pin id="239" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="0" slack="1"/>
<pin id="375" dir="0" index="4" bw="3" slack="1"/>
<pin id="376" dir="0" index="5" bw="128" slack="2147483647"/>
<pin id="377" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="3" bw="128" slack="1"/>
<pin id="378" dir="1" index="7" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="inputBuf_2_1_V_loa/4 StgValue_212/5 StgValue_220/5 "/>
</bind>
</comp>

<comp id="243" class="1004" name="inputBuf_3_1_V_add_3_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="32" slack="1"/>
<pin id="247" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_3_1_V_add_3/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_access_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="3" slack="0"/>
<pin id="251" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="0" slack="1"/>
<pin id="387" dir="0" index="4" bw="3" slack="1"/>
<pin id="388" dir="0" index="5" bw="128" slack="2147483647"/>
<pin id="389" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="3" bw="128" slack="1"/>
<pin id="390" dir="1" index="7" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="inputBuf_3_1_V_loa/4 StgValue_218/5 StgValue_226/5 "/>
</bind>
</comp>

<comp id="255" class="1004" name="inputBuf_0_0_V_add_4_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="32" slack="0"/>
<pin id="259" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_0_0_V_add_4/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="inputBuf_1_0_V_add_4_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="32" slack="0"/>
<pin id="265" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_1_0_V_add_4/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="inputBuf_2_0_V_add_4_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="32" slack="0"/>
<pin id="271" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_2_0_V_add_4/4 "/>
</bind>
</comp>

<comp id="273" class="1004" name="inputBuf_3_0_V_add_4_gep_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="32" slack="0"/>
<pin id="277" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_3_0_V_add_4/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="inputBuf_0_1_V_add_4_gep_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="32" slack="0"/>
<pin id="283" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_0_1_V_add_4/4 "/>
</bind>
</comp>

<comp id="285" class="1004" name="inputBuf_1_1_V_add_4_gep_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="32" slack="0"/>
<pin id="289" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_1_1_V_add_4/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="inputBuf_2_1_V_add_4_gep_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="0" index="2" bw="32" slack="0"/>
<pin id="295" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_2_1_V_add_4/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="inputBuf_3_1_V_add_4_gep_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="32" slack="0"/>
<pin id="301" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_3_1_V_add_4/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="inputBuf_0_0_V_add_gep_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="0" index="2" bw="32" slack="0"/>
<pin id="327" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_0_0_V_add/4 "/>
</bind>
</comp>

<comp id="329" class="1004" name="inputBuf_1_0_V_add_gep_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="0" index="2" bw="32" slack="0"/>
<pin id="333" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_1_0_V_add/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="inputBuf_2_0_V_add_gep_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="32" slack="0"/>
<pin id="339" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_2_0_V_add/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="inputBuf_3_0_V_add_gep_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="0" index="2" bw="32" slack="0"/>
<pin id="345" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_3_0_V_add/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="inputBuf_0_1_V_add_gep_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="0" index="2" bw="32" slack="0"/>
<pin id="351" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_0_1_V_add/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="inputBuf_1_1_V_add_gep_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="0" index="2" bw="32" slack="0"/>
<pin id="357" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_1_1_V_add/4 "/>
</bind>
</comp>

<comp id="359" class="1004" name="inputBuf_2_1_V_add_gep_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="32" slack="0"/>
<pin id="363" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_2_1_V_add/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="inputBuf_3_1_V_add_gep_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="0" index="2" bw="32" slack="0"/>
<pin id="369" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_3_1_V_add/4 "/>
</bind>
</comp>

<comp id="391" class="1005" name="i_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="7" slack="1"/>
<pin id="393" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="395" class="1004" name="i_phi_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="7" slack="0"/>
<pin id="397" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="398" dir="0" index="2" bw="1" slack="1"/>
<pin id="399" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="400" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="grp_store_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="0"/>
<pin id="405" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_28/1 StgValue_141/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="grp_store_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="32" slack="0"/>
<pin id="410" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_29/1 StgValue_122/3 StgValue_142/3 "/>
</bind>
</comp>

<comp id="412" class="1004" name="grp_store_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="0"/>
<pin id="415" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_32/1 StgValue_64/2 StgValue_72/2 StgValue_78/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="grp_store_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="32" slack="0"/>
<pin id="420" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_34/1 StgValue_70/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="grp_store_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="0"/>
<pin id="425" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_35/1 StgValue_79/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="grp_load_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="1"/>
<pin id="429" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inp_1_load_3/2 inp_1_load_4/3 inp_1_load/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="grp_load_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="1"/>
<pin id="432" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="read_block_1_load_3/2 read_block_1_load_4/3 read_block_1_load/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="grp_load_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="1"/>
<pin id="435" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_line_1_load_6/2 current_line_1_load/2 current_line_1_load_5/3 current_line_1_load_4/3 "/>
</bind>
</comp>

<comp id="436" class="1004" name="grp_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="current_line_3/2 current_line_s/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="grp_load_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="2"/>
<pin id="444" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_block_write_10/3 current_block_write_7/3 current_block_write_8/4 current_block_write_6/4 "/>
</bind>
</comp>

<comp id="445" class="1004" name="grp_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="read_block_8/3 read_block/3 "/>
</bind>
</comp>

<comp id="451" class="1004" name="grp_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="current_block_write_4/3 current_block_write_s/3 "/>
</bind>
</comp>

<comp id="457" class="1004" name="grp_store_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="0"/>
<pin id="459" dir="0" index="1" bw="32" slack="2"/>
<pin id="460" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_123/3 StgValue_143/3 "/>
</bind>
</comp>

<comp id="462" class="1005" name="reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="1"/>
<pin id="464" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="current_line_3 current_line_s "/>
</bind>
</comp>

<comp id="466" class="1005" name="reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="1"/>
<pin id="468" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="current_line_1_load_5 current_line_1_load_4 "/>
</bind>
</comp>

<comp id="470" class="1005" name="reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="128" slack="1"/>
<pin id="472" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_32 tmp_V tmp_V_33 tmp_V_29 "/>
</bind>
</comp>

<comp id="482" class="1005" name="reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="1"/>
<pin id="484" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="current_block_write_4 current_block_write_s "/>
</bind>
</comp>

<comp id="486" class="1004" name="grp_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="1"/>
<pin id="488" dir="0" index="1" bw="32" slack="0"/>
<pin id="489" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_172/3 tmp_163/3 "/>
</bind>
</comp>

<comp id="492" class="1004" name="grp_store_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="1"/>
<pin id="494" dir="0" index="1" bw="32" slack="2"/>
<pin id="495" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_116/3 StgValue_135/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="grp_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="1"/>
<pin id="499" dir="0" index="1" bw="32" slack="0"/>
<pin id="500" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_174/4 tmp_165/4 "/>
</bind>
</comp>

<comp id="503" class="1004" name="grp_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="32" slack="0"/>
<pin id="506" dir="0" index="2" bw="32" slack="1"/>
<pin id="507" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="current_block_write_5/4 current_block_write_9/4 "/>
</bind>
</comp>

<comp id="511" class="1004" name="grp_store_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="0"/>
<pin id="513" dir="0" index="1" bw="32" slack="3"/>
<pin id="514" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_183/4 StgValue_204/4 "/>
</bind>
</comp>

<comp id="516" class="1004" name="StgValue_30_store_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="32" slack="0"/>
<pin id="519" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_30/1 "/>
</bind>
</comp>

<comp id="521" class="1004" name="StgValue_31_store_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="0"/>
<pin id="523" dir="0" index="1" bw="32" slack="0"/>
<pin id="524" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_31/1 "/>
</bind>
</comp>

<comp id="526" class="1004" name="StgValue_33_store_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="32" slack="0"/>
<pin id="529" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_33/1 "/>
</bind>
</comp>

<comp id="531" class="1004" name="StgValue_36_store_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="32" slack="0"/>
<pin id="534" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_36/1 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="7" slack="0"/>
<pin id="538" dir="0" index="1" bw="7" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="i_s_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="7" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_s/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_s_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="0"/>
<pin id="550" dir="0" index="1" bw="32" slack="0"/>
<pin id="551" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="counter_internal_blo_7_load_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="1"/>
<pin id="556" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_internal_blo_7/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="tmp_159_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="0"/>
<pin id="559" dir="0" index="1" bw="32" slack="0"/>
<pin id="560" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_159/2 "/>
</bind>
</comp>

<comp id="563" class="1004" name="ofm_x_1_load_2_load_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="1"/>
<pin id="565" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ofm_x_1_load_2/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="k_y_1_load_load_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="1"/>
<pin id="568" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_y_1_load/2 "/>
</bind>
</comp>

<comp id="569" class="1004" name="k_x_1_load_load_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="1"/>
<pin id="571" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_x_1_load/2 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_1362_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="0"/>
<pin id="574" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1362/2 "/>
</bind>
</comp>

<comp id="576" class="1004" name="k_y_8_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="32" slack="0"/>
<pin id="579" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_y_8/2 "/>
</bind>
</comp>

<comp id="582" class="1004" name="current_line_in_bloc_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="0"/>
<pin id="584" dir="0" index="1" bw="32" slack="0"/>
<pin id="585" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="current_line_in_bloc/2 "/>
</bind>
</comp>

<comp id="588" class="1004" name="k_x_8_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="0" index="1" bw="32" slack="0"/>
<pin id="591" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_x_8/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_162_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="0"/>
<pin id="596" dir="0" index="1" bw="32" slack="0"/>
<pin id="597" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_162/2 "/>
</bind>
</comp>

<comp id="600" class="1004" name="StgValue_60_store_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="0"/>
<pin id="602" dir="0" index="1" bw="32" slack="1"/>
<pin id="603" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_60/2 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_164_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="0"/>
<pin id="607" dir="0" index="1" bw="32" slack="0"/>
<pin id="608" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_164/2 "/>
</bind>
</comp>

<comp id="611" class="1004" name="StgValue_65_store_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="0"/>
<pin id="613" dir="0" index="1" bw="32" slack="1"/>
<pin id="614" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_65/2 "/>
</bind>
</comp>

<comp id="616" class="1004" name="ofm_x_1_load_load_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="1"/>
<pin id="618" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ofm_x_1_load/2 "/>
</bind>
</comp>

<comp id="619" class="1004" name="ofm_x_8_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="32" slack="0"/>
<pin id="621" dir="0" index="1" bw="1" slack="0"/>
<pin id="622" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ofm_x_8/2 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_166_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="0"/>
<pin id="627" dir="0" index="1" bw="32" slack="0"/>
<pin id="628" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_166/2 "/>
</bind>
</comp>

<comp id="631" class="1004" name="StgValue_73_store_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="0"/>
<pin id="633" dir="0" index="1" bw="32" slack="1"/>
<pin id="634" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_73/2 "/>
</bind>
</comp>

<comp id="636" class="1004" name="ofm_y_1_load_load_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="1"/>
<pin id="638" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ofm_y_1_load/2 "/>
</bind>
</comp>

<comp id="639" class="1004" name="ofm_y_8_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="0"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ofm_y_8/2 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp_167_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="0"/>
<pin id="647" dir="0" index="1" bw="32" slack="0"/>
<pin id="648" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_167/2 "/>
</bind>
</comp>

<comp id="651" class="1004" name="counter_internal_blo_6_load_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="1"/>
<pin id="653" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_internal_blo_6/2 "/>
</bind>
</comp>

<comp id="654" class="1004" name="tmp_1364_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="30" slack="0"/>
<pin id="656" dir="0" index="1" bw="32" slack="0"/>
<pin id="657" dir="0" index="2" bw="3" slack="0"/>
<pin id="658" dir="0" index="3" bw="6" slack="0"/>
<pin id="659" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1364/2 "/>
</bind>
</comp>

<comp id="664" class="1004" name="icmp_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="30" slack="0"/>
<pin id="666" dir="0" index="1" bw="30" slack="0"/>
<pin id="667" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_168_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="0"/>
<pin id="672" dir="0" index="1" bw="32" slack="0"/>
<pin id="673" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_168/2 "/>
</bind>
</comp>

<comp id="676" class="1004" name="or_cond_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="0"/>
<pin id="678" dir="0" index="1" bw="1" slack="0"/>
<pin id="679" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/2 "/>
</bind>
</comp>

<comp id="682" class="1004" name="counter_internal_blo_5_load_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="1"/>
<pin id="684" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_internal_blo_5/2 "/>
</bind>
</comp>

<comp id="685" class="1004" name="counter_internal_blo_4_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="0"/>
<pin id="687" dir="0" index="1" bw="1" slack="0"/>
<pin id="688" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="counter_internal_blo_4/2 "/>
</bind>
</comp>

<comp id="691" class="1004" name="tmp_161_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="32" slack="1"/>
<pin id="693" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_161/3 "/>
</bind>
</comp>

<comp id="698" class="1004" name="p_inp_1_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="1"/>
<pin id="700" dir="0" index="1" bw="32" slack="0"/>
<pin id="701" dir="0" index="2" bw="32" slack="0"/>
<pin id="702" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_inp_1/3 "/>
</bind>
</comp>

<comp id="705" class="1004" name="p_ofm_y_8_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="1"/>
<pin id="707" dir="0" index="1" bw="32" slack="0"/>
<pin id="708" dir="0" index="2" bw="32" slack="1"/>
<pin id="709" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_ofm_y_8/3 "/>
</bind>
</comp>

<comp id="711" class="1004" name="StgValue_107_store_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="0"/>
<pin id="713" dir="0" index="1" bw="32" slack="2"/>
<pin id="714" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_107/3 "/>
</bind>
</comp>

<comp id="716" class="1004" name="StgValue_108_store_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="0"/>
<pin id="718" dir="0" index="1" bw="32" slack="2"/>
<pin id="719" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_108/3 "/>
</bind>
</comp>

<comp id="721" class="1004" name="tmp_175_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="1"/>
<pin id="723" dir="0" index="1" bw="32" slack="0"/>
<pin id="724" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_175/3 "/>
</bind>
</comp>

<comp id="726" class="1004" name="p_s_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="0"/>
<pin id="728" dir="0" index="1" bw="32" slack="0"/>
<pin id="729" dir="0" index="2" bw="32" slack="1"/>
<pin id="730" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/3 "/>
</bind>
</comp>

<comp id="733" class="1004" name="StgValue_126_store_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="0"/>
<pin id="735" dir="0" index="1" bw="32" slack="2"/>
<pin id="736" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_126/3 "/>
</bind>
</comp>

<comp id="738" class="1004" name="inp_5_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="0"/>
<pin id="740" dir="0" index="1" bw="1" slack="0"/>
<pin id="741" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inp_5/3 "/>
</bind>
</comp>

<comp id="744" class="1004" name="StgValue_133_store_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="0"/>
<pin id="746" dir="0" index="1" bw="32" slack="2"/>
<pin id="747" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_133/3 "/>
</bind>
</comp>

<comp id="749" class="1004" name="tmp_1363_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="0"/>
<pin id="751" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1363/4 "/>
</bind>
</comp>

<comp id="753" class="1004" name="tmp1_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="0"/>
<pin id="755" dir="0" index="1" bw="2" slack="0"/>
<pin id="756" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/4 "/>
</bind>
</comp>

<comp id="759" class="1004" name="tmp_160_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="2" slack="0"/>
<pin id="761" dir="0" index="1" bw="2" slack="2"/>
<pin id="762" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_160/4 "/>
</bind>
</comp>

<comp id="764" class="1004" name="current_block_write_9_1197_load_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="3"/>
<pin id="766" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_block_write_9_1197/4 "/>
</bind>
</comp>

<comp id="767" class="1004" name="tmp_169_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="1"/>
<pin id="769" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_169/4 "/>
</bind>
</comp>

<comp id="779" class="1004" name="tmp_1365_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="32" slack="0"/>
<pin id="781" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1365/4 "/>
</bind>
</comp>

<comp id="783" class="1004" name="tmp_158_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="1"/>
<pin id="785" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_158/4 "/>
</bind>
</comp>

<comp id="795" class="1004" name="tmp_1361_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="32" slack="0"/>
<pin id="797" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1361/4 "/>
</bind>
</comp>

<comp id="799" class="1004" name="tmp_V_30_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="128" slack="0"/>
<pin id="801" dir="0" index="1" bw="128" slack="1"/>
<pin id="802" dir="0" index="2" bw="128" slack="1"/>
<pin id="803" dir="0" index="3" bw="128" slack="1"/>
<pin id="804" dir="0" index="4" bw="128" slack="1"/>
<pin id="805" dir="0" index="5" bw="2" slack="1"/>
<pin id="806" dir="1" index="6" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_V_30/5 "/>
</bind>
</comp>

<comp id="809" class="1004" name="tmp_V_31_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="128" slack="0"/>
<pin id="811" dir="0" index="1" bw="128" slack="1"/>
<pin id="812" dir="0" index="2" bw="128" slack="1"/>
<pin id="813" dir="0" index="3" bw="128" slack="1"/>
<pin id="814" dir="0" index="4" bw="128" slack="1"/>
<pin id="815" dir="0" index="5" bw="2" slack="2"/>
<pin id="816" dir="1" index="6" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_V_31/6 "/>
</bind>
</comp>

<comp id="819" class="1005" name="ofm_y_1_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="32" slack="0"/>
<pin id="821" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ofm_y_1 "/>
</bind>
</comp>

<comp id="826" class="1005" name="ofm_x_1_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="32" slack="0"/>
<pin id="828" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ofm_x_1 "/>
</bind>
</comp>

<comp id="834" class="1005" name="k_y_1_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="32" slack="0"/>
<pin id="836" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k_y_1 "/>
</bind>
</comp>

<comp id="841" class="1005" name="inp_1_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="32" slack="0"/>
<pin id="843" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="inp_1 "/>
</bind>
</comp>

<comp id="849" class="1005" name="k_x_1_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="32" slack="0"/>
<pin id="851" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k_x_1 "/>
</bind>
</comp>

<comp id="856" class="1005" name="read_block_1_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="32" slack="0"/>
<pin id="858" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="read_block_1 "/>
</bind>
</comp>

<comp id="863" class="1005" name="current_block_write_1_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="32" slack="0"/>
<pin id="865" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="current_block_write_1 "/>
</bind>
</comp>

<comp id="871" class="1005" name="current_line_1_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="32" slack="0"/>
<pin id="873" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="current_line_1 "/>
</bind>
</comp>

<comp id="878" class="1005" name="counter_internal_blo_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="32" slack="0"/>
<pin id="880" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="counter_internal_blo "/>
</bind>
</comp>

<comp id="887" class="1005" name="tmp_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="1" slack="1"/>
<pin id="889" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="891" class="1005" name="i_s_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="7" slack="0"/>
<pin id="893" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_s "/>
</bind>
</comp>

<comp id="896" class="1005" name="tmp_s_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="1" slack="1"/>
<pin id="898" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="900" class="1005" name="tmp_159_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="1" slack="1"/>
<pin id="902" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_159 "/>
</bind>
</comp>

<comp id="904" class="1005" name="tmp_1362_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="2" slack="2"/>
<pin id="906" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1362 "/>
</bind>
</comp>

<comp id="909" class="1005" name="current_line_in_bloc_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="32" slack="1"/>
<pin id="911" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="current_line_in_bloc "/>
</bind>
</comp>

<comp id="914" class="1005" name="tmp_162_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="1" slack="1"/>
<pin id="916" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_162 "/>
</bind>
</comp>

<comp id="918" class="1005" name="tmp_164_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="1" slack="1"/>
<pin id="920" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_164 "/>
</bind>
</comp>

<comp id="922" class="1005" name="tmp_166_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="1" slack="1"/>
<pin id="924" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_166 "/>
</bind>
</comp>

<comp id="926" class="1005" name="ofm_y_8_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="32" slack="1"/>
<pin id="928" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ofm_y_8 "/>
</bind>
</comp>

<comp id="931" class="1005" name="tmp_167_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="1" slack="1"/>
<pin id="933" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_167 "/>
</bind>
</comp>

<comp id="937" class="1005" name="or_cond_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="1" slack="1"/>
<pin id="939" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="941" class="1005" name="counter_internal_blo_4_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="32" slack="1"/>
<pin id="943" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="counter_internal_blo_4 "/>
</bind>
</comp>

<comp id="947" class="1005" name="tmp_161_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="64" slack="1"/>
<pin id="949" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_161 "/>
</bind>
</comp>

<comp id="955" class="1005" name="inputBuf_0_0_V_add_3_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="3" slack="1"/>
<pin id="957" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_0_0_V_add_3 "/>
</bind>
</comp>

<comp id="960" class="1005" name="inputBuf_1_0_V_add_3_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="3" slack="1"/>
<pin id="962" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_1_0_V_add_3 "/>
</bind>
</comp>

<comp id="965" class="1005" name="inputBuf_2_0_V_add_3_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="3" slack="1"/>
<pin id="967" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_2_0_V_add_3 "/>
</bind>
</comp>

<comp id="970" class="1005" name="inputBuf_3_0_V_add_3_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="3" slack="1"/>
<pin id="972" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_3_0_V_add_3 "/>
</bind>
</comp>

<comp id="975" class="1005" name="tmp_172_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="1" slack="1"/>
<pin id="977" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_172 "/>
</bind>
</comp>

<comp id="979" class="1005" name="tmp_163_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="1" slack="1"/>
<pin id="981" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_163 "/>
</bind>
</comp>

<comp id="983" class="1005" name="tmp_160_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="2" slack="1"/>
<pin id="985" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_160 "/>
</bind>
</comp>

<comp id="989" class="1005" name="inputBuf_0_0_V_loa_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="128" slack="1"/>
<pin id="991" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_0_0_V_loa "/>
</bind>
</comp>

<comp id="994" class="1005" name="inputBuf_1_0_V_loa_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="128" slack="1"/>
<pin id="996" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_1_0_V_loa "/>
</bind>
</comp>

<comp id="999" class="1005" name="inputBuf_2_0_V_loa_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="128" slack="1"/>
<pin id="1001" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_2_0_V_loa "/>
</bind>
</comp>

<comp id="1004" class="1005" name="inputBuf_3_0_V_loa_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="128" slack="1"/>
<pin id="1006" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_3_0_V_loa "/>
</bind>
</comp>

<comp id="1009" class="1005" name="inputBuf_0_1_V_add_3_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="3" slack="1"/>
<pin id="1011" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_0_1_V_add_3 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="inputBuf_1_1_V_add_3_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="3" slack="1"/>
<pin id="1016" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_1_1_V_add_3 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="inputBuf_2_1_V_add_3_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="3" slack="1"/>
<pin id="1021" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_2_1_V_add_3 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="inputBuf_3_1_V_add_3_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="3" slack="1"/>
<pin id="1026" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_3_1_V_add_3 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="tmp_1365_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="2" slack="1"/>
<pin id="1031" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1365 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="inputBuf_0_1_V_add_4_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="3" slack="1"/>
<pin id="1035" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_0_1_V_add_4 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="inputBuf_1_1_V_add_4_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="3" slack="1"/>
<pin id="1040" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_1_1_V_add_4 "/>
</bind>
</comp>

<comp id="1043" class="1005" name="inputBuf_2_1_V_add_4_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="3" slack="1"/>
<pin id="1045" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_2_1_V_add_4 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="inputBuf_3_1_V_add_4_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="3" slack="1"/>
<pin id="1050" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_3_1_V_add_4 "/>
</bind>
</comp>

<comp id="1053" class="1005" name="tmp_1361_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="2" slack="1"/>
<pin id="1055" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1361 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="inputBuf_0_1_V_add_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="3" slack="1"/>
<pin id="1059" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_0_1_V_add "/>
</bind>
</comp>

<comp id="1062" class="1005" name="inputBuf_1_1_V_add_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="3" slack="1"/>
<pin id="1064" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_1_1_V_add "/>
</bind>
</comp>

<comp id="1067" class="1005" name="inputBuf_2_1_V_add_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="3" slack="1"/>
<pin id="1069" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_2_1_V_add "/>
</bind>
</comp>

<comp id="1072" class="1005" name="inputBuf_3_1_V_add_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="3" slack="1"/>
<pin id="1074" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_3_1_V_add "/>
</bind>
</comp>

<comp id="1077" class="1005" name="inputBuf_0_1_V_loa_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="128" slack="1"/>
<pin id="1079" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_0_1_V_loa "/>
</bind>
</comp>

<comp id="1082" class="1005" name="inputBuf_1_1_V_loa_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="128" slack="1"/>
<pin id="1084" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_1_1_V_loa "/>
</bind>
</comp>

<comp id="1087" class="1005" name="inputBuf_2_1_V_loa_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="128" slack="1"/>
<pin id="1089" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_2_1_V_loa "/>
</bind>
</comp>

<comp id="1092" class="1005" name="inputBuf_3_1_V_loa_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="128" slack="1"/>
<pin id="1094" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_3_1_V_loa "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="4" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="18" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="18" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="18" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="18" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="18" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="18" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="60" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="76" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="2" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="58" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="170"><net_src comp="159" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="176"><net_src comp="58" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="182"><net_src comp="171" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="188"><net_src comp="58" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="194"><net_src comp="183" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="200"><net_src comp="58" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="206"><net_src comp="195" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="212"><net_src comp="58" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="218"><net_src comp="207" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="224"><net_src comp="58" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="230"><net_src comp="219" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="236"><net_src comp="58" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="242"><net_src comp="231" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="248"><net_src comp="58" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="254"><net_src comp="243" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="260"><net_src comp="58" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="266"><net_src comp="58" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="272"><net_src comp="58" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="278"><net_src comp="58" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="284"><net_src comp="58" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="290"><net_src comp="58" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="296"><net_src comp="58" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="302"><net_src comp="58" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="267" pin="3"/><net_sink comp="189" pin=2"/></net>

<net id="312"><net_src comp="261" pin="3"/><net_sink comp="177" pin=2"/></net>

<net id="317"><net_src comp="255" pin="3"/><net_sink comp="165" pin=2"/></net>

<net id="322"><net_src comp="273" pin="3"/><net_sink comp="201" pin=2"/></net>

<net id="328"><net_src comp="58" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="334"><net_src comp="58" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="340"><net_src comp="58" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="346"><net_src comp="58" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="352"><net_src comp="58" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="358"><net_src comp="58" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="364"><net_src comp="58" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="370"><net_src comp="58" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="371"><net_src comp="335" pin="3"/><net_sink comp="189" pin=2"/></net>

<net id="372"><net_src comp="329" pin="3"/><net_sink comp="177" pin=2"/></net>

<net id="373"><net_src comp="323" pin="3"/><net_sink comp="165" pin=2"/></net>

<net id="374"><net_src comp="341" pin="3"/><net_sink comp="201" pin=2"/></net>

<net id="394"><net_src comp="26" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="401"><net_src comp="391" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="406"><net_src comp="10" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="411"><net_src comp="10" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="416"><net_src comp="10" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="421"><net_src comp="10" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="426"><net_src comp="10" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="440"><net_src comp="433" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="4" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="449"><net_src comp="430" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="4" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="442" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="4" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="445" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="465"><net_src comp="436" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="433" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="146" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="189" pin=4"/></net>

<net id="475"><net_src comp="470" pin="1"/><net_sink comp="177" pin=4"/></net>

<net id="476"><net_src comp="470" pin="1"/><net_sink comp="165" pin=4"/></net>

<net id="477"><net_src comp="470" pin="1"/><net_sink comp="201" pin=4"/></net>

<net id="478"><net_src comp="470" pin="1"/><net_sink comp="237" pin=4"/></net>

<net id="479"><net_src comp="470" pin="1"/><net_sink comp="225" pin=4"/></net>

<net id="480"><net_src comp="470" pin="1"/><net_sink comp="213" pin=4"/></net>

<net id="481"><net_src comp="470" pin="1"/><net_sink comp="249" pin=4"/></net>

<net id="485"><net_src comp="451" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="490"><net_src comp="462" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="54" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="462" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="501"><net_src comp="482" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="72" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="508"><net_src comp="497" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="10" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="510"><net_src comp="482" pin="1"/><net_sink comp="503" pin=2"/></net>

<net id="515"><net_src comp="503" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="520"><net_src comp="10" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="525"><net_src comp="10" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="530"><net_src comp="10" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="535"><net_src comp="10" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="540"><net_src comp="395" pin="4"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="28" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="395" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="34" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="427" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="42" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="561"><net_src comp="554" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="44" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="575"><net_src comp="566" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="580"><net_src comp="4" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="566" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="563" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="569" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="592"><net_src comp="4" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="569" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="598"><net_src comp="588" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="46" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="588" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="609"><net_src comp="576" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="46" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="615"><net_src comp="576" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="623"><net_src comp="616" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="4" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="629"><net_src comp="619" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="46" pin="0"/><net_sink comp="625" pin=1"/></net>

<net id="635"><net_src comp="619" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="643"><net_src comp="636" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="4" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="649"><net_src comp="639" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="46" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="660"><net_src comp="48" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="661"><net_src comp="651" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="662"><net_src comp="14" pin="0"/><net_sink comp="654" pin=2"/></net>

<net id="663"><net_src comp="50" pin="0"/><net_sink comp="654" pin=3"/></net>

<net id="668"><net_src comp="654" pin="4"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="52" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="674"><net_src comp="430" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="54" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="680"><net_src comp="664" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="670" pin="2"/><net_sink comp="676" pin=1"/></net>

<net id="689"><net_src comp="682" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="4" pin="0"/><net_sink comp="685" pin=1"/></net>

<net id="694"><net_src comp="691" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="696"><net_src comp="691" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="697"><net_src comp="691" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="703"><net_src comp="10" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="704"><net_src comp="427" pin="1"/><net_sink comp="698" pin=2"/></net>

<net id="710"><net_src comp="10" pin="0"/><net_sink comp="705" pin=1"/></net>

<net id="715"><net_src comp="698" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="720"><net_src comp="705" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="725"><net_src comp="44" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="731"><net_src comp="721" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="732"><net_src comp="10" pin="0"/><net_sink comp="726" pin=1"/></net>

<net id="737"><net_src comp="726" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="742"><net_src comp="427" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="4" pin="0"/><net_sink comp="738" pin=1"/></net>

<net id="748"><net_src comp="738" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="752"><net_src comp="442" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="757"><net_src comp="64" pin="0"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="749" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="763"><net_src comp="753" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="770"><net_src comp="466" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="772"><net_src comp="767" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="773"><net_src comp="767" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="774"><net_src comp="767" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="775"><net_src comp="767" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="776"><net_src comp="767" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="777"><net_src comp="767" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="778"><net_src comp="767" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="782"><net_src comp="764" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="786"><net_src comp="466" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="788"><net_src comp="783" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="789"><net_src comp="783" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="790"><net_src comp="783" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="791"><net_src comp="783" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="792"><net_src comp="783" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="793"><net_src comp="783" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="794"><net_src comp="783" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="798"><net_src comp="442" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="807"><net_src comp="74" pin="0"/><net_sink comp="799" pin=0"/></net>

<net id="808"><net_src comp="799" pin="6"/><net_sink comp="152" pin=2"/></net>

<net id="817"><net_src comp="74" pin="0"/><net_sink comp="809" pin=0"/></net>

<net id="818"><net_src comp="809" pin="6"/><net_sink comp="152" pin=2"/></net>

<net id="822"><net_src comp="78" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="824"><net_src comp="819" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="825"><net_src comp="819" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="829"><net_src comp="82" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="831"><net_src comp="826" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="832"><net_src comp="826" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="833"><net_src comp="826" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="837"><net_src comp="86" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="839"><net_src comp="834" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="840"><net_src comp="834" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="844"><net_src comp="90" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="846"><net_src comp="841" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="847"><net_src comp="841" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="848"><net_src comp="841" pin="1"/><net_sink comp="744" pin=1"/></net>

<net id="852"><net_src comp="94" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="854"><net_src comp="849" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="855"><net_src comp="849" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="859"><net_src comp="98" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="861"><net_src comp="856" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="862"><net_src comp="856" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="866"><net_src comp="102" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="868"><net_src comp="863" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="869"><net_src comp="863" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="870"><net_src comp="863" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="874"><net_src comp="106" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="876"><net_src comp="871" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="877"><net_src comp="871" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="881"><net_src comp="110" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="883"><net_src comp="878" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="884"><net_src comp="878" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="885"><net_src comp="878" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="886"><net_src comp="878" pin="1"/><net_sink comp="733" pin=1"/></net>

<net id="890"><net_src comp="536" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="894"><net_src comp="542" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="899"><net_src comp="548" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="903"><net_src comp="557" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="907"><net_src comp="572" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="912"><net_src comp="582" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="917"><net_src comp="594" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="921"><net_src comp="605" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="925"><net_src comp="625" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="929"><net_src comp="639" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="705" pin=2"/></net>

<net id="934"><net_src comp="645" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="936"><net_src comp="931" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="940"><net_src comp="676" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="944"><net_src comp="685" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="946"><net_src comp="941" pin="1"/><net_sink comp="726" pin=2"/></net>

<net id="950"><net_src comp="691" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="952"><net_src comp="947" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="953"><net_src comp="947" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="954"><net_src comp="947" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="958"><net_src comp="159" pin="3"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="963"><net_src comp="171" pin="3"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="968"><net_src comp="183" pin="3"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="973"><net_src comp="195" pin="3"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="978"><net_src comp="486" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="982"><net_src comp="486" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="986"><net_src comp="759" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="799" pin=5"/></net>

<net id="988"><net_src comp="983" pin="1"/><net_sink comp="809" pin=5"/></net>

<net id="992"><net_src comp="165" pin="3"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="997"><net_src comp="177" pin="3"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="799" pin=2"/></net>

<net id="1002"><net_src comp="189" pin="3"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="799" pin=3"/></net>

<net id="1007"><net_src comp="201" pin="3"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="799" pin=4"/></net>

<net id="1012"><net_src comp="207" pin="3"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="1017"><net_src comp="219" pin="3"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="1022"><net_src comp="231" pin="3"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="1027"><net_src comp="243" pin="3"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="1032"><net_src comp="779" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1036"><net_src comp="279" pin="3"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="1041"><net_src comp="285" pin="3"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="1046"><net_src comp="291" pin="3"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="1051"><net_src comp="297" pin="3"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="1056"><net_src comp="795" pin="1"/><net_sink comp="1053" pin=0"/></net>

<net id="1060"><net_src comp="347" pin="3"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="1065"><net_src comp="353" pin="3"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="1070"><net_src comp="359" pin="3"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="1075"><net_src comp="365" pin="3"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="1080"><net_src comp="213" pin="3"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="809" pin=1"/></net>

<net id="1085"><net_src comp="225" pin="3"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="809" pin=2"/></net>

<net id="1090"><net_src comp="237" pin="3"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="809" pin=3"/></net>

<net id="1095"><net_src comp="249" pin="3"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="809" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {5 6 }
 - Input state : 
	Port: StreamingConvolution.4 : in_V_V | {3 4 }
  - Chain level:
	State 1
		StgValue_27 : 1
		StgValue_28 : 1
		StgValue_29 : 1
		StgValue_30 : 1
		StgValue_31 : 1
		StgValue_32 : 1
		StgValue_33 : 1
		StgValue_34 : 1
		StgValue_35 : 1
		StgValue_36 : 1
	State 2
		tmp : 1
		i_s : 1
		StgValue_42 : 2
		tmp_s : 1
		StgValue_47 : 2
		tmp_159 : 1
		StgValue_50 : 2
		tmp_1362 : 1
		k_y_8 : 1
		current_line_in_bloc : 1
		k_x_8 : 1
		tmp_162 : 2
		StgValue_59 : 3
		StgValue_60 : 2
		tmp_164 : 2
		StgValue_63 : 3
		StgValue_65 : 2
		ofm_x_8 : 1
		tmp_166 : 2
		StgValue_71 : 3
		StgValue_73 : 2
		ofm_y_8 : 1
		tmp_167 : 2
		tmp_1364 : 1
		icmp : 2
		tmp_168 : 1
		or_cond : 3
		StgValue_86 : 3
		current_line_3 : 1
		counter_internal_blo_4 : 1
		current_line_s : 1
		empty_1196 : 1
	State 3
		inputBuf_0_0_V_add_3 : 1
		inputBuf_0_0_V_loa : 2
		inputBuf_1_0_V_add_3 : 1
		inputBuf_1_0_V_loa : 2
		inputBuf_2_0_V_add_3 : 1
		inputBuf_2_0_V_loa : 2
		inputBuf_3_0_V_add_3 : 1
		inputBuf_3_0_V_loa : 2
		p_inp_1 : 1
		StgValue_107 : 2
		StgValue_108 : 1
		empty_1199 : 1
		StgValue_115 : 1
		read_block_8 : 1
		current_block_write_4 : 1
		StgValue_123 : 2
		p_s : 1
		StgValue_126 : 2
		inp_5 : 1
		StgValue_133 : 2
		StgValue_134 : 1
		current_block_write_s : 1
		read_block : 1
		StgValue_143 : 2
	State 4
		tmp_1363 : 1
		tmp1 : 2
		tmp_160 : 3
		inputBuf_0_1_V_loa : 1
		inputBuf_1_1_V_loa : 1
		inputBuf_2_1_V_loa : 1
		inputBuf_3_1_V_loa : 1
		tmp_1365 : 1
		inputBuf_0_0_V_add_4 : 1
		inputBuf_1_0_V_add_4 : 1
		inputBuf_2_0_V_add_4 : 1
		inputBuf_3_0_V_add_4 : 1
		empty_1198 : 1
		inputBuf_0_1_V_add_4 : 1
		inputBuf_1_1_V_add_4 : 1
		inputBuf_2_1_V_add_4 : 1
		inputBuf_3_1_V_add_4 : 1
		StgValue_174 : 2
		StgValue_175 : 2
		StgValue_176 : 2
		StgValue_177 : 2
		StgValue_178 : 2
		current_block_write_5 : 1
		empty_1200 : 1
		StgValue_183 : 2
		tmp_1361 : 1
		inputBuf_0_0_V_add : 1
		inputBuf_1_0_V_add : 1
		inputBuf_2_0_V_add : 1
		inputBuf_3_0_V_add : 1
		inputBuf_0_1_V_add : 1
		inputBuf_1_1_V_add : 1
		inputBuf_2_1_V_add : 1
		inputBuf_3_1_V_add : 1
		StgValue_197 : 2
		StgValue_198 : 2
		StgValue_199 : 2
		StgValue_200 : 2
		StgValue_201 : 2
		current_block_write_9 : 1
		StgValue_204 : 2
	State 5
		StgValue_207 : 1
	State 6
		StgValue_229 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |           grp_fu_436          |    0    |    39   |
|          |           grp_fu_445          |    0    |    39   |
|          |           grp_fu_451          |    0    |    39   |
|          |           i_s_fu_542          |    0    |    15   |
|          |          k_y_8_fu_576         |    0    |    39   |
|          |  current_line_in_bloc_fu_582  |    0    |    39   |
|    add   |          k_x_8_fu_588         |    0    |    39   |
|          |         ofm_x_8_fu_619        |    0    |    39   |
|          |         ofm_y_8_fu_639        |    0    |    39   |
|          | counter_internal_blo_4_fu_685 |    0    |    39   |
|          |          inp_5_fu_738         |    0    |    39   |
|          |          tmp1_fu_753          |    0    |    5    |
|          |         tmp_160_fu_759        |    0    |    5    |
|----------|-------------------------------|---------|---------|
|          |           grp_fu_486          |    0    |    18   |
|          |           grp_fu_497          |    0    |    18   |
|          |           tmp_fu_536          |    0    |    11   |
|          |          tmp_s_fu_548         |    0    |    18   |
|          |         tmp_159_fu_557        |    0    |    18   |
|   icmp   |         tmp_162_fu_594        |    0    |    18   |
|          |         tmp_164_fu_605        |    0    |    18   |
|          |         tmp_166_fu_625        |    0    |    18   |
|          |         tmp_167_fu_645        |    0    |    18   |
|          |          icmp_fu_664          |    0    |    18   |
|          |         tmp_168_fu_670        |    0    |    18   |
|          |         tmp_175_fu_721        |    0    |    18   |
|----------|-------------------------------|---------|---------|
|          |           grp_fu_503          |    0    |    32   |
|  select  |         p_inp_1_fu_698        |    0    |    32   |
|          |        p_ofm_y_8_fu_705       |    0    |    32   |
|          |           p_s_fu_726          |    0    |    32   |
|----------|-------------------------------|---------|---------|
|    mux   |        tmp_V_30_fu_799        |    0    |    21   |
|          |        tmp_V_31_fu_809        |    0    |    21   |
|----------|-------------------------------|---------|---------|
|    and   |         or_cond_fu_676        |    0    |    2    |
|----------|-------------------------------|---------|---------|
|   read   |        grp_read_fu_146        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |        grp_write_fu_152       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        tmp_1362_fu_572        |    0    |    0    |
|   trunc  |        tmp_1363_fu_749        |    0    |    0    |
|          |        tmp_1365_fu_779        |    0    |    0    |
|          |        tmp_1361_fu_795        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|partselect|        tmp_1364_fu_654        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |         tmp_161_fu_691        |    0    |    0    |
|   zext   |         tmp_169_fu_767        |    0    |    0    |
|          |         tmp_158_fu_783        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   796   |
|----------|-------------------------------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|inputBuf_0_0_V|    0   |   256  |   10   |
|inputBuf_0_1_V|    0   |   256  |   10   |
|inputBuf_1_0_V|    0   |   256  |   10   |
|inputBuf_1_1_V|    0   |   256  |   10   |
|inputBuf_2_0_V|    0   |   256  |   10   |
|inputBuf_2_1_V|    0   |   256  |   10   |
|inputBuf_3_0_V|    0   |   256  |   10   |
|inputBuf_3_1_V|    0   |   256  |   10   |
+--------------+--------+--------+--------+
|     Total    |    0   |  2048  |   80   |
+--------------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|counter_internal_blo_4_reg_941|   32   |
| counter_internal_blo_reg_878 |   32   |
| current_block_write_1_reg_863|   32   |
|    current_line_1_reg_871    |   32   |
| current_line_in_bloc_reg_909 |   32   |
|           i_reg_391          |    7   |
|          i_s_reg_891         |    7   |
|         inp_1_reg_841        |   32   |
| inputBuf_0_0_V_add_3_reg_955 |    3   |
|  inputBuf_0_0_V_loa_reg_989  |   128  |
| inputBuf_0_1_V_add_3_reg_1009|    3   |
| inputBuf_0_1_V_add_4_reg_1033|    3   |
|  inputBuf_0_1_V_add_reg_1057 |    3   |
|  inputBuf_0_1_V_loa_reg_1077 |   128  |
| inputBuf_1_0_V_add_3_reg_960 |    3   |
|  inputBuf_1_0_V_loa_reg_994  |   128  |
| inputBuf_1_1_V_add_3_reg_1014|    3   |
| inputBuf_1_1_V_add_4_reg_1038|    3   |
|  inputBuf_1_1_V_add_reg_1062 |    3   |
|  inputBuf_1_1_V_loa_reg_1082 |   128  |
| inputBuf_2_0_V_add_3_reg_965 |    3   |
|  inputBuf_2_0_V_loa_reg_999  |   128  |
| inputBuf_2_1_V_add_3_reg_1019|    3   |
| inputBuf_2_1_V_add_4_reg_1043|    3   |
|  inputBuf_2_1_V_add_reg_1067 |    3   |
|  inputBuf_2_1_V_loa_reg_1087 |   128  |
| inputBuf_3_0_V_add_3_reg_970 |    3   |
|  inputBuf_3_0_V_loa_reg_1004 |   128  |
| inputBuf_3_1_V_add_3_reg_1024|    3   |
| inputBuf_3_1_V_add_4_reg_1048|    3   |
|  inputBuf_3_1_V_add_reg_1072 |    3   |
|  inputBuf_3_1_V_loa_reg_1092 |   128  |
|         k_x_1_reg_849        |   32   |
|         k_y_1_reg_834        |   32   |
|        ofm_x_1_reg_826       |   32   |
|        ofm_y_1_reg_819       |   32   |
|        ofm_y_8_reg_926       |   32   |
|        or_cond_reg_937       |    1   |
|     read_block_1_reg_856     |   32   |
|            reg_462           |   32   |
|            reg_466           |   32   |
|            reg_470           |   128  |
|            reg_482           |   32   |
|       tmp_1361_reg_1053      |    2   |
|       tmp_1362_reg_904       |    2   |
|       tmp_1365_reg_1029      |    2   |
|        tmp_159_reg_900       |    1   |
|        tmp_160_reg_983       |    2   |
|        tmp_161_reg_947       |   64   |
|        tmp_162_reg_914       |    1   |
|        tmp_163_reg_979       |    1   |
|        tmp_164_reg_918       |    1   |
|        tmp_166_reg_922       |    1   |
|        tmp_167_reg_931       |    1   |
|        tmp_172_reg_975       |    1   |
|          tmp_reg_887         |    1   |
|         tmp_s_reg_896        |    1   |
+------------------------------+--------+
|             Total            |  1776  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_152 |  p2  |   2  |  128 |   256  ||    9    |
| grp_access_fu_165 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_165 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_177 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_177 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_189 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_189 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_201 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_201 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_213 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_213 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_225 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_225 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_237 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_237 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_249 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_249 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   304  ||  30.073 ||   153   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   796  |
|   Memory  |    0   |    -   |  2048  |   80   |
|Multiplexer|    -   |   30   |    -   |   153  |
|  Register |    -   |    -   |  1776  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   30   |  3824  |  1029  |
+-----------+--------+--------+--------+--------+
