{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1473384124761 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1473384124766 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 08 20:22:04 2016 " "Processing started: Thu Sep 08 20:22:04 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1473384124766 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1473384124766 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off adder2 -c adder2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off adder2 -c adder2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1473384124766 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "adder2_7_1200mv_85c_slow.svo E:/School/University of Illinois/ECE 385/Lab04/SystemVerilog_L04/simulation/modelsim/ simulation " "Generated file adder2_7_1200mv_85c_slow.svo in folder \"E:/School/University of Illinois/ECE 385/Lab04/SystemVerilog_L04/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1473384125308 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "adder2_7_1200mv_0c_slow.svo E:/School/University of Illinois/ECE 385/Lab04/SystemVerilog_L04/simulation/modelsim/ simulation " "Generated file adder2_7_1200mv_0c_slow.svo in folder \"E:/School/University of Illinois/ECE 385/Lab04/SystemVerilog_L04/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1473384125330 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "adder2_min_1200mv_0c_fast.svo E:/School/University of Illinois/ECE 385/Lab04/SystemVerilog_L04/simulation/modelsim/ simulation " "Generated file adder2_min_1200mv_0c_fast.svo in folder \"E:/School/University of Illinois/ECE 385/Lab04/SystemVerilog_L04/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1473384125351 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "adder2.svo E:/School/University of Illinois/ECE 385/Lab04/SystemVerilog_L04/simulation/modelsim/ simulation " "Generated file adder2.svo in folder \"E:/School/University of Illinois/ECE 385/Lab04/SystemVerilog_L04/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1473384125372 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "adder2_7_1200mv_85c_v_slow.sdo E:/School/University of Illinois/ECE 385/Lab04/SystemVerilog_L04/simulation/modelsim/ simulation " "Generated file adder2_7_1200mv_85c_v_slow.sdo in folder \"E:/School/University of Illinois/ECE 385/Lab04/SystemVerilog_L04/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1473384125393 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "adder2_7_1200mv_0c_v_slow.sdo E:/School/University of Illinois/ECE 385/Lab04/SystemVerilog_L04/simulation/modelsim/ simulation " "Generated file adder2_7_1200mv_0c_v_slow.sdo in folder \"E:/School/University of Illinois/ECE 385/Lab04/SystemVerilog_L04/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1473384125413 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "adder2_min_1200mv_0c_v_fast.sdo E:/School/University of Illinois/ECE 385/Lab04/SystemVerilog_L04/simulation/modelsim/ simulation " "Generated file adder2_min_1200mv_0c_v_fast.sdo in folder \"E:/School/University of Illinois/ECE 385/Lab04/SystemVerilog_L04/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1473384125436 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "adder2_v.sdo E:/School/University of Illinois/ECE 385/Lab04/SystemVerilog_L04/simulation/modelsim/ simulation " "Generated file adder2_v.sdo in folder \"E:/School/University of Illinois/ECE 385/Lab04/SystemVerilog_L04/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1473384125457 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "593 " "Peak virtual memory: 593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1473384125526 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 08 20:22:05 2016 " "Processing ended: Thu Sep 08 20:22:05 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1473384125526 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1473384125526 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1473384125526 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1473384125526 ""}
