Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Nov 05 12:33:25 2016
| Host         : ECE400-F6M7KB2 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file mx_rcvr_control_sets_placed.rpt
| Design       : mx_rcvr
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    21 |
| Unused register locations in slices containing registers |    96 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              27 |            9 |
| Yes          | No                    | No                     |              36 |           17 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              26 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------+----------------------------------+--------------------------------+------------------+----------------+
|       Clock Signal       |           Enable Signal          |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+--------------------------+----------------------------------+--------------------------------+------------------+----------------+
|  CLKENB3/SixteenBaudRate |                                  |                                |                1 |              1 |
|  clk_IBUF_BUFG           | COR_BIT/d0_reg                   |                                |                1 |              1 |
|  clk_IBUF_BUFG           | COR_BIT/d1_reg                   |                                |                1 |              1 |
|  clk_IBUF_BUFG           | COR_BIT/d2_reg                   |                                |                1 |              1 |
|  clk_IBUF_BUFG           | COR_BIT/d3_reg                   |                                |                1 |              1 |
|  clk_IBUF_BUFG           | COR_BIT/d4_reg                   |                                |                1 |              1 |
|  clk_IBUF_BUFG           | COR_BIT/d5_reg                   |                                |                1 |              1 |
|  clk_IBUF_BUFG           | COR_BIT/d6_reg                   |                                |                1 |              1 |
|  clk_IBUF_BUFG           | COR_BIT/d7_reg                   |                                |                1 |              1 |
|  clk_IBUF_BUFG           | error_i_1_n_0                    | rst_IBUF                       |                1 |              1 |
|  clk_IBUF_BUFG           | CLKENB3/time_count_reg[0][0]     | COR_EOF/time_count_reg[0]_0[0] |                2 |              4 |
|  clk_IBUF_BUFG           | CLKENB3/time_count_sfd_reg[0][0] | COR_EOF/SR[0]                  |                1 |              4 |
|  clk_IBUF_BUFG           | COR_PREAM/E[0]                   | clear                          |                1 |              4 |
|  clk_IBUF_BUFG           | CLKENB3/SixteenBaudRate          | rst_IBUF                       |                3 |              5 |
|  clk_IBUF_BUFG           |                                  |                                |                4 |              6 |
|  CLKENB/CLK              |                                  |                                |                4 |              8 |
|  clk_IBUF_BUFG           | CLKENB3/E[0]                     | CLKENB3/SR[0]                  |                3 |              8 |
|  clk_IBUF_BUFG           | COR_BIT/enb_pre                  |                                |                3 |              8 |
|  clk_IBUF_BUFG           | COR_BIT/enb_sfd                  |                                |                3 |              8 |
|  clk_IBUF_BUFG           | CLKENB3/enb_eof                  |                                |                3 |             12 |
|  clk_IBUF_BUFG           |                                  | rst_IBUF                       |                9 |             27 |
+--------------------------+----------------------------------+--------------------------------+------------------+----------------+


