
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:09 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_27776:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0ef815 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x653247 and fs3 == 0 and fe3 == 0xdd and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0ef815; op2val:0x3fe53247;
op3val:0x6e81ffff; valaddr_reg:x3; val_offset:83328*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83328*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27777:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0ef815 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x653247 and fs3 == 0 and fe3 == 0xdd and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0ef815; op2val:0x3fe53247;
op3val:0x6e83ffff; valaddr_reg:x3; val_offset:83331*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83331*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27778:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0ef815 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x653247 and fs3 == 0 and fe3 == 0xdd and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0ef815; op2val:0x3fe53247;
op3val:0x6e87ffff; valaddr_reg:x3; val_offset:83334*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83334*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27779:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0ef815 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x653247 and fs3 == 0 and fe3 == 0xdd and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0ef815; op2val:0x3fe53247;
op3val:0x6e8fffff; valaddr_reg:x3; val_offset:83337*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83337*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27780:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0ef815 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x653247 and fs3 == 0 and fe3 == 0xdd and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0ef815; op2val:0x3fe53247;
op3val:0x6e9fffff; valaddr_reg:x3; val_offset:83340*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83340*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27781:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0ef815 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x653247 and fs3 == 0 and fe3 == 0xdd and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0ef815; op2val:0x3fe53247;
op3val:0x6ebfffff; valaddr_reg:x3; val_offset:83343*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83343*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27782:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0ef815 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x653247 and fs3 == 0 and fe3 == 0xdd and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0ef815; op2val:0x3fe53247;
op3val:0x6ec00000; valaddr_reg:x3; val_offset:83346*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83346*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27783:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0ef815 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x653247 and fs3 == 0 and fe3 == 0xdd and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0ef815; op2val:0x3fe53247;
op3val:0x6ee00000; valaddr_reg:x3; val_offset:83349*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83349*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27784:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0ef815 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x653247 and fs3 == 0 and fe3 == 0xdd and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0ef815; op2val:0x3fe53247;
op3val:0x6ef00000; valaddr_reg:x3; val_offset:83352*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83352*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27785:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0ef815 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x653247 and fs3 == 0 and fe3 == 0xdd and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0ef815; op2val:0x3fe53247;
op3val:0x6ef80000; valaddr_reg:x3; val_offset:83355*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83355*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27786:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0ef815 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x653247 and fs3 == 0 and fe3 == 0xdd and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0ef815; op2val:0x3fe53247;
op3val:0x6efc0000; valaddr_reg:x3; val_offset:83358*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83358*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27787:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0ef815 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x653247 and fs3 == 0 and fe3 == 0xdd and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0ef815; op2val:0x3fe53247;
op3val:0x6efe0000; valaddr_reg:x3; val_offset:83361*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83361*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27788:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0ef815 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x653247 and fs3 == 0 and fe3 == 0xdd and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0ef815; op2val:0x3fe53247;
op3val:0x6eff0000; valaddr_reg:x3; val_offset:83364*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83364*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27789:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0ef815 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x653247 and fs3 == 0 and fe3 == 0xdd and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0ef815; op2val:0x3fe53247;
op3val:0x6eff8000; valaddr_reg:x3; val_offset:83367*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83367*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27790:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0ef815 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x653247 and fs3 == 0 and fe3 == 0xdd and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0ef815; op2val:0x3fe53247;
op3val:0x6effc000; valaddr_reg:x3; val_offset:83370*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83370*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27791:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0ef815 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x653247 and fs3 == 0 and fe3 == 0xdd and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0ef815; op2val:0x3fe53247;
op3val:0x6effe000; valaddr_reg:x3; val_offset:83373*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83373*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27792:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0ef815 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x653247 and fs3 == 0 and fe3 == 0xdd and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0ef815; op2val:0x3fe53247;
op3val:0x6efff000; valaddr_reg:x3; val_offset:83376*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83376*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27793:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0ef815 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x653247 and fs3 == 0 and fe3 == 0xdd and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0ef815; op2val:0x3fe53247;
op3val:0x6efff800; valaddr_reg:x3; val_offset:83379*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83379*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27794:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0ef815 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x653247 and fs3 == 0 and fe3 == 0xdd and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0ef815; op2val:0x3fe53247;
op3val:0x6efffc00; valaddr_reg:x3; val_offset:83382*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83382*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27795:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0ef815 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x653247 and fs3 == 0 and fe3 == 0xdd and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0ef815; op2val:0x3fe53247;
op3val:0x6efffe00; valaddr_reg:x3; val_offset:83385*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83385*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27796:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0ef815 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x653247 and fs3 == 0 and fe3 == 0xdd and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0ef815; op2val:0x3fe53247;
op3val:0x6effff00; valaddr_reg:x3; val_offset:83388*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83388*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27797:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0ef815 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x653247 and fs3 == 0 and fe3 == 0xdd and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0ef815; op2val:0x3fe53247;
op3val:0x6effff80; valaddr_reg:x3; val_offset:83391*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83391*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27798:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0ef815 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x653247 and fs3 == 0 and fe3 == 0xdd and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0ef815; op2val:0x3fe53247;
op3val:0x6effffc0; valaddr_reg:x3; val_offset:83394*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83394*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27799:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0ef815 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x653247 and fs3 == 0 and fe3 == 0xdd and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0ef815; op2val:0x3fe53247;
op3val:0x6effffe0; valaddr_reg:x3; val_offset:83397*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83397*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27800:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0ef815 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x653247 and fs3 == 0 and fe3 == 0xdd and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0ef815; op2val:0x3fe53247;
op3val:0x6efffff0; valaddr_reg:x3; val_offset:83400*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83400*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27801:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0ef815 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x653247 and fs3 == 0 and fe3 == 0xdd and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0ef815; op2val:0x3fe53247;
op3val:0x6efffff8; valaddr_reg:x3; val_offset:83403*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83403*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27802:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0ef815 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x653247 and fs3 == 0 and fe3 == 0xdd and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0ef815; op2val:0x3fe53247;
op3val:0x6efffffc; valaddr_reg:x3; val_offset:83406*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83406*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27803:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0ef815 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x653247 and fs3 == 0 and fe3 == 0xdd and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0ef815; op2val:0x3fe53247;
op3val:0x6efffffe; valaddr_reg:x3; val_offset:83409*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83409*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27804:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0ef815 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x653247 and fs3 == 0 and fe3 == 0xdd and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0ef815; op2val:0x3fe53247;
op3val:0x6effffff; valaddr_reg:x3; val_offset:83412*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83412*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27805:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0ef815 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x653247 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0ef815; op2val:0x3fe53247;
op3val:0x7f000001; valaddr_reg:x3; val_offset:83415*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83415*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27806:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0ef815 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x653247 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0ef815; op2val:0x3fe53247;
op3val:0x7f000003; valaddr_reg:x3; val_offset:83418*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83418*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27807:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0ef815 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x653247 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0ef815; op2val:0x3fe53247;
op3val:0x7f000007; valaddr_reg:x3; val_offset:83421*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83421*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27808:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0ef815 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x653247 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0ef815; op2val:0x3fe53247;
op3val:0x7f199999; valaddr_reg:x3; val_offset:83424*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83424*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27809:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0ef815 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x653247 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0ef815; op2val:0x3fe53247;
op3val:0x7f249249; valaddr_reg:x3; val_offset:83427*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83427*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27810:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0ef815 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x653247 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0ef815; op2val:0x3fe53247;
op3val:0x7f333333; valaddr_reg:x3; val_offset:83430*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83430*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27811:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0ef815 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x653247 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0ef815; op2val:0x3fe53247;
op3val:0x7f36db6d; valaddr_reg:x3; val_offset:83433*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83433*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27812:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0ef815 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x653247 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0ef815; op2val:0x3fe53247;
op3val:0x7f3bbbbb; valaddr_reg:x3; val_offset:83436*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83436*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27813:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0ef815 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x653247 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0ef815; op2val:0x3fe53247;
op3val:0x7f444444; valaddr_reg:x3; val_offset:83439*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83439*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27814:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0ef815 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x653247 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0ef815; op2val:0x3fe53247;
op3val:0x7f4ccccc; valaddr_reg:x3; val_offset:83442*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83442*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27815:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0ef815 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x653247 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0ef815; op2val:0x3fe53247;
op3val:0x7f5b6db6; valaddr_reg:x3; val_offset:83445*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83445*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27816:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0ef815 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x653247 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0ef815; op2val:0x3fe53247;
op3val:0x7f666666; valaddr_reg:x3; val_offset:83448*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83448*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27817:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0ef815 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x653247 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0ef815; op2val:0x3fe53247;
op3val:0x7f6db6db; valaddr_reg:x3; val_offset:83451*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83451*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27818:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0ef815 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x653247 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0ef815; op2val:0x3fe53247;
op3val:0x7f7ffff8; valaddr_reg:x3; val_offset:83454*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83454*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27819:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0ef815 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x653247 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0ef815; op2val:0x3fe53247;
op3val:0x7f7ffffc; valaddr_reg:x3; val_offset:83457*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83457*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27820:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0ef815 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x653247 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0ef815; op2val:0x3fe53247;
op3val:0x7f7ffffe; valaddr_reg:x3; val_offset:83460*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83460*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27821:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xee and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x77000000; valaddr_reg:x3; val_offset:83463*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83463*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27822:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xee and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x77000001; valaddr_reg:x3; val_offset:83466*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83466*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27823:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xee and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x77000003; valaddr_reg:x3; val_offset:83469*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83469*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27824:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xee and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x77000007; valaddr_reg:x3; val_offset:83472*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83472*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27825:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xee and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x7700000f; valaddr_reg:x3; val_offset:83475*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83475*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27826:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xee and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x7700001f; valaddr_reg:x3; val_offset:83478*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83478*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27827:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xee and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x7700003f; valaddr_reg:x3; val_offset:83481*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83481*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27828:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xee and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x7700007f; valaddr_reg:x3; val_offset:83484*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83484*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27829:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xee and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x770000ff; valaddr_reg:x3; val_offset:83487*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83487*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27830:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xee and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x770001ff; valaddr_reg:x3; val_offset:83490*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83490*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27831:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xee and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x770003ff; valaddr_reg:x3; val_offset:83493*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83493*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27832:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xee and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x770007ff; valaddr_reg:x3; val_offset:83496*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83496*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27833:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xee and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x77000fff; valaddr_reg:x3; val_offset:83499*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83499*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27834:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xee and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x77001fff; valaddr_reg:x3; val_offset:83502*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83502*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27835:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xee and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x77003fff; valaddr_reg:x3; val_offset:83505*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83505*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27836:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xee and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x77007fff; valaddr_reg:x3; val_offset:83508*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83508*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27837:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xee and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x7700ffff; valaddr_reg:x3; val_offset:83511*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83511*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27838:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xee and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x7701ffff; valaddr_reg:x3; val_offset:83514*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83514*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27839:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xee and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x7703ffff; valaddr_reg:x3; val_offset:83517*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83517*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27840:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xee and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x7707ffff; valaddr_reg:x3; val_offset:83520*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83520*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27841:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xee and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x770fffff; valaddr_reg:x3; val_offset:83523*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83523*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27842:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xee and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x771fffff; valaddr_reg:x3; val_offset:83526*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83526*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27843:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xee and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x773fffff; valaddr_reg:x3; val_offset:83529*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83529*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27844:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xee and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x77400000; valaddr_reg:x3; val_offset:83532*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83532*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27845:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xee and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x77600000; valaddr_reg:x3; val_offset:83535*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83535*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27846:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xee and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x77700000; valaddr_reg:x3; val_offset:83538*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83538*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27847:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xee and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x77780000; valaddr_reg:x3; val_offset:83541*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83541*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27848:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xee and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x777c0000; valaddr_reg:x3; val_offset:83544*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83544*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27849:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xee and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x777e0000; valaddr_reg:x3; val_offset:83547*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83547*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27850:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xee and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x777f0000; valaddr_reg:x3; val_offset:83550*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83550*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27851:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xee and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x777f8000; valaddr_reg:x3; val_offset:83553*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83553*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27852:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xee and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x777fc000; valaddr_reg:x3; val_offset:83556*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83556*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27853:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xee and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x777fe000; valaddr_reg:x3; val_offset:83559*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83559*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27854:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xee and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x777ff000; valaddr_reg:x3; val_offset:83562*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83562*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27855:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xee and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x777ff800; valaddr_reg:x3; val_offset:83565*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83565*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27856:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xee and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x777ffc00; valaddr_reg:x3; val_offset:83568*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83568*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27857:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xee and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x777ffe00; valaddr_reg:x3; val_offset:83571*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83571*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27858:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xee and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x777fff00; valaddr_reg:x3; val_offset:83574*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83574*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27859:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xee and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x777fff80; valaddr_reg:x3; val_offset:83577*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83577*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27860:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xee and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x777fffc0; valaddr_reg:x3; val_offset:83580*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83580*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27861:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xee and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x777fffe0; valaddr_reg:x3; val_offset:83583*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83583*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27862:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xee and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x777ffff0; valaddr_reg:x3; val_offset:83586*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83586*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27863:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xee and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x777ffff8; valaddr_reg:x3; val_offset:83589*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83589*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27864:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xee and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x777ffffc; valaddr_reg:x3; val_offset:83592*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83592*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27865:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xee and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x777ffffe; valaddr_reg:x3; val_offset:83595*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83595*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27866:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xee and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x777fffff; valaddr_reg:x3; val_offset:83598*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83598*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27867:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x7f000001; valaddr_reg:x3; val_offset:83601*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83601*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27868:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x7f000003; valaddr_reg:x3; val_offset:83604*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83604*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27869:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x7f000007; valaddr_reg:x3; val_offset:83607*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83607*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27870:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x7f199999; valaddr_reg:x3; val_offset:83610*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83610*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27871:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x7f249249; valaddr_reg:x3; val_offset:83613*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83613*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27872:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x7f333333; valaddr_reg:x3; val_offset:83616*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83616*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27873:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x7f36db6d; valaddr_reg:x3; val_offset:83619*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83619*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27874:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x7f3bbbbb; valaddr_reg:x3; val_offset:83622*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83622*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27875:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x7f444444; valaddr_reg:x3; val_offset:83625*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83625*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27876:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x7f4ccccc; valaddr_reg:x3; val_offset:83628*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83628*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27877:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x7f5b6db6; valaddr_reg:x3; val_offset:83631*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83631*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27878:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x7f666666; valaddr_reg:x3; val_offset:83634*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83634*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27879:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x7f6db6db; valaddr_reg:x3; val_offset:83637*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83637*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27880:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x7f7ffff8; valaddr_reg:x3; val_offset:83640*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83640*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27881:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x7f7ffffc; valaddr_reg:x3; val_offset:83643*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83643*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27882:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f3001 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x64d8c4 and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f3001; op2val:0x3fe4d8c4;
op3val:0x7f7ffffe; valaddr_reg:x3; val_offset:83646*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83646*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27883:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f447a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f447a; op2val:0x0;
op3val:0x1; valaddr_reg:x3; val_offset:83649*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83649*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27884:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f447a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f447a; op2val:0x0;
op3val:0x3; valaddr_reg:x3; val_offset:83652*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83652*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27885:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f447a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f447a; op2val:0x0;
op3val:0x7; valaddr_reg:x3; val_offset:83655*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83655*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27886:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f447a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f447a; op2val:0x0;
op3val:0x199999; valaddr_reg:x3; val_offset:83658*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83658*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27887:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f447a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f447a; op2val:0x0;
op3val:0x249249; valaddr_reg:x3; val_offset:83661*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83661*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27888:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f447a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f447a; op2val:0x0;
op3val:0x333333; valaddr_reg:x3; val_offset:83664*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83664*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27889:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f447a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f447a; op2val:0x0;
op3val:0x36db6d; valaddr_reg:x3; val_offset:83667*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83667*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27890:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f447a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f447a; op2val:0x0;
op3val:0x3bbbbb; valaddr_reg:x3; val_offset:83670*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83670*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27891:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f447a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f447a; op2val:0x0;
op3val:0x444444; valaddr_reg:x3; val_offset:83673*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83673*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27892:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f447a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f447a; op2val:0x0;
op3val:0x4ccccc; valaddr_reg:x3; val_offset:83676*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83676*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27893:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f447a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f447a; op2val:0x0;
op3val:0x5b6db6; valaddr_reg:x3; val_offset:83679*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83679*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27894:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f447a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f447a; op2val:0x0;
op3val:0x666666; valaddr_reg:x3; val_offset:83682*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83682*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27895:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f447a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f447a; op2val:0x0;
op3val:0x6db6db; valaddr_reg:x3; val_offset:83685*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83685*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27896:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f447a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f447a; op2val:0x0;
op3val:0x7ffff8; valaddr_reg:x3; val_offset:83688*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83688*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27897:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f447a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f447a; op2val:0x0;
op3val:0x7ffffc; valaddr_reg:x3; val_offset:83691*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83691*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27898:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f447a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f447a; op2val:0x0;
op3val:0x7ffffe; valaddr_reg:x3; val_offset:83694*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83694*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27899:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f447a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x08 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f447a; op2val:0x0;
op3val:0x4000000; valaddr_reg:x3; val_offset:83697*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83697*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27900:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f447a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x08 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f447a; op2val:0x0;
op3val:0x4000001; valaddr_reg:x3; val_offset:83700*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83700*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27901:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f447a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x08 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f447a; op2val:0x0;
op3val:0x4000003; valaddr_reg:x3; val_offset:83703*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83703*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27902:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f447a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x08 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f447a; op2val:0x0;
op3val:0x4000007; valaddr_reg:x3; val_offset:83706*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83706*0 + 3*217*FLEN/8, x4, x1, x2)

inst_27903:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0f447a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x08 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0f447a; op2val:0x0;
op3val:0x400000f; valaddr_reg:x3; val_offset:83709*0 + 3*217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 83709*0 + 3*217*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2131687445,32,FLEN)
NAN_BOXED(1071985223,32,FLEN)
NAN_BOXED(1854013439,32,FLEN)
NAN_BOXED(2131687445,32,FLEN)
NAN_BOXED(1071985223,32,FLEN)
NAN_BOXED(1854144511,32,FLEN)
NAN_BOXED(2131687445,32,FLEN)
NAN_BOXED(1071985223,32,FLEN)
NAN_BOXED(1854406655,32,FLEN)
NAN_BOXED(2131687445,32,FLEN)
NAN_BOXED(1071985223,32,FLEN)
NAN_BOXED(1854930943,32,FLEN)
NAN_BOXED(2131687445,32,FLEN)
NAN_BOXED(1071985223,32,FLEN)
NAN_BOXED(1855979519,32,FLEN)
NAN_BOXED(2131687445,32,FLEN)
NAN_BOXED(1071985223,32,FLEN)
NAN_BOXED(1858076671,32,FLEN)
NAN_BOXED(2131687445,32,FLEN)
NAN_BOXED(1071985223,32,FLEN)
NAN_BOXED(1858076672,32,FLEN)
NAN_BOXED(2131687445,32,FLEN)
NAN_BOXED(1071985223,32,FLEN)
NAN_BOXED(1860173824,32,FLEN)
NAN_BOXED(2131687445,32,FLEN)
NAN_BOXED(1071985223,32,FLEN)
NAN_BOXED(1861222400,32,FLEN)
NAN_BOXED(2131687445,32,FLEN)
NAN_BOXED(1071985223,32,FLEN)
NAN_BOXED(1861746688,32,FLEN)
NAN_BOXED(2131687445,32,FLEN)
NAN_BOXED(1071985223,32,FLEN)
NAN_BOXED(1862008832,32,FLEN)
NAN_BOXED(2131687445,32,FLEN)
NAN_BOXED(1071985223,32,FLEN)
NAN_BOXED(1862139904,32,FLEN)
NAN_BOXED(2131687445,32,FLEN)
NAN_BOXED(1071985223,32,FLEN)
NAN_BOXED(1862205440,32,FLEN)
NAN_BOXED(2131687445,32,FLEN)
NAN_BOXED(1071985223,32,FLEN)
NAN_BOXED(1862238208,32,FLEN)
NAN_BOXED(2131687445,32,FLEN)
NAN_BOXED(1071985223,32,FLEN)
NAN_BOXED(1862254592,32,FLEN)
NAN_BOXED(2131687445,32,FLEN)
NAN_BOXED(1071985223,32,FLEN)
NAN_BOXED(1862262784,32,FLEN)
NAN_BOXED(2131687445,32,FLEN)
NAN_BOXED(1071985223,32,FLEN)
NAN_BOXED(1862266880,32,FLEN)
NAN_BOXED(2131687445,32,FLEN)
NAN_BOXED(1071985223,32,FLEN)
NAN_BOXED(1862268928,32,FLEN)
NAN_BOXED(2131687445,32,FLEN)
NAN_BOXED(1071985223,32,FLEN)
NAN_BOXED(1862269952,32,FLEN)
NAN_BOXED(2131687445,32,FLEN)
NAN_BOXED(1071985223,32,FLEN)
NAN_BOXED(1862270464,32,FLEN)
NAN_BOXED(2131687445,32,FLEN)
NAN_BOXED(1071985223,32,FLEN)
NAN_BOXED(1862270720,32,FLEN)
NAN_BOXED(2131687445,32,FLEN)
NAN_BOXED(1071985223,32,FLEN)
NAN_BOXED(1862270848,32,FLEN)
NAN_BOXED(2131687445,32,FLEN)
NAN_BOXED(1071985223,32,FLEN)
NAN_BOXED(1862270912,32,FLEN)
NAN_BOXED(2131687445,32,FLEN)
NAN_BOXED(1071985223,32,FLEN)
NAN_BOXED(1862270944,32,FLEN)
NAN_BOXED(2131687445,32,FLEN)
NAN_BOXED(1071985223,32,FLEN)
NAN_BOXED(1862270960,32,FLEN)
NAN_BOXED(2131687445,32,FLEN)
NAN_BOXED(1071985223,32,FLEN)
NAN_BOXED(1862270968,32,FLEN)
NAN_BOXED(2131687445,32,FLEN)
NAN_BOXED(1071985223,32,FLEN)
NAN_BOXED(1862270972,32,FLEN)
NAN_BOXED(2131687445,32,FLEN)
NAN_BOXED(1071985223,32,FLEN)
NAN_BOXED(1862270974,32,FLEN)
NAN_BOXED(2131687445,32,FLEN)
NAN_BOXED(1071985223,32,FLEN)
NAN_BOXED(1862270975,32,FLEN)
NAN_BOXED(2131687445,32,FLEN)
NAN_BOXED(1071985223,32,FLEN)
NAN_BOXED(2130706433,32,FLEN)
NAN_BOXED(2131687445,32,FLEN)
NAN_BOXED(1071985223,32,FLEN)
NAN_BOXED(2130706435,32,FLEN)
NAN_BOXED(2131687445,32,FLEN)
NAN_BOXED(1071985223,32,FLEN)
NAN_BOXED(2130706439,32,FLEN)
NAN_BOXED(2131687445,32,FLEN)
NAN_BOXED(1071985223,32,FLEN)
NAN_BOXED(2132384153,32,FLEN)
NAN_BOXED(2131687445,32,FLEN)
NAN_BOXED(1071985223,32,FLEN)
NAN_BOXED(2133103177,32,FLEN)
NAN_BOXED(2131687445,32,FLEN)
NAN_BOXED(1071985223,32,FLEN)
NAN_BOXED(2134061875,32,FLEN)
NAN_BOXED(2131687445,32,FLEN)
NAN_BOXED(1071985223,32,FLEN)
NAN_BOXED(2134301549,32,FLEN)
NAN_BOXED(2131687445,32,FLEN)
NAN_BOXED(1071985223,32,FLEN)
NAN_BOXED(2134621115,32,FLEN)
NAN_BOXED(2131687445,32,FLEN)
NAN_BOXED(1071985223,32,FLEN)
NAN_BOXED(2135180356,32,FLEN)
NAN_BOXED(2131687445,32,FLEN)
NAN_BOXED(1071985223,32,FLEN)
NAN_BOXED(2135739596,32,FLEN)
NAN_BOXED(2131687445,32,FLEN)
NAN_BOXED(1071985223,32,FLEN)
NAN_BOXED(2136698294,32,FLEN)
NAN_BOXED(2131687445,32,FLEN)
NAN_BOXED(1071985223,32,FLEN)
NAN_BOXED(2137417318,32,FLEN)
NAN_BOXED(2131687445,32,FLEN)
NAN_BOXED(1071985223,32,FLEN)
NAN_BOXED(2137896667,32,FLEN)
NAN_BOXED(2131687445,32,FLEN)
NAN_BOXED(1071985223,32,FLEN)
NAN_BOXED(2139095032,32,FLEN)
NAN_BOXED(2131687445,32,FLEN)
NAN_BOXED(1071985223,32,FLEN)
NAN_BOXED(2139095036,32,FLEN)
NAN_BOXED(2131687445,32,FLEN)
NAN_BOXED(1071985223,32,FLEN)
NAN_BOXED(2139095038,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(1996488704,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(1996488705,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(1996488707,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(1996488711,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(1996488719,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(1996488735,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(1996488767,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(1996488831,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(1996488959,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(1996489215,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(1996489727,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(1996490751,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(1996492799,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(1996496895,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(1996505087,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(1996521471,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(1996554239,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(1996619775,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(1996750847,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(1997012991,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(1997537279,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(1998585855,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(2000683007,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(2000683008,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(2002780160,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(2003828736,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(2004353024,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(2004615168,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(2004746240,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(2004811776,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(2004844544,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(2004860928,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(2004869120,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(2004873216,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(2004875264,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(2004876288,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(2004876800,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(2004877056,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(2004877184,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(2004877248,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(2004877280,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(2004877296,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(2004877304,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(2004877308,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(2004877310,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(2004877311,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(2130706433,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(2130706435,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(2130706439,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(2132384153,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(2133103177,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(2134061875,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(2134301549,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(2134621115,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(2135180356,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(2135739596,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(2136698294,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(2137417318,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(2137896667,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(2139095032,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(2139095036,32,FLEN)
NAN_BOXED(2131701761,32,FLEN)
NAN_BOXED(1071962308,32,FLEN)
NAN_BOXED(2139095038,32,FLEN)
NAN_BOXED(2131707002,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1,32,FLEN)
NAN_BOXED(2131707002,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3,32,FLEN)
NAN_BOXED(2131707002,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7,32,FLEN)
NAN_BOXED(2131707002,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(1677721,32,FLEN)
NAN_BOXED(2131707002,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(2396745,32,FLEN)
NAN_BOXED(2131707002,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3355443,32,FLEN)
NAN_BOXED(2131707002,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3595117,32,FLEN)
NAN_BOXED(2131707002,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(3914683,32,FLEN)
NAN_BOXED(2131707002,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(4473924,32,FLEN)
NAN_BOXED(2131707002,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5033164,32,FLEN)
NAN_BOXED(2131707002,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5991862,32,FLEN)
NAN_BOXED(2131707002,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(6710886,32,FLEN)
NAN_BOXED(2131707002,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7190235,32,FLEN)
NAN_BOXED(2131707002,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388600,32,FLEN)
NAN_BOXED(2131707002,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388604,32,FLEN)
NAN_BOXED(2131707002,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388606,32,FLEN)
NAN_BOXED(2131707002,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(67108864,32,FLEN)
NAN_BOXED(2131707002,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(67108865,32,FLEN)
NAN_BOXED(2131707002,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(67108867,32,FLEN)
NAN_BOXED(2131707002,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(67108871,32,FLEN)
NAN_BOXED(2131707002,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(67108879,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
