Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jan 13 09:18:59 2022
| Host         : LAPTOP-3TA24BIJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_timing_summary_routed.rpt -pb vga_timing_summary_routed.pb -rpx vga_timing_summary_routed.rpx -warn_on_violation
| Design       : vga
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1334)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2995)
5. checking no_input_delay (8)
6. checking no_output_delay (35)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1334)
---------------------------
 There are 684 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cnt_reg[10]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: cnt_reg[21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: zhen_reg[12]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: zhen_reg[1]/Q (HIGH)

 There are 427 register/latch pins with no clock driven by root clock pin: zhen_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: zhen_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: zhen_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2995)
---------------------------------------------------
 There are 2995 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (35)
--------------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.850        0.000                      0                 3029        0.059        0.000                      0                 3029        3.000        0.000                       0                   815  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
u_clk/inst/clk_in1    {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
u_clk/inst/clk_in1                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       10.850        0.000                      0                 3029        0.059        0.000                      0                 3029       19.500        0.000                       0                   811  
  clkfbout_clk_wiz_0                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  u_clk/inst/clk_in1
  To Clock:  u_clk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_clk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.850ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.850ns  (required time - arrival time)
  Source:                 x_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaB_reg[10]/D
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.066ns  (logic 1.675ns (18.476%)  route 7.391ns (81.524%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.131ns = ( 21.131 - 20.000 ) 
    Source Clock Delay      (SCD):    1.230ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.276     1.276    u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622    -1.345 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -0.076    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     0.000 r  u_clk/inst/clkout1_buf/O
                         net (fo=809, routed)         1.230     1.230    clk_25m
    SLICE_X46Y31         FDCE                                         r  x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y31         FDCE (Prop_fdce_C_Q)         0.393     1.623 f  x_cnt_reg[3]/Q
                         net (fo=137, routed)         1.393     3.015    x_cnt_reg_n_0_[3]
    SLICE_X30Y33         LUT5 (Prop_lut5_I0_O)        0.097     3.112 r  adshi[0]_i_9/O
                         net (fo=4, routed)           0.424     3.537    adshi[0]_i_9_n_0
    SLICE_X29Y33         LUT5 (Prop_lut5_I3_O)        0.097     3.634 r  add2[2]_i_6/O
                         net (fo=65, routed)          2.416     6.050    x_dis[9]
    SLICE_X63Y17         LUT6 (Prop_lut6_I1_O)        0.097     6.147 r  star6[16]_i_13/O
                         net (fo=1, routed)           0.000     6.147    star6[16]_i_13_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.276     6.423 r  star6_reg[16]_i_5/CO[0]
                         net (fo=23, routed)          1.397     7.820    xin61138_in
    SLICE_X65Y28         LUT4 (Prop_lut4_I1_O)        0.281     8.101 r  star5[16]_i_5/O
                         net (fo=7, routed)           0.747     8.849    star5[16]_i_5_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I4_O)        0.240     9.089 r  vgaB[7]_i_3/O
                         net (fo=6, routed)           0.723     9.812    vgaB[7]_i_3_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I5_O)        0.097     9.909 r  vgaB[11]_i_8/O
                         net (fo=3, routed)           0.289    10.198    vgaB[11]_i_8_n_0
    SLICE_X47Y30         LUT3 (Prop_lut3_I2_O)        0.097    10.295 r  vgaB[10]_i_1/O
                         net (fo=1, routed)           0.000    10.295    vgaB[10]_i_1_n_0
    SLICE_X47Y30         FDSE                                         r  vgaB_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.180    21.180    u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    18.722 f  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    19.928    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    20.000 f  u_clk/inst/clkout1_buf/O
                         net (fo=809, routed)         1.131    21.131    clk_25m
    SLICE_X47Y30         FDSE                                         r  vgaB_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.075    21.206    
                         clock uncertainty           -0.098    21.108    
    SLICE_X47Y30         FDSE (Setup_fdse_C_D)        0.037    21.145    vgaB_reg[10]
  -------------------------------------------------------------------
                         required time                         21.145    
                         arrival time                         -10.295    
  -------------------------------------------------------------------
                         slack                                 10.850    

Slack (MET) :             10.924ns  (required time - arrival time)
  Source:                 x_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaB_reg[9]/D
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.993ns  (logic 1.675ns (18.626%)  route 7.318ns (81.374%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 21.132 - 20.000 ) 
    Source Clock Delay      (SCD):    1.230ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.276     1.276    u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622    -1.345 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -0.076    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     0.000 r  u_clk/inst/clkout1_buf/O
                         net (fo=809, routed)         1.230     1.230    clk_25m
    SLICE_X46Y31         FDCE                                         r  x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y31         FDCE (Prop_fdce_C_Q)         0.393     1.623 f  x_cnt_reg[3]/Q
                         net (fo=137, routed)         1.393     3.015    x_cnt_reg_n_0_[3]
    SLICE_X30Y33         LUT5 (Prop_lut5_I0_O)        0.097     3.112 r  adshi[0]_i_9/O
                         net (fo=4, routed)           0.424     3.537    adshi[0]_i_9_n_0
    SLICE_X29Y33         LUT5 (Prop_lut5_I3_O)        0.097     3.634 r  add2[2]_i_6/O
                         net (fo=65, routed)          2.416     6.050    x_dis[9]
    SLICE_X63Y17         LUT6 (Prop_lut6_I1_O)        0.097     6.147 r  star6[16]_i_13/O
                         net (fo=1, routed)           0.000     6.147    star6[16]_i_13_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.276     6.423 r  star6_reg[16]_i_5/CO[0]
                         net (fo=23, routed)          1.397     7.820    xin61138_in
    SLICE_X65Y28         LUT4 (Prop_lut4_I1_O)        0.281     8.101 r  star5[16]_i_5/O
                         net (fo=7, routed)           0.747     8.849    star5[16]_i_5_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I4_O)        0.240     9.089 r  vgaB[7]_i_3/O
                         net (fo=6, routed)           0.723     9.812    vgaB[7]_i_3_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I5_O)        0.097     9.909 r  vgaB[11]_i_8/O
                         net (fo=3, routed)           0.217    10.126    vgaB[11]_i_8_n_0
    SLICE_X47Y31         LUT3 (Prop_lut3_I2_O)        0.097    10.223 r  vgaB[9]_i_1/O
                         net (fo=1, routed)           0.000    10.223    vgaB[9]_i_1_n_0
    SLICE_X47Y31         FDSE                                         r  vgaB_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.180    21.180    u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    18.722 f  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    19.928    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    20.000 f  u_clk/inst/clkout1_buf/O
                         net (fo=809, routed)         1.132    21.132    clk_25m
    SLICE_X47Y31         FDSE                                         r  vgaB_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.076    21.208    
                         clock uncertainty           -0.098    21.110    
    SLICE_X47Y31         FDSE (Setup_fdse_C_D)        0.037    21.147    vgaB_reg[9]
  -------------------------------------------------------------------
                         required time                         21.147    
                         arrival time                         -10.223    
  -------------------------------------------------------------------
                         slack                                 10.924    

Slack (MET) :             10.951ns  (required time - arrival time)
  Source:                 x_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaB_reg[5]/D
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.966ns  (logic 1.578ns (17.601%)  route 7.388ns (82.399%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 21.132 - 20.000 ) 
    Source Clock Delay      (SCD):    1.230ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.276     1.276    u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622    -1.345 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -0.076    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     0.000 r  u_clk/inst/clkout1_buf/O
                         net (fo=809, routed)         1.230     1.230    clk_25m
    SLICE_X46Y31         FDCE                                         r  x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y31         FDCE (Prop_fdce_C_Q)         0.393     1.623 f  x_cnt_reg[3]/Q
                         net (fo=137, routed)         1.393     3.015    x_cnt_reg_n_0_[3]
    SLICE_X30Y33         LUT5 (Prop_lut5_I0_O)        0.097     3.112 r  adshi[0]_i_9/O
                         net (fo=4, routed)           0.424     3.537    adshi[0]_i_9_n_0
    SLICE_X29Y33         LUT5 (Prop_lut5_I3_O)        0.097     3.634 r  add2[2]_i_6/O
                         net (fo=65, routed)          2.416     6.050    x_dis[9]
    SLICE_X63Y17         LUT6 (Prop_lut6_I1_O)        0.097     6.147 r  star6[16]_i_13/O
                         net (fo=1, routed)           0.000     6.147    star6[16]_i_13_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.276     6.423 r  star6_reg[16]_i_5/CO[0]
                         net (fo=23, routed)          1.397     7.820    xin61138_in
    SLICE_X65Y28         LUT4 (Prop_lut4_I1_O)        0.281     8.101 r  star5[16]_i_5/O
                         net (fo=7, routed)           0.747     8.849    star5[16]_i_5_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I4_O)        0.240     9.089 r  vgaB[7]_i_3/O
                         net (fo=6, routed)           1.009    10.098    vgaB[7]_i_3_n_0
    SLICE_X44Y31         LUT5 (Prop_lut5_I2_O)        0.097    10.195 r  vgaB[5]_i_1/O
                         net (fo=1, routed)           0.000    10.195    vgaB[5]_i_1_n_0
    SLICE_X44Y31         FDSE                                         r  vgaB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.180    21.180    u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    18.722 f  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    19.928    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    20.000 f  u_clk/inst/clkout1_buf/O
                         net (fo=809, routed)         1.132    21.132    clk_25m
    SLICE_X44Y31         FDSE                                         r  vgaB_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.075    21.207    
                         clock uncertainty           -0.098    21.109    
    SLICE_X44Y31         FDSE (Setup_fdse_C_D)        0.037    21.146    vgaB_reg[5]
  -------------------------------------------------------------------
                         required time                         21.146    
                         arrival time                         -10.195    
  -------------------------------------------------------------------
                         slack                                 10.951    

Slack (MET) :             10.952ns  (required time - arrival time)
  Source:                 x_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaB_reg[3]/D
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.962ns  (logic 1.578ns (17.607%)  route 7.384ns (82.393%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 21.132 - 20.000 ) 
    Source Clock Delay      (SCD):    1.230ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.276     1.276    u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622    -1.345 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -0.076    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     0.000 r  u_clk/inst/clkout1_buf/O
                         net (fo=809, routed)         1.230     1.230    clk_25m
    SLICE_X46Y31         FDCE                                         r  x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y31         FDCE (Prop_fdce_C_Q)         0.393     1.623 f  x_cnt_reg[3]/Q
                         net (fo=137, routed)         1.393     3.015    x_cnt_reg_n_0_[3]
    SLICE_X30Y33         LUT5 (Prop_lut5_I0_O)        0.097     3.112 r  adshi[0]_i_9/O
                         net (fo=4, routed)           0.424     3.537    adshi[0]_i_9_n_0
    SLICE_X29Y33         LUT5 (Prop_lut5_I3_O)        0.097     3.634 r  add2[2]_i_6/O
                         net (fo=65, routed)          2.416     6.050    x_dis[9]
    SLICE_X63Y17         LUT6 (Prop_lut6_I1_O)        0.097     6.147 r  star6[16]_i_13/O
                         net (fo=1, routed)           0.000     6.147    star6[16]_i_13_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.276     6.423 r  star6_reg[16]_i_5/CO[0]
                         net (fo=23, routed)          1.397     7.820    xin61138_in
    SLICE_X65Y28         LUT4 (Prop_lut4_I1_O)        0.281     8.101 r  star5[16]_i_5/O
                         net (fo=7, routed)           0.747     8.849    star5[16]_i_5_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I4_O)        0.240     9.089 r  vgaB[7]_i_3/O
                         net (fo=6, routed)           1.006    10.095    vgaB[7]_i_3_n_0
    SLICE_X44Y31         LUT5 (Prop_lut5_I2_O)        0.097    10.192 r  vgaB[3]_i_1/O
                         net (fo=1, routed)           0.000    10.192    vgaB[3]_i_1_n_0
    SLICE_X44Y31         FDSE                                         r  vgaB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.180    21.180    u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    18.722 f  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    19.928    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    20.000 f  u_clk/inst/clkout1_buf/O
                         net (fo=809, routed)         1.132    21.132    clk_25m
    SLICE_X44Y31         FDSE                                         r  vgaB_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.075    21.207    
                         clock uncertainty           -0.098    21.109    
    SLICE_X44Y31         FDSE (Setup_fdse_C_D)        0.035    21.144    vgaB_reg[3]
  -------------------------------------------------------------------
                         required time                         21.144    
                         arrival time                         -10.192    
  -------------------------------------------------------------------
                         slack                                 10.952    

Slack (MET) :             11.017ns  (required time - arrival time)
  Source:                 x_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaB_reg[11]/D
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.897ns  (logic 1.675ns (18.827%)  route 7.222ns (81.173%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.131ns = ( 21.131 - 20.000 ) 
    Source Clock Delay      (SCD):    1.230ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.276     1.276    u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622    -1.345 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -0.076    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     0.000 r  u_clk/inst/clkout1_buf/O
                         net (fo=809, routed)         1.230     1.230    clk_25m
    SLICE_X46Y31         FDCE                                         r  x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y31         FDCE (Prop_fdce_C_Q)         0.393     1.623 f  x_cnt_reg[3]/Q
                         net (fo=137, routed)         1.393     3.015    x_cnt_reg_n_0_[3]
    SLICE_X30Y33         LUT5 (Prop_lut5_I0_O)        0.097     3.112 r  adshi[0]_i_9/O
                         net (fo=4, routed)           0.424     3.537    adshi[0]_i_9_n_0
    SLICE_X29Y33         LUT5 (Prop_lut5_I3_O)        0.097     3.634 r  add2[2]_i_6/O
                         net (fo=65, routed)          2.416     6.050    x_dis[9]
    SLICE_X63Y17         LUT6 (Prop_lut6_I1_O)        0.097     6.147 r  star6[16]_i_13/O
                         net (fo=1, routed)           0.000     6.147    star6[16]_i_13_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.276     6.423 r  star6_reg[16]_i_5/CO[0]
                         net (fo=23, routed)          1.397     7.820    xin61138_in
    SLICE_X65Y28         LUT4 (Prop_lut4_I1_O)        0.281     8.101 r  star5[16]_i_5/O
                         net (fo=7, routed)           0.747     8.849    star5[16]_i_5_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I4_O)        0.240     9.089 r  vgaB[7]_i_3/O
                         net (fo=6, routed)           0.723     9.812    vgaB[7]_i_3_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I5_O)        0.097     9.909 r  vgaB[11]_i_8/O
                         net (fo=3, routed)           0.120    10.029    vgaB[11]_i_8_n_0
    SLICE_X44Y30         LUT3 (Prop_lut3_I0_O)        0.097    10.126 r  vgaB[11]_i_2/O
                         net (fo=1, routed)           0.000    10.126    vgaB[11]_i_2_n_0
    SLICE_X44Y30         FDSE                                         r  vgaB_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.180    21.180    u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    18.722 f  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    19.928    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    20.000 f  u_clk/inst/clkout1_buf/O
                         net (fo=809, routed)         1.131    21.131    clk_25m
    SLICE_X44Y30         FDSE                                         r  vgaB_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.075    21.206    
                         clock uncertainty           -0.098    21.108    
    SLICE_X44Y30         FDSE (Setup_fdse_C_D)        0.035    21.143    vgaB_reg[11]
  -------------------------------------------------------------------
                         required time                         21.143    
                         arrival time                         -10.126    
  -------------------------------------------------------------------
                         slack                                 11.017    

Slack (MET) :             11.081ns  (required time - arrival time)
  Source:                 x_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaB_reg[6]/D
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.835ns  (logic 1.578ns (17.861%)  route 7.257ns (82.139%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 21.132 - 20.000 ) 
    Source Clock Delay      (SCD):    1.230ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.276     1.276    u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622    -1.345 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -0.076    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     0.000 r  u_clk/inst/clkout1_buf/O
                         net (fo=809, routed)         1.230     1.230    clk_25m
    SLICE_X46Y31         FDCE                                         r  x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y31         FDCE (Prop_fdce_C_Q)         0.393     1.623 f  x_cnt_reg[3]/Q
                         net (fo=137, routed)         1.393     3.015    x_cnt_reg_n_0_[3]
    SLICE_X30Y33         LUT5 (Prop_lut5_I0_O)        0.097     3.112 r  adshi[0]_i_9/O
                         net (fo=4, routed)           0.424     3.537    adshi[0]_i_9_n_0
    SLICE_X29Y33         LUT5 (Prop_lut5_I3_O)        0.097     3.634 r  add2[2]_i_6/O
                         net (fo=65, routed)          2.416     6.050    x_dis[9]
    SLICE_X63Y17         LUT6 (Prop_lut6_I1_O)        0.097     6.147 r  star6[16]_i_13/O
                         net (fo=1, routed)           0.000     6.147    star6[16]_i_13_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.276     6.423 r  star6_reg[16]_i_5/CO[0]
                         net (fo=23, routed)          1.397     7.820    xin61138_in
    SLICE_X65Y28         LUT4 (Prop_lut4_I1_O)        0.281     8.101 r  star5[16]_i_5/O
                         net (fo=7, routed)           0.747     8.849    star5[16]_i_5_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I4_O)        0.240     9.089 r  vgaB[7]_i_3/O
                         net (fo=6, routed)           0.879     9.968    vgaB[7]_i_3_n_0
    SLICE_X44Y31         LUT5 (Prop_lut5_I2_O)        0.097    10.065 r  vgaB[6]_i_1/O
                         net (fo=1, routed)           0.000    10.065    vgaB[6]_i_1_n_0
    SLICE_X44Y31         FDSE                                         r  vgaB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.180    21.180    u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    18.722 f  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    19.928    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    20.000 f  u_clk/inst/clkout1_buf/O
                         net (fo=809, routed)         1.132    21.132    clk_25m
    SLICE_X44Y31         FDSE                                         r  vgaB_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.075    21.207    
                         clock uncertainty           -0.098    21.109    
    SLICE_X44Y31         FDSE (Setup_fdse_C_D)        0.037    21.146    vgaB_reg[6]
  -------------------------------------------------------------------
                         required time                         21.146    
                         arrival time                         -10.065    
  -------------------------------------------------------------------
                         slack                                 11.081    

Slack (MET) :             11.126ns  (required time - arrival time)
  Source:                 x_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaB_reg[2]/D
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.791ns  (logic 1.578ns (17.951%)  route 7.213ns (82.049%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 21.132 - 20.000 ) 
    Source Clock Delay      (SCD):    1.230ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.276     1.276    u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622    -1.345 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -0.076    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     0.000 r  u_clk/inst/clkout1_buf/O
                         net (fo=809, routed)         1.230     1.230    clk_25m
    SLICE_X46Y31         FDCE                                         r  x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y31         FDCE (Prop_fdce_C_Q)         0.393     1.623 f  x_cnt_reg[3]/Q
                         net (fo=137, routed)         1.393     3.015    x_cnt_reg_n_0_[3]
    SLICE_X30Y33         LUT5 (Prop_lut5_I0_O)        0.097     3.112 r  adshi[0]_i_9/O
                         net (fo=4, routed)           0.424     3.537    adshi[0]_i_9_n_0
    SLICE_X29Y33         LUT5 (Prop_lut5_I3_O)        0.097     3.634 r  add2[2]_i_6/O
                         net (fo=65, routed)          2.416     6.050    x_dis[9]
    SLICE_X63Y17         LUT6 (Prop_lut6_I1_O)        0.097     6.147 r  star6[16]_i_13/O
                         net (fo=1, routed)           0.000     6.147    star6[16]_i_13_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.276     6.423 r  star6_reg[16]_i_5/CO[0]
                         net (fo=23, routed)          1.397     7.820    xin61138_in
    SLICE_X65Y28         LUT4 (Prop_lut4_I1_O)        0.281     8.101 r  star5[16]_i_5/O
                         net (fo=7, routed)           0.747     8.849    star5[16]_i_5_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I4_O)        0.240     9.089 r  vgaB[7]_i_3/O
                         net (fo=6, routed)           0.834     9.923    vgaB[7]_i_3_n_0
    SLICE_X45Y31         LUT5 (Prop_lut5_I2_O)        0.097    10.020 r  vgaB[2]_i_1/O
                         net (fo=1, routed)           0.000    10.020    vgaB[2]_i_1_n_0
    SLICE_X45Y31         FDSE                                         r  vgaB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.180    21.180    u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    18.722 f  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    19.928    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    20.000 f  u_clk/inst/clkout1_buf/O
                         net (fo=809, routed)         1.132    21.132    clk_25m
    SLICE_X45Y31         FDSE                                         r  vgaB_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.075    21.207    
                         clock uncertainty           -0.098    21.109    
    SLICE_X45Y31         FDSE (Setup_fdse_C_D)        0.037    21.146    vgaB_reg[2]
  -------------------------------------------------------------------
                         required time                         21.146    
                         arrival time                         -10.020    
  -------------------------------------------------------------------
                         slack                                 11.126    

Slack (MET) :             11.126ns  (required time - arrival time)
  Source:                 x_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgaB_reg[7]/D
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.789ns  (logic 1.578ns (17.955%)  route 7.211ns (82.045%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 21.132 - 20.000 ) 
    Source Clock Delay      (SCD):    1.230ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.276     1.276    u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622    -1.345 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -0.076    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     0.000 r  u_clk/inst/clkout1_buf/O
                         net (fo=809, routed)         1.230     1.230    clk_25m
    SLICE_X46Y31         FDCE                                         r  x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y31         FDCE (Prop_fdce_C_Q)         0.393     1.623 f  x_cnt_reg[3]/Q
                         net (fo=137, routed)         1.393     3.015    x_cnt_reg_n_0_[3]
    SLICE_X30Y33         LUT5 (Prop_lut5_I0_O)        0.097     3.112 r  adshi[0]_i_9/O
                         net (fo=4, routed)           0.424     3.537    adshi[0]_i_9_n_0
    SLICE_X29Y33         LUT5 (Prop_lut5_I3_O)        0.097     3.634 r  add2[2]_i_6/O
                         net (fo=65, routed)          2.416     6.050    x_dis[9]
    SLICE_X63Y17         LUT6 (Prop_lut6_I1_O)        0.097     6.147 r  star6[16]_i_13/O
                         net (fo=1, routed)           0.000     6.147    star6[16]_i_13_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.276     6.423 r  star6_reg[16]_i_5/CO[0]
                         net (fo=23, routed)          1.397     7.820    xin61138_in
    SLICE_X65Y28         LUT4 (Prop_lut4_I1_O)        0.281     8.101 r  star5[16]_i_5/O
                         net (fo=7, routed)           0.747     8.849    star5[16]_i_5_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I4_O)        0.240     9.089 r  vgaB[7]_i_3/O
                         net (fo=6, routed)           0.832     9.921    vgaB[7]_i_3_n_0
    SLICE_X45Y31         LUT5 (Prop_lut5_I2_O)        0.097    10.018 r  vgaB[7]_i_1/O
                         net (fo=1, routed)           0.000    10.018    vgaB[7]_i_1_n_0
    SLICE_X45Y31         FDSE                                         r  vgaB_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.180    21.180    u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    18.722 f  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    19.928    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    20.000 f  u_clk/inst/clkout1_buf/O
                         net (fo=809, routed)         1.132    21.132    clk_25m
    SLICE_X45Y31         FDSE                                         r  vgaB_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.075    21.207    
                         clock uncertainty           -0.098    21.109    
    SLICE_X45Y31         FDSE (Setup_fdse_C_D)        0.035    21.144    vgaB_reg[7]
  -------------------------------------------------------------------
                         required time                         21.144    
                         arrival time                         -10.018    
  -------------------------------------------------------------------
                         slack                                 11.126    

Slack (MET) :             11.537ns  (required time - arrival time)
  Source:                 x_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_rgb_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.381ns  (logic 2.833ns (33.803%)  route 5.548ns (66.197%))
  Logic Levels:           16  (CARRY4=8 LUT2=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.135ns = ( 21.135 - 20.000 ) 
    Source Clock Delay      (SCD):    1.230ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.276     1.276    u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622    -1.345 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -0.076    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     0.000 r  u_clk/inst/clkout1_buf/O
                         net (fo=809, routed)         1.230     1.230    clk_25m
    SLICE_X46Y31         FDCE                                         r  x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y31         FDCE (Prop_fdce_C_Q)         0.393     1.623 f  x_cnt_reg[3]/Q
                         net (fo=137, routed)         1.393     3.015    x_cnt_reg_n_0_[3]
    SLICE_X30Y33         LUT3 (Prop_lut3_I2_O)        0.098     3.113 f  x_cnt[7]_i_2/O
                         net (fo=9, routed)           0.560     3.673    x_cnt[7]_i_2_n_0
    SLICE_X41Y31         LUT6 (Prop_lut6_I4_O)        0.250     3.923 r  add[0]_i_8/O
                         net (fo=49, routed)          0.738     4.661    add[0]_i_8_n_0
    SLICE_X40Y26         LUT2 (Prop_lut2_I1_O)        0.097     4.758 r  add[0]_i_135/O
                         net (fo=1, routed)           0.000     4.758    start4[8]
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.057 r  add_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000     5.057    add_reg[0]_i_115_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.146 r  add_reg[0]_i_87/CO[3]
                         net (fo=1, routed)           0.000     5.146    add_reg[0]_i_87_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.235 r  add_reg[0]_i_88/CO[3]
                         net (fo=1, routed)           0.000     5.235    add_reg[0]_i_88_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.324 r  add_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.324    add_reg[0]_i_50_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.413 r  add_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     5.413    add_reg[0]_i_49_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.502 r  add_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.502    add_reg[0]_i_30_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.683 f  add_reg[0]_i_29/O[2]
                         net (fo=1, routed)           0.603     6.286    add_reg[0]_i_29_n_5
    SLICE_X41Y30         LUT2 (Prop_lut2_I1_O)        0.230     6.516 r  add[0]_i_11/O
                         net (fo=1, routed)           0.000     6.516    add[0]_i_11_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.815 r  add_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.629     7.444    start0
    SLICE_X41Y31         LUT6 (Prop_lut6_I1_O)        0.097     7.541 r  add[0]_i_3/O
                         net (fo=54, routed)          0.893     8.434    add[0]_i_3_n_0
    SLICE_X45Y36         LUT5 (Prop_lut5_I1_O)        0.102     8.536 r  vga_rgb[0]_i_3/O
                         net (fo=3, routed)           0.419     8.955    vga_rgb[0]_i_3_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I5_O)        0.245     9.200 f  vga_rgb[3]_i_2/O
                         net (fo=1, routed)           0.314     9.513    vga_rgb[3]_i_2_n_0
    SLICE_X45Y35         LUT6 (Prop_lut6_I1_O)        0.097     9.610 r  vga_rgb[3]_i_1/O
                         net (fo=1, routed)           0.000     9.610    vga_rgb[3]_i_1_n_0
    SLICE_X45Y35         FDRE                                         r  vga_rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.180    21.180    u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    18.722 f  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    19.928    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    20.000 f  u_clk/inst/clkout1_buf/O
                         net (fo=809, routed)         1.135    21.135    clk_25m
    SLICE_X45Y35         FDRE                                         r  vga_rgb_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.075    21.210    
                         clock uncertainty           -0.098    21.112    
    SLICE_X45Y35         FDRE (Setup_fdre_C_D)        0.035    21.147    vga_rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         21.147    
                         arrival time                          -9.610    
  -------------------------------------------------------------------
                         slack                                 11.537    

Slack (MET) :             11.538ns  (required time - arrival time)
  Source:                 x_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_rgb_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.382ns  (logic 2.747ns (32.773%)  route 5.635ns (67.227%))
  Logic Levels:           15  (CARRY4=8 LUT2=2 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.136ns = ( 21.136 - 20.000 ) 
    Source Clock Delay      (SCD):    1.230ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.276     1.276    u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.622    -1.345 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -0.076    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     0.000 r  u_clk/inst/clkout1_buf/O
                         net (fo=809, routed)         1.230     1.230    clk_25m
    SLICE_X46Y31         FDCE                                         r  x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y31         FDCE (Prop_fdce_C_Q)         0.393     1.623 f  x_cnt_reg[3]/Q
                         net (fo=137, routed)         1.393     3.015    x_cnt_reg_n_0_[3]
    SLICE_X30Y33         LUT3 (Prop_lut3_I2_O)        0.098     3.113 f  x_cnt[7]_i_2/O
                         net (fo=9, routed)           0.560     3.673    x_cnt[7]_i_2_n_0
    SLICE_X41Y31         LUT6 (Prop_lut6_I4_O)        0.250     3.923 r  add[0]_i_8/O
                         net (fo=49, routed)          0.738     4.661    add[0]_i_8_n_0
    SLICE_X40Y26         LUT2 (Prop_lut2_I1_O)        0.097     4.758 r  add[0]_i_135/O
                         net (fo=1, routed)           0.000     4.758    start4[8]
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.057 r  add_reg[0]_i_115/CO[3]
                         net (fo=1, routed)           0.000     5.057    add_reg[0]_i_115_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.146 r  add_reg[0]_i_87/CO[3]
                         net (fo=1, routed)           0.000     5.146    add_reg[0]_i_87_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.235 r  add_reg[0]_i_88/CO[3]
                         net (fo=1, routed)           0.000     5.235    add_reg[0]_i_88_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.324 r  add_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.324    add_reg[0]_i_50_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.413 r  add_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     5.413    add_reg[0]_i_49_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.502 r  add_reg[0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.502    add_reg[0]_i_30_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.683 f  add_reg[0]_i_29/O[2]
                         net (fo=1, routed)           0.603     6.286    add_reg[0]_i_29_n_5
    SLICE_X41Y30         LUT2 (Prop_lut2_I1_O)        0.230     6.516 r  add[0]_i_11/O
                         net (fo=1, routed)           0.000     6.516    add[0]_i_11_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     6.815 r  add_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.629     7.444    start0
    SLICE_X41Y31         LUT6 (Prop_lut6_I1_O)        0.097     7.541 r  add[0]_i_3/O
                         net (fo=54, routed)          1.026     8.567    add[0]_i_3_n_0
    SLICE_X48Y34         LUT3 (Prop_lut3_I0_O)        0.111     8.678 f  vga_rgb[0]_i_2/O
                         net (fo=1, routed)           0.686     9.364    vga_rgb[0]_i_2_n_0
    SLICE_X45Y36         LUT6 (Prop_lut6_I2_O)        0.247     9.611 r  vga_rgb[0]_i_1/O
                         net (fo=1, routed)           0.000     9.611    vga_rgb[0]_i_1_n_0
    SLICE_X45Y36         FDRE                                         r  vga_rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         1.180    21.180    u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.458    18.722 f  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    19.928    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    20.000 f  u_clk/inst/clkout1_buf/O
                         net (fo=809, routed)         1.136    21.136    clk_25m
    SLICE_X45Y36         FDRE                                         r  vga_rgb_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.075    21.211    
                         clock uncertainty           -0.098    21.113    
    SLICE_X45Y36         FDRE (Setup_fdre_C_D)        0.037    21.150    vga_rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         21.150    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                 11.538    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 addre_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.363%)  route 0.151ns (51.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.549     0.549    u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_clk/inst/clkout1_buf/O
                         net (fo=809, routed)         0.563     0.563    clk_25m
    SLICE_X57Y33         FDRE                                         r  addre_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  addre_reg[6]/Q
                         net (fo=1, routed)           0.151     0.854    blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y6          RAMB36E1                                     r  blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.817     0.817    u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_clk/inst/clkout1_buf/O
                         net (fo=809, routed)         0.866     0.866    blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.253     0.613    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.796    blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 addre_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.197%)  route 0.152ns (51.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.549     0.549    u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_clk/inst/clkout1_buf/O
                         net (fo=809, routed)         0.563     0.563    clk_25m
    SLICE_X57Y33         FDRE                                         r  addre_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  addre_reg[11]/Q
                         net (fo=1, routed)           0.152     0.855    blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y6          RAMB36E1                                     r  blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.817     0.817    u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_clk/inst/clkout1_buf/O
                         net (fo=809, routed)         0.866     0.866    blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.253     0.613    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.796    blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           0.855    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 addre_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.028%)  route 0.203ns (58.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.549     0.549    u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_clk/inst/clkout1_buf/O
                         net (fo=809, routed)         0.563     0.563    clk_25m
    SLICE_X57Y33         FDRE                                         r  addre_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  addre_reg[10]/Q
                         net (fo=1, routed)           0.203     0.906    blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y6          RAMB36E1                                     r  blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.817     0.817    u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_clk/inst/clkout1_buf/O
                         net (fo=809, routed)         0.866     0.866    blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.253     0.613    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.796    blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 adhuo2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addre_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.695%)  route 0.063ns (25.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.549     0.549    u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_clk/inst/clkout1_buf/O
                         net (fo=809, routed)         0.560     0.560    clk_25m
    SLICE_X57Y30         FDCE                                         r  adhuo2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y30         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  adhuo2_reg[2]/Q
                         net (fo=2, routed)           0.063     0.764    adhuo2_reg[2]
    SLICE_X56Y30         LUT6 (Prop_lut6_I2_O)        0.045     0.809 r  addre[2]_i_1/O
                         net (fo=1, routed)           0.000     0.809    addre[2]_i_1_n_0
    SLICE_X56Y30         FDRE                                         r  addre_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.817     0.817    u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_clk/inst/clkout1_buf/O
                         net (fo=809, routed)         0.827     0.827    clk_25m
    SLICE_X56Y30         FDRE                                         r  addre_reg[2]/C
                         clock pessimism             -0.254     0.573    
    SLICE_X56Y30         FDRE (Hold_fdre_C_D)         0.121     0.694    addre_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.809    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.976%)  route 0.230ns (62.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.549     0.549    u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_clk/inst/clkout1_buf/O
                         net (fo=809, routed)         0.560     0.560    clk_25m
    SLICE_X51Y32         FDCE                                         r  addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  addr_reg[3]/Q
                         net (fo=32, routed)          0.230     0.931    blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y6          RAMB36E1                                     r  blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.817     0.817    u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_clk/inst/clkout1_buf/O
                         net (fo=809, routed)         0.865     0.865    blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.234     0.631    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     0.814    blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 addrb_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.659%)  route 0.233ns (62.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.549     0.549    u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_clk/inst/clkout1_buf/O
                         net (fo=809, routed)         0.554     0.554    clk_25m
    SLICE_X51Y26         FDRE                                         r  addrb_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  addrb_reg[10]/Q
                         net (fo=32, routed)          0.233     0.928    blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addrb[10]
    RAMB36_X1Y5          RAMB36E1                                     r  blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.817     0.817    u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_clk/inst/clkout1_buf/O
                         net (fo=809, routed)         0.857     0.857    blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.234     0.623    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.806    blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 addrb_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.474%)  route 0.235ns (62.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.549     0.549    u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_clk/inst/clkout1_buf/O
                         net (fo=809, routed)         0.554     0.554    clk_25m
    SLICE_X51Y26         FDRE                                         r  addrb_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y26         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  addrb_reg[6]/Q
                         net (fo=32, routed)          0.235     0.930    blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addrb[6]
    RAMB36_X1Y5          RAMB36E1                                     r  blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.817     0.817    u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_clk/inst/clkout1_buf/O
                         net (fo=809, routed)         0.857     0.857    blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.234     0.623    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.806    blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 addr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.806%)  route 0.222ns (61.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.870ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.549     0.549    u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_clk/inst/clkout1_buf/O
                         net (fo=809, routed)         0.562     0.562    clk_25m
    SLICE_X49Y35         FDCE                                         r  addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  addr_reg[8]/Q
                         net (fo=32, routed)          0.222     0.925    blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y7          RAMB36E1                                     r  blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.817     0.817    u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_clk/inst/clkout1_buf/O
                         net (fo=809, routed)         0.870     0.870    blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.254     0.616    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.799    blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.799    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 addre_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.927%)  route 0.201ns (55.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.549     0.549    u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_clk/inst/clkout1_buf/O
                         net (fo=809, routed)         0.560     0.560    clk_25m
    SLICE_X56Y30         FDRE                                         r  addre_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  addre_reg[1]/Q
                         net (fo=1, routed)           0.201     0.925    blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y6          RAMB36E1                                     r  blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.817     0.817    u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_clk/inst/clkout1_buf/O
                         net (fo=809, routed)         0.866     0.866    blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.253     0.613    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.796    blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 addre_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.659%)  route 0.203ns (55.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.549     0.549    u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_clk/inst/clkout1_buf/O
                         net (fo=809, routed)         0.561     0.561    clk_25m
    SLICE_X56Y31         FDRE                                         r  addre_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y31         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  addre_reg[4]/Q
                         net (fo=1, routed)           0.203     0.928    blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y6          RAMB36E1                                     r  blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=685, routed)         0.817     0.817    u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_clk/inst/clkout1_buf/O
                         net (fo=809, routed)         0.866     0.866    blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.253     0.613    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.796    blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y1      blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y1      blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y3      blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y3      blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y5      blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y5      blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y4      blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y4      blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y0      blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y0      blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X14Y40     blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_85_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X57Y34     blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_136_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y30      adqian_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y30      adqian_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y30      adqian_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y30      adqian_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X51Y14     blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_119_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X51Y14     blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/blk_mem_gen/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_119_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y27      adshi_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y27      adshi_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y33     Isatt1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y33     Isatt2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y30      adshi_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y30      adshi_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y30      adshi_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y30      adshi_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X42Y33     adw1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y33     vgaB_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X47Y30     vgaB_reg[10]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X44Y30     vgaB_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y5    u_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u_clk/inst/mmcm_adv_inst/CLKFBOUT



