=====================  unr.aag =====================
=====================  eq1.aag =====================
=====================  ex1.aag =====================
=====================  ex2.aag =====================
=====================  add2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 18 (3, 7, 2, 6 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 82 --> 48 (16 --> 4, 42 --> 20, 4 --> 4, 20 --> 20 )
[LOG] Average clause size reduction: 4.55556 --> 2.66667 (5.33333 --> 1.33333, 6 --> 2.85714, 2 --> 2, 3.33333 --> 3.33333 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 18 (3, 7, 2, 6 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 82 --> 48 (16 --> 4, 42 --> 20, 4 --> 4, 20 --> 20 )
[LOG] Average clause size reduction: 4.55556 --> 2.66667 (5.33333 --> 1.33333, 6 --> 2.85714, 2 --> 2, 3.33333 --> 3.33333 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 100 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 98 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 124 (3, 7, 17, 37, 2, 6, 16, 36 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 970 --> 552 (28 --> 4, 78 --> 20, 192 --> 68, 396 --> 184, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184 )
[LOG] Average clause size reduction: 7.82258 --> 4.45161 (9.33333 --> 1.33333, 11.1429 --> 2.85714, 11.2941 --> 4, 10.7027 --> 4.97297, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 173 8 2 1 161
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 85 new AND gates.
[LOG] Size before ABC: 276 AND gates.
[LOG] Size after ABC: 83 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 124 (3, 7, 17, 37, 2, 6, 16, 36 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 970 --> 552 (28 --> 4, 78 --> 20, 192 --> 68, 396 --> 184, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184 )
[LOG] Average clause size reduction: 7.82258 --> 4.45161 (9.33333 --> 1.33333, 11.1429 --> 2.85714, 11.2941 --> 4, 10.7027 --> 4.97297, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 142 8 2 1 130
=====================  add6n.aag =====================
[LOG] Relation determinization time: 0.43 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 705 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 703 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.09/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.02/0 sec, 0.06/0 sec )
[LOG] Nr of iterations: 590 (3, 7, 17, 37, 77, 157, 2, 6, 16, 36, 76, 156 )
[LOG] Total clause computation time: 0.07/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0.36/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.07/0.07 sec, 0.16/0.16 sec )
[LOG] Total clause size reduction: 6422 --> 3624 (40 --> 4, 114 --> 20, 288 --> 68, 612 --> 184, 1216 --> 456, 2340 --> 1080, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080 )
[LOG] Average clause size reduction: 10.8847 --> 6.14237 (13.3333 --> 1.33333, 16.2857 --> 2.85714, 16.9412 --> 4, 16.5405 --> 4.97297, 15.7922 --> 5.92208, 14.9045 --> 6.87898, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308 )
[LOG] Overall execution time: 0.43 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.71 sec (Real time) / 0.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.31 sec (Real time) / 0.31 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 822 12 2 1 804
=====================  add6y.aag =====================
[LOG] Relation determinization time: 0.42 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 642 new AND gates.
[LOG] Size before ABC: 1812 AND gates.
[LOG] Size after ABC: 640 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.08/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0.06/0 sec )
[LOG] Nr of iterations: 590 (3, 7, 17, 37, 77, 157, 2, 6, 16, 36, 76, 156 )
[LOG] Total clause computation time: 0.12/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.03/0.03 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0.3/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.15/0.15 sec )
[LOG] Total clause size reduction: 6422 --> 3624 (40 --> 4, 114 --> 20, 288 --> 68, 612 --> 184, 1216 --> 456, 2340 --> 1080, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080 )
[LOG] Average clause size reduction: 10.8847 --> 6.14237 (13.3333 --> 1.33333, 16.2857 --> 2.85714, 16.9412 --> 4, 16.5405 --> 4.97297, 15.7922 --> 5.92208, 14.9045 --> 6.87898, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308 )
[LOG] Overall execution time: 0.42 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.68 sec (Real time) / 0.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.21 sec (Real time) / 0.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 733 12 2 1 715
=====================  add8n.aag =====================
[LOG] Relation determinization time: 7.77 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 3418 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3416 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.06/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.02/0 sec, 0.07/0 sec, 0.22/0 sec, 0.74/1 sec )
[LOG] Nr of iterations: 2496 (3, 7, 17, 37, 77, 157, 317, 637, 2, 6, 16, 36, 76, 156, 316, 636 )
[LOG] Total clause computation time: 1.23/2 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.1/0.1 sec, 0.17/0.17 sec, 0.13/0.13 sec, 0.08/0.08 sec, 0.04/0.04 sec, 0.11/0.11 sec, 0.13/0.13 sec, 0.13/0.13 sec, 0.31/0.31 sec )
[LOG] Total clause minimization time: 6.47/6 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.2/0.2 sec, 0.62/0.62 sec, 0.2/0.2 sec, 0.12/0.12 sec, 0.11/0.11 sec, 0.14/0.14 sec, 0.18/0.18 sec, 0.45/0.45 sec, 1.25/1.25 sec, 3.11/3.11 sec )
[LOG] Total clause size reduction: 34690 --> 19848 (52 --> 4, 150 --> 20, 384 --> 68, 828 --> 184, 1672 --> 456, 3276 --> 1080, 6320 --> 2488, 12084 --> 5624, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624 )
[LOG] Average clause size reduction: 13.8982 --> 7.95192 (17.3333 --> 1.33333, 21.4286 --> 2.85714, 22.5882 --> 4, 22.3784 --> 4.97297, 21.7143 --> 5.92208, 20.8662 --> 6.87898, 19.9369 --> 7.84858, 18.9702 --> 8.82889, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277 )
[LOG] Overall execution time: 7.77 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 8.47 sec (Real time) / 8.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.26 sec (Real time) / 1.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.48 sec (Real time) / 0.47 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 3579 16 2 1 3555
=====================  add8y.aag =====================
[LOG] Relation determinization time: 7.8 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 3508 new AND gates.
[LOG] Size before ABC: 9924 AND gates.
[LOG] Size after ABC: 3506 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.99/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.02/0 sec, 0.06/0 sec, 0.2/1 sec, 0.7/0 sec )
[LOG] Nr of iterations: 2496 (3, 7, 17, 37, 77, 157, 317, 637, 2, 6, 16, 36, 76, 156, 316, 636 )
[LOG] Total clause computation time: 1.24/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.17/0.17 sec, 0.21/0.21 sec, 0.12/0.12 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.18/0.18 sec, 0.35/0.35 sec )
[LOG] Total clause minimization time: 6.49/7 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.17/0.17 sec, 0.51/0.51 sec, 0.23/0.23 sec, 0.23/0.23 sec, 0.2/0.2 sec, 0.18/0.18 sec, 0.27/0.27 sec, 0.53/0.53 sec, 1.15/1.15 sec, 2.93/2.93 sec )
[LOG] Total clause size reduction: 34690 --> 19848 (52 --> 4, 150 --> 20, 384 --> 68, 828 --> 184, 1672 --> 456, 3276 --> 1080, 6320 --> 2488, 12084 --> 5624, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624 )
[LOG] Average clause size reduction: 13.8982 --> 7.95192 (17.3333 --> 1.33333, 21.4286 --> 2.85714, 22.5882 --> 4, 22.3784 --> 4.97297, 21.7143 --> 5.92208, 20.8662 --> 6.87898, 19.9369 --> 7.84858, 18.9702 --> 8.82889, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277 )
[LOG] Overall execution time: 7.8 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 8.55 sec (Real time) / 8.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.30 sec (Real time) / 1.29 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.39 sec (Real time) / 0.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 3633 16 2 1 3609
=====================  add10n.aag =====================
[LOG] Relation determinization time: 176.76 sec CPU time.
[LOG] Relation determinization time: 179 sec real time.
[LOG] Final circuit size: 15141 new AND gates.
[LOG] Size before ABC: 50100 AND gates.
[LOG] Size after ABC: 15139 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 15.38/15 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec, 0.02/0 sec, 0.08/0 sec, 0.24/0 sec, 0.79/1 sec, 2.92/3 sec, 11.31/11 sec )
[LOG] Nr of iterations: 10162 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 2, 6, 16, 36, 76, 156, 316, 636, 1276, 2556 )
[LOG] Total clause computation time: 33.82/31 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.11/0.11 sec, 0.43/0.43 sec, 1.46/1.46 sec, 5.93/5.93 sec, 4.26/4.26 sec, 2.87/2.87 sec, 2.27/2.27 sec, 1.34/1.34 sec, 0.97/0.97 sec, 1.12/1.12 sec, 2.02/2.02 sec, 3.49/3.49 sec, 7.48/7.48 sec )
[LOG] Total clause minimization time: 142.3/145 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.19/0.19 sec, 0.67/0.67 sec, 2.43/2.43 sec, 9.8/9.8 sec, 6.54/6.54 sec, 4.39/4.39 sec, 3.01/3.01 sec, 2.4/2.4 sec, 2.18/2.18 sec, 2.63/2.63 sec, 5.54/5.54 sec, 12.13/12.13 sec, 25.97/25.97 sec, 64.32/64.32 sec )
[LOG] Total clause size reduction: 171742 --> 100200 (64 --> 4, 186 --> 20, 480 --> 68, 1044 --> 184, 2128 --> 456, 4212 --> 1080, 8216 --> 2488, 15900 --> 5624, 30624 --> 12536, 58788 --> 27640, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624, 12536 --> 12536, 27640 --> 27640 )
[LOG] Average clause size reduction: 16.9004 --> 9.86026 (21.3333 --> 1.33333, 26.5714 --> 2.85714, 28.2353 --> 4, 28.2162 --> 4.97297, 27.6364 --> 5.92208, 26.828 --> 6.87898, 25.918 --> 7.84858, 24.9608 --> 8.82889, 23.9812 --> 9.81676, 22.991 --> 10.8095, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277, 9.82445 --> 9.82445, 10.8138 --> 10.8138 )
[LOG] Overall execution time: 176.76 sec CPU time.
[LOG] Overall execution time: 179 sec real time.
Synthesis time: 179.56 sec (Real time) / 178.59 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.45 sec (Real time) / 2.44 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.61 sec (Real time) / 5.57 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 15346 20 2 1 15316
=====================  add10y.aag =====================
[LOG] Relation determinization time: 211.75 sec CPU time.
[LOG] Relation determinization time: 214 sec real time.
[LOG] Final circuit size: 15117 new AND gates.
[LOG] Size before ABC: 50100 AND gates.
[LOG] Size after ABC: 15116 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 14.77/14 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.03/0 sec, 0.07/0 sec, 0.21/0 sec, 0.73/1 sec, 2.77/2 sec, 10.95/11 sec )
[LOG] Nr of iterations: 10162 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 2, 6, 16, 36, 76, 156, 316, 636, 1276, 2556 )
[LOG] Total clause computation time: 25.24/21 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.12/0.12 sec, 0.36/0.36 sec, 1.54/1.54 sec, 2.89/2.89 sec, 2.28/2.28 sec, 1.57/1.57 sec, 0.83/0.83 sec, 0.63/0.63 sec, 0.83/0.83 sec, 1.12/1.12 sec, 1.81/1.81 sec, 3.26/3.26 sec, 7.95/7.95 sec )
[LOG] Total clause minimization time: 185.86/189 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.17/0.17 sec, 0.61/0.61 sec, 2.39/2.39 sec, 9.33/9.33 sec, 4.08/4.08 sec, 3.97/3.97 sec, 2.65/2.65 sec, 2.84/2.84 sec, 2.03/2.03 sec, 3.08/3.08 sec, 5.59/5.59 sec, 11.81/11.81 sec, 27.03/27.03 sec, 110.19/110.19 sec )
[LOG] Total clause size reduction: 171742 --> 100200 (64 --> 4, 186 --> 20, 480 --> 68, 1044 --> 184, 2128 --> 456, 4212 --> 1080, 8216 --> 2488, 15900 --> 5624, 30624 --> 12536, 58788 --> 27640, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624, 12536 --> 12536, 27640 --> 27640 )
[LOG] Average clause size reduction: 16.9004 --> 9.86026 (21.3333 --> 1.33333, 26.5714 --> 2.85714, 28.2353 --> 4, 28.2162 --> 4.97297, 27.6364 --> 5.92208, 26.828 --> 6.87898, 25.918 --> 7.84858, 24.9608 --> 8.82889, 23.9812 --> 9.81676, 22.991 --> 10.8095, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277, 9.82445 --> 9.82445, 10.8138 --> 10.8138 )
[LOG] Overall execution time: 211.75 sec CPU time.
[LOG] Overall execution time: 214 sec real time.
Synthesis time: 214.71 sec (Real time) / 213.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.76 sec (Real time) / 2.75 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.70 sec (Real time) / 5.68 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 15277 20 2 1 15246
=====================  add12n.aag =====================
[LOG] Relation determinization time: 5340.38 sec CPU time.
[LOG] Relation determinization time: 5349 sec real time.
[LOG] Final circuit size: 68059 new AND gates.
[LOG] Size before ABC: 241572 AND gates.
[LOG] Size after ABC: 68057 AND gates.
[LOG] Time for optimizing with ABC: 9 seconds.
[LOG] Total time for all control signals: 355.97/356 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec, 0.03/0 sec, 0.1/0 sec, 0.27/0 sec, 0.91/1 sec, 3.18/3 sec, 12.4/13 sec, 52.42/52 sec, 286.64/287 sec )
[LOG] Nr of iterations: 40868 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 5117, 10237, 2, 6, 16, 36, 76, 156, 316, 636, 1276, 2556, 5116, 10236 )
[LOG] Total clause computation time: 737.65/766 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.14/0.14 sec, 0.42/0.42 sec, 1.67/1.67 sec, 7.23/7.23 sec, 42.03/42.03 sec, 108.54/108.54 sec, 82.27/82.27 sec, 46.62/46.62 sec, 26.89/26.89 sec, 18.35/18.35 sec, 15.86/15.86 sec, 16.53/16.53 sec, 21.58/21.58 sec, 28.3/28.3 sec, 42.51/42.51 sec, 73.52/73.52 sec, 205.11/205.11 sec )
[LOG] Total clause minimization time: 4590.4/4563 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.22/0.22 sec, 0.76/0.76 sec, 2.74/2.74 sec, 10.66/10.66 sec, 45.03/45.03 sec, 244.14/244.14 sec, 168.8/168.8 sec, 107.9/107.9 sec, 56.93/56.93 sec, 42.03/42.03 sec, 31.58/31.58 sec, 24.78/24.78 sec, 40.58/40.58 sec, 64.61/64.61 sec, 135.63/135.63 sec, 327.96/327.96 sec, 826.37/826.37 sec, 2459.6/2459.6 sec )
[LOG] Total clause size reduction: 813290 --> 483144 (76 --> 4, 222 --> 20, 576 --> 68, 1260 --> 184, 2584 --> 456, 5148 --> 1080, 10112 --> 2488, 19716 --> 5624, 38280 --> 12536, 74124 --> 27640, 143248 --> 60408, 276372 --> 131064, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624, 12536 --> 12536, 27640 --> 27640, 60408 --> 60408, 131064 --> 131064 )
[LOG] Average clause size reduction: 19.9004 --> 11.8221 (25.3333 --> 1.33333, 31.7143 --> 2.85714, 33.8824 --> 4, 34.0541 --> 4.97297, 33.5584 --> 5.92208, 32.7898 --> 6.87898, 31.8991 --> 7.84858, 30.9513 --> 8.82889, 29.9765 --> 9.81676, 28.9887 --> 10.8095, 27.9945 --> 11.8054, 26.9974 --> 12.803, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277, 9.82445 --> 9.82445, 10.8138 --> 10.8138, 11.8077 --> 11.8077, 12.8042 --> 12.8042 )
[LOG] Overall execution time: 5340.38 sec CPU time.
[LOG] Overall execution time: 5349 sec real time.
Synthesis time: 5349.39 sec (Real time) / 5344.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 11.43 sec (Real time) / 11.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 157.96 sec (Real time) / 157.74 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 251 36 2 1 213
Raw AIGER output size: aag 68308 24 2 1 68272
=====================  add12y.aag =====================
[LOG] Relation determinization time: 5294.32 sec CPU time.
[LOG] Relation determinization time: 5303 sec real time.
[LOG] Final circuit size: 66747 new AND gates.
[LOG] Size before ABC: 241572 AND gates.
[LOG] Size after ABC: 66747 AND gates.
[LOG] Time for optimizing with ABC: 9 seconds.
[LOG] Total time for all control signals: 444.42/445 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec, 0.02/0 sec, 0.09/0 sec, 0.26/1 sec, 0.89/0 sec, 3.32/4 sec, 12.98/13 sec, 68.78/68 sec, 358.06/359 sec )
[LOG] Nr of iterations: 40868 (3, 7, 17, 37, 77, 157, 317, 637, 1277, 2557, 5117, 10237, 2, 6, 16, 36, 76, 156, 316, 636, 1276, 2556, 5116, 10236 )
[LOG] Total clause computation time: 848.03/856 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.09/0.09 sec, 0.57/0.57 sec, 1.77/1.77 sec, 7.2/7.2 sec, 49/49 sec, 141.07/141.07 sec, 91.69/91.69 sec, 55.26/55.26 sec, 35.71/35.71 sec, 25.21/25.21 sec, 16.59/16.59 sec, 16.83/16.83 sec, 24.53/24.53 sec, 36.33/36.33 sec, 53.58/53.58 sec, 99.92/99.92 sec, 192.63/192.63 sec )
[LOG] Total clause minimization time: 4433.14/4420 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0.24/0.24 sec, 0.78/0.78 sec, 2.71/2.71 sec, 11.15/11.15 sec, 61.37/61.37 sec, 308.59/308.59 sec, 250.08/250.08 sec, 166.9/166.9 sec, 121.85/121.85 sec, 91.02/91.02 sec, 50.58/50.58 sec, 46.56/46.56 sec, 50.67/50.67 sec, 84.46/84.46 sec, 171.05/171.05 sec, 390.65/390.65 sec, 964.47/964.47 sec, 1659.91/1659.91 sec )
[LOG] Total clause size reduction: 813290 --> 483144 (76 --> 4, 222 --> 20, 576 --> 68, 1260 --> 184, 2584 --> 456, 5148 --> 1080, 10112 --> 2488, 19716 --> 5624, 38280 --> 12536, 74124 --> 27640, 143248 --> 60408, 276372 --> 131064, 4 --> 4, 20 --> 20, 68 --> 68, 184 --> 184, 456 --> 456, 1080 --> 1080, 2488 --> 2488, 5624 --> 5624, 12536 --> 12536, 27640 --> 27640, 60408 --> 60408, 131064 --> 131064 )
[LOG] Average clause size reduction: 19.9004 --> 11.8221 (25.3333 --> 1.33333, 31.7143 --> 2.85714, 33.8824 --> 4, 34.0541 --> 4.97297, 33.5584 --> 5.92208, 32.7898 --> 6.87898, 31.8991 --> 7.84858, 30.9513 --> 8.82889, 29.9765 --> 9.81676, 28.9887 --> 10.8095, 27.9945 --> 11.8054, 26.9974 --> 12.803, 2 --> 2, 3.33333 --> 3.33333, 4.25 --> 4.25, 5.11111 --> 5.11111, 6 --> 6, 6.92308 --> 6.92308, 7.87342 --> 7.87342, 8.84277 --> 8.84277, 9.82445 --> 9.82445, 10.8138 --> 10.8138, 11.8077 --> 11.8077, 12.8042 --> 12.8042 )
[LOG] Overall execution time: 5294.32 sec CPU time.
[LOG] Overall execution time: 5303 sec real time.
Synthesis time: 5302.67 sec (Real time) / 5294.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10.62 sec (Real time) / 10.53 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 139.78 sec (Real time) / 139.63 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 66942 24 2 1 66904
=====================  add14n.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 9999.79 sec (User CPU time)
Timeout: 1
=====================  add14y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.02 sec (Real time) / 9999.82 sec (User CPU time)
Timeout: 1
=====================  add16n.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 9999.72 sec (User CPU time)
Timeout: 1
=====================  add16y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.01 sec (Real time) / 9999.76 sec (User CPU time)
Timeout: 1
=====================  add18n.aag =====================
=====================  add18y.aag =====================
=====================  add20n.aag =====================
=====================  add20y.aag =====================
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.57 sec (Real time) / 0.55 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.33 sec (Real time) / 0.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.69 sec (Real time) / 1.65 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.17 sec (Real time) / 1.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.43 sec (Real time) / 6.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.19 sec (Real time) / 4.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1112.35 sec (Real time) / 1105.46 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1842.32 sec (Real time) / 1832.45 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.15 sec (Real time) / 1.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.18 sec (Real time) / 9967.90 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.00 sec (Real time) / 1.96 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.17 sec (Real time) / 9968.94 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 984.81 sec (Real time) / 979.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
Command terminated by signal 9
IC3 Model-checking time: 10000.18 sec (Real time) / 9972.19 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 24 --> 5 (22 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0.833333 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 24 --> 5 (22 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0.833333 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 24 --> 5 (22 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0.833333 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 24 --> 5 (22 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0.833333 (7.33333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.02/0 sec (0.02/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 742 --> 193 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.55 --> 4.825 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 742 --> 193 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.55 --> 4.825 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 742 --> 193 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.55 --> 4.825 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 742 --> 193 (736 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 18.55 --> 4.825 (22.303 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 0.57 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.56/1 sec (0.53/1 sec, 0.03/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.06/0 sec (0.03/0.03 sec, 0.03/0.03 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.49/1 sec (0.49/0.49 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17930 --> 5121 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2176 --> 9.7729 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.57 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.76 sec (Real time) / 0.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 0.32 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.32/0 sec (0.3/0 sec, 0.02/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.07/0 sec (0.05/0.05 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.24/0 sec (0.24/0.24 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17930 --> 5121 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2176 --> 9.7729 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.32 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.51 sec (Real time) / 0.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 0.32 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.31/0 sec (0.28/0 sec, 0.03/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.06/0 sec (0.03/0.03 sec, 0.03/0.03 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.24/0 sec (0.24/0.24 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17930 --> 5121 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2176 --> 9.7729 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.32 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.50 sec (Real time) / 0.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 0.21 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.2/0 sec (0.18/0 sec, 0.02/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.03/0 sec (0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.16/0 sec (0.16/0.16 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 17930 --> 5121 (17920 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 34.2176 --> 9.7729 (34.9318 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.21 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.40 sec (Real time) / 0.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 35.12 sec CPU time.
[LOG] Relation determinization time: 35 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 35.04/35 sec (12.95/13 sec, 22.08/22 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 23.56/23 sec (1.48/1.48 sec, 22.08/22.08 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 11.13/11 sec (11.13/11.13 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385038 --> 114689 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9101 --> 13.9728 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 35.12 sec CPU time.
[LOG] Overall execution time: 35 sec real time.
Synthesis time: 35.32 sec (Real time) / 35.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 99.51 sec CPU time.
[LOG] Relation determinization time: 100 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 99.42/100 sec (8.79/9 sec, 90.63/90 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/1 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 91.54/90 sec (0.91/0.91 sec, 90.63/90.63 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 7.55/9 sec (7.55/7.55 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385038 --> 114689 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9101 --> 13.9728 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 99.51 sec CPU time.
[LOG] Overall execution time: 100 sec real time.
Synthesis time: 99.71 sec (Real time) / 99.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 24.39 sec CPU time.
[LOG] Relation determinization time: 24 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 24.31/24 sec (8/8 sec, 16.31/16 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 17.19/17 sec (0.88/0.88 sec, 16.31/16.31 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 6.79/7 sec (6.79/6.79 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385038 --> 114689 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9101 --> 13.9728 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 24.39 sec CPU time.
[LOG] Overall execution time: 24 sec real time.
Synthesis time: 24.59 sec (Real time) / 24.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 9.64 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 9.57/9 sec (5.19/5 sec, 4.38/4 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 4.92/4 sec (0.54/0.54 sec, 4.38/4.38 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 4.27/4 sec (4.27/4.27 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 385038 --> 114689 (385024 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 46.9101 --> 13.9728 (46.9943 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 9.64 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 9.84 sec (Real time) / 9.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 433.05 sec CPU time.
[LOG] Relation determinization time: 434 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 432.57/432 sec (42.03/42 sec, 390.52/390 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 32786 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 395.57/392 sec (5.05/5.05 sec, 390.52/390.52 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 35.42/38 sec (35.42/35.42 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1736720 --> 524289 (1736704 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 52.9714 --> 15.9912 (52.9984 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 433.06 sec CPU time.
[LOG] Overall execution time: 434 sec real time.
Synthesis time: 433.27 sec (Real time) / 432.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 1394.22 sec CPU time.
[LOG] Relation determinization time: 1394 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1393.76/1394 sec (27.7/28 sec, 1366.04/1366 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 32786 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 1369.69/1370 sec (3.65/3.65 sec, 1366.04/1366.04 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 22.51/22 sec (22.51/22.51 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1736720 --> 524289 (1736704 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 52.9714 --> 15.9912 (52.9984 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1394.22 sec CPU time.
[LOG] Overall execution time: 1394 sec real time.
Synthesis time: 1394.40 sec (Real time) / 1392.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
Command terminated by signal 9
Synthesis time: 10000.31 sec (Real time) / 9995.58 sec (User CPU time)
Timeout: 1
=====================  mv20y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.28 sec (Real time) / 9996.18 sec (User CPU time)
Timeout: 1
=====================  mvs20n.aag =====================
=====================  mvs20y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.31 sec (Real time) / 9996.75 sec (User CPU time)
Timeout: 1
=====================  mvs22n.aag =====================
=====================  mvs22y.aag =====================
Command terminated by signal 6
Synthesis time: 4211.65 sec (Real time) / 4203.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs24n.aag =====================
=====================  mvs24y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.03 sec (Real time) / 9995.98 sec (User CPU time)
Timeout: 1
=====================  mvs28n.aag =====================
=====================  mvs28y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.04 sec (Real time) / 9993.90 sec (User CPU time)
Timeout: 1
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 32 (3, 6, 4, 5, 2, 5, 3, 4 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 111 --> 44 (16 --> 2, 35 --> 12, 18 --> 4, 20 --> 4, 2 --> 2, 12 --> 12, 4 --> 4, 4 --> 4 )
[LOG] Average clause size reduction: 3.46875 --> 1.375 (5.33333 --> 0.666667, 5.83333 --> 2, 4.5 --> 1, 4 --> 0.8, 1 --> 1, 2.4 --> 2.4, 1.33333 --> 1.33333, 1 --> 1 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 0.24 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 403 new AND gates.
[LOG] Size before ABC: 907 AND gates.
[LOG] Size after ABC: 402 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.08/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0 sec, 0.02/0 sec, 0.03/0 sec, 0.02/1 sec, 0/0 sec )
[LOG] Nr of iterations: 380 (3, 6, 13, 36, 47, 47, 30, 12, 2, 5, 12, 35, 46, 46, 29, 11 )
[LOG] Total clause computation time: 0.03/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.2/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0/0 sec )
[LOG] Total clause size reduction: 3084 --> 1814 (32 --> 2, 75 --> 12, 168 --> 42, 455 --> 192, 552 --> 256, 506 --> 239, 290 --> 134, 99 --> 30, 2 --> 2, 12 --> 12, 42 --> 42, 192 --> 192, 256 --> 256, 239 --> 239, 134 --> 134, 30 --> 30 )
[LOG] Average clause size reduction: 8.11579 --> 4.77368 (10.6667 --> 0.666667, 12.5 --> 2, 12.9231 --> 3.23077, 12.6389 --> 5.33333, 11.7447 --> 5.44681, 10.766 --> 5.08511, 9.66667 --> 4.46667, 8.25 --> 2.5, 1 --> 1, 2.4 --> 2.4, 3.5 --> 3.5, 5.48571 --> 5.48571, 5.56522 --> 5.56522, 5.19565 --> 5.19565, 4.62069 --> 4.62069, 2.72727 --> 2.72727 )
[LOG] Overall execution time: 0.24 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.52 sec (Real time) / 0.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.27 sec (Real time) / 0.27 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 546 8 0 1 531
=====================  mult5.aag =====================
[LOG] Relation determinization time: 3.06 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 1821 new AND gates.
[LOG] Size before ABC: 4452 AND gates.
[LOG] Size after ABC: 1821 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.9/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.02/0 sec, 0.09/0 sec, 0.19/1 sec, 0.24/0 sec, 0.21/0 sec, 0.11/0 sec, 0.04/0 sec )
[LOG] Nr of iterations: 1347 (3, 6, 13, 37, 123, 159, 153, 102, 54, 29, 2, 5, 12, 36, 122, 158, 152, 101, 52, 28 )
[LOG] Total clause computation time: 0.53/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.07/0.07 sec, 0.05/0.05 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.04/0.04 sec )
[LOG] Total clause minimization time: 2.49/2 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.08/0.08 sec, 0.15/0.15 sec, 0.17/0.17 sec, 0.16/0.16 sec, 0.11/0.11 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.08/0.08 sec, 0.29/0.29 sec, 0.4/0.4 sec, 0.43/0.43 sec, 0.29/0.29 sec, 0.13/0.13 sec, 0.05/0.05 sec )
[LOG] Total clause size reduction: 14122 --> 8913 (40 --> 2, 95 --> 12, 216 --> 42, 612 --> 194, 1952 --> 889, 2370 --> 1165, 2128 --> 1085, 1313 --> 656, 636 --> 310, 308 --> 106, 2 --> 2, 12 --> 12, 42 --> 42, 194 --> 194, 889 --> 889, 1165 --> 1165, 1085 --> 1085, 656 --> 656, 301 --> 301, 106 --> 106 )
[LOG] Average clause size reduction: 10.484 --> 6.61693 (13.3333 --> 0.666667, 15.8333 --> 2, 16.6154 --> 3.23077, 16.5405 --> 5.24324, 15.8699 --> 7.22764, 14.9057 --> 7.32704, 13.9085 --> 7.0915, 12.8725 --> 6.43137, 11.7778 --> 5.74074, 10.6207 --> 3.65517, 1 --> 1, 2.4 --> 2.4, 3.5 --> 3.5, 5.38889 --> 5.38889, 7.28689 --> 7.28689, 7.37342 --> 7.37342, 7.13816 --> 7.13816, 6.49505 --> 6.49505, 5.78846 --> 5.78846, 3.78571 --> 3.78571 )
[LOG] Overall execution time: 3.07 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.53 sec (Real time) / 3.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.30 sec (Real time) / 1.30 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.37 sec (Real time) / 0.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 2058 10 0 1 2038
=====================  mult6.aag =====================
[LOG] Relation determinization time: 56.6 sec CPU time.
[LOG] Relation determinization time: 58 sec real time.
[LOG] Final circuit size: 7928 new AND gates.
[LOG] Size before ABC: 23004 AND gates.
[LOG] Size after ABC: 7927 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 13.72/13 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.03/0 sec, 0.12/0 sec, 0.76/1 sec, 2.04/2 sec, 3.55/3 sec, 3.39/4 sec, 2.4/2 sec, 1.12/1 sec, 0.31/0 sec )
[LOG] Nr of iterations: 5370 (3, 6, 11, 36, 122, 446, 617, 602, 418, 264, 123, 44, 2, 5, 10, 35, 121, 445, 616, 601, 416, 263, 121, 43 )
[LOG] Total clause computation time: 9.26/6 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.16/0.16 sec, 0.3/0.3 sec, 0.32/0.32 sec, 0.3/0.3 sec, 0.08/0.08 sec, 0.04/0.04 sec, 0.27/0.27 sec, 0.42/0.42 sec, 0.51/0.51 sec, 0.55/0.55 sec, 0.66/0.66 sec, 0.91/0.91 sec, 1.06/1.06 sec, 1.07/1.07 sec, 1.07/1.07 sec, 0.85/0.85 sec, 0.4/0.4 sec, 0.21/0.21 sec )
[LOG] Total clause minimization time: 47.15/50 sec (0/0 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.1/0.1 sec, 0.7/0.7 sec, 1.88/1.88 sec, 3.24/3.24 sec, 3.06/3.06 sec, 2.09/2.09 sec, 1.04/1.04 sec, 0.27/0.27 sec, 0.39/0.39 sec, 0.24/0.24 sec, 0.23/0.23 sec, 0.44/0.44 sec, 1.14/1.14 sec, 4.75/4.75 sec, 7.11/7.11 sec, 8.14/8.14 sec, 6.11/6.11 sec, 3.77/3.77 sec, 1.9/1.9 sec, 0.53/0.53 sec )
[LOG] Total clause size reduction: 69186 --> 46030 (48 --> 2, 115 --> 12, 220 --> 36, 735 --> 188, 2420 --> 881, 8455 --> 4034, 11088 --> 5714, 10217 --> 5499, 6672 --> 3563, 3945 --> 2053, 1708 --> 838, 559 --> 206, 2 --> 2, 12 --> 12, 36 --> 36, 188 --> 188, 881 --> 881, 4034 --> 4034, 5714 --> 5714, 5499 --> 5499, 3552 --> 3552, 2053 --> 2053, 827 --> 827, 206 --> 206 )
[LOG] Average clause size reduction: 12.8838 --> 8.57169 (16 --> 0.666667, 19.1667 --> 2, 20 --> 3.27273, 20.4167 --> 5.22222, 19.8361 --> 7.22131, 18.9574 --> 9.04484, 17.9708 --> 9.26094, 16.9718 --> 9.13455, 15.9617 --> 8.52392, 14.9432 --> 7.77652, 13.8862 --> 6.81301, 12.7045 --> 4.68182, 1 --> 1, 2.4 --> 2.4, 3.6 --> 3.6, 5.37143 --> 5.37143, 7.28099 --> 7.28099, 9.06517 --> 9.06517, 9.27597 --> 9.27597, 9.14975 --> 9.14975, 8.53846 --> 8.53846, 7.80608 --> 7.80608, 6.83471 --> 6.83471, 4.7907 --> 4.7907 )
[LOG] Overall execution time: 56.6 sec CPU time.
[LOG] Overall execution time: 58 sec real time.
Synthesis time: 58.03 sec (Real time) / 57.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.76 sec (Real time) / 3.71 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.78 sec (Real time) / 4.77 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 8273 12 0 1 8250
=====================  mult7.aag =====================
[LOG] Relation determinization time: 1522.78 sec CPU time.
[LOG] Relation determinization time: 1530 sec real time.
[LOG] Final circuit size: 31218 new AND gates.
[LOG] Size before ABC: 107881 AND gates.
[LOG] Size after ABC: 31218 AND gates.
[LOG] Time for optimizing with ABC: 7 seconds.
[LOG] Total time for all control signals: 341.78/342 sec (0/0 sec, 0/0 sec, 0.01/0 sec, 0.04/0 sec, 0.17/1 sec, 0.96/1 sec, 7.71/7 sec, 30.12/30 sec, 69/69 sec, 92.38/93 sec, 73.97/74 sec, 42.78/43 sec, 18.94/19 sec, 5.7/5 sec )
[LOG] Nr of iterations: 20766 (3, 6, 12, 36, 128, 459, 1675, 2255, 2211, 1695, 1038, 536, 240, 96, 2, 5, 11, 35, 127, 458, 1674, 2254, 2210, 1694, 1037, 535, 239, 95 )
[LOG] Total clause computation time: 189.2/186 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0.11/0.11 sec, 0.7/0.7 sec, 2.75/2.75 sec, 7.86/7.86 sec, 8.92/8.92 sec, 6.56/6.56 sec, 3.76/3.76 sec, 1.72/1.72 sec, 0.67/0.67 sec, 2.43/2.43 sec, 4.39/4.39 sec, 5.23/5.23 sec, 5.28/5.28 sec, 6.4/6.4 sec, 9.86/9.86 sec, 18.75/18.75 sec, 24.66/24.66 sec, 22.12/22.12 sec, 19.83/19.83 sec, 15.85/15.85 sec, 11.18/11.18 sec, 6.8/6.8 sec, 3.34/3.34 sec )
[LOG] Total clause minimization time: 1331.12/1336 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.14/0.14 sec, 0.84/0.84 sec, 6.95/6.95 sec, 27.29/27.29 sec, 61.05/61.05 sec, 83.39/83.39 sec, 67.38/67.38 sec, 39/39 sec, 17.22/17.22 sec, 5.02/5.02 sec, 8.72/8.72 sec, 7.28/7.28 sec, 5.79/5.79 sec, 7.54/7.54 sec, 16.66/16.66 sec, 41.61/41.61 sec, 142.27/142.27 sec, 198.52/198.52 sec, 187.07/187.07 sec, 187.29/187.29 sec, 122.07/122.07 sec, 62.41/62.41 sec, 28.7/28.7 sec, 6.86/6.86 sec )
[LOG] Total clause size reduction: 316373 --> 215762 (56 --> 2, 135 --> 12, 286 --> 39, 875 --> 190, 3048 --> 921, 10534 --> 4147, 36828 --> 18228, 47334 --> 25062, 44200 --> 24290, 32186 --> 17820, 18666 --> 9973, 9095 --> 4714, 3824 --> 1941, 1425 --> 542, 2 --> 2, 12 --> 12, 39 --> 39, 190 --> 190, 921 --> 921, 4147 --> 4147, 18228 --> 18228, 25062 --> 25062, 24290 --> 24290, 17820 --> 17820, 9973 --> 9973, 4714 --> 4714, 1941 --> 1941, 542 --> 542 )
[LOG] Average clause size reduction: 15.2351 --> 10.3902 (18.6667 --> 0.666667, 22.5 --> 2, 23.8333 --> 3.25, 24.3056 --> 5.27778, 23.8125 --> 7.19531, 22.9499 --> 9.03486, 21.9869 --> 10.8824, 20.9907 --> 11.114, 19.991 --> 10.986, 18.9888 --> 10.5133, 17.9827 --> 9.6079, 16.9683 --> 8.79478, 15.9333 --> 8.0875, 14.8438 --> 5.64583, 1 --> 1, 2.4 --> 2.4, 3.54545 --> 3.54545, 5.42857 --> 5.42857, 7.25197 --> 7.25197, 9.05459 --> 9.05459, 10.8889 --> 10.8889, 11.1189 --> 11.1189, 10.991 --> 10.991, 10.5195 --> 10.5195, 9.61716 --> 9.61716, 8.81121 --> 8.81121, 8.12134 --> 8.12134, 5.70526 --> 5.70526 )
[LOG] Overall execution time: 1522.78 sec CPU time.
[LOG] Overall execution time: 1530 sec real time.
Synthesis time: 1529.38 sec (Real time) / 1527.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 24.06 sec (Real time) / 23.86 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 55.21 sec (Real time) / 55.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 31701 14 0 1 31673
=====================  mult8.aag =====================
Command terminated by signal 9
Synthesis time: 10000.05 sec (Real time) / 9998.28 sec (User CPU time)
Timeout: 1
=====================  mult9.aag =====================
Command terminated by signal 9
Synthesis time: 10000.06 sec (Real time) / 9998.61 sec (User CPU time)
Timeout: 1
=====================  mult10.aag =====================
Command terminated by signal 9
Synthesis time: 10000.07 sec (Real time) / 9998.27 sec (User CPU time)
Timeout: 1
=====================  mult11.aag =====================
=====================  mult12.aag =====================
=====================  mult13.aag =====================
=====================  mult14.aag =====================
=====================  mult15.aag =====================
=====================  mult16.aag =====================
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0 (6 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 12 --> 0 (12 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4 --> 0 (6 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 7.33333 --> 0 (11 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 22 --> 0 (22 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 7.33333 --> 0 (11 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 13 --> 0 (19.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 39 --> 0 (39 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 13 --> 0 (19.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 24 --> 0 (36 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.01/0 sec (0.01/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 72 --> 0 (72 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 24 --> 0 (36 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 45.6667 --> 0 (68.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.05 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 137 --> 0 (137 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 45.6667 --> 0 (68.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.05 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (1, 1, 2, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.4 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 5 (1, 1, 2, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 7 --> 0 (0 --> 0, 0 --> 0, 7 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.4 --> 0 (0 --> 0, 0 --> 0, 3.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 2, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.57143 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 2, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 11 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.57143 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 5.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 9 (1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.66667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 9 (1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 15 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.66667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 7.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.72727 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.72727 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 13 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.76923 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 13 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 23 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.76923 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 11.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.8 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 27 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.8 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 13.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.82353 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.82353 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.84211 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.01 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 35 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 35 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.84211 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 17.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.85714 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 39 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.85714 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 19.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.86957 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.02 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.86957 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 0.06 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 25 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.88 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.06 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.03 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 25 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 47 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 47 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.88 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 23.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.03 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 0.08 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.88889 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.08 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.04 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 51 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 1.88889 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 25.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.04 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.22 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 0.12 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 76 AND gates.
[LOG] Size after ABC: 44 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05/0 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 90 (10, 11, 6, 2, 15, 6, 8, 7, 5, 1, 14, 5 )
[LOG] Total clause computation time: 0.02/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.09/0 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause size reduction: 1379 --> 159 (288 --> 16, 310 --> 18, 150 --> 9, 29 --> 0, 392 --> 32, 135 --> 9, 13 --> 13, 12 --> 12, 9 --> 9, 0 --> 0, 32 --> 32, 9 --> 9 )
[LOG] Average clause size reduction: 15.3222 --> 1.76667 (28.8 --> 1.6, 28.1818 --> 1.63636, 25 --> 1.5, 14.5 --> 0, 26.1333 --> 2.13333, 22.5 --> 1.5, 1.625 --> 1.625, 1.71429 --> 1.71429, 1.8 --> 1.8, 0 --> 0, 2.28571 --> 2.28571, 1.8 --> 1.8 )
[LOG] Overall execution time: 0.12 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 210 5 21 1 179
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 0.44 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 82 new AND gates.
[LOG] Size before ABC: 130 AND gates.
[LOG] Size after ABC: 82 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.16/0 sec (0.04/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0/0 sec, 0.05/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 143 (16, 18, 5, 6, 5, 23, 8, 10, 11, 4, 5, 4, 22, 6 )
[LOG] Total clause computation time: 0.09/0 sec (0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.31/0 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.03/0.03 sec )
[LOG] Total clause size reduction: 2660 --> 310 (555 --> 45, 612 --> 48, 140 --> 6, 170 --> 8, 132 --> 5, 704 --> 55, 217 --> 13, 22 --> 22, 24 --> 24, 6 --> 6, 8 --> 8, 5 --> 5, 55 --> 55, 10 --> 10 )
[LOG] Average clause size reduction: 18.6014 --> 2.16783 (34.6875 --> 2.8125, 34 --> 2.66667, 28 --> 1.2, 28.3333 --> 1.33333, 26.4 --> 1, 30.6087 --> 2.3913, 27.125 --> 1.625, 2.2 --> 2.2, 2.18182 --> 2.18182, 1.5 --> 1.5, 1.6 --> 1.6, 1.25 --> 1.25, 2.5 --> 2.5, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 0.44 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.63 sec (Real time) / 0.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.39 sec (Real time) / 0.39 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 288 6 24 1 251
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 1.88 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 138 new AND gates.
[LOG] Size before ABC: 223 AND gates.
[LOG] Size after ABC: 137 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.59/0 sec (0.07/0 sec, 0.08/0 sec, 0.04/0 sec, 0.04/0 sec, 0.02/0 sec, 0.03/0 sec, 0.19/0 sec, 0.11/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 196 (12, 16, 10, 6, 6, 6, 10, 33, 9, 11, 12, 8, 5, 5, 5, 4, 31, 7 )
[LOG] Total clause computation time: 0.48/0 sec (0.03/0.03 sec, 0.03/0.03 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0/0 sec, 0/0 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.07/0.07 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 1.28/2 sec (0.04/0.04 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.14/0.14 sec, 0.11/0.11 sec, 0.01/0.01 sec, 0.13/0.13 sec, 0.06/0.06 sec, 0.12/0.12 sec, 0.1/0.1 sec, 0.09/0.09 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.13/0.13 sec, 0.05/0.05 sec )
[LOG] Total clause size reduction: 4045 --> 505 (473 --> 30, 630 --> 50, 369 --> 16, 200 --> 9, 195 --> 8, 190 --> 11, 333 --> 44, 1152 --> 98, 280 --> 16, 30 --> 30, 34 --> 34, 13 --> 13, 9 --> 9, 8 --> 8, 11 --> 11, 12 --> 12, 93 --> 93, 13 --> 13 )
[LOG] Average clause size reduction: 20.6378 --> 2.57653 (39.4167 --> 2.5, 39.375 --> 3.125, 36.9 --> 1.6, 33.3333 --> 1.5, 32.5 --> 1.33333, 31.6667 --> 1.83333, 33.3 --> 4.4, 34.9091 --> 2.9697, 31.1111 --> 1.77778, 2.72727 --> 2.72727, 2.83333 --> 2.83333, 1.625 --> 1.625, 1.8 --> 1.8, 1.6 --> 1.6, 2.2 --> 2.2, 3 --> 3, 3 --> 3, 1.85714 --> 1.85714 )
[LOG] Overall execution time: 1.88 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.07 sec (Real time) / 2.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.49 sec (Real time) / 0.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 382 7 27 1 340
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 4.55 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 195 new AND gates.
[LOG] Size before ABC: 356 AND gates.
[LOG] Size after ABC: 195 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.44/1 sec (0.16/0 sec, 0.28/0 sec, 0.14/0 sec, 0.1/0 sec, 0.08/0 sec, 0.07/1 sec, 0.15/0 sec, 0.18/0 sec, 0.26/0 sec, 0.02/0 sec )
[LOG] Nr of iterations: 285 (12, 16, 8, 12, 7, 5, 22, 29, 43, 10, 11, 13, 7, 8, 6, 4, 11, 13, 42, 6 )
[LOG] Total clause computation time: 1.03/0 sec (0.07/0.07 sec, 0.07/0.07 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0/0 sec, 0.14/0.14 sec, 0.12/0.12 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.09/0.09 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.07/0.07 sec, 0.04/0.04 sec )
[LOG] Total clause minimization time: 3.21/4 sec (0.09/0.09 sec, 0.21/0.21 sec, 0.13/0.13 sec, 0.1/0.1 sec, 0.08/0.08 sec, 0.07/0.07 sec, 0.08/0.08 sec, 0.12/0.12 sec, 0.21/0.21 sec, 0.02/0.02 sec, 0.36/0.36 sec, 0.24/0.24 sec, 0.27/0.27 sec, 0.22/0.22 sec, 0.25/0.25 sec, 0.2/0.2 sec, 0.11/0.11 sec, 0.07/0.07 sec, 0.21/0.21 sec, 0.17/0.17 sec )
[LOG] Total clause size reduction: 6909 --> 937 (528 --> 37, 705 --> 59, 322 --> 11, 495 --> 26, 264 --> 10, 172 --> 7, 882 --> 107, 1148 --> 155, 1680 --> 142, 351 --> 27, 37 --> 37, 48 --> 48, 11 --> 11, 13 --> 13, 10 --> 10, 7 --> 7, 32 --> 28, 52 --> 50, 142 --> 142, 10 --> 10 )
[LOG] Average clause size reduction: 24.2421 --> 3.28772 (44 --> 3.08333, 44.0625 --> 3.6875, 40.25 --> 1.375, 41.25 --> 2.16667, 37.7143 --> 1.42857, 34.4 --> 1.4, 40.0909 --> 4.86364, 39.5862 --> 5.34483, 39.0698 --> 3.30233, 35.1 --> 2.7, 3.36364 --> 3.36364, 3.69231 --> 3.69231, 1.57143 --> 1.57143, 1.625 --> 1.625, 1.66667 --> 1.66667, 1.75 --> 1.75, 2.90909 --> 2.54545, 4 --> 3.84615, 3.38095 --> 3.38095, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 4.55 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.75 sec (Real time) / 4.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.78 sec (Real time) / 0.77 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 485 8 30 1 437
=====================  genbuf5c3y.aag =====================
[LOG] Relation determinization time: 13.36 sec CPU time.
[LOG] Relation determinization time: 14 sec real time.
[LOG] Final circuit size: 451 new AND gates.
[LOG] Size before ABC: 861 AND gates.
[LOG] Size after ABC: 450 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.17/5 sec (0.02/0 sec, 0.04/0 sec, 0.39/0 sec, 0.17/0 sec, 0.11/0 sec, 0.12/1 sec, 0.12/0 sec, 0.44/0 sec, 0.62/1 sec, 1.64/1 sec, 0.75/1 sec, 0.75/1 sec )
[LOG] Nr of iterations: 529 (10, 14, 41, 15, 7, 9, 9, 13, 23, 97, 29, 22, 8, 11, 37, 9, 6, 8, 8, 12, 21, 75, 26, 19 )
[LOG] Total clause computation time: 2.73/1 sec (0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.23/0.23 sec, 0.15/0.15 sec, 0.37/0.37 sec, 0.07/0.07 sec, 0.18/0.18 sec, 0.13/0.13 sec, 0.2/0.2 sec, 0.08/0.08 sec, 0.08/0.08 sec, 0.12/0.12 sec, 0.09/0.09 sec, 0.15/0.15 sec, 0.21/0.21 sec, 0.24/0.24 sec, 0.21/0.21 sec, 0.07/0.07 sec, 0.12/0.12 sec )
[LOG] Total clause minimization time: 10.08/11 sec (0.02/0.02 sec, 0.04/0.04 sec, 0.38/0.38 sec, 0.16/0.16 sec, 0.1/0.1 sec, 0.12/0.12 sec, 0.12/0.12 sec, 0.21/0.21 sec, 0.47/0.47 sec, 1.27/1.27 sec, 0.68/0.68 sec, 0.57/0.57 sec, 0.73/0.73 sec, 0.56/0.56 sec, 0.6/0.6 sec, 0.34/0.34 sec, 0.42/0.42 sec, 0.36/0.36 sec, 0.49/0.49 sec, 0.4/0.4 sec, 0.41/0.41 sec, 0.73/0.73 sec, 0.48/0.48 sec, 0.42/0.42 sec )
[LOG] Total clause size reduction: 13997 --> 2072 (486 --> 18, 689 --> 40, 2080 --> 129, 714 --> 45, 300 --> 11, 392 --> 14, 384 --> 16, 564 --> 46, 1012 --> 112, 4320 --> 583, 1232 --> 97, 903 --> 100, 15 --> 15, 31 --> 31, 108 --> 107, 17 --> 16, 11 --> 11, 14 --> 14, 16 --> 15, 46 --> 46, 104 --> 97, 390 --> 340, 82 --> 82, 87 --> 87 )
[LOG] Average clause size reduction: 26.4594 --> 3.91682 (48.6 --> 1.8, 49.2143 --> 2.85714, 50.7317 --> 3.14634, 47.6 --> 3, 42.8571 --> 1.57143, 43.5556 --> 1.55556, 42.6667 --> 1.77778, 43.3846 --> 3.53846, 44 --> 4.86957, 44.5361 --> 6.01031, 42.4828 --> 3.34483, 41.0455 --> 4.54545, 1.875 --> 1.875, 2.81818 --> 2.81818, 2.91892 --> 2.89189, 1.88889 --> 1.77778, 1.83333 --> 1.83333, 1.75 --> 1.75, 2 --> 1.875, 3.83333 --> 3.83333, 4.95238 --> 4.61905, 5.2 --> 4.53333, 3.15385 --> 3.15385, 4.57895 --> 4.57895 )
[LOG] Overall execution time: 13.36 sec CPU time.
[LOG] Overall execution time: 14 sec real time.
Synthesis time: 13.63 sec (Real time) / 13.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.18 sec (Real time) / 2.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 788 9 33 1 735
=====================  genbuf6c3y.aag =====================
[LOG] Relation determinization time: 28.39 sec CPU time.
[LOG] Relation determinization time: 29 sec real time.
[LOG] Final circuit size: 597 new AND gates.
[LOG] Size before ABC: 1182 AND gates.
[LOG] Size after ABC: 597 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 10.22/10 sec (0.03/0 sec, 0.07/0 sec, 0.78/1 sec, 0.46/0 sec, 0.29/1 sec, 0.16/0 sec, 0.16/0 sec, 0.15/0 sec, 0.51/1 sec, 0.98/1 sec, 2.93/2 sec, 2.15/3 sec, 1.55/1 sec )
[LOG] Nr of iterations: 680 (10, 15, 37, 8, 8, 6, 6, 6, 14, 23, 109, 128, 16, 9, 9, 36, 7, 6, 5, 5, 5, 13, 22, 87, 75, 15 )
[LOG] Total clause computation time: 5.96/6 sec (0/0 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.28/0.28 sec, 0.17/0.17 sec, 0.35/0.35 sec, 0.33/0.33 sec, 0.52/0.52 sec, 0.32/0.32 sec, 0.52/0.52 sec, 0.2/0.2 sec, 0.29/0.29 sec, 0.22/0.22 sec, 0.24/0.24 sec, 0.19/0.19 sec, 0.16/0.16 sec, 0.63/0.63 sec, 0.52/0.52 sec, 0.22/0.22 sec, 0.48/0.48 sec, 0.26/0.26 sec )
[LOG] Total clause minimization time: 21.64/22 sec (0.03/0.03 sec, 0.05/0.05 sec, 0.75/0.75 sec, 0.46/0.46 sec, 0.29/0.29 sec, 0.16/0.16 sec, 0.16/0.16 sec, 0.14/0.14 sec, 0.23/0.23 sec, 0.81/0.81 sec, 2.58/2.58 sec, 1.82/1.82 sec, 1.03/1.03 sec, 1.86/1.86 sec, 1.58/1.58 sec, 1.42/1.42 sec, 0.85/0.85 sec, 0.71/0.71 sec, 0.91/0.91 sec, 0.71/0.71 sec, 0.68/0.68 sec, 0.72/0.72 sec, 0.77/0.77 sec, 1.26/1.26 sec, 1.18/1.18 sec, 0.48/0.48 sec )
[LOG] Total clause size reduction: 19793 --> 3267 (522 --> 16, 798 --> 59, 2016 --> 107, 385 --> 12, 378 --> 15, 265 --> 8, 260 --> 9, 255 --> 8, 650 --> 63, 1078 --> 128, 5184 --> 640, 5969 --> 933, 690 --> 87, 16 --> 16, 30 --> 30, 107 --> 104, 12 --> 12, 12 --> 11, 8 --> 8, 9 --> 8, 8 --> 8, 63 --> 63, 128 --> 121, 437 --> 343, 426 --> 371, 87 --> 87 )
[LOG] Average clause size reduction: 29.1074 --> 4.80441 (52.2 --> 1.6, 53.2 --> 3.93333, 54.4865 --> 2.89189, 48.125 --> 1.5, 47.25 --> 1.875, 44.1667 --> 1.33333, 43.3333 --> 1.5, 42.5 --> 1.33333, 46.4286 --> 4.5, 46.8696 --> 5.56522, 47.5596 --> 5.87156, 46.6328 --> 7.28906, 43.125 --> 5.4375, 1.77778 --> 1.77778, 3.33333 --> 3.33333, 2.97222 --> 2.88889, 1.71429 --> 1.71429, 2 --> 1.83333, 1.6 --> 1.6, 1.8 --> 1.6, 1.6 --> 1.6, 4.84615 --> 4.84615, 5.81818 --> 5.5, 5.02299 --> 3.94253, 5.68 --> 4.94667, 5.8 --> 5.8 )
[LOG] Overall execution time: 28.39 sec CPU time.
[LOG] Overall execution time: 29 sec real time.
Synthesis time: 28.67 sec (Real time) / 28.51 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.16 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.11 sec (Real time) / 3.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 978 10 35 1 920
=====================  genbuf7c3y.aag =====================
[LOG] Relation determinization time: 51.02 sec CPU time.
[LOG] Relation determinization time: 52 sec real time.
[LOG] Final circuit size: 790 new AND gates.
[LOG] Size before ABC: 1648 AND gates.
[LOG] Size after ABC: 790 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 14.68/15 sec (0.04/0 sec, 0.12/0 sec, 0.97/1 sec, 0.25/1 sec, 0.27/0 sec, 0.16/0 sec, 0.24/0 sec, 0.16/0 sec, 1.49/2 sec, 0.22/0 sec, 1.25/1 sec, 2.64/3 sec, 2.85/3 sec, 4.02/4 sec )
[LOG] Nr of iterations: 894 (10, 23, 44, 9, 9, 9, 8, 7, 21, 7, 32, 179, 128, 29, 8, 14, 43, 8, 8, 8, 6, 6, 18, 6, 28, 109, 98, 19 )
[LOG] Total clause computation time: 13.01/12 sec (0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.65/0.65 sec, 0/0 sec, 0.34/0.34 sec, 0.53/0.53 sec, 0.77/0.77 sec, 1.33/1.33 sec, 0.45/0.45 sec, 0.72/0.72 sec, 0.34/0.34 sec, 0.28/0.28 sec, 0.4/0.4 sec, 0.29/0.29 sec, 0.44/0.44 sec, 0.56/0.56 sec, 1.24/1.24 sec, 0.29/0.29 sec, 1.13/1.13 sec, 1.17/1.17 sec, 0.9/0.9 sec, 1.09/1.09 sec )
[LOG] Total clause minimization time: 36.86/38 sec (0.04/0.04 sec, 0.11/0.11 sec, 0.94/0.94 sec, 0.25/0.25 sec, 0.25/0.25 sec, 0.16/0.16 sec, 0.23/0.23 sec, 0.14/0.14 sec, 0.84/0.84 sec, 0.22/0.22 sec, 0.91/0.91 sec, 2.11/2.11 sec, 2.07/2.07 sec, 2.69/2.69 sec, 3.9/3.9 sec, 2.24/2.24 sec, 2.31/2.31 sec, 1.88/1.88 sec, 1.8/1.8 sec, 1.47/1.47 sec, 1.4/1.4 sec, 1.25/1.25 sec, 1.66/1.66 sec, 1.99/1.99 sec, 1.26/1.26 sec, 1.76/1.76 sec, 1.7/1.7 sec, 1.28/1.28 sec )
[LOG] Total clause size reduction: 28198 --> 4609 (558 --> 17, 1342 --> 99, 2580 --> 119, 472 --> 15, 464 --> 16, 456 --> 14, 392 --> 17, 330 --> 10, 1080 --> 123, 318 --> 11, 1612 --> 210, 9078 --> 1298, 6350 --> 857, 1372 --> 155, 14 --> 14, 49 --> 49, 119 --> 118, 15 --> 15, 16 --> 16, 14 --> 14, 11 --> 11, 10 --> 10, 97 --> 97, 11 --> 11, 179 --> 172, 607 --> 527, 569 --> 511, 83 --> 83 )
[LOG] Average clause size reduction: 31.5414 --> 5.15548 (55.8 --> 1.7, 58.3478 --> 4.30435, 58.6364 --> 2.70455, 52.4444 --> 1.66667, 51.5556 --> 1.77778, 50.6667 --> 1.55556, 49 --> 2.125, 47.1429 --> 1.42857, 51.4286 --> 5.85714, 45.4286 --> 1.57143, 50.375 --> 6.5625, 50.7151 --> 7.2514, 49.6094 --> 6.69531, 47.3103 --> 5.34483, 1.75 --> 1.75, 3.5 --> 3.5, 2.76744 --> 2.74419, 1.875 --> 1.875, 2 --> 2, 1.75 --> 1.75, 1.83333 --> 1.83333, 1.66667 --> 1.66667, 5.38889 --> 5.38889, 1.83333 --> 1.83333, 6.39286 --> 6.14286, 5.56881 --> 4.83486, 5.80612 --> 5.21429, 4.36842 --> 4.36842 )
[LOG] Overall execution time: 51.02 sec CPU time.
[LOG] Overall execution time: 52 sec real time.
Synthesis time: 51.34 sec (Real time) / 51.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.25 sec (Real time) / 0.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.78 sec (Real time) / 4.76 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 1213 11 37 1 1151
=====================  genbuf8c3y.aag =====================
[LOG] Relation determinization time: 137.71 sec CPU time.
[LOG] Relation determinization time: 138 sec real time.
[LOG] Final circuit size: 713 new AND gates.
[LOG] Size before ABC: 1382 AND gates.
[LOG] Size after ABC: 713 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 45.79/46 sec (0.08/0 sec, 0.09/0 sec, 3.63/4 sec, 1.16/1 sec, 1.31/1 sec, 1.53/2 sec, 1.54/1 sec, 1.04/1 sec, 4.11/4 sec, 1.27/2 sec, 6.51/6 sec, 1.17/1 sec, 5.83/6 sec, 10.74/11 sec, 5.78/6 sec )
[LOG] Nr of iterations: 787 (9, 9, 38, 7, 8, 6, 7, 11, 17, 8, 29, 7, 115, 95, 49, 7, 7, 32, 6, 7, 5, 6, 10, 16, 7, 21, 6, 113, 82, 47 )
[LOG] Total clause computation time: 23.57/26 sec (0.01/0.01 sec, 0.04/0.04 sec, 0.15/0.15 sec, 0.02/0.02 sec, 0.17/0.17 sec, 0.25/0.25 sec, 0.15/0.15 sec, 0.01/0.01 sec, 1.08/1.08 sec, 0.02/0.02 sec, 0.67/0.67 sec, 0.03/0.03 sec, 1.64/1.64 sec, 1.6/1.6 sec, 0.65/0.65 sec, 2.91/2.91 sec, 1.98/1.98 sec, 0.76/0.76 sec, 1.01/1.01 sec, 0.77/0.77 sec, 0.83/0.83 sec, 0.52/0.52 sec, 0.58/0.58 sec, 2/2 sec, 0.77/0.77 sec, 1.85/1.85 sec, 0.75/0.75 sec, 0.79/0.79 sec, 0.82/0.82 sec, 0.74/0.74 sec )
[LOG] Total clause minimization time: 110.85/108 sec (0.07/0.07 sec, 0.05/0.05 sec, 3.48/3.48 sec, 1.14/1.14 sec, 1.14/1.14 sec, 1.28/1.28 sec, 1.39/1.39 sec, 1.03/1.03 sec, 3.03/3.03 sec, 1.25/1.25 sec, 5.83/5.83 sec, 1.14/1.14 sec, 4.19/4.19 sec, 9.14/9.14 sec, 5.13/5.13 sec, 9.12/9.12 sec, 6.49/6.49 sec, 5.88/5.88 sec, 2.84/2.84 sec, 3.56/3.56 sec, 4.45/4.45 sec, 3.88/3.88 sec, 3.51/3.51 sec, 5.54/5.54 sec, 5.44/5.44 sec, 3.87/3.87 sec, 4.4/4.4 sec, 5.38/5.38 sec, 4.67/4.67 sec, 2.53/2.53 sec )
[LOG] Total clause size reduction: 24448 --> 3315 (536 --> 22, 528 --> 28, 2405 --> 98, 384 --> 8, 441 --> 12, 310 --> 7, 366 --> 9, 600 --> 17, 944 --> 99, 406 --> 11, 1596 --> 216, 336 --> 10, 6270 --> 735, 5076 --> 446, 2544 --> 215, 13 --> 13, 23 --> 23, 78 --> 78, 8 --> 8, 12 --> 12, 7 --> 7, 9 --> 9, 17 --> 17, 99 --> 99, 11 --> 11, 146 --> 139, 10 --> 10, 724 --> 448, 343 --> 302, 206 --> 206 )
[LOG] Average clause size reduction: 31.0648 --> 4.2122 (59.5556 --> 2.44444, 58.6667 --> 3.11111, 63.2895 --> 2.57895, 54.8571 --> 1.14286, 55.125 --> 1.5, 51.6667 --> 1.16667, 52.2857 --> 1.28571, 54.5455 --> 1.54545, 55.5294 --> 5.82353, 50.75 --> 1.375, 55.0345 --> 7.44828, 48 --> 1.42857, 54.5217 --> 6.3913, 53.4316 --> 4.69474, 51.9184 --> 4.38776, 1.85714 --> 1.85714, 3.28571 --> 3.28571, 2.4375 --> 2.4375, 1.33333 --> 1.33333, 1.71429 --> 1.71429, 1.4 --> 1.4, 1.5 --> 1.5, 1.7 --> 1.7, 6.1875 --> 6.1875, 1.57143 --> 1.57143, 6.95238 --> 6.61905, 1.66667 --> 1.66667, 6.40708 --> 3.9646, 4.18293 --> 3.68293, 4.38298 --> 4.38298 )
[LOG] Overall execution time: 137.72 sec CPU time.
[LOG] Overall execution time: 138 sec real time.
Synthesis time: 138.03 sec (Real time) / 136.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.25 sec (Real time) / 0.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.34 sec (Real time) / 3.31 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 1186 12 40 1 1119
=====================  genbuf9c3y.aag =====================
[LOG] Relation determinization time: 94.11 sec CPU time.
[LOG] Relation determinization time: 95 sec real time.
[LOG] Final circuit size: 1289 new AND gates.
[LOG] Size before ABC: 2671 AND gates.
[LOG] Size after ABC: 1289 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 31.31/31 sec (0.11/0 sec, 0.1/0 sec, 1.28/2 sec, 0.49/0 sec, 0.47/1 sec, 0.31/0 sec, 0.34/0 sec, 0.22/0 sec, 1.61/2 sec, 0.51/1 sec, 2.08/2 sec, 0.27/0 sec, 0.25/0 sec, 7.11/7 sec, 7.07/7 sec, 5.42/6 sec, 3.67/3 sec )
[LOG] Nr of iterations: 1193 (11, 23, 37, 11, 12, 11, 17, 11, 17, 12, 35, 10, 11, 176, 147, 64, 25, 8, 16, 35, 10, 8, 8, 16, 9, 16, 10, 34, 7, 10, 172, 124, 57, 23 )
[LOG] Total clause computation time: 15.92/15 sec (0.03/0.03 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.82/0.82 sec, 0.01/0.01 sec, 0.45/0.45 sec, 0/0 sec, 0.01/0.01 sec, 2.04/2.04 sec, 0.91/0.91 sec, 0.6/0.6 sec, 0.86/0.86 sec, 0.39/0.39 sec, 1.22/1.22 sec, 0.32/0.32 sec, 0.36/0.36 sec, 0.41/0.41 sec, 0.33/0.33 sec, 0.29/0.29 sec, 0.3/0.3 sec, 1.57/1.57 sec, 0.44/0.44 sec, 1.6/1.6 sec, 0.3/0.3 sec, 0.38/0.38 sec, 1.01/1.01 sec, 0.43/0.43 sec, 0.36/0.36 sec, 0.36/0.36 sec )
[LOG] Total clause minimization time: 76.43/78 sec (0.07/0.07 sec, 0.08/0.08 sec, 1.22/1.22 sec, 0.49/0.49 sec, 0.46/0.46 sec, 0.3/0.3 sec, 0.32/0.32 sec, 0.22/0.22 sec, 0.79/0.79 sec, 0.5/0.5 sec, 1.63/1.63 sec, 0.27/0.27 sec, 0.24/0.24 sec, 5.06/5.06 sec, 6.15/6.15 sec, 4.82/4.82 sec, 2.81/2.81 sec, 5.97/5.97 sec, 2.13/2.13 sec, 4.43/4.43 sec, 2.93/2.93 sec, 2.75/2.75 sec, 2.29/2.29 sec, 3.14/3.14 sec, 2.47/2.47 sec, 1.78/1.78 sec, 2.66/2.66 sec, 1.81/1.81 sec, 2.68/2.68 sec, 2.34/2.34 sec, 2.88/2.88 sec, 4.31/4.31 sec, 3.83/3.83 sec, 2.6/2.6 sec )
[LOG] Total clause size reduction: 41158 --> 6449 (730 --> 26, 1584 --> 98, 2556 --> 110, 700 --> 18, 759 --> 25, 680 --> 18, 1072 --> 31, 660 --> 19, 1040 --> 110, 704 --> 20, 2142 --> 286, 558 --> 27, 610 --> 18, 10500 --> 1455, 8614 --> 1113, 3654 --> 307, 1368 --> 97, 13 --> 13, 62 --> 62, 104 --> 102, 18 --> 14, 15 --> 14, 14 --> 13, 31 --> 30, 16 --> 15, 110 --> 110, 18 --> 18, 286 --> 264, 13 --> 13, 18 --> 14, 1407 --> 1074, 764 --> 583, 249 --> 243, 89 --> 89 )
[LOG] Average clause size reduction: 34.4996 --> 5.4057 (66.3636 --> 2.36364, 68.8696 --> 4.26087, 69.0811 --> 2.97297, 63.6364 --> 1.63636, 63.25 --> 2.08333, 61.8182 --> 1.63636, 63.0588 --> 1.82353, 60 --> 1.72727, 61.1765 --> 6.47059, 58.6667 --> 1.66667, 61.2 --> 8.17143, 55.8 --> 2.7, 55.4545 --> 1.63636, 59.6591 --> 8.26705, 58.5986 --> 7.57143, 57.0938 --> 4.79688, 54.72 --> 3.88, 1.625 --> 1.625, 3.875 --> 3.875, 2.97143 --> 2.91429, 1.8 --> 1.4, 1.875 --> 1.75, 1.75 --> 1.625, 1.9375 --> 1.875, 1.77778 --> 1.66667, 6.875 --> 6.875, 1.8 --> 1.8, 8.41176 --> 7.76471, 1.85714 --> 1.85714, 1.8 --> 1.4, 8.18023 --> 6.24419, 6.16129 --> 4.70161, 4.36842 --> 4.26316, 3.86957 --> 3.86957 )
[LOG] Overall execution time: 94.12 sec CPU time.
[LOG] Overall execution time: 95 sec real time.
Synthesis time: 94.55 sec (Real time) / 94.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.49 sec (Real time) / 0.48 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.86 sec (Real time) / 8.84 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 1825 13 43 1 1752
=====================  genbuf10c3y.aag =====================
[LOG] Relation determinization time: 128.04 sec CPU time.
[LOG] Relation determinization time: 128 sec real time.
[LOG] Final circuit size: 1312 new AND gates.
[LOG] Size before ABC: 2661 AND gates.
[LOG] Size after ABC: 1312 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 46.89/46 sec (0.1/0 sec, 0.14/0 sec, 1.03/1 sec, 0.33/0 sec, 0.22/0 sec, 0.28/1 sec, 0.27/0 sec, 0.18/0 sec, 2.83/3 sec, 0.33/0 sec, 3.75/4 sec, 0.36/0 sec, 0.34/1 sec, 0.28/0 sec, 12.28/12 sec, 9.51/10 sec, 8.64/8 sec, 6.02/6 sec )
[LOG] Nr of iterations: 1220 (8, 25, 36, 17, 8, 19, 14, 8, 19, 13, 51, 11, 14, 9, 142, 164, 66, 33, 7, 22, 31, 11, 7, 11, 12, 6, 18, 12, 44, 9, 9, 8, 112, 157, 55, 32 )
[LOG] Total clause computation time: 23.92/25 sec (0.04/0.04 sec, 0.02/0.02 sec, 0.09/0.09 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0/0 sec, 1.06/1.06 sec, 0.01/0.01 sec, 0.65/0.65 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 2.13/2.13 sec, 3.97/3.97 sec, 0.57/0.57 sec, 0.96/0.96 sec, 1.47/1.47 sec, 1.31/1.31 sec, 0.76/0.76 sec, 0.91/0.91 sec, 0.44/0.44 sec, 0.6/0.6 sec, 0.49/0.49 sec, 0.65/0.65 sec, 1.74/1.74 sec, 0.63/0.63 sec, 1.65/1.65 sec, 0.45/0.45 sec, 0.71/0.71 sec, 0.53/0.53 sec, 0.41/0.41 sec, 0.8/0.8 sec, 0.3/0.3 sec, 0.4/0.4 sec )
[LOG] Total clause minimization time: 101.95/100 sec (0.06/0.06 sec, 0.12/0.12 sec, 0.94/0.94 sec, 0.31/0.31 sec, 0.2/0.2 sec, 0.25/0.25 sec, 0.25/0.25 sec, 0.18/0.18 sec, 1.77/1.77 sec, 0.32/0.32 sec, 3.1/3.1 sec, 0.33/0.33 sec, 0.31/0.31 sec, 0.26/0.26 sec, 10.15/10.15 sec, 5.53/5.53 sec, 8.07/8.07 sec, 5.06/5.06 sec, 7.22/7.22 sec, 4.63/4.63 sec, 4.41/4.41 sec, 3.2/3.2 sec, 3.74/3.74 sec, 2.57/2.57 sec, 2.94/2.94 sec, 3.22/3.22 sec, 2.28/2.28 sec, 3.83/3.83 sec, 2.74/2.74 sec, 3.17/3.17 sec, 2.57/2.57 sec, 3.14/3.14 sec, 3.26/3.26 sec, 4.36/4.36 sec, 3.19/3.19 sec, 4.27/4.27 sec )
[LOG] Total clause size reduction: 44826 --> 6510 (539 --> 11, 1824 --> 115, 2625 --> 109, 1184 --> 67, 511 --> 13, 1296 --> 67, 923 --> 25, 490 --> 12, 1242 --> 141, 816 --> 22, 3350 --> 506, 660 --> 19, 845 --> 43, 512 --> 15, 8883 --> 1040, 10106 --> 1215, 3965 --> 294, 1920 --> 135, 11 --> 11, 97 --> 97, 93 --> 92, 20 --> 18, 13 --> 11, 20 --> 19, 23 --> 21, 10 --> 10, 141 --> 141, 22 --> 20, 428 --> 402, 17 --> 17, 16 --> 13, 15 --> 14, 721 --> 486, 1140 --> 945, 213 --> 209, 135 --> 135 )
[LOG] Average clause size reduction: 36.7426 --> 5.33607 (67.375 --> 1.375, 72.96 --> 4.6, 72.9167 --> 3.02778, 69.6471 --> 3.94118, 63.875 --> 1.625, 68.2105 --> 3.52632, 65.9286 --> 1.78571, 61.25 --> 1.5, 65.3684 --> 7.42105, 62.7692 --> 1.69231, 65.6863 --> 9.92157, 60 --> 1.72727, 60.3571 --> 3.07143, 56.8889 --> 1.66667, 62.5563 --> 7.32394, 61.622 --> 7.40854, 60.0758 --> 4.45455, 58.1818 --> 4.09091, 1.57143 --> 1.57143, 4.40909 --> 4.40909, 3 --> 2.96774, 1.81818 --> 1.63636, 1.85714 --> 1.57143, 1.81818 --> 1.72727, 1.91667 --> 1.75, 1.66667 --> 1.66667, 7.83333 --> 7.83333, 1.83333 --> 1.66667, 9.72727 --> 9.13636, 1.88889 --> 1.88889, 1.77778 --> 1.44444, 1.875 --> 1.75, 6.4375 --> 4.33929, 7.26115 --> 6.01911, 3.87273 --> 3.8, 4.21875 --> 4.21875 )
[LOG] Overall execution time: 128.04 sec CPU time.
[LOG] Overall execution time: 129 sec real time.
Synthesis time: 128.44 sec (Real time) / 127.96 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.50 sec (Real time) / 0.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 12.47 sec (Real time) / 12.42 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 1883 14 45 1 1806
=====================  genbuf11c3y.aag =====================
[LOG] Relation determinization time: 133.34 sec CPU time.
[LOG] Relation determinization time: 134 sec real time.
[LOG] Final circuit size: 790 new AND gates.
[LOG] Size before ABC: 1596 AND gates.
[LOG] Size after ABC: 790 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 49.51/49 sec (4.12/4 sec, 7.02/7 sec, 0.03/0 sec, 1.57/1 sec, 3.08/3 sec, 1.64/2 sec, 1.31/1 sec, 1.01/1 sec, 0.8/1 sec, 0.75/1 sec, 0.7/1 sec, 0.69/0 sec, 0.68/1 sec, 1.26/1 sec, 0.74/1 sec, 0.87/1 sec, 2.01/2 sec, 11.67/12 sec, 9.56/9 sec )
[LOG] Nr of iterations: 775 (20, 10, 7, 20, 29, 10, 12, 9, 9, 13, 12, 10, 14, 27, 11, 22, 100, 39, 42, 15, 8, 6, 19, 26, 9, 10, 8, 8, 8, 10, 8, 11, 20, 8, 16, 95, 36, 38 )
[LOG] Total clause computation time: 38.12/39 sec (3.99/3.99 sec, 1.05/1.05 sec, 0.02/0.02 sec, 0.86/0.86 sec, 0.54/0.54 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.1/0.1 sec, 0.08/0.08 sec, 0.08/0.08 sec, 0.05/0.05 sec, 0.1/0.1 sec, 0.14/0.14 sec, 0.16/0.16 sec, 0.17/0.17 sec, 3.14/3.14 sec, 2.55/2.55 sec, 4.88/4.88 sec, 4.62/4.62 sec, 0.41/0.41 sec, 1.93/1.93 sec, 2.02/2.02 sec, 0.53/0.53 sec, 0.37/0.37 sec, 0.4/0.4 sec, 0.36/0.36 sec, 0.45/0.45 sec, 0.36/0.36 sec, 0.47/0.47 sec, 0.49/0.49 sec, 0.36/0.36 sec, 0.53/0.53 sec, 0.32/0.32 sec, 1.38/1.38 sec, 3.23/3.23 sec, 1.9/1.9 sec )
[LOG] Total clause minimization time: 92.5/91 sec (0.13/0.13 sec, 5.97/5.97 sec, 0.01/0.01 sec, 0.71/0.71 sec, 2.54/2.54 sec, 1.59/1.59 sec, 1.3/1.3 sec, 1/1 sec, 0.79/0.79 sec, 0.65/0.65 sec, 0.62/0.62 sec, 0.61/0.61 sec, 0.63/0.63 sec, 1.16/1.16 sec, 0.6/0.6 sec, 0.71/0.71 sec, 1.84/1.84 sec, 8.53/8.53 sec, 7.01/7.01 sec, 3.55/3.55 sec, 0.7/0.7 sec, 7.05/7.05 sec, 3.44/3.44 sec, 3.11/3.11 sec, 3.65/3.65 sec, 4.31/4.31 sec, 3.74/3.74 sec, 3.28/3.28 sec, 2.76/2.76 sec, 2.84/2.84 sec, 2.32/2.32 sec, 2.39/2.39 sec, 2.21/2.21 sec, 2.19/2.19 sec, 2.1/2.1 sec, 1.53/1.53 sec, 2.67/2.67 sec, 2.26/2.26 sec )
[LOG] Total clause size reduction: 29123 --> 3510 (1539 --> 66, 720 --> 19, 474 --> 10, 1482 --> 175, 2156 --> 254, 684 --> 15, 825 --> 20, 592 --> 13, 584 --> 13, 864 --> 54, 781 --> 33, 630 --> 31, 897 --> 31, 1768 --> 125, 670 --> 36, 1386 --> 103, 6435 --> 528, 2432 --> 205, 2583 --> 183, 47 --> 47, 16 --> 16, 10 --> 10, 175 --> 175, 230 --> 230, 15 --> 15, 16 --> 16, 13 --> 13, 13 --> 13, 21 --> 20, 23 --> 23, 21 --> 20, 23 --> 23, 76 --> 67, 22 --> 21, 61 --> 52, 492 --> 492, 187 --> 183, 160 --> 160 )
[LOG] Average clause size reduction: 37.5781 --> 4.52903 (76.95 --> 3.3, 72 --> 1.9, 67.7143 --> 1.42857, 74.1 --> 8.75, 74.3448 --> 8.75862, 68.4 --> 1.5, 68.75 --> 1.66667, 65.7778 --> 1.44444, 64.8889 --> 1.44444, 66.4615 --> 4.15385, 65.0833 --> 2.75, 63 --> 3.1, 64.0714 --> 2.21429, 65.4815 --> 4.62963, 60.9091 --> 3.27273, 63 --> 4.68182, 64.35 --> 5.28, 62.359 --> 5.25641, 61.5 --> 4.35714, 3.13333 --> 3.13333, 2 --> 2, 1.66667 --> 1.66667, 9.21053 --> 9.21053, 8.84615 --> 8.84615, 1.66667 --> 1.66667, 1.6 --> 1.6, 1.625 --> 1.625, 1.625 --> 1.625, 2.625 --> 2.5, 2.3 --> 2.3, 2.625 --> 2.5, 2.09091 --> 2.09091, 3.8 --> 3.35, 2.75 --> 2.625, 3.8125 --> 3.25, 5.17895 --> 5.17895, 5.19444 --> 5.08333, 4.21053 --> 4.21053 )
[LOG] Overall execution time: 133.34 sec CPU time.
[LOG] Overall execution time: 134 sec real time.
Synthesis time: 133.67 sec (Real time) / 132.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.29 sec (Real time) / 0.29 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.63 sec (Real time) / 5.61 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 1402 15 47 1 1321
=====================  genbuf12c3y.aag =====================
[LOG] Relation determinization time: 114.25 sec CPU time.
[LOG] Relation determinization time: 114 sec real time.
[LOG] Final circuit size: 1211 new AND gates.
[LOG] Size before ABC: 2511 AND gates.
[LOG] Size after ABC: 1211 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 34.84/35 sec (0.23/0 sec, 3.63/4 sec, 0.06/0 sec, 2.38/2 sec, 1.38/2 sec, 0.81/0 sec, 0.4/1 sec, 0.44/0 sec, 0.36/1 sec, 0.68/0 sec, 0.61/1 sec, 0.58/0 sec, 0.57/1 sec, 0.68/1 sec, 0.54/0 sec, 0.47/1 sec, 3.04/3 sec, 0.82/1 sec, 8.86/8 sec, 8.3/9 sec )
[LOG] Nr of iterations: 1167 (14, 13, 12, 38, 28, 9, 12, 9, 17, 33, 14, 17, 11, 13, 10, 11, 224, 32, 70, 46, 7, 8, 8, 37, 27, 8, 10, 8, 15, 25, 10, 13, 9, 9, 9, 10, 197, 31, 50, 43 )
[LOG] Total clause computation time: 19.42/20 sec (0.05/0.05 sec, 0.42/0.42 sec, 0/0 sec, 0.25/0.25 sec, 0.19/0.19 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.04/0.04 sec, 0.08/0.08 sec, 0.12/0.12 sec, 0.05/0.05 sec, 0.09/0.09 sec, 0.11/0.11 sec, 0.15/0.15 sec, 0.09/0.09 sec, 0.32/0.32 sec, 0.11/0.11 sec, 1.36/1.36 sec, 1.35/1.35 sec, 2.51/2.51 sec, 3.38/3.38 sec, 0.29/0.29 sec, 0.57/0.57 sec, 1.29/1.29 sec, 0.46/0.46 sec, 0.42/0.42 sec, 0.29/0.29 sec, 0.32/0.32 sec, 0.29/0.29 sec, 0.45/0.45 sec, 0.31/0.31 sec, 0.28/0.28 sec, 0.28/0.28 sec, 0.37/0.37 sec, 0.31/0.31 sec, 0.67/0.67 sec, 0.36/0.36 sec, 0.99/0.99 sec, 0.77/0.77 sec )
[LOG] Total clause minimization time: 92.63/92 sec (0.18/0.18 sec, 3.21/3.21 sec, 0.06/0.06 sec, 2.12/2.12 sec, 1.19/1.19 sec, 0.79/0.79 sec, 0.39/0.39 sec, 0.44/0.44 sec, 0.32/0.32 sec, 0.6/0.6 sec, 0.49/0.49 sec, 0.53/0.53 sec, 0.48/0.48 sec, 0.57/0.57 sec, 0.39/0.39 sec, 0.38/0.38 sec, 2.72/2.72 sec, 0.71/0.71 sec, 7.5/7.5 sec, 6.95/6.95 sec, 4.89/4.89 sec, 0.56/0.56 sec, 5.92/5.92 sec, 2.47/2.47 sec, 1.66/1.66 sec, 3.72/3.72 sec, 2.96/2.96 sec, 3.62/3.62 sec, 3.27/3.27 sec, 2.94/2.94 sec, 2.56/2.56 sec, 2.57/2.57 sec, 2.63/2.63 sec, 3.43/3.43 sec, 2.98/2.98 sec, 2.71/2.71 sec, 3.99/3.99 sec, 2.77/2.77 sec, 3.57/3.57 sec, 3.39/3.39 sec )
[LOG] Total clause size reduction: 46910 --> 5885 (1105 --> 59, 1008 --> 37, 913 --> 53, 3034 --> 290, 2187 --> 283, 640 --> 14, 869 --> 19, 624 --> 13, 1232 --> 30, 2432 --> 118, 975 --> 50, 1184 --> 62, 730 --> 24, 864 --> 50, 639 --> 28, 700 --> 29, 15387 --> 1454, 2108 --> 89, 4623 --> 447, 2970 --> 225, 22 --> 22, 16 --> 16, 14 --> 14, 290 --> 289, 283 --> 283, 14 --> 14, 16 --> 16, 13 --> 13, 27 --> 27, 64 --> 60, 27 --> 26, 39 --> 36, 16 --> 16, 28 --> 26, 28 --> 28, 29 --> 29, 1188 --> 1051, 89 --> 89, 270 --> 243, 213 --> 213 )
[LOG] Average clause size reduction: 40.1971 --> 5.04284 (78.9286 --> 4.21429, 77.5385 --> 2.84615, 76.0833 --> 4.41667, 79.8421 --> 7.63158, 78.1071 --> 10.1071, 71.1111 --> 1.55556, 72.4167 --> 1.58333, 69.3333 --> 1.44444, 72.4706 --> 1.76471, 73.697 --> 3.57576, 69.6429 --> 3.57143, 69.6471 --> 3.64706, 66.3636 --> 2.18182, 66.4615 --> 3.84615, 63.9 --> 2.8, 63.6364 --> 2.63636, 68.692 --> 6.49107, 65.875 --> 2.78125, 66.0429 --> 6.38571, 64.5652 --> 4.8913, 3.14286 --> 3.14286, 2 --> 2, 1.75 --> 1.75, 7.83784 --> 7.81081, 10.4815 --> 10.4815, 1.75 --> 1.75, 1.6 --> 1.6, 1.625 --> 1.625, 1.8 --> 1.8, 2.56 --> 2.4, 2.7 --> 2.6, 3 --> 2.76923, 1.77778 --> 1.77778, 3.11111 --> 2.88889, 3.11111 --> 3.11111, 2.9 --> 2.9, 6.03046 --> 5.33503, 2.87097 --> 2.87097, 5.4 --> 4.86, 4.95349 --> 4.95349 )
[LOG] Overall execution time: 114.25 sec CPU time.
[LOG] Overall execution time: 114 sec real time.
Synthesis time: 114.66 sec (Real time) / 114.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.50 sec (Real time) / 0.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.66 sec (Real time) / 10.64 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 1857 16 49 1 1772
=====================  genbuf13c3y.aag =====================
[LOG] Relation determinization time: 204.43 sec CPU time.
[LOG] Relation determinization time: 205 sec real time.
[LOG] Final circuit size: 1374 new AND gates.
[LOG] Size before ABC: 2980 AND gates.
[LOG] Size after ABC: 1374 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 53.78/54 sec (0.29/0 sec, 0.15/1 sec, 0.05/0 sec, 1.61/1 sec, 3.88/4 sec, 0.54/1 sec, 0.48/0 sec, 0.48/1 sec, 0.3/0 sec, 0.67/1 sec, 0.74/0 sec, 0.4/1 sec, 0.56/0 sec, 1.1/1 sec, 0.95/1 sec, 0.77/1 sec, 6.52/7 sec, 1.02/1 sec, 1.02/1 sec, 18.17/18 sec, 14.08/14 sec )
[LOG] Nr of iterations: 1409 (21, 15, 8, 20, 29, 11, 9, 10, 9, 13, 16, 10, 11, 14, 25, 17, 354, 39, 33, 64, 31, 18, 12, 6, 19, 28, 9, 8, 9, 8, 10, 11, 9, 10, 12, 22, 13, 292, 35, 29, 61, 29 )
[LOG] Total clause computation time: 40.64/37 sec (0.09/0.09 sec, 0.07/0.07 sec, 0.01/0.01 sec, 0.82/0.82 sec, 0.53/0.53 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.31/0.31 sec, 0.12/0.12 sec, 0.11/0.11 sec, 0.09/0.09 sec, 0.19/0.19 sec, 0.22/0.22 sec, 0.15/0.15 sec, 0.85/0.85 sec, 0.18/0.18 sec, 0.21/0.21 sec, 3.34/3.34 sec, 3.79/3.79 sec, 5.16/5.16 sec, 3.97/3.97 sec, 0.61/0.61 sec, 1.54/1.54 sec, 3.17/3.17 sec, 0.65/0.65 sec, 0.64/0.64 sec, 0.74/0.74 sec, 0.68/0.68 sec, 0.58/0.58 sec, 0.54/0.54 sec, 0.51/0.51 sec, 0.62/0.62 sec, 0.63/0.63 sec, 0.6/0.6 sec, 0.49/0.49 sec, 1.46/1.46 sec, 0.69/0.69 sec, 0.54/0.54 sec, 3.25/3.25 sec, 2.44/2.44 sec )
[LOG] Total clause minimization time: 160.25/164 sec (0.2/0.2 sec, 0.08/0.08 sec, 0.04/0.04 sec, 0.79/0.79 sec, 3.35/3.35 sec, 0.53/0.53 sec, 0.48/0.48 sec, 0.47/0.47 sec, 0.27/0.27 sec, 0.36/0.36 sec, 0.62/0.62 sec, 0.29/0.29 sec, 0.47/0.47 sec, 0.91/0.91 sec, 0.73/0.73 sec, 0.62/0.62 sec, 5.66/5.66 sec, 0.84/0.84 sec, 0.81/0.81 sec, 14.83/14.83 sec, 10.29/10.29 sec, 9.31/9.31 sec, 5.91/5.91 sec, 11.06/11.06 sec, 4.93/4.93 sec, 4.66/4.66 sec, 9.9/9.9 sec, 8.63/8.63 sec, 6.28/6.28 sec, 5.4/5.4 sec, 5.46/5.46 sec, 5.18/5.18 sec, 4.85/4.85 sec, 3.92/3.92 sec, 4.62/4.62 sec, 3.58/3.58 sec, 3.59/3.59 sec, 4.04/4.04 sec, 3.77/3.77 sec, 3.58/3.58 sec, 5.07/5.07 sec, 3.87/3.87 sec )
[LOG] Total clause size reduction: 58774 --> 7244 (1780 --> 67, 1232 --> 36, 609 --> 24, 1634 --> 204, 2380 --> 294, 840 --> 18, 664 --> 12, 738 --> 15, 648 --> 12, 960 --> 47, 1185 --> 66, 702 --> 28, 770 --> 19, 988 --> 43, 1800 --> 80, 1184 --> 68, 25769 --> 2457, 2736 --> 133, 2272 --> 121, 4410 --> 371, 2070 --> 149, 56 --> 55, 28 --> 28, 10 --> 10, 204 --> 204, 294 --> 294, 14 --> 14, 12 --> 12, 15 --> 15, 12 --> 12, 29 --> 28, 32 --> 32, 28 --> 27, 19 --> 19, 36 --> 36, 65 --> 63, 47 --> 45, 1806 --> 1450, 111 --> 111, 99 --> 96, 346 --> 289, 140 --> 140 )
[LOG] Average clause size reduction: 41.7133 --> 5.14123 (84.7619 --> 3.19048, 82.1333 --> 2.4, 76.125 --> 3, 81.7 --> 10.2, 82.069 --> 10.1379, 76.3636 --> 1.63636, 73.7778 --> 1.33333, 73.8 --> 1.5, 72 --> 1.33333, 73.8462 --> 3.61538, 74.0625 --> 4.125, 70.2 --> 2.8, 70 --> 1.72727, 70.5714 --> 3.07143, 72 --> 3.2, 69.6471 --> 4, 72.7938 --> 6.94068, 70.1538 --> 3.41026, 68.8485 --> 3.66667, 68.9062 --> 5.79688, 66.7742 --> 4.80645, 3.11111 --> 3.05556, 2.33333 --> 2.33333, 1.66667 --> 1.66667, 10.7368 --> 10.7368, 10.5 --> 10.5, 1.55556 --> 1.55556, 1.5 --> 1.5, 1.66667 --> 1.66667, 1.5 --> 1.5, 2.9 --> 2.8, 2.90909 --> 2.90909, 3.11111 --> 3, 1.9 --> 1.9, 3 --> 3, 2.95455 --> 2.86364, 3.61538 --> 3.46154, 6.18493 --> 4.96575, 3.17143 --> 3.17143, 3.41379 --> 3.31034, 5.67213 --> 4.7377, 4.82759 --> 4.82759 )
[LOG] Overall execution time: 204.44 sec CPU time.
[LOG] Overall execution time: 205 sec real time.
Synthesis time: 204.88 sec (Real time) / 203.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.59 sec (Real time) / 0.60 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 20.24 sec (Real time) / 20.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 691 38 51 1 602
Raw AIGER output size: aag 2065 17 51 1 1976
=====================  genbuf14c3y.aag =====================
[LOG] Relation determinization time: 225.37 sec CPU time.
[LOG] Relation determinization time: 225 sec real time.
[LOG] Final circuit size: 1163 new AND gates.
[LOG] Size before ABC: 2290 AND gates.
[LOG] Size after ABC: 1163 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 56.91/57 sec (0.62/1 sec, 0.12/0 sec, 0.04/0 sec, 5.38/6 sec, 6.78/6 sec, 1.97/2 sec, 0.63/1 sec, 0.51/0 sec, 0.47/1 sec, 0.75/1 sec, 0.93/1 sec, 1.11/1 sec, 0.59/0 sec, 1.25/2 sec, 1.24/1 sec, 1.13/1 sec, 4.71/5 sec, 0.8/0 sec, 1.32/2 sec, 0.98/1 sec, 12.65/12 sec, 12.93/13 sec )
[LOG] Nr of iterations: 1305 (40, 20, 9, 25, 32, 11, 9, 14, 11, 18, 10, 10, 8, 21, 12, 18, 229, 35, 47, 8, 118, 48, 17, 13, 7, 24, 30, 10, 8, 13, 10, 12, 7, 8, 7, 18, 9, 17, 128, 17, 46, 7, 103, 41 )
[LOG] Total clause computation time: 49.57/55 sec (0.11/0.11 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.86/0.86 sec, 0.62/0.62 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.31/0.31 sec, 0.5/0.5 sec, 0.42/0.42 sec, 0.17/0.17 sec, 0.4/0.4 sec, 0.64/0.64 sec, 0.3/0.3 sec, 0.53/0.53 sec, 0.17/0.17 sec, 0.13/0.13 sec, 0.48/0.48 sec, 0.65/0.65 sec, 3.64/3.64 sec, 6.43/6.43 sec, 4.64/4.64 sec, 1.41/1.41 sec, 2.25/2.25 sec, 3.79/3.79 sec, 1.28/1.28 sec, 1.09/1.09 sec, 0.99/0.99 sec, 0.92/0.92 sec, 0.84/0.84 sec, 1.1/1.1 sec, 0.79/0.79 sec, 0.75/0.75 sec, 1.03/1.03 sec, 0.95/0.95 sec, 0.69/0.69 sec, 1.3/1.3 sec, 1.08/1.08 sec, 0.96/0.96 sec, 0.77/0.77 sec, 0.6/0.6 sec, 5.85/5.85 sec )
[LOG] Total clause minimization time: 171.79/167 sec (0.51/0.51 sec, 0.1/0.1 sec, 0.03/0.03 sec, 4.52/4.52 sec, 6.16/6.16 sec, 1.96/1.96 sec, 0.58/0.58 sec, 0.49/0.49 sec, 0.45/0.45 sec, 0.44/0.44 sec, 0.43/0.43 sec, 0.69/0.69 sec, 0.42/0.42 sec, 0.85/0.85 sec, 0.6/0.6 sec, 0.83/0.83 sec, 4.17/4.17 sec, 0.63/0.63 sec, 1.19/1.19 sec, 0.5/0.5 sec, 12/12 sec, 9.28/9.28 sec, 12.34/12.34 sec, 6.51/6.51 sec, 11.97/11.97 sec, 5.13/5.13 sec, 4.21/4.21 sec, 7.15/7.15 sec, 5.86/5.86 sec, 5.45/5.45 sec, 5.27/5.27 sec, 4.66/4.66 sec, 4.37/4.37 sec, 3.25/3.25 sec, 4.58/4.58 sec, 6.74/6.74 sec, 6.47/6.47 sec, 4.96/4.96 sec, 3.8/3.8 sec, 4.68/4.68 sec, 4.07/4.07 sec, 4.99/4.99 sec, 4.3/4.3 sec, 4.2/4.2 sec )
[LOG] Total clause size reduction: 60408 --> 6290 (3627 --> 240, 1748 --> 55, 728 --> 15, 2160 --> 265, 2759 --> 340, 880 --> 15, 696 --> 12, 1118 --> 19, 850 --> 17, 1428 --> 76, 747 --> 31, 738 --> 26, 567 --> 13, 1600 --> 75, 869 --> 39, 1326 --> 54, 17556 --> 1559, 2584 --> 112, 3450 --> 168, 518 --> 19, 8541 --> 617, 3384 --> 233, 47 --> 47, 26 --> 26, 12 --> 12, 265 --> 265, 324 --> 294, 15 --> 14, 12 --> 12, 19 --> 18, 17 --> 17, 32 --> 27, 16 --> 16, 19 --> 18, 13 --> 13, 61 --> 54, 25 --> 23, 54 --> 52, 675 --> 535, 44 --> 44, 168 --> 154, 19 --> 19, 488 --> 447, 183 --> 183 )
[LOG] Average clause size reduction: 46.2897 --> 4.81992 (90.675 --> 6, 87.4 --> 2.75, 80.8889 --> 1.66667, 86.4 --> 10.6, 86.2188 --> 10.625, 80 --> 1.36364, 77.3333 --> 1.33333, 79.8571 --> 1.35714, 77.2727 --> 1.54545, 79.3333 --> 4.22222, 74.7 --> 3.1, 73.8 --> 2.6, 70.875 --> 1.625, 76.1905 --> 3.57143, 72.4167 --> 3.25, 73.6667 --> 3, 76.6638 --> 6.80786, 73.8286 --> 3.2, 73.4043 --> 3.57447, 64.75 --> 2.375, 72.3814 --> 5.22881, 70.5 --> 4.85417, 2.76471 --> 2.76471, 2 --> 2, 1.71429 --> 1.71429, 11.0417 --> 11.0417, 10.8 --> 9.8, 1.5 --> 1.4, 1.5 --> 1.5, 1.46154 --> 1.38462, 1.7 --> 1.7, 2.66667 --> 2.25, 2.28571 --> 2.28571, 2.375 --> 2.25, 1.85714 --> 1.85714, 3.38889 --> 3, 2.77778 --> 2.55556, 3.17647 --> 3.05882, 5.27344 --> 4.17969, 2.58824 --> 2.58824, 3.65217 --> 3.34783, 2.71429 --> 2.71429, 4.73786 --> 4.33981, 4.46341 --> 4.46341 )
[LOG] Overall execution time: 225.39 sec CPU time.
[LOG] Overall execution time: 225 sec real time.
Synthesis time: 225.78 sec (Real time) / 224.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.48 sec (Real time) / 0.48 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 13.55 sec (Real time) / 13.52 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 732 40 53 1 639
Raw AIGER output size: aag 1895 18 53 1 1802
=====================  genbuf15c3y.aag =====================
[LOG] Relation determinization time: 415.74 sec CPU time.
[LOG] Relation determinization time: 416 sec real time.
[LOG] Final circuit size: 1916 new AND gates.
[LOG] Size before ABC: 3842 AND gates.
[LOG] Size after ABC: 1916 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 100.45/100 sec (0.39/0 sec, 0.14/0 sec, 0.02/0 sec, 4.82/5 sec, 11.11/11 sec, 1.77/2 sec, 0.62/1 sec, 0.68/0 sec, 0.81/1 sec, 1/1 sec, 1.1/1 sec, 0.56/1 sec, 0.94/1 sec, 1.46/1 sec, 1.01/1 sec, 0.91/1 sec, 9.29/9 sec, 2.01/2 sec, 2.91/3 sec, 3.34/4 sec, 2.66/2 sec, 17.53/18 sec, 35.37/35 sec )
[LOG] Nr of iterations: 1930 (23, 15, 7, 29, 49, 11, 10, 9, 11, 17, 12, 11, 12, 21, 11, 9, 332, 34, 54, 31, 38, 400, 65, 13, 10, 5, 28, 35, 10, 8, 8, 10, 15, 9, 8, 10, 15, 8, 8, 78, 33, 51, 22, 30, 241, 64 )
[LOG] Total clause computation time: 58.72/55 sec (0.17/0.17 sec, 0.08/0.08 sec, 0.02/0.02 sec, 1.28/1.28 sec, 0.87/0.87 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.3/0.3 sec, 0.19/0.19 sec, 0.15/0.15 sec, 0.16/0.16 sec, 0.19/0.19 sec, 0.29/0.29 sec, 0.25/0.25 sec, 1.78/1.78 sec, 0.23/0.23 sec, 0.25/0.25 sec, 0.12/0.12 sec, 0.6/0.6 sec, 3.19/3.19 sec, 7.05/7.05 sec, 4.46/4.46 sec, 3.09/3.09 sec, 2.05/2.05 sec, 3.02/3.02 sec, 6.69/6.69 sec, 1.19/1.19 sec, 1.28/1.28 sec, 1.32/1.32 sec, 1.11/1.11 sec, 1.19/1.19 sec, 0.98/0.98 sec, 0.94/0.94 sec, 1.04/1.04 sec, 0.93/0.93 sec, 0.86/0.86 sec, 1.28/1.28 sec, 1.42/1.42 sec, 0.84/0.84 sec, 0.89/0.89 sec, 0.85/0.85 sec, 0.92/0.92 sec, 2.78/2.78 sec, 2.32/2.32 sec )
[LOG] Total clause minimization time: 352.49/356 sec (0.22/0.22 sec, 0.06/0.06 sec, 0/0 sec, 3.54/3.54 sec, 10.24/10.24 sec, 1.75/1.75 sec, 0.59/0.59 sec, 0.65/0.65 sec, 0.79/0.79 sec, 0.69/0.69 sec, 0.91/0.91 sec, 0.4/0.4 sec, 0.78/0.78 sec, 1.27/1.27 sec, 0.72/0.72 sec, 0.66/0.66 sec, 7.51/7.51 sec, 1.77/1.77 sec, 2.66/2.66 sec, 3.22/3.22 sec, 2.06/2.06 sec, 14.34/14.34 sec, 28.32/28.32 sec, 13.09/13.09 sec, 12.51/12.51 sec, 18.19/18.19 sec, 11.51/11.51 sec, 7.28/7.28 sec, 16.42/16.42 sec, 12.47/12.47 sec, 11.05/11.05 sec, 10.94/10.94 sec, 10.35/10.35 sec, 11.51/11.51 sec, 12.52/12.52 sec, 10.02/10.02 sec, 13.51/13.51 sec, 11.39/11.39 sec, 11.15/11.15 sec, 9.17/9.17 sec, 11.46/11.46 sec, 10.01/10.01 sec, 14.93/14.93 sec, 10.37/10.37 sec, 10.01/10.01 sec, 9.48/9.48 sec )
[LOG] Total clause size reduction: 100048 --> 14717 (2134 --> 82, 1344 --> 36, 570 --> 12, 2632 --> 357, 4464 --> 692, 920 --> 14, 819 --> 14, 720 --> 12, 890 --> 17, 1408 --> 58, 957 --> 38, 860 --> 35, 935 --> 24, 1680 --> 95, 830 --> 35, 656 --> 22, 26811 --> 3339, 2640 --> 107, 4187 --> 226, 2340 --> 98, 2849 --> 141, 30324 --> 5094, 4800 --> 327, 37 --> 37, 20 --> 20, 9 --> 9, 357 --> 357, 461 --> 430, 14 --> 14, 11 --> 11, 12 --> 12, 17 --> 17, 49 --> 48, 23 --> 22, 19 --> 19, 20 --> 20, 50 --> 49, 20 --> 20, 22 --> 22, 422 --> 349, 107 --> 107, 207 --> 200, 60 --> 60, 83 --> 78, 1931 --> 1614, 327 --> 327 )
[LOG] Average clause size reduction: 51.8383 --> 7.62539 (92.7826 --> 3.56522, 89.6 --> 2.4, 81.4286 --> 1.71429, 90.7586 --> 12.3103, 91.102 --> 14.1224, 83.6364 --> 1.27273, 81.9 --> 1.4, 80 --> 1.33333, 80.9091 --> 1.54545, 82.8235 --> 3.41176, 79.75 --> 3.16667, 78.1818 --> 3.18182, 77.9167 --> 2, 80 --> 4.52381, 75.4545 --> 3.18182, 72.8889 --> 2.44444, 80.756 --> 10.0572, 77.6471 --> 3.14706, 77.537 --> 4.18519, 75.4839 --> 3.16129, 74.9737 --> 3.71053, 75.81 --> 12.735, 73.8462 --> 5.03077, 2.84615 --> 2.84615, 2 --> 2, 1.8 --> 1.8, 12.75 --> 12.75, 13.1714 --> 12.2857, 1.4 --> 1.4, 1.375 --> 1.375, 1.5 --> 1.5, 1.7 --> 1.7, 3.26667 --> 3.2, 2.55556 --> 2.44444, 2.375 --> 2.375, 2 --> 2, 3.33333 --> 3.26667, 2.5 --> 2.5, 2.75 --> 2.75, 5.41026 --> 4.47436, 3.24242 --> 3.24242, 4.05882 --> 3.92157, 2.72727 --> 2.72727, 2.76667 --> 2.6, 8.01245 --> 6.6971, 5.10938 --> 5.10938 )
[LOG] Overall execution time: 415.74 sec CPU time.
[LOG] Overall execution time: 416 sec real time.
Synthesis time: 416.24 sec (Real time) / 413.68 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.90 sec (Real time) / 0.89 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 26.58 sec (Real time) / 26.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 782 42 55 1 685
Raw AIGER output size: aag 2698 19 55 1 2601
=====================  genbuf16c3y.aag =====================
[LOG] Relation determinization time: 301.87 sec CPU time.
[LOG] Relation determinization time: 303 sec real time.
[LOG] Final circuit size: 1399 new AND gates.
[LOG] Size before ABC: 2755 AND gates.
[LOG] Size after ABC: 1399 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 55.99/56 sec (0.49/0 sec, 0.14/0 sec, 0.04/0 sec, 3.52/4 sec, 8.49/8 sec, 1.62/2 sec, 1.44/1 sec, 0.96/1 sec, 0.69/1 sec, 1.14/1 sec, 1.27/1 sec, 0.66/1 sec, 1.05/1 sec, 0.98/1 sec, 1.13/1 sec, 1.14/1 sec, 3.42/4 sec, 1.22/1 sec, 1.29/1 sec, 1.07/1 sec, 1.1/1 sec, 1.32/2 sec, 13.23/13 sec, 8.58/9 sec )
[LOG] Nr of iterations: 1322 (30, 20, 5, 26, 40, 12, 15, 12, 15, 15, 15, 10, 11, 15, 15, 12, 129, 13, 38, 11, 14, 10, 172, 97, 15, 10, 4, 25, 35, 9, 14, 11, 11, 13, 9, 7, 7, 11, 13, 10, 50, 12, 37, 10, 12, 9, 142, 94 )
[LOG] Total clause computation time: 45.72/50 sec (0.17/0.17 sec, 0.07/0.07 sec, 0.01/0.01 sec, 1.36/1.36 sec, 0.74/0.74 sec, 0.02/0.02 sec, 0.27/0.27 sec, 0.22/0.22 sec, 0.05/0.05 sec, 0.25/0.25 sec, 0.1/0.1 sec, 0.2/0.2 sec, 0.11/0.11 sec, 0.31/0.31 sec, 0.23/0.23 sec, 0.55/0.55 sec, 0.56/0.56 sec, 0.21/0.21 sec, 0.28/0.28 sec, 0.21/0.21 sec, 0.29/0.29 sec, 0.32/0.32 sec, 3.12/3.12 sec, 1.7/1.7 sec, 1.5/1.5 sec, 1.56/1.56 sec, 1.28/1.28 sec, 2.98/2.98 sec, 4.82/4.82 sec, 0.68/0.68 sec, 0.8/0.8 sec, 0.76/0.76 sec, 0.84/0.84 sec, 0.63/0.63 sec, 1.03/1.03 sec, 0.76/0.76 sec, 0.67/0.67 sec, 0.61/0.61 sec, 1.09/1.09 sec, 1.28/1.28 sec, 5.12/5.12 sec, 0.78/0.78 sec, 0.59/0.59 sec, 0.78/0.78 sec, 0.89/0.89 sec, 1.02/1.02 sec, 2.14/2.14 sec, 1.76/1.76 sec )
[LOG] Total clause minimization time: 250.77/246 sec (0.32/0.32 sec, 0.07/0.07 sec, 0.03/0.03 sec, 2.16/2.16 sec, 7.75/7.75 sec, 1.6/1.6 sec, 1.17/1.17 sec, 0.74/0.74 sec, 0.64/0.64 sec, 0.89/0.89 sec, 1.17/1.17 sec, 0.46/0.46 sec, 0.94/0.94 sec, 0.67/0.67 sec, 0.9/0.9 sec, 0.59/0.59 sec, 2.86/2.86 sec, 1.01/1.01 sec, 1.01/1.01 sec, 0.86/0.86 sec, 0.81/0.81 sec, 1/1 sec, 10.1/10.1 sec, 6.88/6.88 sec, 14.01/14.01 sec, 1.74/1.74 sec, 13.57/13.57 sec, 11.43/11.43 sec, 10.2/10.2 sec, 14.19/14.19 sec, 11.43/11.43 sec, 11.22/11.22 sec, 10.24/10.24 sec, 8.02/8.02 sec, 8.54/8.54 sec, 9.61/9.61 sec, 7.49/7.49 sec, 8.29/8.29 sec, 9.63/9.63 sec, 7.95/7.95 sec, 4.43/4.43 sec, 8.14/8.14 sec, 6.56/6.56 sec, 6.26/6.26 sec, 6.28/6.28 sec, 7.15/7.15 sec, 5.49/5.49 sec, 4.27/4.27 sec )
[LOG] Total clause size reduction: 66149 --> 7549 (2958 --> 103, 1919 --> 67, 400 --> 7, 2475 --> 346, 3822 --> 543, 1067 --> 15, 1344 --> 23, 1045 --> 16, 1316 --> 43, 1302 --> 44, 1288 --> 64, 819 --> 32, 900 --> 21, 1246 --> 53, 1232 --> 49, 957 --> 41, 11008 --> 991, 1020 --> 28, 3108 --> 130, 830 --> 32, 1066 --> 43, 729 --> 20, 13680 --> 1562, 7584 --> 521, 36 --> 35, 10 --> 10, 7 --> 7, 346 --> 346, 471 --> 405, 11 --> 11, 23 --> 23, 16 --> 16, 18 --> 18, 36 --> 33, 21 --> 21, 15 --> 15, 12 --> 12, 28 --> 28, 42 --> 42, 32 --> 32, 252 --> 197, 28 --> 28, 130 --> 127, 32 --> 31, 35 --> 35, 20 --> 20, 908 --> 758, 505 --> 505 )
[LOG] Average clause size reduction: 50.0371 --> 5.71029 (98.6 --> 3.43333, 95.95 --> 3.35, 80 --> 1.4, 95.1923 --> 13.3077, 95.55 --> 13.575, 88.9167 --> 1.25, 89.6 --> 1.53333, 87.0833 --> 1.33333, 87.7333 --> 2.86667, 86.8 --> 2.93333, 85.8667 --> 4.26667, 81.9 --> 3.2, 81.8182 --> 1.90909, 83.0667 --> 3.53333, 82.1333 --> 3.26667, 79.75 --> 3.41667, 85.3333 --> 7.68217, 78.4615 --> 2.15385, 81.7895 --> 3.42105, 75.4545 --> 2.90909, 76.1429 --> 3.07143, 72.9 --> 2, 79.5349 --> 9.0814, 78.1856 --> 5.37113, 2.4 --> 2.33333, 1 --> 1, 1.75 --> 1.75, 13.84 --> 13.84, 13.4571 --> 11.5714, 1.22222 --> 1.22222, 1.64286 --> 1.64286, 1.45455 --> 1.45455, 1.63636 --> 1.63636, 2.76923 --> 2.53846, 2.33333 --> 2.33333, 2.14286 --> 2.14286, 1.71429 --> 1.71429, 2.54545 --> 2.54545, 3.23077 --> 3.23077, 3.2 --> 3.2, 5.04 --> 3.94, 2.33333 --> 2.33333, 3.51351 --> 3.43243, 3.2 --> 3.1, 2.91667 --> 2.91667, 2.22222 --> 2.22222, 6.39437 --> 5.33803, 5.37234 --> 5.37234 )
[LOG] Overall execution time: 301.89 sec CPU time.
[LOG] Overall execution time: 303 sec real time.
Synthesis time: 302.30 sec (Real time) / 300.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.60 sec (Real time) / 0.60 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 19.38 sec (Real time) / 19.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 835 44 58 1 733
Raw AIGER output size: aag 2234 20 58 1 2132
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 0.1 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 61 new AND gates.
[LOG] Size before ABC: 91 AND gates.
[LOG] Size after ABC: 59 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.05/0 sec (0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.02/0 sec, 0/0 sec )
[LOG] Nr of iterations: 101 (10, 15, 6, 2, 15, 8, 9, 9, 5, 1, 14, 7 )
[LOG] Total clause computation time: 0.01/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.07/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 1672 --> 200 (306 --> 21, 462 --> 34, 160 --> 10, 31 --> 0, 420 --> 33, 203 --> 12, 21 --> 21, 14 --> 14, 10 --> 10, 0 --> 0, 33 --> 33, 12 --> 12 )
[LOG] Average clause size reduction: 16.5545 --> 1.9802 (30.6 --> 2.1, 30.8 --> 2.26667, 26.6667 --> 1.66667, 15.5 --> 0, 28 --> 2.2, 25.375 --> 1.5, 2.33333 --> 2.33333, 1.55556 --> 1.55556, 2 --> 2, 0 --> 0, 2.35714 --> 2.35714, 1.71429 --> 1.71429 )
[LOG] Overall execution time: 0.1 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 234 5 23 1 202
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 0.23 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 92 new AND gates.
[LOG] Size before ABC: 134 AND gates.
[LOG] Size after ABC: 91 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.08/0 sec (0.01/0 sec, 0.01/0 sec, 0.02/0 sec, 0/0 sec, 0.01/0 sec, 0.03/0 sec, 0/0 sec )
[LOG] Nr of iterations: 128 (9, 9, 7, 5, 8, 26, 6, 6, 8, 5, 4, 5, 25, 5 )
[LOG] Total clause computation time: 0.08/0 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.13/1 sec (0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec )
[LOG] Total clause size reduction: 2377 --> 286 (312 --> 23, 304 --> 16, 222 --> 11, 144 --> 8, 245 --> 11, 850 --> 74, 165 --> 9, 14 --> 13, 16 --> 16, 8 --> 8, 8 --> 8, 6 --> 6, 74 --> 74, 9 --> 9 )
[LOG] Average clause size reduction: 18.5703 --> 2.23438 (34.6667 --> 2.55556, 33.7778 --> 1.77778, 31.7143 --> 1.57143, 28.8 --> 1.6, 30.625 --> 1.375, 32.6923 --> 2.84615, 27.5 --> 1.5, 2.33333 --> 2.16667, 2 --> 2, 1.6 --> 1.6, 2 --> 2, 1.2 --> 1.2, 2.96 --> 2.96, 1.8 --> 1.8 )
[LOG] Overall execution time: 0.23 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.43 sec (Real time) / 0.37 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.26 sec (Real time) / 0.24 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 304 6 26 1 266
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 0.64 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 168 AND gates.
[LOG] Size after ABC: 98 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.24/0 sec (0.05/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.01/0 sec, 0.07/0 sec, 0.04/0 sec, 0/0 sec )
[LOG] Nr of iterations: 165 (15, 10, 7, 10, 5, 9, 9, 23, 5, 6, 9, 6, 9, 4, 5, 7, 22, 4 )
[LOG] Total clause computation time: 0.14/0 sec (0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.44/1 sec (0.04/0.04 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0/0 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec )
[LOG] Total clause size reduction: 3696 --> 400 (644 --> 63, 405 --> 22, 264 --> 10, 387 --> 16, 168 --> 7, 328 --> 23, 320 --> 20, 858 --> 64, 152 --> 7, 16 --> 14, 22 --> 22, 10 --> 10, 16 --> 16, 7 --> 7, 11 --> 11, 17 --> 17, 64 --> 64, 7 --> 7 )
[LOG] Average clause size reduction: 22.4 --> 2.42424 (42.9333 --> 4.2, 40.5 --> 2.2, 37.7143 --> 1.42857, 38.7 --> 1.6, 33.6 --> 1.4, 36.4444 --> 2.55556, 35.5556 --> 2.22222, 37.3043 --> 2.78261, 30.4 --> 1.4, 2.66667 --> 2.33333, 2.44444 --> 2.44444, 1.66667 --> 1.66667, 1.77778 --> 1.77778, 1.75 --> 1.75, 2.2 --> 2.2, 2.42857 --> 2.42857, 2.90909 --> 2.90909, 1.75 --> 1.75 )
[LOG] Overall execution time: 0.64 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.83 sec (Real time) / 0.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.54 sec (Real time) / 0.54 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 352 7 30 1 307
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 1.21 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 246 new AND gates.
[LOG] Size before ABC: 426 AND gates.
[LOG] Size after ABC: 245 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.46/0 sec (0.01/0 sec, 0.01/0 sec, 0.06/0 sec, 0.01/0 sec, 0.02/0 sec, 0.01/0 sec, 0.03/0 sec, 0.08/0 sec, 0.15/0 sec, 0.08/0 sec )
[LOG] Nr of iterations: 377 (9, 3, 39, 6, 7, 9, 7, 26, 74, 39, 7, 2, 30, 5, 5, 8, 6, 13, 45, 37 )
[LOG] Total clause computation time: 0.26/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec )
[LOG] Total clause minimization time: 0.86/1 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.13/0.13 sec, 0.03/0.03 sec, 0.08/0.08 sec, 0.04/0.04 sec, 0.07/0.07 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.05/0.05 sec )
[LOG] Total clause size reduction: 9810 --> 1235 (408 --> 17, 100 --> 6, 1862 --> 136, 240 --> 7, 282 --> 11, 368 --> 14, 270 --> 15, 1100 --> 127, 3139 --> 370, 1596 --> 106, 12 --> 12, 6 --> 6, 94 --> 92, 7 --> 7, 8 --> 8, 14 --> 14, 15 --> 15, 37 --> 37, 150 --> 133, 102 --> 102 )
[LOG] Average clause size reduction: 26.0212 --> 3.27586 (45.3333 --> 1.88889, 33.3333 --> 2, 47.7436 --> 3.48718, 40 --> 1.16667, 40.2857 --> 1.57143, 40.8889 --> 1.55556, 38.5714 --> 2.14286, 42.3077 --> 4.88462, 42.4189 --> 5, 40.9231 --> 2.71795, 1.71429 --> 1.71429, 3 --> 3, 3.13333 --> 3.06667, 1.4 --> 1.4, 1.6 --> 1.6, 1.75 --> 1.75, 2.5 --> 2.5, 2.84615 --> 2.84615, 3.33333 --> 2.95556, 2.75676 --> 2.75676 )
[LOG] Overall execution time: 1.21 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.42 sec (Real time) / 1.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.86 sec (Real time) / 0.86 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 541 8 33 1 491
=====================  genbuf5b4y.aag =====================
[LOG] Relation determinization time: 5.19 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 1089 new AND gates.
[LOG] Size before ABC: 2515 AND gates.
[LOG] Size after ABC: 1088 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.33/3 sec (0.01/0 sec, 0.02/0 sec, 0.07/0 sec, 0.01/0 sec, 0.02/0 sec, 0.02/0 sec, 0.01/0 sec, 0.07/0 sec, 0.06/1 sec, 1.29/1 sec, 0.55/0 sec, 0.2/1 sec )
[LOG] Nr of iterations: 982 (7, 14, 35, 8, 13, 9, 11, 8, 9, 345, 38, 12, 6, 12, 28, 7, 10, 7, 7, 6, 7, 336, 37, 10 )
[LOG] Total clause computation time: 0.95/2 sec (0/0 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.14/0.14 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.08/0.08 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.08/0.08 sec, 0.06/0.06 sec, 0.15/0.15 sec, 0.03/0.03 sec, 0.04/0.04 sec )
[LOG] Total clause minimization time: 4.09/3 sec (0.01/0.01 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.01/0.01 sec, 1.13/1.13 sec, 0.51/0.51 sec, 0.14/0.14 sec, 0.22/0.22 sec, 0.11/0.11 sec, 0.16/0.16 sec, 0.13/0.13 sec, 0.08/0.08 sec, 0.14/0.14 sec, 0.08/0.08 sec, 0.08/0.08 sec, 0.07/0.07 sec, 0.85/0.85 sec, 0.13/0.13 sec, 0.09/0.09 sec )
[LOG] Total clause size reduction: 28573 --> 6402 (348 --> 10, 741 --> 43, 1904 --> 108, 385 --> 13, 648 --> 24, 424 --> 17, 520 --> 20, 357 --> 27, 400 --> 27, 16856 --> 3465, 1776 --> 100, 517 --> 33, 10 --> 10, 38 --> 38, 79 --> 76, 13 --> 12, 19 --> 19, 14 --> 14, 12 --> 11, 17 --> 17, 19 --> 19, 3349 --> 2172, 100 --> 100, 27 --> 27 )
[LOG] Average clause size reduction: 29.0967 --> 6.51935 (49.7143 --> 1.42857, 52.9286 --> 3.07143, 54.4 --> 3.08571, 48.125 --> 1.625, 49.8462 --> 1.84615, 47.1111 --> 1.88889, 47.2727 --> 1.81818, 44.625 --> 3.375, 44.4444 --> 3, 48.858 --> 10.0435, 46.7368 --> 2.63158, 43.0833 --> 2.75, 1.66667 --> 1.66667, 3.16667 --> 3.16667, 2.82143 --> 2.71429, 1.85714 --> 1.71429, 1.9 --> 1.9, 2 --> 2, 1.71429 --> 1.57143, 2.83333 --> 2.83333, 2.71429 --> 2.71429, 9.96726 --> 6.46429, 2.7027 --> 2.7027, 2.7 --> 2.7 )
[LOG] Overall execution time: 5.19 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 5.55 sec (Real time) / 5.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.42 sec (Real time) / 0.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.03 sec (Real time) / 3.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 1428 9 37 1 1371
=====================  genbuf6b4y.aag =====================
[LOG] Relation determinization time: 13.65 sec CPU time.
[LOG] Relation determinization time: 14 sec real time.
[LOG] Final circuit size: 2073 new AND gates.
[LOG] Size before ABC: 4716 AND gates.
[LOG] Size after ABC: 2073 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.54/5 sec (0.03/0 sec, 0.02/0 sec, 0.13/0 sec, 0.07/0 sec, 0.03/0 sec, 0.02/0 sec, 0.03/0 sec, 0.03/0 sec, 0.16/0 sec, 0.1/0 sec, 0.68/1 sec, 3.57/3 sec, 0.67/1 sec )
[LOG] Nr of iterations: 1698 (12, 14, 34, 9, 8, 10, 11, 10, 12, 12, 94, 660, 18, 8, 10, 31, 5, 6, 7, 10, 9, 6, 8, 46, 639, 9 )
[LOG] Total clause computation time: 2.25/0 sec (0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0.06/0.06 sec, 0.07/0.07 sec, 0.3/0.3 sec, 0.21/0.21 sec, 0.1/0.1 sec, 0.18/0.18 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.11/0.11 sec, 0.06/0.06 sec, 0.18/0.18 sec, 0.17/0.17 sec, 0.1/0.1 sec, 0.33/0.33 sec, 0.14/0.14 sec )
[LOG] Total clause minimization time: 11.15/13 sec (0.03/0.03 sec, 0.01/0.01 sec, 0.12/0.12 sec, 0.07/0.07 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.09/0.09 sec, 0.04/0.04 sec, 0.61/0.61 sec, 3.25/3.25 sec, 0.46/0.46 sec, 0.67/0.67 sec, 0.3/0.3 sec, 0.5/0.5 sec, 0.34/0.34 sec, 0.27/0.27 sec, 0.24/0.24 sec, 0.23/0.23 sec, 0.24/0.24 sec, 0.32/0.32 sec, 0.21/0.21 sec, 0.37/0.37 sec, 2.52/2.52 sec, 0.16/0.16 sec )
[LOG] Total clause size reduction: 54458 --> 12894 (693 --> 35, 806 --> 44, 2013 --> 97, 480 --> 15, 413 --> 16, 522 --> 23, 570 --> 19, 504 --> 16, 605 --> 69, 594 --> 57, 4929 --> 661, 34268 --> 7043, 867 --> 83, 14 --> 14, 29 --> 29, 87 --> 85, 8 --> 8, 11 --> 10, 12 --> 12, 19 --> 19, 16 --> 16, 20 --> 20, 28 --> 28, 188 --> 163, 6737 --> 4287, 25 --> 25 )
[LOG] Average clause size reduction: 32.0718 --> 7.59364 (57.75 --> 2.91667, 57.5714 --> 3.14286, 59.2059 --> 2.85294, 53.3333 --> 1.66667, 51.625 --> 2, 52.2 --> 2.3, 51.8182 --> 1.72727, 50.4 --> 1.6, 50.4167 --> 5.75, 49.5 --> 4.75, 52.4362 --> 7.03191, 51.9212 --> 10.6712, 48.1667 --> 4.61111, 1.75 --> 1.75, 2.9 --> 2.9, 2.80645 --> 2.74194, 1.6 --> 1.6, 1.83333 --> 1.66667, 1.71429 --> 1.71429, 1.9 --> 1.9, 1.77778 --> 1.77778, 3.33333 --> 3.33333, 3.5 --> 3.5, 4.08696 --> 3.54348, 10.543 --> 6.70892, 2.77778 --> 2.77778 )
[LOG] Overall execution time: 13.65 sec CPU time.
[LOG] Overall execution time: 14 sec real time.
Synthesis time: 14.21 sec (Real time) / 13.99 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.01 sec (Real time) / 1.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.96 sec (Real time) / 5.95 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 23 40 1 322
Raw AIGER output size: aag 2458 10 40 1 2395
=====================  genbuf7b4y.aag =====================
[LOG] Relation determinization time: 33.52 sec CPU time.
[LOG] Relation determinization time: 34 sec real time.
[LOG] Final circuit size: 4868 new AND gates.
[LOG] Size before ABC: 11670 AND gates.
[LOG] Size after ABC: 4867 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 13.17/13 sec (0.02/0 sec, 0.03/0 sec, 0.11/0 sec, 0.03/0 sec, 0.03/0 sec, 0.02/0 sec, 0.04/0 sec, 0.03/0 sec, 0.16/0 sec, 0.06/0 sec, 0.26/1 sec, 4.7/4 sec, 6.52/7 sec, 1.16/1 sec )
[LOG] Nr of iterations: 3013 (8, 17, 35, 9, 9, 9, 10, 7, 13, 8, 23, 846, 578, 19, 6, 12, 34, 8, 6, 7, 9, 6, 7, 5, 13, 738, 555, 16 )
[LOG] Total clause computation time: 5.37/7 sec (0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.07/0.07 sec, 0/0 sec, 0.08/0.08 sec, 0.3/0.3 sec, 0.75/0.75 sec, 0.5/0.5 sec, 0.24/0.24 sec, 0.49/0.49 sec, 0.1/0.1 sec, 0.06/0.06 sec, 0.09/0.09 sec, 0.05/0.05 sec, 0.09/0.09 sec, 0.11/0.11 sec, 0.29/0.29 sec, 0.17/0.17 sec, 0.24/0.24 sec, 0.67/0.67 sec, 0.77/0.77 sec, 0.28/0.28 sec )
[LOG] Total clause minimization time: 27.88/26 sec (0.01/0.01 sec, 0.03/0.03 sec, 0.1/0.1 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.09/0.09 sec, 0.06/0.06 sec, 0.18/0.18 sec, 4.37/4.37 sec, 5.76/5.76 sec, 0.66/0.66 sec, 1.08/1.08 sec, 0.53/0.53 sec, 0.97/0.97 sec, 0.4/0.4 sec, 0.55/0.55 sec, 0.59/0.59 sec, 0.42/0.42 sec, 0.39/0.39 sec, 0.49/0.49 sec, 0.44/0.44 sec, 0.31/0.31 sec, 5.1/5.1 sec, 4.86/4.86 sec, 0.34/0.34 sec )
[LOG] Total clause size reduction: 105359 --> 29185 (476 --> 18, 1072 --> 61, 2244 --> 94, 520 --> 14, 512 --> 20, 504 --> 17, 558 --> 17, 366 --> 10, 720 --> 84, 413 --> 19, 1276 --> 143, 48165 --> 10210, 32312 --> 6733, 990 --> 75, 10 --> 10, 41 --> 41, 94 --> 92, 14 --> 14, 12 --> 12, 12 --> 12, 17 --> 17, 10 --> 10, 28 --> 26, 8 --> 8, 50 --> 50, 8495 --> 6235, 6376 --> 5079, 64 --> 64 )
[LOG] Average clause size reduction: 34.9681 --> 9.68636 (59.5 --> 2.25, 63.0588 --> 3.58824, 64.1143 --> 2.68571, 57.7778 --> 1.55556, 56.8889 --> 2.22222, 56 --> 1.88889, 55.8 --> 1.7, 52.2857 --> 1.42857, 55.3846 --> 6.46154, 51.625 --> 2.375, 55.4783 --> 6.21739, 56.9326 --> 12.0686, 55.9031 --> 11.6488, 52.1053 --> 3.94737, 1.66667 --> 1.66667, 3.41667 --> 3.41667, 2.76471 --> 2.70588, 1.75 --> 1.75, 2 --> 2, 1.71429 --> 1.71429, 1.88889 --> 1.88889, 1.66667 --> 1.66667, 4 --> 3.71429, 1.6 --> 1.6, 3.84615 --> 3.84615, 11.5108 --> 8.44851, 11.4883 --> 9.15135, 4 --> 4 )
[LOG] Overall execution time: 33.52 sec CPU time.
[LOG] Overall execution time: 34 sec real time.
Synthesis time: 34.51 sec (Real time) / 34.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.45 sec (Real time) / 1.45 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 23.31 sec (Real time) / 23.25 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 426 25 43 1 358
Raw AIGER output size: aag 5293 11 43 1 5226
=====================  genbuf8b4y.aag =====================
[LOG] Relation determinization time: 9.61 sec CPU time.
[LOG] Relation determinization time: 10 sec real time.
[LOG] Final circuit size: 570 new AND gates.
[LOG] Size before ABC: 973 AND gates.
[LOG] Size after ABC: 570 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.1/6 sec (0.02/0 sec, 0.02/0 sec, 0.22/1 sec, 0.02/0 sec, 0.07/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.22/0 sec, 0.05/0 sec, 0.15/0 sec, 0.09/0 sec, 2.6/3 sec, 1.02/1 sec, 0.55/1 sec )
[LOG] Nr of iterations: 1147 (8, 11, 76, 7, 15, 8, 7, 7, 16, 7, 13, 6, 437, 136, 73, 7, 6, 39, 6, 7, 7, 6, 6, 7, 6, 11, 5, 75, 64, 68 )
[LOG] Total clause computation time: 1.62/1 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.1/0.1 sec, 0/0 sec, 0.05/0.05 sec, 0/0 sec, 0.23/0.23 sec, 0.28/0.28 sec, 0.16/0.16 sec, 0.07/0.07 sec, 0.14/0.14 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.12/0.12 sec, 0.03/0.03 sec, 0.09/0.09 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.09/0.09 sec, 0.07/0.07 sec )
[LOG] Total clause minimization time: 7.61/9 sec (0.02/0.02 sec, 0.02/0.02 sec, 0.21/0.21 sec, 0.02/0.02 sec, 0.06/0.06 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.12/0.12 sec, 0.05/0.05 sec, 0.1/0.1 sec, 0.09/0.09 sec, 2.36/2.36 sec, 0.74/0.74 sec, 0.39/0.39 sec, 0.6/0.6 sec, 0.22/0.22 sec, 0.34/0.34 sec, 0.11/0.11 sec, 0.19/0.19 sec, 0.13/0.13 sec, 0.16/0.16 sec, 0.17/0.17 sec, 0.16/0.16 sec, 0.2/0.2 sec, 0.16/0.16 sec, 0.24/0.24 sec, 0.29/0.29 sec, 0.17/0.17 sec, 0.22/0.22 sec )
[LOG] Total clause size reduction: 51647 --> 7398 (511 --> 12, 720 --> 42, 5325 --> 285, 420 --> 8, 966 --> 87, 476 --> 11, 402 --> 9, 396 --> 9, 975 --> 120, 384 --> 10, 756 --> 57, 310 --> 9, 26596 --> 4695, 8100 --> 816, 4248 --> 255, 12 --> 12, 19 --> 19, 112 --> 111, 8 --> 8, 11 --> 11, 11 --> 11, 9 --> 9, 9 --> 9, 25 --> 25, 10 --> 10, 45 --> 45, 9 --> 9, 301 --> 276, 252 --> 189, 229 --> 229 )
[LOG] Average clause size reduction: 45.0279 --> 6.44987 (63.875 --> 1.5, 65.4545 --> 3.81818, 70.0658 --> 3.75, 60 --> 1.14286, 64.4 --> 5.8, 59.5 --> 1.375, 57.4286 --> 1.28571, 56.5714 --> 1.28571, 60.9375 --> 7.5, 54.8571 --> 1.42857, 58.1538 --> 4.38462, 51.6667 --> 1.5, 60.8604 --> 10.7437, 59.5588 --> 6, 58.1918 --> 3.49315, 1.71429 --> 1.71429, 3.16667 --> 3.16667, 2.87179 --> 2.84615, 1.33333 --> 1.33333, 1.57143 --> 1.57143, 1.57143 --> 1.57143, 1.5 --> 1.5, 1.5 --> 1.5, 3.57143 --> 3.57143, 1.66667 --> 1.66667, 4.09091 --> 4.09091, 1.8 --> 1.8, 4.01333 --> 3.68, 3.9375 --> 2.95312, 3.36765 --> 3.36765 )
[LOG] Overall execution time: 9.61 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
Synthesis time: 9.89 sec (Real time) / 9.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.21 sec (Real time) / 2.20 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 468 27 46 1 395
Raw AIGER output size: aag 1038 12 46 1 965
=====================  genbuf9b4y.aag =====================
[LOG] Relation determinization time: 52.38 sec CPU time.
[LOG] Relation determinization time: 54 sec real time.
[LOG] Final circuit size: 4474 new AND gates.
[LOG] Size before ABC: 10875 AND gates.
[LOG] Size after ABC: 4474 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 29.71/30 sec (0.03/0 sec, 0.05/0 sec, 0.26/0 sec, 0.05/0 sec, 0.06/0 sec, 0.07/0 sec, 0.04/0 sec, 0.06/1 sec, 0.26/0 sec, 0.06/0 sec, 0.21/0 sec, 0.09/0 sec, 0.04/0 sec, 13.73/14 sec, 7.96/8 sec, 5.02/5 sec, 1.72/2 sec )
[LOG] Nr of iterations: 3428 (9, 23, 77, 12, 11, 9, 11, 7, 8, 9, 9, 10, 9, 1418, 156, 116, 20, 7, 19, 60, 9, 10, 8, 10, 6, 6, 8, 8, 8, 8, 1155, 97, 78, 17 )
[LOG] Total clause computation time: 6.29/5 sec (0.01/0.01 sec, 0/0 sec, 0.08/0.08 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.16/0.16 sec, 0.01/0.01 sec, 0.09/0.09 sec, 0.01/0.01 sec, 0/0 sec, 0.98/0.98 sec, 0.5/0.5 sec, 0.28/0.28 sec, 0.3/0.3 sec, 0.21/0.21 sec, 0.62/0.62 sec, 0.13/0.13 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.31/0.31 sec, 0.04/0.04 sec, 0.3/0.3 sec, 0.06/0.06 sec, 0.18/0.18 sec, 1.17/1.17 sec, 0.21/0.21 sec, 0.2/0.2 sec, 0.24/0.24 sec )
[LOG] Total clause minimization time: 45.42/47 sec (0.02/0.02 sec, 0.05/0.05 sec, 0.18/0.18 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.07/0.07 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.1/0.1 sec, 0.05/0.05 sec, 0.12/0.12 sec, 0.08/0.08 sec, 0.04/0.04 sec, 12.69/12.69 sec, 7.45/7.45 sec, 4.74/4.74 sec, 1.42/1.42 sec, 1.26/1.26 sec, 0.85/0.85 sec, 0.85/0.85 sec, 0.41/0.41 sec, 0.47/0.47 sec, 0.36/0.36 sec, 0.32/0.32 sec, 0.25/0.25 sec, 0.37/0.37 sec, 0.49/0.49 sec, 0.25/0.25 sec, 0.42/0.42 sec, 0.18/0.18 sec, 9.94/9.94 sec, 0.74/0.74 sec, 0.61/0.61 sec, 0.46/0.46 sec )
[LOG] Total clause size reduction: 145896 --> 34757 (640 --> 23, 1738 --> 101, 5928 --> 301, 847 --> 21, 760 --> 18, 600 --> 15, 740 --> 18, 438 --> 11, 504 --> 37, 568 --> 15, 560 --> 31, 621 --> 18, 544 --> 14, 94939 --> 21490, 10230 --> 1057, 7475 --> 652, 1216 --> 60, 12 --> 12, 77 --> 77, 219 --> 208, 17 --> 15, 18 --> 16, 15 --> 14, 18 --> 16, 11 --> 10, 26 --> 26, 15 --> 15, 31 --> 31, 15 --> 15, 14 --> 10, 16352 --> 9801, 412 --> 313, 255 --> 255, 41 --> 41 )
[LOG] Average clause size reduction: 42.5601 --> 10.1391 (71.1111 --> 2.55556, 75.5652 --> 4.3913, 76.987 --> 3.90909, 70.5833 --> 1.75, 69.0909 --> 1.63636, 66.6667 --> 1.66667, 67.2727 --> 1.63636, 62.5714 --> 1.57143, 63 --> 4.625, 63.1111 --> 1.66667, 62.2222 --> 3.44444, 62.1 --> 1.8, 60.4444 --> 1.55556, 66.9528 --> 15.1551, 65.5769 --> 6.77564, 64.4397 --> 5.62069, 60.8 --> 3, 1.71429 --> 1.71429, 4.05263 --> 4.05263, 3.65 --> 3.46667, 1.88889 --> 1.66667, 1.8 --> 1.6, 1.875 --> 1.75, 1.8 --> 1.6, 1.83333 --> 1.66667, 4.33333 --> 4.33333, 1.875 --> 1.875, 3.875 --> 3.875, 1.875 --> 1.875, 1.75 --> 1.25, 14.1576 --> 8.48571, 4.24742 --> 3.2268, 3.26923 --> 3.26923, 2.41176 --> 2.41176 )
[LOG] Overall execution time: 52.38 sec CPU time.
[LOG] Overall execution time: 54 sec real time.
Synthesis time: 53.33 sec (Real time) / 52.95 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.36 sec (Real time) / 1.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 17.22 sec (Real time) / 17.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 30 50 1 443
Raw AIGER output size: aag 4997 13 50 1 4917
=====================  genbuf10b4y.aag =====================
[LOG] Relation determinization time: 23.54 sec CPU time.
[LOG] Relation determinization time: 23 sec real time.
[LOG] Final circuit size: 671 new AND gates.
[LOG] Size before ABC: 1297 AND gates.
[LOG] Size after ABC: 671 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 16.01/16 sec (0.25/0 sec, 0.6/1 sec, 0.01/0 sec, 0.18/0 sec, 0.12/0 sec, 0.03/0 sec, 0.05/0 sec, 0.04/0 sec, 0.04/0 sec, 4.2/5 sec, 0.09/0 sec, 0.18/0 sec, 0.12/0 sec, 4.2/4 sec, 0.13/0 sec, 1.14/2 sec, 3.8/3 sec, 0.83/1 sec )
[LOG] Nr of iterations: 1682 (13, 11, 8, 9, 11, 8, 9, 7, 7, 605, 11, 18, 14, 357, 16, 124, 152, 17, 10, 8, 7, 6, 7, 7, 8, 6, 6, 9, 10, 9, 9, 10, 10, 123, 25, 15 )
[LOG] Total clause computation time: 3.7/2 sec (0.21/0.21 sec, 0.13/0.13 sec, 0/0 sec, 0.11/0.11 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.22/0.22 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.26/0.26 sec, 0.05/0.05 sec, 0.13/0.13 sec, 0.37/0.37 sec, 0.23/0.23 sec, 0.44/0.44 sec, 0.28/0.28 sec, 0.07/0.07 sec, 0.1/0.1 sec, 0.13/0.13 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.21/0.21 sec, 0.2/0.2 sec, 0.11/0.11 sec )
[LOG] Total clause minimization time: 19.19/21 sec (0.04/0.04 sec, 0.47/0.47 sec, 0.01/0.01 sec, 0.07/0.07 sec, 0.08/0.08 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.03/0.03 sec, 3.95/3.95 sec, 0.05/0.05 sec, 0.17/0.17 sec, 0.1/0.1 sec, 3.92/3.92 sec, 0.08/0.08 sec, 1.01/1.01 sec, 3.43/3.43 sec, 0.6/0.6 sec, 0.56/0.56 sec, 0.1/0.1 sec, 0.47/0.47 sec, 0.3/0.3 sec, 0.25/0.25 sec, 0.41/0.41 sec, 0.3/0.3 sec, 0.31/0.31 sec, 0.21/0.21 sec, 0.19/0.19 sec, 0.18/0.18 sec, 0.17/0.17 sec, 0.16/0.16 sec, 0.14/0.14 sec, 0.17/0.17 sec, 0.81/0.81 sec, 0.19/0.19 sec, 0.16/0.16 sec )
[LOG] Total clause size reduction: 103023 --> 19511 (1020 --> 38, 840 --> 23, 581 --> 11, 656 --> 56, 810 --> 71, 560 --> 11, 632 --> 12, 468 --> 10, 462 --> 9, 45904 --> 9655, 750 --> 21, 1258 --> 96, 949 --> 62, 25632 --> 5565, 1065 --> 44, 8610 --> 898, 10419 --> 1582, 1088 --> 50, 29 --> 29, 16 --> 16, 11 --> 11, 28 --> 28, 29 --> 29, 11 --> 11, 12 --> 12, 10 --> 10, 9 --> 9, 22 --> 22, 21 --> 21, 19 --> 19, 18 --> 18, 24 --> 24, 22 --> 22, 898 --> 898, 95 --> 73, 45 --> 45 )
[LOG] Average clause size reduction: 61.2503 --> 11.5999 (78.4615 --> 2.92308, 76.3636 --> 2.09091, 72.625 --> 1.375, 72.8889 --> 6.22222, 73.6364 --> 6.45455, 70 --> 1.375, 70.2222 --> 1.33333, 66.8571 --> 1.42857, 66 --> 1.28571, 75.8744 --> 15.9587, 68.1818 --> 1.90909, 69.8889 --> 5.33333, 67.7857 --> 4.42857, 71.7983 --> 15.5882, 66.5625 --> 2.75, 69.4355 --> 7.24194, 68.5461 --> 10.4079, 64 --> 2.94118, 2.9 --> 2.9, 2 --> 2, 1.57143 --> 1.57143, 4.66667 --> 4.66667, 4.14286 --> 4.14286, 1.57143 --> 1.57143, 1.5 --> 1.5, 1.66667 --> 1.66667, 1.5 --> 1.5, 2.44444 --> 2.44444, 2.1 --> 2.1, 2.11111 --> 2.11111, 2 --> 2, 2.4 --> 2.4, 2.2 --> 2.2, 7.30081 --> 7.30081, 3.8 --> 2.92, 3 --> 3 )
[LOG] Overall execution time: 23.55 sec CPU time.
[LOG] Overall execution time: 23 sec real time.
Synthesis time: 23.87 sec (Real time) / 23.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.59 sec (Real time) / 3.57 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 560 32 53 1 475
Raw AIGER output size: aag 1231 14 53 1 1146
=====================  genbuf11b4y.aag =====================
[LOG] Relation determinization time: 14.31 sec CPU time.
[LOG] Relation determinization time: 15 sec real time.
[LOG] Final circuit size: 742 new AND gates.
[LOG] Size before ABC: 1544 AND gates.
[LOG] Size after ABC: 742 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.28/6 sec (0.57/1 sec, 0.21/0 sec, 0.02/0 sec, 0.27/0 sec, 0.34/1 sec, 0.08/0 sec, 0.08/0 sec, 0.08/0 sec, 0.06/0 sec, 0.08/0 sec, 0.06/0 sec, 0.15/0 sec, 0.12/0 sec, 0.11/0 sec, 0.08/0 sec, 0.26/1 sec, 0.83/1 sec, 2.01/2 sec, 0.87/0 sec )
[LOG] Nr of iterations: 807 (19, 13, 11, 9, 17, 11, 8, 9, 7, 13, 10, 21, 10, 11, 13, 32, 123, 105, 36, 8, 8, 8, 7, 16, 9, 7, 8, 6, 12, 9, 8, 6, 9, 9, 10, 120, 37, 32 )
[LOG] Total clause computation time: 3.62/2 sec (0.51/0.51 sec, 0.18/0.18 sec, 0.01/0.01 sec, 0.09/0.09 sec, 0.06/0.06 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0/0 sec, 0.02/0.02 sec, 0/0 sec, 0.09/0.09 sec, 0.31/0.31 sec, 0.29/0.29 sec, 0.52/0.52 sec, 0.25/0.25 sec, 0.05/0.05 sec, 0.11/0.11 sec, 0.1/0.1 sec, 0.04/0.04 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.04/0.04 sec, 0.17/0.17 sec, 0.25/0.25 sec, 0.19/0.19 sec )
[LOG] Total clause minimization time: 9.84/12 sec (0.06/0.06 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.18/0.18 sec, 0.28/0.28 sec, 0.07/0.07 sec, 0.08/0.08 sec, 0.08/0.08 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.13/0.13 sec, 0.07/0.07 sec, 0.11/0.11 sec, 0.05/0.05 sec, 0.26/0.26 sec, 0.74/0.74 sec, 1.69/1.69 sec, 0.58/0.58 sec, 0.16/0.16 sec, 0.06/0.06 sec, 0.47/0.47 sec, 0.33/0.33 sec, 0.23/0.23 sec, 0.5/0.5 sec, 0.34/0.34 sec, 0.28/0.28 sec, 0.3/0.3 sec, 0.26/0.26 sec, 0.17/0.17 sec, 0.21/0.21 sec, 0.16/0.16 sec, 0.2/0.2 sec, 0.22/0.22 sec, 0.19/0.19 sec, 0.65/0.65 sec, 0.31/0.31 sec, 0.24/0.24 sec )
[LOG] Total clause size reduction: 36935 --> 4299 (1620 --> 102, 1068 --> 37, 880 --> 39, 696 --> 43, 1376 --> 63, 850 --> 18, 588 --> 10, 664 --> 13, 492 --> 9, 972 --> 32, 720 --> 17, 1580 --> 131, 702 --> 26, 770 --> 24, 912 --> 33, 2325 --> 274, 9028 --> 1032, 7592 --> 727, 2520 --> 125, 22 --> 22, 16 --> 16, 13 --> 13, 30 --> 30, 63 --> 56, 15 --> 15, 10 --> 10, 13 --> 13, 9 --> 9, 32 --> 32, 17 --> 17, 15 --> 15, 11 --> 11, 20 --> 20, 18 --> 18, 21 --> 21, 1006 --> 1006, 142 --> 113, 107 --> 107 )
[LOG] Average clause size reduction: 45.7683 --> 5.32714 (85.2632 --> 5.36842, 82.1538 --> 2.84615, 80 --> 3.54545, 77.3333 --> 4.77778, 80.9412 --> 3.70588, 77.2727 --> 1.63636, 73.5 --> 1.25, 73.7778 --> 1.44444, 70.2857 --> 1.28571, 74.7692 --> 2.46154, 72 --> 1.7, 75.2381 --> 6.2381, 70.2 --> 2.6, 70 --> 2.18182, 70.1538 --> 2.53846, 72.6562 --> 8.5625, 73.3984 --> 8.39024, 72.3048 --> 6.92381, 70 --> 3.47222, 2.75 --> 2.75, 2 --> 2, 1.625 --> 1.625, 4.28571 --> 4.28571, 3.9375 --> 3.5, 1.66667 --> 1.66667, 1.42857 --> 1.42857, 1.625 --> 1.625, 1.5 --> 1.5, 2.66667 --> 2.66667, 1.88889 --> 1.88889, 1.875 --> 1.875, 1.83333 --> 1.83333, 2.22222 --> 2.22222, 2 --> 2, 2.1 --> 2.1, 8.38333 --> 8.38333, 3.83784 --> 3.05405, 3.34375 --> 3.34375 )
[LOG] Overall execution time: 14.31 sec CPU time.
[LOG] Overall execution time: 15 sec real time.
Synthesis time: 14.62 sec (Real time) / 14.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.26 sec (Real time) / 0.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3.04 sec (Real time) / 3.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 600 34 56 1 510
Raw AIGER output size: aag 1342 15 56 1 1252
=====================  genbuf12b4y.aag =====================
[LOG] Relation determinization time: 31.18 sec CPU time.
[LOG] Relation determinization time: 32 sec real time.
[LOG] Final circuit size: 1286 new AND gates.
[LOG] Size before ABC: 2681 AND gates.
[LOG] Size after ABC: 1286 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 16.56/17 sec (0.09/0 sec, 0.82/1 sec, 0.02/0 sec, 0.28/0 sec, 0.26/1 sec, 0.08/0 sec, 0.09/0 sec, 0.1/0 sec, 0.07/0 sec, 0.13/0 sec, 0.13/0 sec, 0.09/0 sec, 0.13/0 sec, 0.11/1 sec, 1.45/1 sec, 2.99/3 sec, 2.7/3 sec, 0.49/0 sec, 4.5/5 sec, 2.03/2 sec )
[LOG] Nr of iterations: 1813 (20, 12, 8, 8, 13, 9, 9, 8, 9, 9, 23, 15, 27, 16, 163, 302, 349, 42, 156, 47, 13, 8, 6, 7, 7, 8, 8, 7, 8, 8, 12, 13, 14, 11, 10, 13, 321, 39, 16, 39 )
[LOG] Total clause computation time: 5.85/7 sec (0/0 sec, 0.19/0.19 sec, 0.01/0.01 sec, 0.13/0.13 sec, 0.11/0.11 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.06/0.06 sec, 0.01/0.01 sec, 0.12/0.12 sec, 0.25/0.25 sec, 0.26/0.26 sec, 0.06/0.06 sec, 0.7/0.7 sec, 0.41/0.41 sec, 0.73/0.73 sec, 0.68/0.68 sec, 0.11/0.11 sec, 0.22/0.22 sec, 0.3/0.3 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.08/0.08 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.04/0.04 sec, 0.32/0.32 sec, 0.04/0.04 sec, 0.32/0.32 sec, 0.24/0.24 sec )
[LOG] Total clause minimization time: 24.52/24 sec (0.09/0.09 sec, 0.63/0.63 sec, 0.01/0.01 sec, 0.15/0.15 sec, 0.15/0.15 sec, 0.07/0.07 sec, 0.09/0.09 sec, 0.1/0.1 sec, 0.07/0.07 sec, 0.12/0.12 sec, 0.12/0.12 sec, 0.09/0.09 sec, 0.07/0.07 sec, 0.1/0.1 sec, 1.32/1.32 sec, 2.73/2.73 sec, 2.44/2.44 sec, 0.43/0.43 sec, 3.79/3.79 sec, 1.62/1.62 sec, 1.24/1.24 sec, 0.14/0.14 sec, 0.96/0.96 sec, 0.58/0.58 sec, 0.34/0.34 sec, 0.65/0.65 sec, 0.57/0.57 sec, 0.45/0.45 sec, 0.39/0.39 sec, 0.37/0.37 sec, 0.39/0.39 sec, 0.35/0.35 sec, 0.27/0.27 sec, 0.22/0.22 sec, 0.24/0.24 sec, 0.29/0.29 sec, 1.78/1.78 sec, 0.51/0.51 sec, 0.19/0.19 sec, 0.4/0.4 sec )
[LOG] Total clause size reduction: 101201 --> 15045 (1805 --> 66, 1034 --> 32, 651 --> 23, 644 --> 33, 1092 --> 123, 720 --> 13, 712 --> 12, 616 --> 11, 696 --> 12, 688 --> 15, 1870 --> 67, 1176 --> 30, 2158 --> 86, 1230 --> 44, 13122 --> 2418, 24080 --> 4600, 27492 --> 2469, 3198 --> 149, 11935 --> 1876, 3496 --> 285, 39 --> 38, 16 --> 16, 10 --> 10, 33 --> 33, 33 --> 33, 13 --> 13, 12 --> 12, 11 --> 11, 12 --> 12, 15 --> 15, 26 --> 26, 26 --> 26, 29 --> 29, 23 --> 23, 23 --> 23, 26 --> 26, 2032 --> 1948, 137 --> 122, 58 --> 53, 212 --> 212 )
[LOG] Average clause size reduction: 55.8196 --> 8.2984 (90.25 --> 3.3, 86.1667 --> 2.66667, 81.375 --> 2.875, 80.5 --> 4.125, 84 --> 9.46154, 80 --> 1.44444, 79.1111 --> 1.33333, 77 --> 1.375, 77.3333 --> 1.33333, 76.4444 --> 1.66667, 81.3043 --> 2.91304, 78.4 --> 2, 79.9259 --> 3.18519, 76.875 --> 2.75, 80.5031 --> 14.8344, 79.7351 --> 15.2318, 78.7736 --> 7.0745, 76.1429 --> 3.54762, 76.5064 --> 12.0256, 74.383 --> 6.06383, 3 --> 2.92308, 2 --> 2, 1.66667 --> 1.66667, 4.71429 --> 4.71429, 4.71429 --> 4.71429, 1.625 --> 1.625, 1.5 --> 1.5, 1.57143 --> 1.57143, 1.5 --> 1.5, 1.875 --> 1.875, 2.16667 --> 2.16667, 2 --> 2, 2.07143 --> 2.07143, 2.09091 --> 2.09091, 2.3 --> 2.3, 2 --> 2, 6.33022 --> 6.06854, 3.51282 --> 3.12821, 3.625 --> 3.3125, 5.4359 --> 5.4359 )
[LOG] Overall execution time: 31.18 sec CPU time.
[LOG] Overall execution time: 32 sec real time.
Synthesis time: 31.57 sec (Real time) / 31.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.50 sec (Real time) / 0.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.17 sec (Real time) / 4.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 642 36 59 1 547
Raw AIGER output size: aag 1928 16 59 1 1833
=====================  genbuf13b4y.aag =====================
[LOG] Relation determinization time: 50.68 sec CPU time.
[LOG] Relation determinization time: 51 sec real time.
[LOG] Final circuit size: 1416 new AND gates.
[LOG] Size before ABC: 3204 AND gates.
[LOG] Size after ABC: 1416 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 30.83/31 sec (0.11/0 sec, 0.02/0 sec, 0.01/0 sec, 0.41/0 sec, 0.35/1 sec, 0.16/0 sec, 0.11/0 sec, 0.11/0 sec, 0.1/0 sec, 0.12/0 sec, 0.11/0 sec, 0.08/0 sec, 0.11/1 sec, 0.18/0 sec, 0.32/0 sec, 0.27/0 sec, 5.63/6 sec, 0.6/1 sec, 0.76/0 sec, 17.89/18 sec, 3.38/4 sec )
[LOG] Nr of iterations: 2751 (25, 13, 6, 16, 12, 10, 9, 8, 9, 11, 10, 14, 18, 24, 33, 22, 715, 78, 72, 801, 52, 15, 11, 5, 12, 9, 9, 8, 7, 8, 8, 9, 11, 9, 13, 10, 9, 443, 76, 52, 21, 48 )
[LOG] Total clause computation time: 8.18/10 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.22/0.22 sec, 0.13/0.13 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.06/0.06 sec, 0.61/0.61 sec, 0.11/0.11 sec, 0.1/0.1 sec, 1.58/1.58 sec, 0.52/0.52 sec, 0.9/0.9 sec, 0.53/0.53 sec, 0.21/0.21 sec, 0.44/0.44 sec, 0.28/0.28 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.05/0.05 sec, 0.09/0.09 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.76/0.76 sec, 0.21/0.21 sec, 0.13/0.13 sec, 0.41/0.41 sec, 0.34/0.34 sec )
[LOG] Total clause minimization time: 41.38/39 sec (0.1/0.1 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.19/0.19 sec, 0.22/0.22 sec, 0.15/0.15 sec, 0.11/0.11 sec, 0.11/0.11 sec, 0.1/0.1 sec, 0.11/0.11 sec, 0.11/0.11 sec, 0.08/0.08 sec, 0.08/0.08 sec, 0.16/0.16 sec, 0.31/0.31 sec, 0.21/0.21 sec, 5/5 sec, 0.49/0.49 sec, 0.66/0.66 sec, 16.29/16.29 sec, 2.86/2.86 sec, 1.06/1.06 sec, 0.71/0.71 sec, 1.02/1.02 sec, 0.65/0.65 sec, 0.55/0.55 sec, 0.74/0.74 sec, 0.62/0.62 sec, 0.54/0.54 sec, 0.35/0.35 sec, 0.44/0.44 sec, 0.74/0.74 sec, 0.39/0.39 sec, 0.39/0.39 sec, 0.39/0.39 sec, 0.22/0.22 sec, 0.19/0.19 sec, 2.65/2.65 sec, 0.85/0.85 sec, 0.56/0.56 sec, 0.36/0.36 sec, 0.59/0.59 sec )
[LOG] Total clause size reduction: 165290 --> 26003 (2400 --> 90, 1188 --> 29, 490 --> 9, 1455 --> 112, 1056 --> 79, 855 --> 14, 752 --> 12, 651 --> 11, 736 --> 12, 910 --> 23, 810 --> 17, 1157 --> 29, 1496 --> 48, 2001 --> 70, 2752 --> 305, 1785 --> 208, 59976 --> 7244, 6391 --> 330, 5822 --> 480, 64800 --> 13415, 4080 --> 262, 43 --> 43, 25 --> 25, 9 --> 9, 57 --> 53, 45 --> 43, 14 --> 14, 12 --> 12, 11 --> 11, 12 --> 12, 14 --> 14, 17 --> 17, 21 --> 21, 16 --> 16, 26 --> 26, 22 --> 22, 20 --> 20, 2532 --> 2058, 314 --> 281, 192 --> 192, 84 --> 74, 241 --> 241 )
[LOG] Average clause size reduction: 60.0836 --> 9.4522 (96 --> 3.6, 91.3846 --> 2.23077, 81.6667 --> 1.5, 90.9375 --> 7, 88 --> 6.58333, 85.5 --> 1.4, 83.5556 --> 1.33333, 81.375 --> 1.375, 81.7778 --> 1.33333, 82.7273 --> 2.09091, 81 --> 1.7, 82.6429 --> 2.07143, 83.1111 --> 2.66667, 83.375 --> 2.91667, 83.3939 --> 9.24242, 81.1364 --> 9.45455, 83.8825 --> 10.1315, 81.9359 --> 4.23077, 80.8611 --> 6.66667, 80.8989 --> 16.7478, 78.4615 --> 5.03846, 2.86667 --> 2.86667, 2.27273 --> 2.27273, 1.8 --> 1.8, 4.75 --> 4.41667, 5 --> 4.77778, 1.55556 --> 1.55556, 1.5 --> 1.5, 1.57143 --> 1.57143, 1.5 --> 1.5, 1.75 --> 1.75, 1.88889 --> 1.88889, 1.90909 --> 1.90909, 1.77778 --> 1.77778, 2 --> 2, 2.2 --> 2.2, 2.22222 --> 2.22222, 5.71558 --> 4.6456, 4.13158 --> 3.69737, 3.69231 --> 3.69231, 4 --> 3.52381, 5.02083 --> 5.02083 )
[LOG] Overall execution time: 50.68 sec CPU time.
[LOG] Overall execution time: 51 sec real time.
Synthesis time: 51.11 sec (Real time) / 50.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.54 sec (Real time) / 0.54 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.30 sec (Real time) / 6.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 682 38 62 1 582
Raw AIGER output size: aag 2098 17 62 1 1998
=====================  genbuf14b4y.aag =====================
[LOG] Relation determinization time: 55.41 sec CPU time.
[LOG] Relation determinization time: 56 sec real time.
[LOG] Final circuit size: 1564 new AND gates.
[LOG] Size before ABC: 3274 AND gates.
[LOG] Size after ABC: 1564 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 25.1/25 sec (0.1/0 sec, 0.05/0 sec, 0.01/0 sec, 0.46/1 sec, 0.94/1 sec, 0.15/0 sec, 0.23/0 sec, 0.2/0 sec, 0.12/0 sec, 0.29/1 sec, 0.24/0 sec, 0.19/0 sec, 0.11/0 sec, 0.2/0 sec, 0.24/1 sec, 0.16/0 sec, 3.54/3 sec, 0.87/1 sec, 0.72/1 sec, 1.24/1 sec, 9.43/10 sec, 5.61/5 sec )
[LOG] Nr of iterations: 2410 (15, 19, 6, 7, 15, 9, 8, 9, 9, 19, 20, 11, 11, 25, 23, 14, 454, 105, 84, 78, 491, 102, 12, 10, 5, 6, 11, 8, 7, 8, 8, 9, 9, 9, 9, 18, 14, 13, 186, 49, 83, 26, 291, 85 )
[LOG] Total clause computation time: 9.07/11 sec (0.03/0.03 sec, 0/0 sec, 0/0 sec, 0.22/0.22 sec, 0.29/0.29 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.05/0.05 sec, 0.44/0.44 sec, 0.1/0.1 sec, 0.13/0.13 sec, 0.12/0.12 sec, 0.7/0.7 sec, 1.02/1.02 sec, 0.91/0.91 sec, 0.51/0.51 sec, 0.4/0.4 sec, 0.62/0.62 sec, 0.49/0.49 sec, 0.08/0.08 sec, 0.05/0.05 sec, 0.07/0.07 sec, 0.08/0.08 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.06/0.06 sec, 0.09/0.09 sec, 0.1/0.1 sec, 0.07/0.07 sec, 0.08/0.08 sec, 0.62/0.62 sec, 0.1/0.1 sec, 0.19/0.19 sec, 0.08/0.08 sec, 0.46/0.46 sec, 0.63/0.63 sec )
[LOG] Total clause minimization time: 44.92/43 sec (0.07/0.07 sec, 0.05/0.05 sec, 0.01/0.01 sec, 0.24/0.24 sec, 0.64/0.64 sec, 0.15/0.15 sec, 0.23/0.23 sec, 0.19/0.19 sec, 0.12/0.12 sec, 0.28/0.28 sec, 0.22/0.22 sec, 0.17/0.17 sec, 0.08/0.08 sec, 0.15/0.15 sec, 0.22/0.22 sec, 0.11/0.11 sec, 3.09/3.09 sec, 0.77/0.77 sec, 0.59/0.59 sec, 1.12/1.12 sec, 8.71/8.71 sec, 4.59/4.59 sec, 2.09/2.09 sec, 0.95/0.95 sec, 1.56/1.56 sec, 1.16/1.16 sec, 0.72/0.72 sec, 0.95/0.95 sec, 1.36/1.36 sec, 1.17/1.17 sec, 0.68/0.68 sec, 0.53/0.53 sec, 0.73/0.73 sec, 0.85/0.85 sec, 0.7/0.7 sec, 0.78/0.78 sec, 0.77/0.77 sec, 0.85/0.85 sec, 1.1/1.1 sec, 1.29/1.29 sec, 1.26/1.26 sec, 0.52/0.52 sec, 1.96/1.96 sec, 1.14/1.14 sec )
[LOG] Total clause size reduction: 136926 --> 14972 (1470 --> 59, 1872 --> 59, 515 --> 9, 612 --> 35, 1414 --> 101, 800 --> 12, 693 --> 9, 784 --> 12, 776 --> 12, 1728 --> 167, 1805 --> 184, 940 --> 22, 930 --> 21, 2208 --> 58, 2002 --> 75, 1170 --> 32, 40317 --> 3381, 9152 --> 574, 7221 --> 333, 6622 --> 942, 41650 --> 5020, 8484 --> 581, 35 --> 34, 20 --> 20, 9 --> 9, 35 --> 35, 50 --> 48, 12 --> 11, 9 --> 9, 12 --> 11, 12 --> 12, 17 --> 16, 15 --> 15, 17 --> 16, 17 --> 17, 35 --> 34, 39 --> 39, 32 --> 31, 908 --> 617, 169 --> 159, 333 --> 332, 72 --> 71, 1459 --> 1284, 454 --> 454 )
[LOG] Average clause size reduction: 56.8158 --> 6.21245 (98 --> 3.93333, 98.5263 --> 3.10526, 85.8333 --> 1.5, 87.4286 --> 5, 94.2667 --> 6.73333, 88.8889 --> 1.33333, 86.625 --> 1.125, 87.1111 --> 1.33333, 86.2222 --> 1.33333, 90.9474 --> 8.78947, 90.25 --> 9.2, 85.4545 --> 2, 84.5455 --> 1.90909, 88.32 --> 2.32, 87.0435 --> 3.26087, 83.5714 --> 2.28571, 88.804 --> 7.44714, 87.1619 --> 5.46667, 85.9643 --> 3.96429, 84.8974 --> 12.0769, 84.8269 --> 10.224, 83.1765 --> 5.69608, 2.91667 --> 2.83333, 2 --> 2, 1.8 --> 1.8, 5.83333 --> 5.83333, 4.54545 --> 4.36364, 1.5 --> 1.375, 1.28571 --> 1.28571, 1.5 --> 1.375, 1.5 --> 1.5, 1.88889 --> 1.77778, 1.66667 --> 1.66667, 1.88889 --> 1.77778, 1.88889 --> 1.88889, 1.94444 --> 1.88889, 2.78571 --> 2.78571, 2.46154 --> 2.38462, 4.88172 --> 3.3172, 3.44898 --> 3.2449, 4.01205 --> 4, 2.76923 --> 2.73077, 5.01375 --> 4.41237, 5.34118 --> 5.34118 )
[LOG] Overall execution time: 55.41 sec CPU time.
[LOG] Overall execution time: 56 sec real time.
Synthesis time: 55.85 sec (Real time) / 55.59 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.52 sec (Real time) / 0.52 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 8.04 sec (Real time) / 8.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 722 40 65 1 617
Raw AIGER output size: aag 2286 18 65 1 2181
=====================  genbuf15b4y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.11 sec (Real time) / 9996.18 sec (User CPU time)
Timeout: 1
=====================  genbuf16b4y.aag =====================
[LOG] Relation determinization time: 1296.59 sec CPU time.
[LOG] Relation determinization time: 1296 sec real time.
[LOG] Final circuit size: 1052 new AND gates.
[LOG] Size before ABC: 2080 AND gates.
[LOG] Size after ABC: 1052 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1005.24/1006 sec (0.28/1 sec, 0.16/0 sec, 0/0 sec, 0.92/1 sec, 0.69/1 sec, 0.36/0 sec, 0.24/0 sec, 0.23/0 sec, 0.16/0 sec, 0.32/1 sec, 0.25/0 sec, 0.25/0 sec, 0.13/0 sec, 0.34/1 sec, 0.2/0 sec, 0.2/0 sec, 8.04/8 sec, 0.34/1 sec, 0.93/0 sec, 630.28/631 sec, 6.34/6 sec, 5.33/6 sec, 235.98/236 sec, 113.27/113 sec )
[LOG] Nr of iterations: 30080 (32, 26, 5, 7, 11, 9, 8, 8, 9, 11, 24, 23, 9, 16, 9, 13, 577, 19, 93, 27778, 26, 30, 564, 143, 13, 10, 4, 6, 8, 8, 7, 7, 8, 10, 7, 13, 8, 10, 7, 11, 120, 10, 90, 15, 14, 20, 132, 92 )
[LOG] Total clause computation time: 111.07/114 sec (0.03/0.03 sec, 0.03/0.03 sec, 0/0 sec, 0.63/0.63 sec, 0.33/0.33 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0/0 sec, 0.05/0.05 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.65/0.65 sec, 0.05/0.05 sec, 0.22/0.22 sec, 32.93/32.93 sec, 1.57/1.57 sec, 1.41/1.41 sec, 27.73/27.73 sec, 6/6 sec, 6.17/6.17 sec, 3.51/3.51 sec, 2.56/2.56 sec, 4.16/4.16 sec, 3.2/3.2 sec, 0.34/0.34 sec, 0.57/0.57 sec, 0.26/0.26 sec, 0.59/0.59 sec, 0.77/0.77 sec, 0.66/0.66 sec, 0.55/0.55 sec, 2.17/2.17 sec, 0.31/0.31 sec, 0.54/0.54 sec, 0.55/0.55 sec, 4.73/4.73 sec, 0.71/0.71 sec, 1.79/1.79 sec, 0.33/0.33 sec, 0.29/0.29 sec, 0.38/0.38 sec, 2.3/2.3 sec, 1.78/1.78 sec )
[LOG] Total clause minimization time: 1179.95/1177 sec (0.25/0.25 sec, 0.13/0.13 sec, 0/0 sec, 0.29/0.29 sec, 0.36/0.36 sec, 0.34/0.34 sec, 0.23/0.23 sec, 0.21/0.21 sec, 0.14/0.14 sec, 0.31/0.31 sec, 0.22/0.22 sec, 0.21/0.21 sec, 0.13/0.13 sec, 0.29/0.29 sec, 0.17/0.17 sec, 0.16/0.16 sec, 7.36/7.36 sec, 0.29/0.29 sec, 0.71/0.71 sec, 595.58/595.58 sec, 4.76/4.76 sec, 3.92/3.92 sec, 208.22/208.22 sec, 107.26/107.26 sec, 22.34/22.34 sec, 11.01/11.01 sec, 10.55/10.55 sec, 9.48/9.48 sec, 7.57/7.57 sec, 14.9/14.9 sec, 17.31/17.31 sec, 11.09/11.09 sec, 13.28/13.28 sec, 9.67/9.67 sec, 8.24/8.24 sec, 8.26/8.26 sec, 8.84/8.84 sec, 9.14/9.14 sec, 9.99/9.99 sec, 8.44/8.44 sec, 21.35/21.35 sec, 9.15/9.15 sec, 17.84/17.84 sec, 1.71/1.71 sec, 1.43/1.43 sec, 1.19/1.19 sec, 8.68/8.68 sec, 6.95/6.95 sec )
[LOG] Total clause size reduction: 2829207 --> 628542 (3565 --> 293, 2850 --> 180, 452 --> 7, 672 --> 40, 1110 --> 100, 880 --> 10, 763 --> 8, 756 --> 9, 856 --> 11, 1060 --> 18, 2415 --> 73, 2288 --> 55, 824 --> 13, 1530 --> 38, 808 --> 17, 1200 --> 33, 57024 --> 8925, 1764 --> 57, 8924 --> 373, 2666592 --> 606409, 2375 --> 80, 2726 --> 84, 52359 --> 8847, 13064 --> 782, 30 --> 30, 10 --> 10, 7 --> 7, 40 --> 40, 42 --> 42, 10 --> 10, 8 --> 8, 9 --> 9, 11 --> 11, 18 --> 18, 10 --> 10, 23 --> 23, 13 --> 13, 18 --> 18, 13 --> 13, 25 --> 25, 676 --> 548, 21 --> 21, 363 --> 363, 41 --> 41, 35 --> 35, 42 --> 42, 557 --> 415, 328 --> 328 )
[LOG] Average clause size reduction: 94.0561 --> 20.8957 (111.406 --> 9.15625, 109.615 --> 6.92308, 90.4 --> 1.4, 96 --> 5.71429, 100.909 --> 9.09091, 97.7778 --> 1.11111, 95.375 --> 1, 94.5 --> 1.125, 95.1111 --> 1.22222, 96.3636 --> 1.63636, 100.625 --> 3.04167, 99.4783 --> 2.3913, 91.5556 --> 1.44444, 95.625 --> 2.375, 89.7778 --> 1.88889, 92.3077 --> 2.53846, 98.8284 --> 15.4679, 92.8421 --> 3, 95.957 --> 4.01075, 95.9965 --> 21.8305, 91.3462 --> 3.07692, 90.8667 --> 2.8, 92.8351 --> 15.6862, 91.3566 --> 5.46853, 2.30769 --> 2.30769, 1 --> 1, 1.75 --> 1.75, 6.66667 --> 6.66667, 5.25 --> 5.25, 1.25 --> 1.25, 1.14286 --> 1.14286, 1.28571 --> 1.28571, 1.375 --> 1.375, 1.8 --> 1.8, 1.42857 --> 1.42857, 1.76923 --> 1.76923, 1.625 --> 1.625, 1.8 --> 1.8, 1.85714 --> 1.85714, 2.27273 --> 2.27273, 5.63333 --> 4.56667, 2.1 --> 2.1, 4.03333 --> 4.03333, 2.73333 --> 2.73333, 2.5 --> 2.5, 2.1 --> 2.1, 4.2197 --> 3.14394, 3.56522 --> 3.56522 )
[LOG] Overall execution time: 1296.59 sec CPU time.
[LOG] Overall execution time: 1296 sec real time.
Synthesis time: 1296.92 sec (Real time) / 1295.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.38 sec (Real time) / 0.37 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.93 sec (Real time) / 4.90 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 44 71 1 687
Raw AIGER output size: aag 1854 20 71 1 1739
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 0.1 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 52 new AND gates.
[LOG] Size before ABC: 77 AND gates.
[LOG] Size after ABC: 51 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.04/0 sec (0.01/0 sec, 0.01/0 sec, 0/0 sec, 0.01/0 sec, 0.01/0 sec, 0/0 sec )
[LOG] Nr of iterations: 92 (10, 18, 5, 2, 12, 6, 9, 9, 4, 1, 11, 5 )
[LOG] Total clause computation time: 0.01/0 sec (0.01/0.01 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.08/0 sec (0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 1578 --> 182 (306 --> 19, 561 --> 43, 128 --> 8, 31 --> 0, 330 --> 27, 145 --> 9, 19 --> 18, 14 --> 14, 8 --> 8, 0 --> 0, 27 --> 27, 9 --> 9 )
[LOG] Average clause size reduction: 17.1522 --> 1.97826 (30.6 --> 1.9, 31.1667 --> 2.38889, 25.6 --> 1.6, 15.5 --> 0, 27.5 --> 2.25, 24.1667 --> 1.5, 2.11111 --> 2, 1.55556 --> 1.55556, 2 --> 2, 0 --> 0, 2.45455 --> 2.45455, 1.8 --> 1.8 )
[LOG] Overall execution time: 0.1 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 223 5 23 1 190
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 0.31 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 92 new AND gates.
[LOG] Size before ABC: 150 AND gates.
[LOG] Size after ABC: 91 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.12/0 sec (0.02/0 sec, 0.03/0 sec, 0.01/0 sec, 0.01/0 sec, 0.01/0 sec, 0.03/0 sec, 0.01/0 sec )
[LOG] Nr of iterations: 148 (12, 24, 7, 9, 8, 18, 6, 9, 19, 6, 6, 4, 15, 5 )
[LOG] Total clause computation time: 0.07/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.21/0 sec (0.02/0.02 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.01/0.01 sec, 0/0 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec )
[LOG] Total clause size reduction: 2953 --> 365 (429 --> 28, 874 --> 73, 222 --> 9, 288 --> 22, 245 --> 21, 578 --> 53, 165 --> 9, 18 --> 18, 53 --> 51, 9 --> 9, 12 --> 12, 6 --> 6, 45 --> 45, 9 --> 9 )
[LOG] Average clause size reduction: 19.9527 --> 2.46622 (35.75 --> 2.33333, 36.4167 --> 3.04167, 31.7143 --> 1.28571, 32 --> 2.44444, 30.625 --> 2.625, 32.1111 --> 2.94444, 27.5 --> 1.5, 2 --> 2, 2.78947 --> 2.68421, 1.5 --> 1.5, 2 --> 2, 1.5 --> 1.5, 3 --> 3, 1.8 --> 1.8 )
[LOG] Overall execution time: 0.31 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.52 sec (Real time) / 0.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.78 sec (Real time) / 0.77 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 298 6 26 1 260
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 1.1 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 164 new AND gates.
[LOG] Size before ABC: 265 AND gates.
[LOG] Size after ABC: 164 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.44/0 sec (0.04/0 sec, 0.07/0 sec, 0.02/0 sec, 0.02/0 sec, 0.02/0 sec, 0.03/0 sec, 0.1/0 sec, 0.14/0 sec, 0/0 sec )
[LOG] Nr of iterations: 242 (10, 29, 7, 8, 8, 11, 9, 54, 5, 9, 12, 6, 7, 7, 5, 5, 46, 4 )
[LOG] Total clause computation time: 0.29/0 sec (0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0/0 sec, 0.04/0.04 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0.02/0.02 sec, 0.01/0.01 sec )
[LOG] Total clause minimization time: 0.74/1 sec (0.03/0.03 sec, 0.05/0.05 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.02/0.02 sec, 0.07/0.07 sec, 0.09/0.09 sec, 0/0 sec, 0.08/0.08 sec, 0.03/0.03 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.03/0.03 sec )
[LOG] Total clause size reduction: 5748 --> 710 (414 --> 20, 1260 --> 123, 264 --> 9, 301 --> 13, 294 --> 12, 410 --> 43, 320 --> 29, 2067 --> 189, 152 --> 7, 20 --> 20, 28 --> 28, 9 --> 9, 13 --> 13, 12 --> 12, 12 --> 11, 11 --> 11, 154 --> 154, 7 --> 7 )
[LOG] Average clause size reduction: 23.7521 --> 2.93388 (41.4 --> 2, 43.4483 --> 4.24138, 37.7143 --> 1.28571, 37.625 --> 1.625, 36.75 --> 1.5, 37.2727 --> 3.90909, 35.5556 --> 3.22222, 38.2778 --> 3.5, 30.4 --> 1.4, 2.22222 --> 2.22222, 2.33333 --> 2.33333, 1.5 --> 1.5, 1.85714 --> 1.85714, 1.71429 --> 1.71429, 2.4 --> 2.2, 2.2 --> 2.2, 3.34783 --> 3.34783, 1.75 --> 1.75 )
[LOG] Overall execution time: 1.1 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.30 sec (Real time) / 1.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.12 sec (Real time) / 1.11 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 410 7 30 1 364
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 6.69 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 544 new AND gates.
[LOG] Size before ABC: 1068 AND gates.
[LOG] Size after ABC: 544 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.87/2 sec (0.02/0 sec, 0.01/0 sec, 0.41/0 sec, 0.17/0 sec, 0.1/0 sec, 0.08/1 sec, 0.23/0 sec, 0.25/0 sec, 0.25/0 sec, 0.35/1 sec )
[LOG] Nr of iterations: 589 (8, 9, 97, 25, 20, 21, 17, 28, 31, 51, 6, 7, 96, 22, 18, 20, 16, 26, 24, 47 )
[LOG] Total clause computation time: 1.39/1 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0.06/0.06 sec, 0.01/0.01 sec, 0/0 sec, 0.11/0.11 sec, 0.09/0.09 sec, 0.06/0.06 sec, 0.05/0.05 sec, 0.12/0.12 sec, 0.13/0.13 sec, 0.08/0.08 sec, 0.06/0.06 sec, 0.04/0.04 sec, 0.06/0.06 sec, 0.21/0.21 sec, 0.16/0.16 sec, 0.03/0.03 sec, 0.05/0.05 sec )
[LOG] Total clause minimization time: 5.1/5 sec (0.01/0.01 sec, 0/0 sec, 0.36/0.36 sec, 0.11/0.11 sec, 0.09/0.09 sec, 0.08/0.08 sec, 0.12/0.12 sec, 0.16/0.16 sec, 0.19/0.19 sec, 0.3/0.3 sec, 0.6/0.6 sec, 0.31/0.31 sec, 0.5/0.5 sec, 0.37/0.37 sec, 0.36/0.36 sec, 0.3/0.3 sec, 0.22/0.22 sec, 0.26/0.26 sec, 0.4/0.4 sec, 0.36/0.36 sec )
[LOG] Total clause size reduction: 14838 --> 2273 (357 --> 15, 400 --> 23, 4704 --> 459, 1152 --> 79, 893 --> 63, 920 --> 65, 720 --> 72, 1188 --> 153, 1290 --> 112, 2100 --> 164, 10 --> 10, 19 --> 19, 459 --> 424, 66 --> 64, 57 --> 56, 65 --> 63, 72 --> 72, 142 --> 142, 75 --> 69, 149 --> 149 )
[LOG] Average clause size reduction: 25.1919 --> 3.85908 (44.625 --> 1.875, 44.4444 --> 2.55556, 48.4948 --> 4.73196, 46.08 --> 3.16, 44.65 --> 3.15, 43.8095 --> 3.09524, 42.3529 --> 4.23529, 42.4286 --> 5.46429, 41.6129 --> 3.6129, 41.1765 --> 3.21569, 1.66667 --> 1.66667, 2.71429 --> 2.71429, 4.78125 --> 4.41667, 3 --> 2.90909, 3.16667 --> 3.11111, 3.25 --> 3.15, 4.5 --> 4.5, 5.46154 --> 5.46154, 3.125 --> 2.875, 3.17021 --> 3.17021 )
[LOG] Overall execution time: 6.69 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 6.98 sec (Real time) / 6.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.04 sec (Real time) / 7.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 830 8 33 1 779
=====================  genbuf5f5y.aag =====================
[LOG] Relation determinization time: 46.36 sec CPU time.
[LOG] Relation determinization time: 47 sec real time.
[LOG] Final circuit size: 1863 new AND gates.
[LOG] Size before ABC: 3914 AND gates.
[LOG] Size after ABC: 1863 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 16.39/17 sec (0.05/0 sec, 0.03/0 sec, 1.25/2 sec, 0.26/0 sec, 0.28/0 sec, 0.24/0 sec, 0.23/1 sec, 0.69/0 sec, 1.74/2 sec, 5.4/5 sec, 3.28/4 sec, 2.94/3 sec )
[LOG] Nr of iterations: 1592 (8, 14, 166, 20, 29, 21, 28, 14, 165, 209, 116, 24, 6, 11, 164, 19, 28, 20, 27, 13, 164, 205, 102, 19 )
[LOG] Total clause computation time: 8.49/7 sec (0.02/0.02 sec, 0/0 sec, 0.17/0.17 sec, 0.04/0.04 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.36/0.36 sec, 0.32/0.32 sec, 1.34/1.34 sec, 0.18/0.18 sec, 0.75/0.75 sec, 0.55/0.55 sec, 0.52/0.52 sec, 0.37/0.37 sec, 0.35/0.35 sec, 0.26/0.26 sec, 0.16/0.16 sec, 0.33/0.33 sec, 0.93/0.93 sec, 0.77/0.77 sec, 0.45/0.45 sec, 0.19/0.19 sec, 0.33/0.33 sec )
[LOG] Total clause minimization time: 37.27/39 sec (0.03/0.03 sec, 0.03/0.03 sec, 1.08/1.08 sec, 0.22/0.22 sec, 0.26/0.26 sec, 0.21/0.21 sec, 0.18/0.18 sec, 0.33/0.33 sec, 1.41/1.41 sec, 4.04/4.04 sec, 3.1/3.1 sec, 2.19/2.19 sec, 3.19/3.19 sec, 1.79/1.79 sec, 2.53/2.53 sec, 2.1/2.1 sec, 1.92/1.92 sec, 2.66/2.66 sec, 2.06/2.06 sec, 1.27/1.27 sec, 1.74/1.74 sec, 2.16/2.16 sec, 1.57/1.57 sec, 1.2/1.2 sec )
[LOG] Total clause size reduction: 45535 --> 8551 (406 --> 16, 741 --> 40, 9240 --> 1057, 1045 --> 64, 1512 --> 97, 1060 --> 70, 1404 --> 88, 663 --> 73, 8200 --> 887, 10192 --> 1710, 5520 --> 457, 1081 --> 78, 10 --> 10, 32 --> 32, 1046 --> 1017, 64 --> 63, 97 --> 97, 70 --> 70, 88 --> 87, 73 --> 73, 887 --> 887, 1670 --> 1160, 377 --> 361, 57 --> 57 )
[LOG] Average clause size reduction: 28.6024 --> 5.37123 (50.75 --> 2, 52.9286 --> 2.85714, 55.6627 --> 6.36747, 52.25 --> 3.2, 52.1379 --> 3.34483, 50.4762 --> 3.33333, 50.1429 --> 3.14286, 47.3571 --> 5.21429, 49.697 --> 5.37576, 48.7656 --> 8.18182, 47.5862 --> 3.93966, 45.0417 --> 3.25, 1.66667 --> 1.66667, 2.90909 --> 2.90909, 6.37805 --> 6.20122, 3.36842 --> 3.31579, 3.46429 --> 3.46429, 3.5 --> 3.5, 3.25926 --> 3.22222, 5.61538 --> 5.61538, 5.40854 --> 5.40854, 8.14634 --> 5.65854, 3.69608 --> 3.53922, 3 --> 3 )
[LOG] Overall execution time: 46.36 sec CPU time.
[LOG] Overall execution time: 47 sec real time.
Synthesis time: 46.85 sec (Real time) / 46.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.84 sec (Real time) / 0.84 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 37.03 sec (Real time) / 36.95 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 330 21 37 1 272
Raw AIGER output size: aag 2193 9 37 1 2135
=====================  genbuf6f6y.aag =====================
[LOG] Relation determinization time: 258.39 sec CPU time.
[LOG] Relation determinization time: 259 sec real time.
[LOG] Final circuit size: 4259 new AND gates.
[LOG] Size before ABC: 9364 AND gates.
[LOG] Size after ABC: 4258 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 84.11/84 sec (0.1/0 sec, 0.06/0 sec, 5.47/6 sec, 0.97/1 sec, 1.89/2 sec, 1.62/1 sec, 1.33/2 sec, 1.27/1 sec, 4.45/4 sec, 11.38/12 sec, 19.51/19 sec, 24.03/24 sec, 12.03/12 sec )
[LOG] Nr of iterations: 3012 (9, 11, 290, 23, 36, 26, 28, 27, 18, 399, 95, 532, 23, 8, 7, 288, 22, 35, 25, 27, 25, 16, 398, 92, 531, 21 )
[LOG] Total clause computation time: 44.86/45 sec (0.03/0.03 sec, 0.02/0.02 sec, 0.57/0.57 sec, 0.09/0.09 sec, 0.31/0.31 sec, 0.24/0.24 sec, 0.25/0.25 sec, 0.09/0.09 sec, 2.35/2.35 sec, 2.16/2.16 sec, 2.43/2.43 sec, 3.48/3.48 sec, 3.18/3.18 sec, 3.27/3.27 sec, 3.35/3.35 sec, 1.62/1.62 sec, 1.27/1.27 sec, 1.08/1.08 sec, 1.23/1.23 sec, 1.64/1.64 sec, 1.53/1.53 sec, 4.13/4.13 sec, 4.19/4.19 sec, 1.4/1.4 sec, 2.39/2.39 sec, 2.56/2.56 sec )
[LOG] Total clause minimization time: 211.91/212 sec (0.07/0.07 sec, 0.04/0.04 sec, 4.9/4.9 sec, 0.88/0.88 sec, 1.58/1.58 sec, 1.38/1.38 sec, 1.08/1.08 sec, 1.18/1.18 sec, 2.1/2.1 sec, 9.21/9.21 sec, 17.08/17.08 sec, 20.54/20.54 sec, 8.85/8.85 sec, 20.73/20.73 sec, 7.16/7.16 sec, 15.24/15.24 sec, 14.88/14.88 sec, 10.97/10.97 sec, 9.12/9.12 sec, 15.07/15.07 sec, 9.58/9.58 sec, 6.36/6.36 sec, 9.62/9.62 sec, 8.15/8.15 sec, 11.31/11.31 sec, 4.83/4.83 sec )
[LOG] Total clause size reduction: 93539 --> 20251 (504 --> 14, 620 --> 42, 17629 --> 2141, 1320 --> 76, 2065 --> 107, 1450 --> 83, 1539 --> 92, 1456 --> 94, 935 --> 107, 21492 --> 2786, 4982 --> 494, 27612 --> 4780, 1122 --> 71, 14 --> 14, 26 --> 26, 2129 --> 2037, 76 --> 75, 107 --> 104, 83 --> 79, 92 --> 90, 87 --> 80, 93 --> 93, 2786 --> 2786, 474 --> 436, 4780 --> 3478, 66 --> 66 )
[LOG] Average clause size reduction: 31.0554 --> 6.72344 (56 --> 1.55556, 56.3636 --> 3.81818, 60.7897 --> 7.38276, 57.3913 --> 3.30435, 57.3611 --> 2.97222, 55.7692 --> 3.19231, 54.9643 --> 3.28571, 53.9259 --> 3.48148, 51.9444 --> 5.94444, 53.8647 --> 6.98246, 52.4421 --> 5.2, 51.9023 --> 8.98496, 48.7826 --> 3.08696, 1.75 --> 1.75, 3.71429 --> 3.71429, 7.39236 --> 7.07292, 3.45455 --> 3.40909, 3.05714 --> 2.97143, 3.32 --> 3.16, 3.40741 --> 3.33333, 3.48 --> 3.2, 5.8125 --> 5.8125, 7 --> 7, 5.15217 --> 4.73913, 9.00188 --> 6.54991, 3.14286 --> 3.14286 )
[LOG] Overall execution time: 258.39 sec CPU time.
[LOG] Overall execution time: 259 sec real time.
Synthesis time: 259.24 sec (Real time) / 258.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.45 sec (Real time) / 1.45 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 263.25 sec (Real time) / 263.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 372 23 40 1 309
Raw AIGER output size: aag 4630 10 40 1 4568
=====================  genbuf7f7y.aag =====================
[LOG] Relation determinization time: 1106.96 sec CPU time.
[LOG] Relation determinization time: 1109 sec real time.
[LOG] Final circuit size: 11329 new AND gates.
[LOG] Size before ABC: 25921 AND gates.
[LOG] Size after ABC: 11329 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 367.88/368 sec (0.34/1 sec, 0.15/0 sec, 36.48/36 sec, 7.8/8 sec, 6.01/6 sec, 6.79/7 sec, 4.83/5 sec, 3.58/3 sec, 16.18/17 sec, 3.75/3 sec, 57.94/58 sec, 88.01/88 sec, 91.83/92 sec, 44.19/44 sec )
[LOG] Nr of iterations: 6839 (12, 18, 687, 29, 35, 44, 32, 21, 26, 23, 995, 804, 684, 33, 7, 13, 686, 28, 34, 41, 31, 20, 25, 22, 994, 785, 682, 28 )
[LOG] Total clause computation time: 197.77/200 sec (0.06/0.06 sec, 0.03/0.03 sec, 4.09/4.09 sec, 0.22/0.22 sec, 0.27/0.27 sec, 0.39/0.39 sec, 0.14/0.14 sec, 0.29/0.29 sec, 6.12/6.12 sec, 0.6/0.6 sec, 8.64/8.64 sec, 12.7/12.7 sec, 14.87/14.87 sec, 15.95/15.95 sec, 9.49/9.49 sec, 10.7/10.7 sec, 10.39/10.39 sec, 7.61/7.61 sec, 4.84/4.84 sec, 4.64/4.64 sec, 7.72/7.72 sec, 4.35/4.35 sec, 16.76/16.76 sec, 3.97/3.97 sec, 20.32/20.32 sec, 12.12/12.12 sec, 9.92/9.92 sec, 10.57/10.57 sec )
[LOG] Total clause minimization time: 904.93/904 sec (0.28/0.28 sec, 0.12/0.12 sec, 32.38/32.38 sec, 7.58/7.58 sec, 5.74/5.74 sec, 6.4/6.4 sec, 4.69/4.69 sec, 3.29/3.29 sec, 10.05/10.05 sec, 3.15/3.15 sec, 49.27/49.27 sec, 75.28/75.28 sec, 76.93/76.93 sec, 28.24/28.24 sec, 57.35/57.35 sec, 37.37/37.37 sec, 76.72/76.72 sec, 41.26/41.26 sec, 52.04/52.04 sec, 80.25/80.25 sec, 30.24/30.24 sec, 29.59/29.59 sec, 21.07/21.07 sec, 46.44/46.44 sec, 41.64/41.64 sec, 41.03/41.03 sec, 35.21/35.21 sec, 11.32/11.32 sec )
[LOG] Total clause size reduction: 232736 --> 55841 (748 --> 38, 1139 --> 70, 45276 --> 6221, 1820 --> 106, 2176 --> 131, 2709 --> 177, 1922 --> 113, 1220 --> 57, 1500 --> 178, 1298 --> 52, 57652 --> 8188, 45771 --> 7617, 38248 --> 6840, 1760 --> 132, 12 --> 12, 48 --> 48, 6221 --> 5647, 106 --> 105, 131 --> 130, 162 --> 156, 113 --> 111, 57 --> 57, 178 --> 174, 52 --> 52, 8188 --> 8184, 7301 --> 5819, 6822 --> 5320, 106 --> 106 )
[LOG] Average clause size reduction: 34.0307 --> 8.16508 (62.3333 --> 3.16667, 63.2778 --> 3.88889, 65.9039 --> 9.05531, 62.7586 --> 3.65517, 62.1714 --> 3.74286, 61.5682 --> 4.02273, 60.0625 --> 3.53125, 58.0952 --> 2.71429, 57.6923 --> 6.84615, 56.4348 --> 2.26087, 57.9417 --> 8.22915, 56.9291 --> 9.47388, 55.9181 --> 10, 53.3333 --> 4, 1.71429 --> 1.71429, 3.69231 --> 3.69231, 9.06851 --> 8.23178, 3.78571 --> 3.75, 3.85294 --> 3.82353, 3.95122 --> 3.80488, 3.64516 --> 3.58065, 2.85 --> 2.85, 7.12 --> 6.96, 2.36364 --> 2.36364, 8.23742 --> 8.2334, 9.30064 --> 7.41274, 10.0029 --> 7.80059, 3.78571 --> 3.78571 )
[LOG] Overall execution time: 1106.98 sec CPU time.
[LOG] Overall execution time: 1109 sec real time.
Synthesis time: 1109.01 sec (Real time) / 1103.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.41 sec (Real time) / 2.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1609.07 sec (Real time) / 1608.45 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 412 25 43 1 344
Raw AIGER output size: aag 11741 11 43 1 11673
=====================  genbuf8f8y.aag =====================
=====================  genbuf9f9y.aag =====================
=====================  genbuf10f10y.aag =====================
=====================  genbuf11f11y.aag =====================
=====================  genbuf12f12y.aag =====================
=====================  genbuf13f13y.aag =====================
=====================  genbuf14f14y.aag =====================
=====================  genbuf15f15y.aag =====================
=====================  genbuf16f16y.aag =====================
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 4.44 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 1249 new AND gates.
[LOG] Size before ABC: 2437 AND gates.
[LOG] Size after ABC: 1248 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.56/1 sec (0.01/0 sec, 0.04/0 sec, 0.04/0 sec, 0/0 sec, 0.06/0 sec, 0/0 sec, 0.95/1 sec, 0.46/0 sec )
[LOG] Nr of iterations: 858 (10, 7, 9, 4, 19, 9, 300, 104, 7, 4, 8, 3, 15, 7, 249, 103 )
[LOG] Total clause computation time: 1.27/1 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.01/0.01 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0.11/0.11 sec, 0.05/0.05 sec, 0.24/0.24 sec, 0.19/0.19 sec, 0.13/0.13 sec, 0.11/0.11 sec, 0.07/0.07 sec, 0.14/0.14 sec, 0.11/0.11 sec, 0.06/0.06 sec )
[LOG] Total clause minimization time: 3.1/3 sec (0/0 sec, 0.03/0.03 sec, 0.03/0.03 sec, 0/0 sec, 0.03/0.03 sec, 0/0 sec, 0.83/0.83 sec, 0.41/0.41 sec, 0.14/0.14 sec, 0.03/0.03 sec, 0.18/0.18 sec, 0.12/0.12 sec, 0.18/0.18 sec, 0.08/0.08 sec, 0.67/0.67 sec, 0.37/0.37 sec )
[LOG] Total clause size reduction: 19361 --> 5495 (387 --> 20, 252 --> 33, 328 --> 21, 120 --> 5, 702 --> 46, 304 --> 29, 11063 --> 2281, 3708 --> 623, 13 --> 13, 16 --> 16, 21 --> 21, 5 --> 5, 34 --> 29, 23 --> 23, 1762 --> 1707, 623 --> 623 )
[LOG] Average clause size reduction: 22.5653 --> 6.40443 (38.7 --> 2, 36 --> 4.71429, 36.4444 --> 2.33333, 30 --> 1.25, 36.9474 --> 2.42105, 33.7778 --> 3.22222, 36.8767 --> 7.60333, 35.6538 --> 5.99038, 1.85714 --> 1.85714, 4 --> 4, 2.625 --> 2.625, 1.66667 --> 1.66667, 2.26667 --> 1.93333, 3.28571 --> 3.28571, 7.07631 --> 6.85542, 6.04854 --> 6.04854 )
[LOG] Overall execution time: 4.44 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 4.81 sec (Real time) / 4.71 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.42 sec (Real time) / 0.42 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.67 sec (Real time) / 5.64 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 1468 7 28 1 1426
=====================  amba3c5y.aag =====================
[LOG] Relation determinization time: 24.99 sec CPU time.
[LOG] Relation determinization time: 25 sec real time.
[LOG] Final circuit size: 2751 new AND gates.
[LOG] Size before ABC: 5830 AND gates.
[LOG] Size after ABC: 2750 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 9.9/10 sec (0.01/0 sec, 0.17/0 sec, 0.01/0 sec, 1.23/1 sec, 0.01/0 sec, 1.13/1 sec, 1.63/2 sec, 1.29/1 sec, 3.5/4 sec, 0.92/1 sec )
[LOG] Nr of iterations: 2062 (5, 15, 9, 288, 7, 167, 166, 120, 231, 64, 3, 9, 6, 280, 6, 158, 125, 118, 228, 57 )
[LOG] Total clause computation time: 6.39/6 sec (0.01/0.01 sec, 0.05/0.05 sec, 0/0 sec, 0.16/0.16 sec, 0/0 sec, 0.08/0.08 sec, 0.25/0.25 sec, 0.1/0.1 sec, 0.53/0.53 sec, 0.21/0.21 sec, 0.78/0.78 sec, 0.75/0.75 sec, 0.5/0.5 sec, 0.64/0.64 sec, 0.47/0.47 sec, 0.22/0.22 sec, 0.51/0.51 sec, 0.19/0.19 sec, 0.53/0.53 sec, 0.41/0.41 sec )
[LOG] Total clause minimization time: 18.4/19 sec (0/0 sec, 0.12/0.12 sec, 0.01/0.01 sec, 1.06/1.06 sec, 0.01/0.01 sec, 1.05/1.05 sec, 1.37/1.37 sec, 1.19/1.19 sec, 2.97/2.97 sec, 0.71/0.71 sec, 0.55/0.55 sec, 0.26/0.26 sec, 0.37/0.37 sec, 1.7/1.7 sec, 0.29/0.29 sec, 1.79/1.79 sec, 1.18/1.18 sec, 1.59/1.59 sec, 1.71/1.71 sec, 0.47/0.47 sec )
[LOG] Total clause size reduction: 56901 --> 13192 (212 --> 9, 728 --> 83, 408 --> 21, 14350 --> 2493, 294 --> 11, 7968 --> 933, 7755 --> 1324, 5474 --> 601, 10350 --> 1452, 2772 --> 435, 5 --> 5, 39 --> 39, 11 --> 11, 2397 --> 1840, 11 --> 11, 853 --> 734, 879 --> 848, 591 --> 547, 1431 --> 1422, 373 --> 373 )
[LOG] Average clause size reduction: 27.5951 --> 6.39767 (42.4 --> 1.8, 48.5333 --> 5.53333, 45.3333 --> 2.33333, 49.8264 --> 8.65625, 42 --> 1.57143, 47.7126 --> 5.58683, 46.7169 --> 7.9759, 45.6167 --> 5.00833, 44.8052 --> 6.28571, 43.3125 --> 6.79688, 1.66667 --> 1.66667, 4.33333 --> 4.33333, 1.83333 --> 1.83333, 8.56071 --> 6.57143, 1.83333 --> 1.83333, 5.39873 --> 4.64557, 7.032 --> 6.784, 5.00847 --> 4.63559, 6.27632 --> 6.23684, 6.54386 --> 6.54386 )
[LOG] Overall execution time: 24.99 sec CPU time.
[LOG] Overall execution time: 25 sec real time.
Synthesis time: 25.62 sec (Real time) / 25.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.96 sec (Real time) / 0.96 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 44.06 sec (Real time) / 43.97 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 3040 9 34 1 2988
=====================  amba4c7y.aag =====================
[LOG] Relation determinization time: 1336.78 sec CPU time.
[LOG] Relation determinization time: 1340 sec real time.
[LOG] Final circuit size: 23814 new AND gates.
[LOG] Size before ABC: 52197 AND gates.
[LOG] Size after ABC: 23813 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 345.53/345 sec (0.02/0 sec, 0.3/0 sec, 0.01/0 sec, 0.56/1 sec, 0.01/0 sec, 1.14/1 sec, 0.05/0 sec, 14.05/14 sec, 49.98/50 sec, 193.25/193 sec, 86.16/86 sec )
[LOG] Nr of iterations: 12668 (5, 11, 6, 19, 7, 129, 19, 1481, 1633, 2643, 508, 3, 10, 5, 14, 5, 19, 15, 1442, 1583, 2606, 505 )
[LOG] Total clause computation time: 370.03/366 sec (0.01/0.01 sec, 0.28/0.28 sec, 0.01/0.01 sec, 0.21/0.21 sec, 0.01/0.01 sec, 0.09/0.09 sec, 0.04/0.04 sec, 1.18/1.18 sec, 3.11/3.11 sec, 15.55/15.55 sec, 25.47/25.47 sec, 57/57 sec, 54.23/54.23 sec, 31.45/31.45 sec, 23.88/23.88 sec, 33.84/33.84 sec, 23.27/23.27 sec, 32.68/32.68 sec, 8.46/8.46 sec, 8.53/8.53 sec, 17.56/17.56 sec, 33.17/33.17 sec )
[LOG] Total clause minimization time: 964.98/968 sec (0.01/0.01 sec, 0.02/0.02 sec, 0/0 sec, 0.35/0.35 sec, 0/0 sec, 1.05/1.05 sec, 0.01/0.01 sec, 12.84/12.84 sec, 46.83/46.83 sec, 177.59/177.59 sec, 60.68/60.68 sec, 19.61/19.61 sec, 13.38/13.38 sec, 40.87/40.87 sec, 57.7/57.7 sec, 42.89/42.89 sec, 33.48/33.48 sec, 28.44/28.44 sec, 103.3/103.3 sec, 119.42/119.42 sec, 143.2/143.2 sec, 63.31/63.31 sec )
[LOG] Total clause size reduction: 390437 --> 111443 (240 --> 9, 590 --> 43, 290 --> 11, 1026 --> 91, 336 --> 14, 7040 --> 1001, 972 --> 93, 78440 --> 12776, 84864 --> 13941, 134742 --> 26869, 25350 --> 4398, 5 --> 5, 43 --> 43, 11 --> 11, 55 --> 55, 9 --> 9, 43 --> 31, 68 --> 68, 12291 --> 10812, 13317 --> 11402, 26335 --> 25391, 4370 --> 4370 )
[LOG] Average clause size reduction: 30.8207 --> 8.79721 (48 --> 1.8, 53.6364 --> 3.90909, 48.3333 --> 1.83333, 54 --> 4.78947, 48 --> 2, 54.5736 --> 7.75969, 51.1579 --> 4.89474, 52.9642 --> 8.6266, 51.9682 --> 8.53705, 50.9807 --> 10.1661, 49.9016 --> 8.65748, 1.66667 --> 1.66667, 4.3 --> 4.3, 2.2 --> 2.2, 3.92857 --> 3.92857, 1.8 --> 1.8, 2.26316 --> 1.63158, 4.53333 --> 4.53333, 8.52358 --> 7.49792, 8.41251 --> 7.20278, 10.1055 --> 9.74328, 8.65347 --> 8.65347 )
[LOG] Overall execution time: 1336.79 sec CPU time.
[LOG] Overall execution time: 1340 sec real time.
Synthesis time: 1340.98 sec (Real time) / 1334.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.98 sec (Real time) / 3.94 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1858.07 sec (Real time) / 1857.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 22 38 1 279
Raw AIGER output size: aag 24152 11 38 1 24093
=====================  amba5c5y.aag =====================
[LOG] Relation determinization time: 124.76 sec CPU time.
[LOG] Relation determinization time: 126 sec real time.
[LOG] Final circuit size: 5049 new AND gates.
[LOG] Size before ABC: 11650 AND gates.
[LOG] Size after ABC: 5048 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 60.22/60 sec (4.6/5 sec, 6.73/7 sec, 7.21/7 sec, 1.11/1 sec, 4.02/4 sec, 4.37/4 sec, 5.91/6 sec, 5.52/6 sec, 14.89/15 sec, 0.09/0 sec, 1.9/2 sec, 3.74/3 sec, 0.13/0 sec )
[LOG] Nr of iterations: 4006 (480, 334, 423, 21, 172, 175, 209, 124, 154, 12, 11, 16, 11, 358, 296, 403, 20, 163, 172, 201, 64, 153, 10, 7, 12, 5 )
[LOG] Total clause computation time: 30.37/30 sec (0.63/0.63 sec, 0.37/0.37 sec, 0.98/0.98 sec, 0.98/0.98 sec, 0.29/0.29 sec, 0.22/0.22 sec, 0.68/0.68 sec, 1.49/1.49 sec, 4.37/4.37 sec, 0.03/0.03 sec, 1.82/1.82 sec, 0.46/0.46 sec, 0.04/0.04 sec, 3.91/3.91 sec, 0.66/0.66 sec, 2.43/2.43 sec, 2.24/2.24 sec, 0.41/0.41 sec, 0.43/0.43 sec, 0.52/0.52 sec, 1.93/1.93 sec, 1.92/1.92 sec, 0.93/0.93 sec, 1.02/1.02 sec, 0.6/0.6 sec, 1.01/1.01 sec )
[LOG] Total clause minimization time: 93.82/95 sec (3.95/3.95 sec, 6.36/6.36 sec, 6.22/6.22 sec, 0.13/0.13 sec, 3.73/3.73 sec, 4.15/4.15 sec, 5.23/5.23 sec, 4.03/4.03 sec, 10.51/10.51 sec, 0.06/0.06 sec, 0.08/0.08 sec, 3.28/3.28 sec, 0.09/0.09 sec, 4.85/4.85 sec, 11.07/11.07 sec, 5.6/5.6 sec, 0.82/0.82 sec, 4.65/4.65 sec, 4.13/4.13 sec, 4.35/4.35 sec, 2.41/2.41 sec, 4/4 sec, 1.12/1.12 sec, 0.69/0.69 sec, 1.59/1.59 sec, 0.72/0.72 sec )
[LOG] Total clause size reduction: 155153 --> 29992 (33051 --> 5848, 22644 --> 2302, 28274 --> 4658, 1320 --> 92, 11115 --> 1007, 11136 --> 972, 13104 --> 1144, 7626 --> 1067, 9333 --> 1133, 660 --> 23, 590 --> 33, 870 --> 37, 570 --> 26, 4022 --> 3150, 1852 --> 1422, 4360 --> 2886, 92 --> 92, 918 --> 810, 950 --> 798, 1077 --> 903, 389 --> 389, 1133 --> 1133, 19 --> 19, 16 --> 16, 23 --> 23, 9 --> 9 )
[LOG] Average clause size reduction: 38.7302 --> 7.48677 (68.8563 --> 12.1833, 67.7964 --> 6.89222, 66.8416 --> 11.0118, 62.8571 --> 4.38095, 64.6221 --> 5.85465, 63.6343 --> 5.55429, 62.6986 --> 5.47368, 61.5 --> 8.60484, 60.6039 --> 7.35714, 55 --> 1.91667, 53.6364 --> 3, 54.375 --> 2.3125, 51.8182 --> 2.36364, 11.2346 --> 8.79888, 6.25676 --> 4.80405, 10.8189 --> 7.16129, 4.6 --> 4.6, 5.6319 --> 4.96933, 5.52326 --> 4.63953, 5.35821 --> 4.49254, 6.07812 --> 6.07812, 7.40523 --> 7.40523, 1.9 --> 1.9, 2.28571 --> 2.28571, 1.91667 --> 1.91667, 1.8 --> 1.8 )
[LOG] Overall execution time: 124.76 sec CPU time.
[LOG] Overall execution time: 126 sec real time.
Synthesis time: 125.86 sec (Real time) / 125.43 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.57 sec (Real time) / 1.56 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 199.78 sec (Real time) / 199.54 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 414 26 43 1 345
Raw AIGER output size: aag 5462 13 43 1 5394
=====================  amba6c5y.aag =====================
[LOG] Relation determinization time: 186.26 sec CPU time.
[LOG] Relation determinization time: 188 sec real time.
[LOG] Final circuit size: 7055 new AND gates.
[LOG] Size before ABC: 16868 AND gates.
[LOG] Size after ABC: 7055 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 95.33/95 sec (5.16/5 sec, 9.88/10 sec, 13.78/14 sec, 4.12/4 sec, 8.39/8 sec, 8.22/8 sec, 7.64/8 sec, 8.61/8 sec, 5.2/6 sec, 20.4/20 sec, 0.13/0 sec, 0.22/0 sec, 3.53/4 sec, 0.05/0 sec )
[LOG] Nr of iterations: 5537 (541, 547, 620, 32, 201, 178, 233, 239, 95, 195, 14, 17, 16, 5, 515, 446, 510, 21, 194, 173, 225, 228, 73, 191, 11, 7, 7, 3 )
[LOG] Total clause computation time: 37.89/40 sec (0.58/0.58 sec, 0.83/0.83 sec, 1.61/1.61 sec, 1.02/1.02 sec, 0.45/0.45 sec, 0.51/0.51 sec, 0.58/0.58 sec, 0.72/0.72 sec, 1.22/1.22 sec, 5.12/5.12 sec, 0.02/0.02 sec, 0.03/0.03 sec, 1.59/1.59 sec, 0/0 sec, 4.39/4.39 sec, 1.09/1.09 sec, 3.61/3.61 sec, 1.99/1.99 sec, 0.56/0.56 sec, 0.48/0.48 sec, 0.62/0.62 sec, 0.56/0.56 sec, 2.66/2.66 sec, 2.4/2.4 sec, 1.53/1.53 sec, 1.08/1.08 sec, 1.4/1.4 sec, 1.24/1.24 sec )
[LOG] Total clause minimization time: 147.56/144 sec (4.56/4.56 sec, 9.04/9.04 sec, 12.15/12.15 sec, 3.09/3.09 sec, 7.93/7.93 sec, 7.7/7.7 sec, 7.05/7.05 sec, 7.89/7.89 sec, 3.98/3.98 sec, 15.27/15.27 sec, 0.11/0.11 sec, 0.19/0.19 sec, 1.94/1.94 sec, 0.05/0.05 sec, 9.6/9.6 sec, 13.64/13.64 sec, 8.37/8.37 sec, 1.33/1.33 sec, 5.32/5.32 sec, 4.74/4.74 sec, 5.08/5.08 sec, 5.32/5.32 sec, 3.11/3.11 sec, 5.37/5.37 sec, 1.33/1.33 sec, 0.95/0.95 sec, 1.75/1.75 sec, 0.7/0.7 sec )
[LOG] Total clause size reduction: 234030 --> 42838 (41040 --> 6835, 40950 --> 4222, 45806 --> 7504, 2263 --> 198, 14400 --> 1108, 12567 --> 991, 16240 --> 1406, 16422 --> 1366, 6392 --> 725, 12998 --> 1465, 858 --> 28, 1040 --> 63, 960 --> 50, 252 --> 9, 6406 --> 5211, 2986 --> 2197, 5853 --> 3626, 100 --> 100, 1039 --> 864, 943 --> 771, 1327 --> 1117, 1254 --> 1048, 463 --> 463, 1419 --> 1419, 21 --> 21, 13 --> 13, 13 --> 13, 5 --> 5 )
[LOG] Average clause size reduction: 42.2666 --> 7.73668 (75.8595 --> 12.634, 74.8629 --> 7.71846, 73.8806 --> 12.1032, 70.7188 --> 6.1875, 71.6418 --> 5.51244, 70.6011 --> 5.56742, 69.6996 --> 6.03433, 68.7113 --> 5.71548, 67.2842 --> 7.63158, 66.6564 --> 7.51282, 61.2857 --> 2, 61.1765 --> 3.70588, 60 --> 3.125, 50.4 --> 1.8, 12.4388 --> 10.1184, 6.69507 --> 4.92601, 11.4765 --> 7.1098, 4.7619 --> 4.7619, 5.35567 --> 4.45361, 5.45087 --> 4.45665, 5.89778 --> 4.96444, 5.5 --> 4.59649, 6.34247 --> 6.34247, 7.42932 --> 7.42932, 1.90909 --> 1.90909, 1.85714 --> 1.85714, 1.85714 --> 1.85714, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 186.26 sec CPU time.
[LOG] Overall execution time: 188 sec real time.
Synthesis time: 187.82 sec (Real time) / 187.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.80 sec (Real time) / 1.80 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 357.32 sec (Real time) / 357.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 471 29 47 1 395
Raw AIGER output size: aag 7526 15 47 1 7450
=====================  amba7c5y.aag =====================
[LOG] Relation determinization time: 305.46 sec CPU time.
[LOG] Relation determinization time: 308 sec real time.
[LOG] Final circuit size: 8761 new AND gates.
[LOG] Size before ABC: 20138 AND gates.
[LOG] Size after ABC: 8761 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 134.9/135 sec (7.44/8 sec, 15.51/15 sec, 19.68/20 sec, 3.32/3 sec, 11.36/11 sec, 9.67/10 sec, 7.32/7 sec, 8.95/9 sec, 7.13/7 sec, 11.09/12 sec, 33.03/33 sec, 0.14/0 sec, 0.05/0 sec, 0.06/0 sec, 0.15/0 sec )
[LOG] Nr of iterations: 6258 (521, 527, 772, 22, 218, 195, 174, 198, 130, 143, 312, 13, 7, 8, 14, 464, 470, 728, 21, 212, 182, 170, 193, 123, 111, 302, 11, 6, 7, 4 )
[LOG] Total clause computation time: 73.51/81 sec (0.99/0.99 sec, 0.9/0.9 sec, 2.86/2.86 sec, 3.14/3.14 sec, 0.79/0.79 sec, 0.54/0.54 sec, 0.64/0.64 sec, 0.63/0.63 sec, 0.8/0.8 sec, 2.42/2.42 sec, 9.84/9.84 sec, 0/0 sec, 0.02/0.02 sec, 0.01/0.01 sec, 0.05/0.05 sec, 11.24/11.24 sec, 1.54/1.54 sec, 7.07/7.07 sec, 4.53/4.53 sec, 1/1 sec, 0.84/0.84 sec, 0.77/0.77 sec, 0.88/0.88 sec, 0.78/0.78 sec, 4.68/4.68 sec, 4.65/4.65 sec, 3.5/3.5 sec, 2.58/2.58 sec, 2.9/2.9 sec, 2.92/2.92 sec )
[LOG] Total clause minimization time: 230.79/223 sec (6.43/6.43 sec, 14.6/14.6 sec, 16.77/16.77 sec, 0.18/0.18 sec, 10.56/10.56 sec, 9.11/9.11 sec, 6.68/6.68 sec, 8.32/8.32 sec, 6.32/6.32 sec, 8.67/8.67 sec, 23.18/23.18 sec, 0.14/0.14 sec, 0.03/0.03 sec, 0.05/0.05 sec, 0.1/0.1 sec, 10.77/10.77 sec, 24.16/24.16 sec, 15.95/15.95 sec, 2.28/2.28 sec, 11.36/11.36 sec, 7.25/7.25 sec, 8.69/8.69 sec, 6.76/6.76 sec, 7.31/7.31 sec, 7.18/7.18 sec, 11.65/11.65 sec, 1.97/1.97 sec, 1.32/1.32 sec, 1.36/1.36 sec, 1.64/1.64 sec )
[LOG] Total clause size reduction: 285822 --> 49602 (43680 --> 6532, 43658 --> 3993, 63222 --> 9382, 1701 --> 99, 17360 --> 1238, 15326 --> 1196, 13494 --> 1005, 15169 --> 1132, 9804 --> 708, 10650 --> 1358, 23014 --> 2733, 876 --> 25, 432 --> 11, 497 --> 13, 910 --> 39, 5570 --> 4415, 3202 --> 2414, 8665 --> 5430, 99 --> 99, 1182 --> 1004, 1061 --> 914, 970 --> 824, 1085 --> 909, 642 --> 576, 905 --> 905, 2596 --> 2596, 21 --> 21, 11 --> 11, 13 --> 13, 7 --> 7 )
[LOG] Average clause size reduction: 45.6731 --> 7.92617 (83.8388 --> 12.5374, 82.8425 --> 7.57685, 81.8938 --> 12.1528, 77.3182 --> 4.5, 79.633 --> 5.6789, 78.5949 --> 6.13333, 77.5517 --> 5.77586, 76.6111 --> 5.71717, 75.4154 --> 5.44615, 74.4755 --> 9.4965, 73.7628 --> 8.75962, 67.3846 --> 1.92308, 61.7143 --> 1.57143, 62.125 --> 1.625, 65 --> 2.78571, 12.0043 --> 9.51509, 6.81277 --> 5.13617, 11.9025 --> 7.45879, 4.71429 --> 4.71429, 5.57547 --> 4.73585, 5.82967 --> 5.02198, 5.70588 --> 4.84706, 5.62176 --> 4.70984, 5.21951 --> 4.68293, 8.15315 --> 8.15315, 8.59603 --> 8.59603, 1.90909 --> 1.90909, 1.83333 --> 1.83333, 1.85714 --> 1.85714, 1.75 --> 1.75 )
[LOG] Overall execution time: 305.46 sec CPU time.
[LOG] Overall execution time: 308 sec real time.
Synthesis time: 307.33 sec (Real time) / 306.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.30 sec (Real time) / 2.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 478.64 sec (Real time) / 478.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 533 32 52 1 449
Raw AIGER output size: aag 9294 17 52 1 9210
=====================  amba8c7y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.07 sec (Real time) / 9961.71 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
[LOG] Relation determinization time: 1021.81 sec CPU time.
[LOG] Relation determinization time: 1025 sec real time.
[LOG] Final circuit size: 13219 new AND gates.
[LOG] Size before ABC: 31567 AND gates.
[LOG] Size after ABC: 13219 AND gates.
[LOG] Time for optimizing with ABC: 3 seconds.
[LOG] Total time for all control signals: 508.84/509 sec (16.84/17 sec, 36.18/36 sec, 36.19/36 sec, 18.65/19 sec, 20.2/20 sec, 16.59/16 sec, 16.21/17 sec, 20.71/20 sec, 19.02/19 sec, 15.24/16 sec, 24.08/24 sec, 31.86/32 sec, 168.63/168 sec, 0.17/0 sec, 7.17/7 sec, 43.67/44 sec, 17.28/17 sec, 0.15/1 sec )
[LOG] Nr of iterations: 9732 (661, 720, 862, 76, 249, 219, 240, 293, 280, 211, 343, 256, 548, 11, 17, 8, 22, 6, 568, 696, 842, 51, 240, 216, 225, 283, 272, 197, 328, 195, 547, 10, 14, 7, 15, 4 )
[LOG] Total clause computation time: 164.28/151 sec (2.18/2.18 sec, 2.56/2.56 sec, 5.22/5.22 sec, 1.96/1.96 sec, 1.63/1.63 sec, 0.97/0.97 sec, 1.26/1.26 sec, 1.32/1.32 sec, 1.17/1.17 sec, 1.02/1.02 sec, 2.29/2.29 sec, 5.45/5.45 sec, 18.71/18.71 sec, 0.05/0.05 sec, 6.55/6.55 sec, 0.62/0.62 sec, 0.76/0.76 sec, 0.05/0.05 sec, 24.68/24.68 sec, 3.88/3.88 sec, 14.52/14.52 sec, 10.5/10.5 sec, 1.72/1.72 sec, 1.64/1.64 sec, 1.87/1.87 sec, 2.03/2.03 sec, 2.17/2.17 sec, 1.77/1.77 sec, 2.4/2.4 sec, 9.78/9.78 sec, 11/11 sec, 5.05/5.05 sec, 6.41/6.41 sec, 3.29/3.29 sec, 3.41/3.41 sec, 4.39/4.39 sec )
[LOG] Total clause minimization time: 855.16/869 sec (14.64/14.64 sec, 33.6/33.6 sec, 30.91/30.91 sec, 16.68/16.68 sec, 18.56/18.56 sec, 15.62/15.62 sec, 14.95/14.95 sec, 19.37/19.37 sec, 17.85/17.85 sec, 14.21/14.21 sec, 21.78/21.78 sec, 26.4/26.4 sec, 149.9/149.9 sec, 0.12/0.12 sec, 0.61/0.61 sec, 43.05/43.05 sec, 16.52/16.52 sec, 0.1/0.1 sec, 21.43/21.43 sec, 55.53/55.53 sec, 32.7/32.7 sec, 5.58/5.58 sec, 35.04/35.04 sec, 38.06/38.06 sec, 33.49/33.49 sec, 20.17/20.17 sec, 25.33/25.33 sec, 15.07/15.07 sec, 23.61/23.61 sec, 17.42/17.42 sec, 38.73/38.73 sec, 6.23/6.23 sec, 3.77/3.77 sec, 14.64/14.64 sec, 9.77/9.77 sec, 3.72/3.72 sec )
[LOG] Total clause size reduction: 514388 --> 76092 (66000 --> 9238, 71181 --> 5479, 84378 --> 10980, 7275 --> 550, 23808 --> 1412, 20710 --> 1230, 22466 --> 1534, 27156 --> 1781, 25668 --> 1642, 19110 --> 1340, 30780 --> 1861, 22695 --> 2441, 48136 --> 4880, 870 --> 19, 1376 --> 50, 595 --> 22, 1764 --> 55, 415 --> 11, 7399 --> 5814, 5116 --> 3661, 10601 --> 6535, 268 --> 268, 1319 --> 1143, 1204 --> 1056, 1372 --> 1169, 1678 --> 1368, 1560 --> 1408, 1191 --> 1036, 1708 --> 1520, 1595 --> 1595, 4880 --> 4880, 19 --> 19, 37 --> 37, 22 --> 22, 29 --> 29, 7 --> 7 )
[LOG] Average clause size reduction: 52.8553 --> 7.81874 (99.8487 --> 13.9758, 98.8625 --> 7.60972, 97.8863 --> 12.7378, 95.7237 --> 7.23684, 95.6145 --> 5.67068, 94.5662 --> 5.61644, 93.6083 --> 6.39167, 92.6826 --> 6.0785, 91.6714 --> 5.86429, 90.5687 --> 6.35071, 89.7376 --> 5.42566, 88.6523 --> 9.53516, 87.8394 --> 8.90511, 79.0909 --> 1.72727, 80.9412 --> 2.94118, 74.375 --> 2.75, 80.1818 --> 2.5, 69.1667 --> 1.83333, 13.0264 --> 10.2359, 7.35057 --> 5.26006, 12.5903 --> 7.76128, 5.2549 --> 5.2549, 5.49583 --> 4.7625, 5.57407 --> 4.88889, 6.09778 --> 5.19556, 5.92933 --> 4.83392, 5.73529 --> 5.17647, 6.04569 --> 5.25888, 5.20732 --> 4.63415, 8.17949 --> 8.17949, 8.92139 --> 8.92139, 1.9 --> 1.9, 2.64286 --> 2.64286, 3.14286 --> 3.14286, 1.93333 --> 1.93333, 1.75 --> 1.75 )
[LOG] Overall execution time: 1021.81 sec CPU time.
[LOG] Overall execution time: 1025 sec real time.
Synthesis time: 1024.79 sec (Real time) / 1018.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.56 sec (Real time) / 2.55 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1367.13 sec (Real time) / 1366.45 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 683 39 61 1 583
Raw AIGER output size: aag 13902 21 61 1 13802
=====================  amba10c5y.aag =====================
[LOG] Relation determinization time: 814.05 sec CPU time.
[LOG] Relation determinization time: 816 sec real time.
[LOG] Final circuit size: 11368 new AND gates.
[LOG] Size before ABC: 27151 AND gates.
[LOG] Size after ABC: 11368 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 332.55/332 sec (18.67/19 sec, 18.74/18 sec, 41.63/42 sec, 10.48/10 sec, 20.99/21 sec, 10.77/11 sec, 13.94/14 sec, 9.22/9 sec, 12.25/13 sec, 12.96/13 sec, 10.58/10 sec, 15.47/16 sec, 29.31/29 sec, 69.27/69 sec, 0.52/1 sec, 5.65/5 sec, 15.39/16 sec, 16.55/16 sec, 0.16/0 sec )
[LOG] Nr of iterations: 8084 (678, 320, 995, 41, 165, 178, 191, 167, 168, 233, 211, 224, 273, 278, 16, 21, 14, 12, 9, 663, 305, 940, 40, 164, 163, 178, 147, 155, 219, 210, 222, 200, 225, 11, 20, 12, 11, 5 )
[LOG] Total clause computation time: 174.75/175 sec (2.53/2.53 sec, 1.72/1.72 sec, 8.31/8.31 sec, 9.96/9.96 sec, 1.28/1.28 sec, 0.98/0.98 sec, 0.94/0.94 sec, 0.71/0.71 sec, 0.7/0.7 sec, 1.01/1.01 sec, 1.06/1.06 sec, 1.72/1.72 sec, 7.58/7.58 sec, 24.89/24.89 sec, 0.29/0.29 sec, 5.36/5.36 sec, 3.07/3.07 sec, 3.18/3.18 sec, 0.06/0.06 sec, 20.07/20.07 sec, 2.18/2.18 sec, 12.66/12.66 sec, 8.62/8.62 sec, 1.28/1.28 sec, 1.14/1.14 sec, 1.41/1.41 sec, 1.2/1.2 sec, 1.2/1.2 sec, 1.53/1.53 sec, 1.61/1.61 sec, 1.71/1.71 sec, 9.33/9.33 sec, 9.21/9.21 sec, 4.28/4.28 sec, 6.16/6.16 sec, 4.25/4.25 sec, 6.33/6.33 sec, 5.23/5.23 sec )
[LOG] Total clause minimization time: 636.49/636 sec (16.11/16.11 sec, 17.01/17.01 sec, 33.27/33.27 sec, 0.52/0.52 sec, 19.7/19.7 sec, 9.79/9.79 sec, 12.99/12.99 sec, 8.5/8.5 sec, 11.55/11.55 sec, 11.95/11.95 sec, 9.51/9.51 sec, 13.74/13.74 sec, 21.73/21.73 sec, 44.37/44.37 sec, 0.23/0.23 sec, 0.29/0.29 sec, 12.32/12.32 sec, 13.37/13.37 sec, 0.1/0.1 sec, 27.03/27.03 sec, 71.92/71.92 sec, 31.59/31.59 sec, 4.13/4.13 sec, 26.2/26.2 sec, 18.13/18.13 sec, 27.41/27.41 sec, 16.48/16.48 sec, 14.54/14.54 sec, 36.47/36.47 sec, 16.45/16.45 sec, 23.98/23.98 sec, 17.65/17.65 sec, 15.32/15.32 sec, 5.29/5.29 sec, 5.01/5.01 sec, 7.66/7.66 sec, 9.32/9.32 sec, 4.86/4.86 sec )
[LOG] Total clause size reduction: 459668 --> 66578 (72439 --> 9766, 33814 --> 2209, 104370 --> 13399, 4160 --> 190, 16892 --> 836, 18054 --> 924, 19190 --> 1035, 16600 --> 969, 16533 --> 917, 22736 --> 1363, 20370 --> 1118, 21408 --> 1229, 25840 --> 2546, 26038 --> 2758, 1395 --> 47, 1840 --> 52, 1183 --> 29, 990 --> 21, 712 --> 19, 9417 --> 7174, 2030 --> 1527, 12336 --> 7872, 190 --> 190, 836 --> 734, 784 --> 760, 908 --> 814, 775 --> 706, 793 --> 727, 1230 --> 1103, 1118 --> 989, 1217 --> 1089, 1565 --> 1561, 1779 --> 1779, 21 --> 21, 52 --> 52, 23 --> 23, 21 --> 21, 9 --> 9 )
[LOG] Average clause size reduction: 56.8615 --> 8.23577 (106.842 --> 14.4041, 105.669 --> 6.90313, 104.894 --> 13.4663, 101.463 --> 4.63415, 102.376 --> 5.06667, 101.427 --> 5.19101, 100.471 --> 5.41885, 99.4012 --> 5.8024, 98.4107 --> 5.45833, 97.5794 --> 5.84979, 96.5403 --> 5.29858, 95.5714 --> 5.48661, 94.652 --> 9.32601, 93.6619 --> 9.92086, 87.1875 --> 2.9375, 87.619 --> 2.47619, 84.5 --> 2.07143, 82.5 --> 1.75, 79.1111 --> 2.11111, 14.2036 --> 10.8205, 6.65574 --> 5.00656, 13.1234 --> 8.37447, 4.75 --> 4.75, 5.09756 --> 4.47561, 4.80982 --> 4.66258, 5.10112 --> 4.57303, 5.27211 --> 4.80272, 5.11613 --> 4.69032, 5.61644 --> 5.03653, 5.32381 --> 4.70952, 5.48198 --> 4.90541, 7.825 --> 7.805, 7.90667 --> 7.90667, 1.90909 --> 1.90909, 2.6 --> 2.6, 1.91667 --> 1.91667, 1.90909 --> 1.90909, 1.8 --> 1.8 )
[LOG] Overall execution time: 814.05 sec CPU time.
[LOG] Overall execution time: 816 sec real time.
Synthesis time: 816.62 sec (Real time) / 811.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.34 sec (Real time) / 2.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 905.38 sec (Real time) / 904.92 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 737 42 65 1 630
Raw AIGER output size: aag 12105 23 65 1 11998
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 6.22 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 1715 new AND gates.
[LOG] Size before ABC: 3230 AND gates.
[LOG] Size after ABC: 1713 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.15/3 sec (0.01/0 sec, 0.03/0 sec, 0.08/1 sec, 0/0 sec, 0.12/0 sec, 0/0 sec, 1.33/1 sec, 0.58/1 sec )
[LOG] Nr of iterations: 956 (9, 7, 10, 5, 27, 8, 331, 98, 5, 4, 6, 4, 8, 7, 330, 97 )
[LOG] Total clause computation time: 1.57/0 sec (0/0 sec, 0.02/0.02 sec, 0.03/0.03 sec, 0/0 sec, 0.04/0.04 sec, 0/0 sec, 0.12/0.12 sec, 0.09/0.09 sec, 0.21/0.21 sec, 0.21/0.21 sec, 0.17/0.17 sec, 0.17/0.17 sec, 0.12/0.12 sec, 0.17/0.17 sec, 0.13/0.13 sec, 0.09/0.09 sec )
[LOG] Total clause minimization time: 4.56/7 sec (0.01/0.01 sec, 0.01/0.01 sec, 0.05/0.05 sec, 0/0 sec, 0.08/0.08 sec, 0/0 sec, 1.2/1.2 sec, 0.49/0.49 sec, 0.2/0.2 sec, 0.06/0.06 sec, 0.29/0.29 sec, 0.17/0.17 sec, 0.2/0.2 sec, 0.12/0.12 sec, 1.09/1.09 sec, 0.59/0.59 sec )
[LOG] Total clause size reduction: 22883 --> 6712 (368 --> 22, 270 --> 29, 396 --> 33, 172 --> 7, 1092 --> 141, 287 --> 21, 13200 --> 2615, 3783 --> 614, 9 --> 9, 16 --> 16, 15 --> 15, 7 --> 7, 18 --> 18, 21 --> 21, 2615 --> 2530, 614 --> 614 )
[LOG] Average clause size reduction: 23.9362 --> 7.02092 (40.8889 --> 2.44444, 38.5714 --> 4.14286, 39.6 --> 3.3, 34.4 --> 1.4, 40.4444 --> 5.22222, 35.875 --> 2.625, 39.8792 --> 7.9003, 38.602 --> 6.26531, 1.8 --> 1.8, 4 --> 4, 2.5 --> 2.5, 1.75 --> 1.75, 2.25 --> 2.25, 3 --> 3, 7.92424 --> 7.66667, 6.3299 --> 6.3299 )
[LOG] Overall execution time: 6.22 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 6.66 sec (Real time) / 6.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.89 sec (Real time) / 0.90 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9.77 sec (Real time) / 9.74 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 1948 7 31 1 1904
=====================  amba3b5y.aag =====================
[LOG] Relation determinization time: 15.12 sec CPU time.
[LOG] Relation determinization time: 15 sec real time.
[LOG] Final circuit size: 2133 new AND gates.
[LOG] Size before ABC: 4165 AND gates.
[LOG] Size after ABC: 2132 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 6.65/7 sec (0/0 sec, 0.11/0 sec, 0.01/0 sec, 0.73/1 sec, 0/0 sec, 0.71/0 sec, 0.97/1 sec, 1.11/2 sec, 2.4/2 sec, 0.61/1 sec )
[LOG] Nr of iterations: 1658 (5, 16, 6, 147, 5, 163, 125, 154, 236, 60, 3, 11, 5, 47, 4, 160, 71, 151, 232, 57 )
[LOG] Total clause computation time: 3.68/5 sec (0/0 sec, 0.03/0.03 sec, 0/0 sec, 0.08/0.08 sec, 0/0 sec, 0.12/0.12 sec, 0.16/0.16 sec, 0.08/0.08 sec, 0.43/0.43 sec, 0.14/0.14 sec, 0.5/0.5 sec, 0.37/0.37 sec, 0.23/0.23 sec, 0.25/0.25 sec, 0.23/0.23 sec, 0.12/0.12 sec, 0.28/0.28 sec, 0.14/0.14 sec, 0.28/0.28 sec, 0.24/0.24 sec )
[LOG] Total clause minimization time: 11.28/10 sec (0/0 sec, 0.08/0.08 sec, 0.01/0.01 sec, 0.64/0.64 sec, 0/0 sec, 0.59/0.59 sec, 0.8/0.8 sec, 1.03/1.03 sec, 1.97/1.97 sec, 0.46/0.46 sec, 0.36/0.36 sec, 0.19/0.19 sec, 0.28/0.28 sec, 0.47/0.47 sec, 0.2/0.2 sec, 0.97/0.97 sec, 0.62/0.62 sec, 0.94/0.94 sec, 1.3/1.3 sec, 0.37/0.37 sec )
[LOG] Total clause size reduction: 48780 --> 10426 (220 --> 9, 810 --> 76, 265 --> 9, 7592 --> 1436, 204 --> 7, 8100 --> 887, 6076 --> 994, 7344 --> 836, 11045 --> 1598, 2714 --> 409, 5 --> 5, 48 --> 48, 9 --> 9, 268 --> 250, 7 --> 7, 865 --> 786, 449 --> 413, 818 --> 715, 1557 --> 1548, 384 --> 384 )
[LOG] Average clause size reduction: 29.421 --> 6.2883 (44 --> 1.8, 50.625 --> 4.75, 44.1667 --> 1.5, 51.6463 --> 9.76871, 40.8 --> 1.4, 49.6933 --> 5.44172, 48.608 --> 7.952, 47.6883 --> 5.42857, 46.8008 --> 6.77119, 45.2333 --> 6.81667, 1.66667 --> 1.66667, 4.36364 --> 4.36364, 1.8 --> 1.8, 5.70213 --> 5.31915, 1.75 --> 1.75, 5.40625 --> 4.9125, 6.32394 --> 5.8169, 5.41722 --> 4.7351, 6.71121 --> 6.67241, 6.73684 --> 6.73684 )
[LOG] Overall execution time: 15.12 sec CPU time.
[LOG] Overall execution time: 15 sec real time.
Synthesis time: 15.65 sec (Real time) / 15.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.81 sec (Real time) / 0.80 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 19.60 sec (Real time) / 19.55 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 19 36 1 231
Raw AIGER output size: aag 2418 9 36 1 2364
=====================  amba4b9y.aag =====================
[LOG] Relation determinization time: 3801.75 sec CPU time.
[LOG] Relation determinization time: 3808 sec real time.
[LOG] Final circuit size: 32592 new AND gates.
[LOG] Size before ABC: 71912 AND gates.
[LOG] Size after ABC: 32591 AND gates.
[LOG] Time for optimizing with ABC: 6 seconds.
[LOG] Total time for all control signals: 749.61/749 sec (0.02/0 sec, 1.76/1 sec, 0.01/0 sec, 2.6/3 sec, 0.01/0 sec, 1.55/2 sec, 0.08/0 sec, 26.72/26 sec, 87.28/88 sec, 418.52/418 sec, 211.06/211 sec )
[LOG] Nr of iterations: 15760 (5, 16, 6, 18, 5, 58, 23, 1497, 2160, 3527, 677, 3, 9, 5, 14, 4, 21, 17, 1486, 2072, 3493, 644 )
[LOG] Total clause computation time: 1079.53/1073 sec (0.01/0.01 sec, 0.09/0.09 sec, 0/0 sec, 0.69/0.69 sec, 0/0 sec, 0.16/0.16 sec, 0/0 sec, 1.96/1.96 sec, 5.17/5.17 sec, 26.88/26.88 sec, 59.09/59.09 sec, 205.11/205.11 sec, 223.7/223.7 sec, 87.92/87.92 sec, 52.31/52.31 sec, 78.36/78.36 sec, 61.7/61.7 sec, 120.77/120.77 sec, 16.12/16.12 sec, 15.96/15.96 sec, 29.67/29.67 sec, 93.86/93.86 sec )
[LOG] Total clause minimization time: 2719.04/2724 sec (0.01/0.01 sec, 1.67/1.67 sec, 0.01/0.01 sec, 1.91/1.91 sec, 0.01/0.01 sec, 1.39/1.39 sec, 0.08/0.08 sec, 24.72/24.72 sec, 82.04/82.04 sec, 391.44/391.44 sec, 151.93/151.93 sec, 54.8/54.8 sec, 34.42/34.42 sec, 191.86/191.86 sec, 244.36/244.36 sec, 99/99 sec, 181.52/181.52 sec, 91.33/91.33 sec, 347.17/347.17 sec, 371.73/371.73 sec, 311.31/311.31 sec, 136.33/136.33 sec )
[LOG] Total clause size reduction: 521145 --> 151791 (256 --> 9, 945 --> 93, 310 --> 11, 1037 --> 71, 240 --> 7, 3363 --> 285, 1276 --> 116, 85272 --> 13836, 120904 --> 19867, 193930 --> 38816, 36504 --> 6768, 5 --> 5, 39 --> 39, 11 --> 11, 51 --> 51, 7 --> 7, 46 --> 36, 77 --> 77, 13682 --> 12033, 18614 --> 16286, 38267 --> 37058, 6309 --> 6309 )
[LOG] Average clause size reduction: 33.0676 --> 9.63141 (51.2 --> 1.8, 59.0625 --> 5.8125, 51.6667 --> 1.83333, 57.6111 --> 3.94444, 48 --> 1.4, 57.9828 --> 4.91379, 55.4783 --> 5.04348, 56.9619 --> 9.24248, 55.9741 --> 9.19769, 54.9844 --> 11.0054, 53.9202 --> 9.99705, 1.66667 --> 1.66667, 4.33333 --> 4.33333, 2.2 --> 2.2, 3.64286 --> 3.64286, 1.75 --> 1.75, 2.19048 --> 1.71429, 4.52941 --> 4.52941, 9.20727 --> 8.09758, 8.98359 --> 7.86004, 10.9553 --> 10.6092, 9.79658 --> 9.79658 )
[LOG] Overall execution time: 3801.75 sec CPU time.
[LOG] Overall execution time: 3808 sec real time.
Synthesis time: 3808.21 sec (Real time) / 3789.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.64 sec (Real time) / 4.62 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2869.75 sec (Real time) / 2868.74 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 350 22 42 1 286
Raw AIGER output size: aag 32941 11 42 1 32878
=====================  amba5b5y.aag =====================
[LOG] Relation determinization time: 517.62 sec CPU time.
[LOG] Relation determinization time: 522 sec real time.
[LOG] Final circuit size: 15824 new AND gates.
[LOG] Size before ABC: 39885 AND gates.
[LOG] Size after ABC: 15824 AND gates.
[LOG] Time for optimizing with ABC: 4 seconds.
[LOG] Total time for all control signals: 267.28/268 sec (18.17/18 sec, 15.93/16 sec, 53.71/54 sec, 7.19/7 sec, 19.72/20 sec, 20.22/20 sec, 43.75/44 sec, 21.1/21 sec, 47.06/47 sec, 0.14/0 sec, 6.48/7 sec, 13.72/13 sec, 0.09/1 sec )
[LOG] Nr of iterations: 9730 (1883, 397, 1504, 24, 236, 210, 385, 153, 177, 9, 15, 23, 5, 1840, 372, 1354, 22, 229, 209, 379, 100, 167, 8, 13, 12, 4 )
[LOG] Total clause computation time: 93.53/89 sec (1.41/1.41 sec, 1.22/1.22 sec, 5.16/5.16 sec, 0.83/0.83 sec, 1.11/1.11 sec, 1.11/1.11 sec, 1.64/1.64 sec, 4.22/4.22 sec, 15.05/15.05 sec, 0.06/0.06 sec, 6.32/6.32 sec, 0.92/0.92 sec, 0.04/0.04 sec, 7.77/7.77 sec, 1.63/1.63 sec, 7.79/7.79 sec, 7.47/7.47 sec, 1.65/1.65 sec, 1.35/1.35 sec, 1.9/1.9 sec, 5.94/5.94 sec, 7.27/7.27 sec, 2.77/2.77 sec, 3.94/3.94 sec, 1.91/1.91 sec, 3.05/3.05 sec )
[LOG] Total clause minimization time: 422.86/427 sec (16.69/16.69 sec, 14.7/14.7 sec, 48.47/48.47 sec, 6.36/6.36 sec, 18.59/18.59 sec, 19.11/19.11 sec, 42.11/42.11 sec, 16.88/16.88 sec, 32.01/32.01 sec, 0.07/0.07 sec, 0.16/0.16 sec, 12.8/12.8 sec, 0.05/0.05 sec, 48.46/48.46 sec, 22.9/22.9 sec, 42.66/42.66 sec, 2.77/2.77 sec, 17/17 sec, 15.48/15.48 sec, 13.61/13.61 sec, 8.11/8.11 sec, 10.68/10.68 sec, 3.11/3.11 sec, 2.05/2.05 sec, 4.73/4.73 sec, 3.3/3.3 sec )
[LOG] Total clause size reduction: 412978 --> 103371 (137386 --> 30197, 28512 --> 2749, 106713 --> 22905, 1610 --> 118, 16215 --> 1390, 14212 --> 1179, 25728 --> 2180, 10032 --> 1319, 11440 --> 1329, 512 --> 15, 882 --> 38, 1364 --> 60, 244 --> 7, 29269 --> 19581, 2409 --> 1815, 19758 --> 12472, 107 --> 107, 1317 --> 1181, 1179 --> 1061, 2130 --> 1721, 673 --> 661, 1207 --> 1207, 15 --> 15, 34 --> 34, 23 --> 23, 7 --> 7 )
[LOG] Average clause size reduction: 42.4438 --> 10.6239 (72.9612 --> 16.0366, 71.8186 --> 6.92443, 70.9528 --> 15.2294, 67.0833 --> 4.91667, 68.7076 --> 5.88983, 67.6762 --> 5.61429, 66.826 --> 5.66234, 65.5686 --> 8.62092, 64.6328 --> 7.50847, 56.8889 --> 1.66667, 58.8 --> 2.53333, 59.3043 --> 2.6087, 48.8 --> 1.4, 15.9071 --> 10.6418, 6.47581 --> 4.87903, 14.5923 --> 9.21123, 4.86364 --> 4.86364, 5.75109 --> 5.15721, 5.64115 --> 5.07656, 5.62005 --> 4.5409, 6.73 --> 6.61, 7.22754 --> 7.22754, 1.875 --> 1.875, 2.61538 --> 2.61538, 1.91667 --> 1.91667, 1.75 --> 1.75 )
[LOG] Overall execution time: 517.62 sec CPU time.
[LOG] Overall execution time: 522 sec real time.
Synthesis time: 521.60 sec (Real time) / 518.67 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.89 sec (Real time) / 2.87 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1094.55 sec (Real time) / 1094.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 417 26 47 1 344
Raw AIGER output size: aag 16241 13 47 1 16168
=====================  amba6b5y.aag =====================
[LOG] Relation determinization time: 1906.23 sec CPU time.
[LOG] Relation determinization time: 1917 sec real time.
[LOG] Final circuit size: 30338 new AND gates.
[LOG] Size before ABC: 80980 AND gates.
[LOG] Size after ABC: 30337 AND gates.
[LOG] Time for optimizing with ABC: 11 seconds.
[LOG] Total time for all control signals: 1054.95/1055 sec (42.74/42 sec, 55.81/56 sec, 261.35/261 sec, 18.74/19 sec, 94.43/95 sec, 67.61/67 sec, 131.27/132 sec, 142.49/142 sec, 43.35/43 sec, 166.05/166 sec, 0.39/1 sec, 0.4/0 sec, 29.81/30 sec, 0.51/1 sec )
[LOG] Nr of iterations: 17680 (3667, 495, 3158, 21, 364, 295, 439, 269, 71, 152, 9, 11, 9, 8, 3658, 457, 3024, 19, 352, 282, 428, 260, 57, 147, 8, 10, 6, 4 )
[LOG] Total clause computation time: 353.34/353 sec (2.4/2.4 sec, 2.57/2.57 sec, 23.9/23.9 sec, 2.41/2.41 sec, 2.97/2.97 sec, 2.65/2.65 sec, 3.89/3.89 sec, 3.44/3.44 sec, 22.98/22.98 sec, 97.94/97.94 sec, 0.21/0.21 sec, 0.22/0.22 sec, 13.44/13.44 sec, 0.08/0.08 sec, 25.23/25.23 sec, 3.66/3.66 sec, 23.85/23.85 sec, 31.31/31.31 sec, 3.27/3.27 sec, 2.86/2.86 sec, 3.86/3.86 sec, 2.76/2.76 sec, 18.91/18.91 sec, 22.52/22.52 sec, 12.64/12.64 sec, 8.31/8.31 sec, 7.57/7.57 sec, 7.49/7.49 sec )
[LOG] Total clause minimization time: 1549.64/1550 sec (40.16/40.16 sec, 53.22/53.22 sec, 237.25/237.25 sec, 16.33/16.33 sec, 91.45/91.45 sec, 64.96/64.96 sec, 127.38/127.38 sec, 139.04/139.04 sec, 20.37/20.37 sec, 68.11/68.11 sec, 0.18/0.18 sec, 0.18/0.18 sec, 16.37/16.37 sec, 0.43/0.43 sec, 191.93/191.93 sec, 83.15/83.15 sec, 180.8/180.8 sec, 9.42/9.42 sec, 57.5/57.5 sec, 33.22/33.22 sec, 31.79/31.79 sec, 27.45/27.45 sec, 13.71/13.71 sec, 16.27/16.27 sec, 6.4/6.4 sec, 5.86/5.86 sec, 9.35/9.35 sec, 7.36/7.36 sec )
[LOG] Total clause size reduction: 836448 --> 213427 (296946 --> 64117, 39520 --> 3760, 249403 --> 54636, 1560 --> 102, 27951 --> 2155, 22344 --> 1666, 32850 --> 2461, 19832 --> 1666, 5110 --> 462, 10872 --> 1331, 568 --> 15, 700 --> 19, 552 --> 17, 476 --> 40, 63886 --> 40627, 3203 --> 2355, 51446 --> 30020, 94 --> 94, 2023 --> 1734, 1528 --> 1307, 2349 --> 1942, 1574 --> 1253, 344 --> 331, 1265 --> 1265, 15 --> 15, 19 --> 19, 11 --> 11, 7 --> 7 )
[LOG] Average clause size reduction: 47.3104 --> 12.0717 (80.9779 --> 17.4849, 79.8384 --> 7.59596, 78.975 --> 17.3008, 74.2857 --> 4.85714, 76.7885 --> 5.92033, 75.7424 --> 5.64746, 74.8292 --> 5.60592, 73.7249 --> 6.19331, 71.9718 --> 6.50704, 71.5263 --> 8.75658, 63.1111 --> 1.66667, 63.6364 --> 1.72727, 61.3333 --> 1.88889, 59.5 --> 5, 17.4647 --> 11.1063, 7.00875 --> 5.15317, 17.0126 --> 9.92725, 4.94737 --> 4.94737, 5.74716 --> 4.92614, 5.41844 --> 4.63475, 5.48832 --> 4.53738, 6.05385 --> 4.81923, 6.03509 --> 5.80702, 8.60544 --> 8.60544, 1.875 --> 1.875, 1.9 --> 1.9, 1.83333 --> 1.83333, 1.75 --> 1.75 )
[LOG] Overall execution time: 1906.23 sec CPU time.
[LOG] Overall execution time: 1917 sec real time.
Synthesis time: 1916.51 sec (Real time) / 1909.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 4.85 sec (Real time) / 4.79 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2390.46 sec (Real time) / 2389.60 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 472 29 52 1 391
Raw AIGER output size: aag 30809 15 52 1 30729
=====================  amba7b5y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.07 sec (Real time) / 9978.49 sec (User CPU time)
Timeout: 1
=====================  amba8b6y.aag =====================
Command terminated by signal 6
Synthesis time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba9b5y.aag =====================
Command terminated by signal 6
Synthesis time: 6449.87 sec (Real time) / 6442.87 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba10b5y.aag =====================
Command terminated by signal 6
Synthesis time: 6051.16 sec (Real time) / 6044.03 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 4.84 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 1318 new AND gates.
[LOG] Size before ABC: 2452 AND gates.
[LOG] Size after ABC: 1317 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.74/2 sec (0/0 sec, 0.04/0 sec, 0.05/0 sec, 0.01/0 sec, 0.08/0 sec, 0.02/0 sec, 1.19/1 sec, 0.35/1 sec )
[LOG] Nr of iterations: 869 (10, 7, 8, 10, 24, 16, 320, 69, 8, 4, 5, 7, 15, 12, 287, 67 )
[LOG] Total clause computation time: 1.55/1 sec (0/0 sec, 0.03/0.03 sec, 0.02/0.02 sec, 0/0 sec, 0/0 sec, 0.01/0.01 sec, 0.15/0.15 sec, 0.06/0.06 sec, 0.2/0.2 sec, 0.2/0.2 sec, 0.13/0.13 sec, 0.16/0.16 sec, 0.09/0.09 sec, 0.21/0.21 sec, 0.17/0.17 sec, 0.12/0.12 sec )
[LOG] Total clause minimization time: 3.2/4 sec (0/0 sec, 0.01/0.01 sec, 0.03/0.03 sec, 0.01/0.01 sec, 0.08/0.08 sec, 0.01/0.01 sec, 1.04/1.04 sec, 0.29/0.29 sec, 0.16/0.16 sec, 0.05/0.05 sec, 0.14/0.14 sec, 0.13/0.13 sec, 0.14/0.14 sec, 0.1/0.1 sec, 0.73/0.73 sec, 0.28/0.28 sec )
[LOG] Total clause size reduction: 20895 --> 5417 (414 --> 19, 270 --> 29, 308 --> 30, 387 --> 20, 966 --> 73, 615 --> 58, 12760 --> 2368, 2652 --> 368, 15 --> 15, 16 --> 16, 12 --> 12, 13 --> 13, 36 --> 35, 41 --> 41, 2032 --> 1962, 358 --> 358 )
[LOG] Average clause size reduction: 24.0449 --> 6.2336 (41.4 --> 1.9, 38.5714 --> 4.14286, 38.5 --> 3.75, 38.7 --> 2, 40.25 --> 3.04167, 38.4375 --> 3.625, 39.875 --> 7.4, 38.4348 --> 5.33333, 1.875 --> 1.875, 4 --> 4, 2.4 --> 2.4, 1.85714 --> 1.85714, 2.4 --> 2.33333, 3.41667 --> 3.41667, 7.08014 --> 6.83624, 5.34328 --> 5.34328 )
[LOG] Overall execution time: 4.84 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 5.23 sec (Real time) / 5.08 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.55 sec (Real time) / 0.55 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.53 sec (Real time) / 5.53 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 1544 7 31 1 1499
=====================  amba3f9y.aag =====================
[LOG] Relation determinization time: 122.08 sec CPU time.
[LOG] Relation determinization time: 124 sec real time.
[LOG] Final circuit size: 6712 new AND gates.
[LOG] Size before ABC: 14087 AND gates.
[LOG] Size after ABC: 6711 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 49.05/49 sec (0.02/0 sec, 0.94/1 sec, 0.02/0 sec, 1.68/2 sec, 0.02/0 sec, 4.35/4 sec, 4.35/5 sec, 7.75/8 sec, 22.74/22 sec, 7.18/7 sec )
[LOG] Nr of iterations: 4456 (5, 17, 11, 120, 6, 408, 263, 416, 910, 213, 3, 11, 10, 70, 5, 387, 90, 402, 904, 205 )
[LOG] Total clause computation time: 30.4/27 sec (0.01/0.01 sec, 0.09/0.09 sec, 0.01/0.01 sec, 0.37/0.37 sec, 0.02/0.02 sec, 0.49/0.49 sec, 1/1 sec, 0.78/0.78 sec, 2.47/2.47 sec, 1.67/1.67 sec, 4.22/4.22 sec, 3.98/3.98 sec, 2.13/2.13 sec, 2.39/2.39 sec, 2.33/2.33 sec, 1.02/1.02 sec, 2.15/2.15 sec, 1.06/1.06 sec, 2.06/2.06 sec, 2.15/2.15 sec )
[LOG] Total clause minimization time: 91.21/94 sec (0.01/0.01 sec, 0.85/0.85 sec, 0/0 sec, 1.31/1.31 sec, 0/0 sec, 3.85/3.85 sec, 3.34/3.34 sec, 6.96/6.96 sec, 20.25/20.25 sec, 5.51/5.51 sec, 2.62/2.62 sec, 1.66/1.66 sec, 1.96/1.96 sec, 5.66/5.66 sec, 1.3/1.3 sec, 9.51/9.51 sec, 3.02/3.02 sec, 7.04/7.04 sec, 12.28/12.28 sec, 4.08/4.08 sec )
[LOG] Total clause size reduction: 131509 --> 32711 (224 --> 9, 880 --> 99, 540 --> 19, 6307 --> 991, 260 --> 9, 20757 --> 3091, 13100 --> 2460, 20335 --> 2947, 43632 --> 7332, 9964 --> 1667, 5 --> 5, 48 --> 48, 19 --> 19, 411 --> 368, 9 --> 9, 2848 --> 2323, 512 --> 455, 2800 --> 2214, 7267 --> 7055, 1591 --> 1591 )
[LOG] Average clause size reduction: 29.5128 --> 7.34089 (44.8 --> 1.8, 51.7647 --> 5.82353, 49.0909 --> 1.72727, 52.5583 --> 8.25833, 43.3333 --> 1.5, 50.875 --> 7.57598, 49.8099 --> 9.35361, 48.8822 --> 7.08413, 47.9473 --> 8.05714, 46.7793 --> 7.82629, 1.66667 --> 1.66667, 4.36364 --> 4.36364, 1.9 --> 1.9, 5.87143 --> 5.25714, 1.8 --> 1.8, 7.35917 --> 6.00258, 5.68889 --> 5.05556, 6.96517 --> 5.50746, 8.03872 --> 7.8042, 7.76098 --> 7.76098 )
[LOG] Overall execution time: 122.08 sec CPU time.
[LOG] Overall execution time: 124 sec real time.
Synthesis time: 123.55 sec (Real time) / 122.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.76 sec (Real time) / 1.75 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 198.20 sec (Real time) / 198.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 285 19 37 1 229
Raw AIGER output size: aag 6996 9 37 1 6941
=====================  amba4f25y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.09 sec (Real time) / 9972.63 sec (User CPU time)
Timeout: 1
=====================  amba5f17y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.09 sec (Real time) / 9974.90 sec (User CPU time)
Timeout: 1
=====================  amba6f21y.aag =====================
Command terminated by signal 9
Synthesis time: 10000.14 sec (Real time) / 9978.49 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
=====================  amba8f57y.aag =====================
=====================  amba9f33y.aag =====================
=====================  amba10f37y.aag =====================
