$date
	Thu Sep  7 09:58:26 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module DUT $end
$scope module fd_dut $end
$var wire 1 ! clk $end
$var wire 1 " configDiv $end
$var wire 32 # din [31:0] $end
$var wire 1 $ enable $end
$var wire 1 % reset $end
$var reg 1 & clkOut $end
$var reg 32 ' counter [31:0] $end
$var reg 32 ( mem [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 (
b0 '
0&
1%
0$
b110 #
0"
0!
$end
#6
1!
#12
0!
#14
1"
0%
#18
b110 (
1!
#24
0!
#30
1!
#36
0!
#38
0"
1$
#42
1&
b1 '
1!
#48
0!
#54
b10 '
1!
#60
0!
#66
b11 '
1!
#72
0!
#78
0&
b100 '
1!
#84
0!
#90
b101 '
1!
#96
0!
#102
b0 '
1!
#108
0!
#114
1&
b1 '
1!
#120
0!
#126
b10 '
1!
#132
0!
#138
b11 '
1!
#144
0!
#150
0&
b100 '
1!
#156
0!
#162
b101 '
1!
#168
0!
#174
b0 '
1!
#180
0!
#186
1&
b1 '
1!
#188
b10 #
#192
0!
#198
b10 '
1!
#204
0!
#210
b11 '
1!
#216
0!
#222
0&
b100 '
1!
#228
0!
#234
b101 '
1!
#240
0!
#246
b0 '
1!
#252
0!
#258
1&
b1 '
1!
#264
0!
#270
b10 '
1!
#276
0!
#282
b11 '
1!
#288
0!
1"
0$
#294
b10 (
0&
1!
#300
0!
#306
1!
#308
0"
1$
#312
0!
#318
b0 '
1!
#324
0!
#330
1&
b1 '
1!
#336
0!
#342
0&
b0 '
1!
#348
0!
#354
1&
b1 '
1!
#360
0!
#366
0&
b0 '
1!
#372
0!
#378
1&
b1 '
1!
#384
0!
#390
0&
b0 '
1!
#396
0!
#402
1&
b1 '
1!
#408
0!
#414
0&
b0 '
1!
#420
0!
#426
1&
b1 '
1!
#432
0!
#438
0&
b0 '
1!
#444
0!
#450
1&
b1 '
1!
#456
0!
#462
0&
b0 '
1!
#468
0!
#474
1&
b1 '
1!
#480
0!
#486
0&
b0 '
1!
#492
0!
#498
1&
b1 '
1!
#504
0!
#508
