

================================================================
== Vitis HLS Report for 'log_99_33_s'
================================================================
* Date:           Wed Mar 29 22:11:19 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cluster
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.289 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         2|          -|          -|     ?|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 51
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 51 8 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.83>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln501 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:501]   --->   Operation 52 'specpipeline' 'specpipeline_ln501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%x_read = read i99 @_ssdm_op_Read.ap_auto.i99, i99 %x"   --->   Operation 53 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (3.15ns)   --->   "%icmp_ln1652 = icmp_slt  i99 %x_read, i99 1"   --->   Operation 54 'icmp' 'icmp_ln1652' <Predicate = true> <Delay = 3.15> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%br_ln703 = br i1 %icmp_ln1652, void %_ZN9ap_ufixedILi110ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, void %if.end66" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:703]   --->   Operation 55 'br' 'br_ln703' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln594 = trunc i99 %x_read"   --->   Operation 56 'trunc' 'trunc_ln594' <Predicate = (!icmp_ln1652)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_100 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i1.i98.i11, i1 0, i98 %trunc_ln594, i11 0"   --->   Operation 57 'bitconcatenate' 'p_Result_100' <Predicate = (!icmp_ln1652)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_117_cast = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i98.i11, i98 %trunc_ln594, i11 0"   --->   Operation 58 'bitconcatenate' 'p_Result_117_cast' <Predicate = (!icmp_ln1652)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i99.i32.i32, i99 %x_read, i32 96, i32 97" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:731]   --->   Operation 59 'partselect' 'tmp_s' <Predicate = (!icmp_ln1652)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i2.i107, i2 %tmp_s, i107 0" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:731]   --->   Operation 60 'bitconcatenate' 'and_ln' <Predicate = (!icmp_ln1652)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (3.26ns)   --->   "%icmp_ln731 = icmp_eq  i109 %and_ln, i109 486777830487640090174734030864384" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:731]   --->   Operation 61 'icmp' 'icmp_ln731' <Predicate = (!icmp_ln1652)> <Delay = 3.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (1.58ns)   --->   "%br_ln731 = br i1 %icmp_ln731, void %for.inc.preheader, void %if.else34" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:731]   --->   Operation 62 'br' 'br_ln731' <Predicate = (!icmp_ln1652)> <Delay = 1.58>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_Val2_33 = alloca i32 1"   --->   Operation 63 'alloca' 'p_Val2_33' <Predicate = (!icmp_ln1652 & !icmp_ln731)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%b_exp_V = alloca i32 1"   --->   Operation 64 'alloca' 'b_exp_V' <Predicate = (!icmp_ln1652 & !icmp_ln731)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln53 = store i7 32, i7 %b_exp_V"   --->   Operation 65 'store' 'store_ln53' <Predicate = (!icmp_ln1652 & !icmp_ln731)> <Delay = 1.58>
ST_1 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln53 = store i109 %p_Result_117_cast, i109 %p_Val2_33"   --->   Operation 66 'store' 'store_ln53' <Predicate = (!icmp_ln1652 & !icmp_ln731)> <Delay = 1.58>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln53 = br void %for.inc"   --->   Operation 67 'br' 'br_ln53' <Predicate = (!icmp_ln1652 & !icmp_ln731)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%b_exp_V_2 = load i7 %b_exp_V"   --->   Operation 68 'load' 'b_exp_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.87ns)   --->   "%b_exp_V_3 = add i7 %b_exp_V_2, i7 127"   --->   Operation 69 'add' 'b_exp_V_3' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.97>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%p_Val2_34 = load i109 %p_Val2_33"   --->   Operation 70 'load' 'p_Val2_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%r_V_13 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i109.i1, i109 %p_Val2_34, i1 0"   --->   Operation 71 'bitconcatenate' 'r_V_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%shl_ln1453 = shl i109 %p_Val2_34, i109 1"   --->   Operation 72 'shl' 'shl_ln1453' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i109.i32, i109 %p_Val2_34, i32 108"   --->   Operation 73 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i2 @_ssdm_op_PartSelect.i2.i109.i32.i32, i109 %p_Val2_34, i32 106, i32 107" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:731]   --->   Operation 74 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%and_ln731_1 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i2.i107, i2 %tmp_29, i107 0" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:731]   --->   Operation 75 'bitconcatenate' 'and_ln731_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (3.26ns)   --->   "%icmp_ln731_1 = icmp_eq  i109 %and_ln731_1, i109 486777830487640090174734030864384" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:731]   --->   Operation 76 'icmp' 'icmp_ln731_1' <Predicate = true> <Delay = 3.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln731)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i109.i32, i109 %p_Val2_34, i32 107" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:731]   --->   Operation 77 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln731)   --->   "%xor_ln731 = xor i1 %tmp, i1 1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:731]   --->   Operation 78 'xor' 'xor_ln731' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln731 = select i1 %p_Result_s, i1 %xor_ln731, i1 %icmp_ln731_1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:731]   --->   Operation 79 'select' 'select_ln731' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln731 = br i1 %select_ln731, void %for.inc.for.inc_crit_edge, void %for.body._ZN13ap_fixed_baseILi7ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i_crit_edge" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:731]   --->   Operation 80 'br' 'br_ln731' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (1.58ns)   --->   "%store_ln731 = store i7 %b_exp_V_3, i7 %b_exp_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:731]   --->   Operation 81 'store' 'store_ln731' <Predicate = (!select_ln731)> <Delay = 1.58>
ST_3 : Operation 82 [1/1] (1.58ns)   --->   "%store_ln731 = store i109 %shl_ln1453, i109 %p_Val2_33" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:731]   --->   Operation 82 'store' 'store_ln731' <Predicate = (!select_ln731)> <Delay = 1.58>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln731 = br void %for.inc" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:731]   --->   Operation 83 'br' 'br_ln731' <Predicate = (!select_ln731)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i7 %b_exp_V_3"   --->   Operation 84 'sext' 'sext_ln1273' <Predicate = (select_ln731)> <Delay = 0.00>
ST_3 : Operation 85 [5/5] (6.97ns)   --->   "%mul_ln1273 = mul i88 %sext_ln1273, i88 3351854093488004965279630"   --->   Operation 85 'mul' 'mul_ln1273' <Predicate = (select_ln731)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.97>
ST_4 : Operation 86 [4/5] (6.97ns)   --->   "%mul_ln1273 = mul i88 %sext_ln1273, i88 3351854093488004965279630"   --->   Operation 86 'mul' 'mul_ln1273' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 87 [3/5] (6.97ns)   --->   "%mul_ln1273 = mul i88 %sext_ln1273, i88 3351854093488004965279630"   --->   Operation 87 'mul' 'mul_ln1273' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 88 [2/5] (6.97ns)   --->   "%mul_ln1273 = mul i88 %sext_ln1273, i88 3351854093488004965279630"   --->   Operation 88 'mul' 'mul_ln1273' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.97>
ST_7 : Operation 89 [1/5] (6.97ns)   --->   "%mul_ln1273 = mul i88 %sext_ln1273, i88 3351854093488004965279630"   --->   Operation 89 'mul' 'mul_ln1273' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i82 @_ssdm_op_PartSelect.i82.i88.i32.i32, i88 %mul_ln1273, i32 6, i32 87"   --->   Operation 90 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 5.49>
ST_8 : Operation 91 [1/1] (1.58ns)   --->   "%br_ln748 = br i1 %p_Result_s, void %if.else34, void %if.then31" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:748]   --->   Operation 91 'br' 'br_ln748' <Predicate = (!icmp_ln731)> <Delay = 1.58>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%index0_V = partselect i6 @_ssdm_op_PartSelect.i6.i109.i32.i32, i109 %p_Val2_34, i32 102, i32 107"   --->   Operation 92 'partselect' 'index0_V' <Predicate = (!icmp_ln731 & p_Result_s)> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (1.58ns)   --->   "%br_ln748 = br void %if.end37" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:748]   --->   Operation 93 'br' 'br_ln748' <Predicate = (!icmp_ln731 & p_Result_s)> <Delay = 1.58>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%conv_i_i_i38032 = phi i82 %trunc_ln1, void %for.body._ZN13ap_fixed_baseILi7ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i_crit_edge, i82 1675927046744002482639815, void %_ZN9ap_ufixedILi110ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit"   --->   Operation 94 'phi' 'conv_i_i_i38032' <Predicate = (!p_Result_s) | (icmp_ln731)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%b_frac_013_lcssa29 = phi i110 %r_V_13, void %for.body._ZN13ap_fixed_baseILi7ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i_crit_edge, i110 %p_Result_100, void %_ZN9ap_ufixedILi110ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit"   --->   Operation 95 'phi' 'b_frac_013_lcssa29' <Predicate = (!p_Result_s) | (icmp_ln731)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%index0_V_1 = partselect i6 @_ssdm_op_PartSelect.i6.i110.i32.i32, i110 %b_frac_013_lcssa29, i32 102, i32 107"   --->   Operation 96 'partselect' 'index0_V_1' <Predicate = (!p_Result_s) | (icmp_ln731)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end37"   --->   Operation 97 'br' 'br_ln0' <Predicate = (!p_Result_s) | (icmp_ln731)> <Delay = 1.58>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%index0_V_2 = phi i6 %index0_V, void %if.then31, i6 %index0_V_1, void %if.else34"   --->   Operation 98 'phi' 'index0_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i6 %index0_V_2"   --->   Operation 99 'zext' 'zext_ln541' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%log_apfixed_reduce_log_inverse_lut_table_array_V_addr = getelementptr i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i64 0, i64 %zext_ln541" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:756]   --->   Operation 100 'getelementptr' 'log_apfixed_reduce_log_inverse_lut_table_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [2/2] (2.32ns)   --->   "%b_frac_tilde_inverse_V = load i6 %log_apfixed_reduce_log_inverse_lut_table_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:756]   --->   Operation 101 'load' 'b_frac_tilde_inverse_V' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%conv_i_i_i38031 = phi i82 %trunc_ln1, void %if.then31, i82 %conv_i_i_i38032, void %if.else34"   --->   Operation 102 'phi' 'conv_i_i_i38031' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%r_V = phi i110 %r_V_13, void %if.then31, i110 %b_frac_013_lcssa29, void %if.else34"   --->   Operation 103 'phi' 'r_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/2] (2.32ns)   --->   "%b_frac_tilde_inverse_V = load i6 %log_apfixed_reduce_log_inverse_lut_table_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:756]   --->   Operation 104 'load' 'b_frac_tilde_inverse_V' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>

State 10 <SV = 9> <Delay = 6.97>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i6 %b_frac_tilde_inverse_V"   --->   Operation 105 'zext' 'zext_ln1273' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [5/5] (6.97ns)   --->   "%r_V_3 = mul i110 %r_V, i110 %zext_ln1273"   --->   Operation 106 'mul' 'r_V_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.97>
ST_11 : Operation 107 [4/5] (6.97ns)   --->   "%r_V_3 = mul i110 %r_V, i110 %zext_ln1273"   --->   Operation 107 'mul' 'r_V_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.97>
ST_12 : Operation 108 [3/5] (6.97ns)   --->   "%r_V_3 = mul i110 %r_V, i110 %zext_ln1273"   --->   Operation 108 'mul' 'r_V_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.97>
ST_13 : Operation 109 [2/5] (6.97ns)   --->   "%r_V_3 = mul i110 %r_V, i110 %zext_ln1273"   --->   Operation 109 'mul' 'r_V_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.97>
ST_14 : Operation 110 [1/5] (6.97ns)   --->   "%r_V_3 = mul i110 %r_V, i110 %zext_ln1273"   --->   Operation 110 'mul' 'r_V_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%a_V = partselect i4 @_ssdm_op_PartSelect.i4.i110.i32.i32, i110 %r_V_3, i32 106, i32 109"   --->   Operation 111 'partselect' 'a_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i81 @_ssdm_op_PartSelect.i81.i110.i32.i32, i110 %r_V_3, i32 29, i32 109"   --->   Operation 112 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i110.i32, i110 %r_V_3, i32 109"   --->   Operation 113 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i80 @_ssdm_op_PartSelect.i80.i110.i32.i32, i110 %r_V_3, i32 30, i32 109"   --->   Operation 114 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i77 @_ssdm_op_PartSelect.i77.i110.i32.i32, i110 %r_V_3, i32 29, i32 105"   --->   Operation 115 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 6.97>
ST_15 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln1488_cast = bitconcatenate i85 @_ssdm_op_BitConcatenate.i85.i5.i80, i5 16, i80 %tmp_31"   --->   Operation 116 'bitconcatenate' 'zext_ln1488_cast' <Predicate = (!tmp_38)> <Delay = 0.00>
ST_15 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i86 @_ssdm_op_BitConcatenate.i86.i5.i81, i5 16, i81 %tmp_30"   --->   Operation 117 'bitconcatenate' 'tmp_32' <Predicate = (tmp_38)> <Delay = 0.00>
ST_15 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i85 %zext_ln1488_cast"   --->   Operation 118 'zext' 'zext_ln1488' <Predicate = (!tmp_38)> <Delay = 0.00>
ST_15 : Operation 119 [1/1] (1.05ns)   --->   "%select_ln1488 = select i1 %tmp_38, i86 %tmp_32, i86 %zext_ln1488"   --->   Operation 119 'select' 'select_ln1488' <Predicate = true> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln1271 = zext i4 %a_V"   --->   Operation 120 'zext' 'zext_ln1271' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln1273_1 = zext i81 %tmp_30"   --->   Operation 121 'zext' 'zext_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 122 [5/5] (6.97ns)   --->   "%r_V_14 = mul i85 %zext_ln1273_1, i85 %zext_ln1271"   --->   Operation 122 'mul' 'r_V_14' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.97>
ST_16 : Operation 123 [4/5] (6.97ns)   --->   "%r_V_14 = mul i85 %zext_ln1273_1, i85 %zext_ln1271"   --->   Operation 123 'mul' 'r_V_14' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.97>
ST_17 : Operation 124 [3/5] (6.97ns)   --->   "%r_V_14 = mul i85 %zext_ln1273_1, i85 %zext_ln1271"   --->   Operation 124 'mul' 'r_V_14' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.97>
ST_18 : Operation 125 [2/5] (6.97ns)   --->   "%r_V_14 = mul i85 %zext_ln1273_1, i85 %zext_ln1271"   --->   Operation 125 'mul' 'r_V_14' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.97>
ST_19 : Operation 126 [1/5] (6.97ns)   --->   "%r_V_14 = mul i85 %zext_ln1273_1, i85 %zext_ln1271"   --->   Operation 126 'mul' 'r_V_14' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.95>
ST_20 : Operation 127 [1/1] (0.00ns)   --->   "%lhs = bitconcatenate i85 @_ssdm_op_BitConcatenate.i85.i77.i8, i77 %tmp_33, i8 0"   --->   Operation 127 'bitconcatenate' 'lhs' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln1347 = zext i85 %lhs"   --->   Operation 128 'zext' 'zext_ln1347' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_11 = add i86 %zext_ln1347, i86 %select_ln1488"   --->   Operation 129 'add' 'ret_V_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.00> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln1348 = zext i85 %r_V_14"   --->   Operation 130 'zext' 'zext_ln1348' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 131 [1/1] (5.95ns) (root node of TernaryAdder)   --->   "%ret_V_2 = sub i86 %ret_V_11, i86 %zext_ln1348"   --->   Operation 131 'sub' 'ret_V_2' <Predicate = true> <Delay = 5.95> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.00> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i75 @_ssdm_op_PartSelect.i75.i86.i32.i32, i86 %ret_V_2, i32 11, i32 85"   --->   Operation 132 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i69 @_ssdm_op_PartSelect.i69.i86.i32.i32, i86 %ret_V_2, i32 11, i32 79"   --->   Operation 133 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i6 @_ssdm_op_PartSelect.i6.i86.i32.i32, i86 %ret_V_2, i32 80, i32 85"   --->   Operation 134 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 6.97>
ST_21 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln1271_1 = zext i6 %tmp_36"   --->   Operation 135 'zext' 'zext_ln1271_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln1273_2 = zext i75 %tmp_34"   --->   Operation 136 'zext' 'zext_ln1273_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 137 [5/5] (6.97ns)   --->   "%r_V_15 = mul i81 %zext_ln1273_2, i81 %zext_ln1271_1"   --->   Operation 137 'mul' 'r_V_15' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.97>
ST_22 : Operation 138 [4/5] (6.97ns)   --->   "%r_V_15 = mul i81 %zext_ln1273_2, i81 %zext_ln1271_1"   --->   Operation 138 'mul' 'r_V_15' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.97>
ST_23 : Operation 139 [3/5] (6.97ns)   --->   "%r_V_15 = mul i81 %zext_ln1273_2, i81 %zext_ln1271_1"   --->   Operation 139 'mul' 'r_V_15' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.97>
ST_24 : Operation 140 [2/5] (6.97ns)   --->   "%r_V_15 = mul i81 %zext_ln1273_2, i81 %zext_ln1271_1"   --->   Operation 140 'mul' 'r_V_15' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.97>
ST_25 : Operation 141 [1/5] (6.97ns)   --->   "%r_V_15 = mul i81 %zext_ln1273_2, i81 %zext_ln1271_1"   --->   Operation 141 'mul' 'r_V_15' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.89>
ST_26 : Operation 142 [1/1] (0.00ns)   --->   "%eZ = bitconcatenate i83 @_ssdm_op_BitConcatenate.i83.i8.i75, i8 128, i75 %tmp_34"   --->   Operation 142 'bitconcatenate' 'eZ' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 143 [1/1] (0.00ns)   --->   "%lhs_2 = bitconcatenate i83 @_ssdm_op_BitConcatenate.i83.i69.i14, i69 %tmp_35, i14 0"   --->   Operation 143 'bitconcatenate' 'lhs_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln1347_1 = zext i83 %lhs_2"   --->   Operation 144 'zext' 'zext_ln1347_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i83 %eZ"   --->   Operation 145 'zext' 'zext_ln813' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 146 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_12 = add i84 %zext_ln1347_1, i84 %zext_ln813"   --->   Operation 146 'add' 'ret_V_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.00> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 147 [1/1] (0.00ns)   --->   "%rhs_3 = bitconcatenate i82 @_ssdm_op_BitConcatenate.i82.i81.i1, i81 %r_V_15, i1 0"   --->   Operation 147 'bitconcatenate' 'rhs_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln1348_1 = zext i82 %rhs_3"   --->   Operation 148 'zext' 'zext_ln1348_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 149 [1/1] (5.89ns) (root node of TernaryAdder)   --->   "%ret_V_4 = sub i84 %ret_V_12, i84 %zext_ln1348_1"   --->   Operation 149 'sub' 'ret_V_4' <Predicate = true> <Delay = 5.89> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.00> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i70 @_ssdm_op_PartSelect.i70.i84.i32.i32, i84 %ret_V_4, i32 14, i32 83"   --->   Operation 150 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i64 @_ssdm_op_PartSelect.i64.i84.i32.i32, i84 %ret_V_4, i32 14, i32 77"   --->   Operation 151 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i6 @_ssdm_op_PartSelect.i6.i84.i32.i32, i84 %ret_V_4, i32 78, i32 83"   --->   Operation 152 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>

State 27 <SV = 26> <Delay = 6.97>
ST_27 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln1271_2 = zext i6 %tmp_40"   --->   Operation 153 'zext' 'zext_ln1271_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln1273_3 = zext i70 %tmp_37"   --->   Operation 154 'zext' 'zext_ln1273_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 155 [5/5] (6.97ns)   --->   "%r_V_16 = mul i76 %zext_ln1273_3, i76 %zext_ln1271_2"   --->   Operation 155 'mul' 'r_V_16' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.97>
ST_28 : Operation 156 [4/5] (6.97ns)   --->   "%r_V_16 = mul i76 %zext_ln1273_3, i76 %zext_ln1271_2"   --->   Operation 156 'mul' 'r_V_16' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.97>
ST_29 : Operation 157 [3/5] (6.97ns)   --->   "%r_V_16 = mul i76 %zext_ln1273_3, i76 %zext_ln1271_2"   --->   Operation 157 'mul' 'r_V_16' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.97>
ST_30 : Operation 158 [2/5] (6.97ns)   --->   "%r_V_16 = mul i76 %zext_ln1273_3, i76 %zext_ln1271_2"   --->   Operation 158 'mul' 'r_V_16' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.97>
ST_31 : Operation 159 [1/5] (6.97ns)   --->   "%r_V_16 = mul i76 %zext_ln1273_3, i76 %zext_ln1271_2"   --->   Operation 159 'mul' 'r_V_16' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.03>
ST_32 : Operation 160 [1/1] (0.00ns)   --->   "%eZ_1 = bitconcatenate i83 @_ssdm_op_BitConcatenate.i83.i13.i70, i13 4096, i70 %tmp_37"   --->   Operation 160 'bitconcatenate' 'eZ_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 161 [1/1] (0.00ns)   --->   "%lhs_4 = bitconcatenate i88 @_ssdm_op_BitConcatenate.i88.i64.i24, i64 %tmp_39, i24 0"   --->   Operation 161 'bitconcatenate' 'lhs_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln1347_2 = zext i88 %lhs_4"   --->   Operation 162 'zext' 'zext_ln1347_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln813_1 = zext i83 %eZ_1"   --->   Operation 163 'zext' 'zext_ln813_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 164 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_13 = add i89 %zext_ln1347_2, i89 %zext_ln813_1"   --->   Operation 164 'add' 'ret_V_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.00> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 165 [1/1] (0.00ns)   --->   "%rhs_6 = bitconcatenate i82 @_ssdm_op_BitConcatenate.i82.i76.i6, i76 %r_V_16, i6 0"   --->   Operation 165 'bitconcatenate' 'rhs_6' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln1348_2 = zext i82 %rhs_6"   --->   Operation 166 'zext' 'zext_ln1348_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 167 [1/1] (6.03ns) (root node of TernaryAdder)   --->   "%ret_V_6 = sub i89 %ret_V_13, i89 %zext_ln1348_2"   --->   Operation 167 'sub' 'ret_V_6' <Predicate = true> <Delay = 6.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.00> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i65 @_ssdm_op_PartSelect.i65.i89.i32.i32, i89 %ret_V_6, i32 24, i32 88"   --->   Operation 168 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i59 @_ssdm_op_PartSelect.i59.i89.i32.i32, i89 %ret_V_6, i32 24, i32 82"   --->   Operation 169 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i6 @_ssdm_op_PartSelect.i6.i89.i32.i32, i89 %ret_V_6, i32 83, i32 88"   --->   Operation 170 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>

State 33 <SV = 32> <Delay = 6.97>
ST_33 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln1271_3 = zext i6 %tmp_43"   --->   Operation 171 'zext' 'zext_ln1271_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln1273_4 = zext i65 %tmp_41"   --->   Operation 172 'zext' 'zext_ln1273_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 173 [5/5] (6.97ns)   --->   "%r_V_17 = mul i71 %zext_ln1273_4, i71 %zext_ln1271_3"   --->   Operation 173 'mul' 'r_V_17' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.97>
ST_34 : Operation 174 [4/5] (6.97ns)   --->   "%r_V_17 = mul i71 %zext_ln1273_4, i71 %zext_ln1271_3"   --->   Operation 174 'mul' 'r_V_17' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.97>
ST_35 : Operation 175 [3/5] (6.97ns)   --->   "%r_V_17 = mul i71 %zext_ln1273_4, i71 %zext_ln1271_3"   --->   Operation 175 'mul' 'r_V_17' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.97>
ST_36 : Operation 176 [2/5] (6.97ns)   --->   "%r_V_17 = mul i71 %zext_ln1273_4, i71 %zext_ln1271_3"   --->   Operation 176 'mul' 'r_V_17' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.97>
ST_37 : Operation 177 [1/5] (6.97ns)   --->   "%r_V_17 = mul i71 %zext_ln1273_4, i71 %zext_ln1271_3"   --->   Operation 177 'mul' 'r_V_17' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.18>
ST_38 : Operation 178 [1/1] (0.00ns)   --->   "%eZ_2 = bitconcatenate i83 @_ssdm_op_BitConcatenate.i83.i18.i65, i18 131072, i65 %tmp_41"   --->   Operation 178 'bitconcatenate' 'eZ_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 179 [1/1] (0.00ns)   --->   "%lhs_6 = bitconcatenate i93 @_ssdm_op_BitConcatenate.i93.i59.i34, i59 %tmp_42, i34 0"   --->   Operation 179 'bitconcatenate' 'lhs_6' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln1347_3 = zext i93 %lhs_6"   --->   Operation 180 'zext' 'zext_ln1347_3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln813_2 = zext i83 %eZ_2"   --->   Operation 181 'zext' 'zext_ln813_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 182 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_14 = add i94 %zext_ln1347_3, i94 %zext_ln813_2"   --->   Operation 182 'add' 'ret_V_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.00> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 183 [1/1] (0.00ns)   --->   "%rhs_9 = bitconcatenate i82 @_ssdm_op_BitConcatenate.i82.i71.i11, i71 %r_V_17, i11 0"   --->   Operation 183 'bitconcatenate' 'rhs_9' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln1348_3 = zext i82 %rhs_9"   --->   Operation 184 'zext' 'zext_ln1348_3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 185 [1/1] (6.18ns) (root node of TernaryAdder)   --->   "%ret_V_8 = sub i94 %ret_V_14, i94 %zext_ln1348_3"   --->   Operation 185 'sub' 'ret_V_8' <Predicate = true> <Delay = 6.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.00> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i60 @_ssdm_op_PartSelect.i60.i94.i32.i32, i94 %ret_V_8, i32 34, i32 93"   --->   Operation 186 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i54 @_ssdm_op_PartSelect.i54.i94.i32.i32, i94 %ret_V_8, i32 34, i32 87"   --->   Operation 187 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i6 @_ssdm_op_PartSelect.i6.i94.i32.i32, i94 %ret_V_8, i32 88, i32 93"   --->   Operation 188 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>

State 39 <SV = 38> <Delay = 6.73>
ST_39 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln1271_4 = zext i6 %tmp_46"   --->   Operation 189 'zext' 'zext_ln1271_4' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln1273_5 = zext i60 %tmp_44"   --->   Operation 190 'zext' 'zext_ln1273_5' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 191 [5/5] (6.73ns)   --->   "%r_V_18 = mul i66 %zext_ln1273_5, i66 %zext_ln1271_4"   --->   Operation 191 'mul' 'r_V_18' <Predicate = true> <Delay = 6.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.73>
ST_40 : Operation 192 [4/5] (6.73ns)   --->   "%r_V_18 = mul i66 %zext_ln1273_5, i66 %zext_ln1271_4"   --->   Operation 192 'mul' 'r_V_18' <Predicate = true> <Delay = 6.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.73>
ST_41 : Operation 193 [3/5] (6.73ns)   --->   "%r_V_18 = mul i66 %zext_ln1273_5, i66 %zext_ln1271_4"   --->   Operation 193 'mul' 'r_V_18' <Predicate = true> <Delay = 6.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.73>
ST_42 : Operation 194 [2/5] (6.73ns)   --->   "%r_V_18 = mul i66 %zext_ln1273_5, i66 %zext_ln1271_4"   --->   Operation 194 'mul' 'r_V_18' <Predicate = true> <Delay = 6.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.73>
ST_43 : Operation 195 [1/5] (6.73ns)   --->   "%r_V_18 = mul i66 %zext_ln1273_5, i66 %zext_ln1271_4"   --->   Operation 195 'mul' 'r_V_18' <Predicate = true> <Delay = 6.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.33>
ST_44 : Operation 196 [1/1] (0.00ns)   --->   "%eZ_3 = bitconcatenate i83 @_ssdm_op_BitConcatenate.i83.i23.i60, i23 4194304, i60 %tmp_44"   --->   Operation 196 'bitconcatenate' 'eZ_3' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 197 [1/1] (0.00ns)   --->   "%lhs_8 = bitconcatenate i98 @_ssdm_op_BitConcatenate.i98.i54.i44, i54 %tmp_45, i44 0"   --->   Operation 197 'bitconcatenate' 'lhs_8' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln1347_4 = zext i98 %lhs_8"   --->   Operation 198 'zext' 'zext_ln1347_4' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln813_3 = zext i83 %eZ_3"   --->   Operation 199 'zext' 'zext_ln813_3' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 200 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_15 = add i99 %zext_ln1347_4, i99 %zext_ln813_3"   --->   Operation 200 'add' 'ret_V_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.00> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 201 [1/1] (0.00ns)   --->   "%rhs_12 = bitconcatenate i82 @_ssdm_op_BitConcatenate.i82.i66.i16, i66 %r_V_18, i16 0"   --->   Operation 201 'bitconcatenate' 'rhs_12' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln1348_4 = zext i82 %rhs_12"   --->   Operation 202 'zext' 'zext_ln1348_4' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 203 [1/1] (6.33ns) (root node of TernaryAdder)   --->   "%ret_V_10 = sub i99 %ret_V_15, i99 %zext_ln1348_4"   --->   Operation 203 'sub' 'ret_V_10' <Predicate = true> <Delay = 6.33> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.00> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i55 @_ssdm_op_PartSelect.i55.i99.i32.i32, i99 %ret_V_10, i32 44, i32 98"   --->   Operation 204 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i29 @_ssdm_op_PartSelect.i29.i99.i32.i32, i99 %ret_V_10, i32 70, i32 98"   --->   Operation 205 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>

State 45 <SV = 44> <Delay = 6.91>
ST_45 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln1270 = zext i29 %tmp_48"   --->   Operation 206 'zext' 'zext_ln1270' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 207 [2/2] (6.91ns)   --->   "%r_V_19 = mul i58 %zext_ln1270, i58 %zext_ln1270"   --->   Operation 207 'mul' 'r_V_19' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.91>
ST_46 : Operation 208 [1/1] (0.00ns)   --->   "%log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V_addr = getelementptr i82 %log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V, i64 0, i64 %zext_ln541" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:759]   --->   Operation 208 'getelementptr' 'log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 209 [2/2] (3.25ns)   --->   "%log_sum_V = load i6 %log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:759]   --->   Operation 209 'load' 'log_sum_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 82> <Depth = 64> <ROM>
ST_46 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln541_1 = zext i4 %a_V"   --->   Operation 210 'zext' 'zext_ln541_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 211 [1/1] (0.00ns)   --->   "%log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V_addr = getelementptr i78 %log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V, i64 0, i64 %zext_ln541_1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:186]   --->   Operation 211 'getelementptr' 'log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 212 [2/2] (3.25ns)   --->   "%logn_V = load i4 %log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:186]   --->   Operation 212 'load' 'logn_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 78> <Depth = 16> <ROM>
ST_46 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln541_2 = zext i6 %tmp_36"   --->   Operation 213 'zext' 'zext_ln541_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 214 [1/1] (0.00ns)   --->   "%log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V_addr = getelementptr i75 %log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V, i64 0, i64 %zext_ln541_2" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:186]   --->   Operation 214 'getelementptr' 'log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 215 [2/2] (3.25ns)   --->   "%logn_V_1 = load i6 %log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:186]   --->   Operation 215 'load' 'logn_V_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 75> <Depth = 64> <ROM>
ST_46 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln541_3 = zext i6 %tmp_40"   --->   Operation 216 'zext' 'zext_ln541_3' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 217 [1/1] (0.00ns)   --->   "%log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V_addr = getelementptr i70 %log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V, i64 0, i64 %zext_ln541_3" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:186]   --->   Operation 217 'getelementptr' 'log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 218 [2/2] (3.25ns)   --->   "%logn_V_2 = load i6 %log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:186]   --->   Operation 218 'load' 'logn_V_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 70> <Depth = 64> <ROM>
ST_46 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln541_4 = zext i6 %tmp_43"   --->   Operation 219 'zext' 'zext_ln541_4' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 220 [1/1] (0.00ns)   --->   "%log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V_addr = getelementptr i65 %log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V, i64 0, i64 %zext_ln541_4" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:186]   --->   Operation 220 'getelementptr' 'log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 221 [2/2] (3.25ns)   --->   "%logn_V_3 = load i6 %log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:186]   --->   Operation 221 'load' 'logn_V_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 65> <Depth = 64> <ROM>
ST_46 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln541_5 = zext i6 %tmp_46"   --->   Operation 222 'zext' 'zext_ln541_5' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 223 [1/1] (0.00ns)   --->   "%log_apfixed_reduce_log_lut_table_ap_fixed_22_6_64_array_V_addr = getelementptr i60 %log_apfixed_reduce_log_lut_table_ap_fixed_22_6_64_array_V, i64 0, i64 %zext_ln541_5" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:186]   --->   Operation 223 'getelementptr' 'log_apfixed_reduce_log_lut_table_ap_fixed_22_6_64_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 224 [2/2] (3.25ns)   --->   "%logn_V_4 = load i6 %log_apfixed_reduce_log_lut_table_ap_fixed_22_6_64_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:186]   --->   Operation 224 'load' 'logn_V_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 60> <Depth = 64> <ROM>
ST_46 : Operation 225 [1/2] (6.91ns)   --->   "%r_V_19 = mul i58 %zext_ln1270, i58 %zext_ln1270"   --->   Operation 225 'mul' 'r_V_19' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 226 [1/1] (0.00ns)   --->   "%rhs_s = partselect i57 @_ssdm_op_PartSelect.i57.i58.i32.i32, i58 %r_V_19, i32 1, i32 57"   --->   Operation 226 'partselect' 'rhs_s' <Predicate = true> <Delay = 0.00>

State 47 <SV = 46> <Delay = 7.28>
ST_47 : Operation 227 [1/2] (3.25ns)   --->   "%log_sum_V = load i6 %log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:759]   --->   Operation 227 'load' 'log_sum_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 82> <Depth = 64> <ROM>
ST_47 : Operation 228 [1/2] (3.25ns)   --->   "%logn_V = load i4 %log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:186]   --->   Operation 228 'load' 'logn_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 78> <Depth = 16> <ROM>
ST_47 : Operation 229 [1/2] (3.25ns)   --->   "%logn_V_1 = load i6 %log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:186]   --->   Operation 229 'load' 'logn_V_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 75> <Depth = 64> <ROM>
ST_47 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln387 = zext i75 %logn_V_1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:387->C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:772]   --->   Operation 230 'zext' 'zext_ln387' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 231 [1/2] (3.25ns)   --->   "%logn_V_2 = load i6 %log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:186]   --->   Operation 231 'load' 'logn_V_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 70> <Depth = 64> <ROM>
ST_47 : Operation 232 [1/2] (3.25ns)   --->   "%logn_V_3 = load i6 %log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:186]   --->   Operation 232 'load' 'logn_V_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 65> <Depth = 64> <ROM>
ST_47 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln387_2 = zext i65 %logn_V_3" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:387->C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:772]   --->   Operation 233 'zext' 'zext_ln387_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 234 [1/2] (3.25ns)   --->   "%logn_V_4 = load i6 %log_apfixed_reduce_log_lut_table_ap_fixed_22_6_64_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:186]   --->   Operation 234 'load' 'logn_V_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 60> <Depth = 64> <ROM>
ST_47 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln387_3 = zext i60 %logn_V_4" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:387->C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:772]   --->   Operation 235 'zext' 'zext_ln387_3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 236 [1/1] (0.00ns)   --->   "%lhs_V = bitconcatenate i85 @_ssdm_op_BitConcatenate.i85.i55.i30, i55 %tmp_47, i30 0"   --->   Operation 236 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln1348_5 = zext i85 %lhs_V"   --->   Operation 237 'zext' 'zext_ln1348_5' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln1348_6 = zext i57 %rhs_s"   --->   Operation 238 'zext' 'zext_ln1348_6' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 239 [1/1] (4.12ns)   --->   "%ret_V = sub i86 %zext_ln1348_5, i86 %zext_ln1348_6"   --->   Operation 239 'sub' 'ret_V' <Predicate = true> <Delay = 4.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln818_2 = partselect i56 @_ssdm_op_PartSelect.i56.i86.i32.i32, i86 %ret_V, i32 30, i32 85"   --->   Operation 240 'partselect' 'trunc_ln818_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 241 [1/1] (3.54ns)   --->   "%add_ln813 = add i66 %zext_ln387_3, i66 %zext_ln387_2"   --->   Operation 241 'add' 'add_ln813' <Predicate = true> <Delay = 3.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 242 [1/1] (4.03ns)   --->   "%add_ln813_3 = add i82 %zext_ln387, i82 %log_sum_V"   --->   Operation 242 'add' 'add_ln813_3' <Predicate = true> <Delay = 4.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.00>
ST_48 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln387_1 = zext i70 %logn_V_2" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:387->C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:772]   --->   Operation 243 'zext' 'zext_ln387_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln818 = sext i56 %trunc_ln818_2"   --->   Operation 244 'sext' 'sext_ln818' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 245 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i88 @_ssdm_op_BitConcatenate.i88.i82.i6, i82 %conv_i_i_i38031, i6 0"   --->   Operation 245 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i88 %shl_ln"   --->   Operation 246 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln813_4 = zext i66 %add_ln813"   --->   Operation 247 'zext' 'zext_ln813_4' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 248 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1 = add i78 %zext_ln387_1, i78 %logn_V"   --->   Operation 248 'add' 'add_ln813_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.00> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 249 [1/1] (5.71ns) (root node of TernaryAdder)   --->   "%add_ln813_2 = add i78 %add_ln813_1, i78 %zext_ln813_4"   --->   Operation 249 'add' 'add_ln813_2' <Predicate = true> <Delay = 5.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.00> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln813_2 = sext i56 %trunc_ln818_2"   --->   Operation 250 'sext' 'sext_ln813_2' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 251 [1/1] (4.20ns)   --->   "%add_ln813_4 = add i89 %sext_ln813, i89 %sext_ln818"   --->   Operation 251 'add' 'add_ln813_4' <Predicate = true> <Delay = 4.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln813_3 = sext i82 %add_ln813_3"   --->   Operation 252 'sext' 'sext_ln813_3' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 253 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5 = add i88 %shl_ln, i88 %sext_ln813_2"   --->   Operation 253 'add' 'add_ln813_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.00> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 254 [1/1] (6.00ns) (root node of TernaryAdder)   --->   "%add_ln813_7 = add i88 %add_ln813_5, i88 %sext_ln813_3"   --->   Operation 254 'add' 'add_ln813_7' <Predicate = true> <Delay = 6.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.00> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 49 <SV = 48> <Delay = 6.03>
ST_49 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln813_5 = zext i78 %add_ln813_2"   --->   Operation 255 'zext' 'zext_ln813_5' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln813_1 = sext i82 %add_ln813_3"   --->   Operation 256 'sext' 'sext_ln813_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 257 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6 = add i89 %add_ln813_4, i89 %sext_ln813_1"   --->   Operation 257 'add' 'add_ln813_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.00> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 258 [1/1] (6.03ns) (root node of TernaryAdder)   --->   "%log_base_V_2 = add i89 %add_ln813_6, i89 %zext_ln813_5"   --->   Operation 258 'add' 'log_base_V_2' <Predicate = true> <Delay = 6.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.00> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 259 [1/1] (0.00ns)   --->   "%p_Result_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i89.i32, i89 %log_base_V_2, i32 88"   --->   Operation 259 'bitselect' 'p_Result_101' <Predicate = true> <Delay = 0.00>

State 50 <SV = 49> <Delay = 6.00>
ST_50 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln813_6 = zext i78 %add_ln813_2"   --->   Operation 260 'zext' 'zext_ln813_6' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 261 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln778 = add i88 %add_ln813_7, i88 %zext_ln813_6" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:778]   --->   Operation 261 'add' 'add_ln778' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.00> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 262 [1/1] (0.00ns)   --->   "%shl_ln813_1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 %p_Result_101, i16 32768"   --->   Operation 262 'bitconcatenate' 'shl_ln813_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln813_4 = sext i17 %shl_ln813_1"   --->   Operation 263 'sext' 'sext_ln813_4' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 264 [1/1] (6.00ns) (root node of TernaryAdder)   --->   "%log_base_V = add i88 %add_ln778, i88 %sext_ln813_4"   --->   Operation 264 'add' 'log_base_V' <Predicate = true> <Delay = 6.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.00> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 265 [1/1] (0.00ns)   --->   "%r_V_11 = partselect i72 @_ssdm_op_PartSelect.i72.i88.i32.i32, i88 %log_base_V, i32 16, i32 87"   --->   Operation 265 'partselect' 'r_V_11' <Predicate = true> <Delay = 0.00>

State 51 <SV = 50> <Delay = 1.58>
ST_51 : Operation 266 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end66"   --->   Operation 266 'br' 'br_ln0' <Predicate = (!icmp_ln1652)> <Delay = 1.58>
ST_51 : Operation 267 [1/1] (0.00ns)   --->   "%r_V_12 = phi i72 %r_V_11, void %if.end37, i72 0, void %entry"   --->   Operation 267 'phi' 'r_V_12' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 268 [1/1] (0.00ns)   --->   "%ret_ln794 = ret i72 %r_V_12" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:794]   --->   Operation 268 'ret' 'ret_ln794' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.83ns
The critical path consists of the following:
	wire read operation ('x_read') on port 'x' [10]  (0 ns)
	'icmp' operation ('icmp_ln731', C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:731) [19]  (3.27 ns)
	multiplexor before 'phi' operation ('conv_i_i_i38032') with incoming values : ('trunc_ln1') [54]  (1.59 ns)
	blocking operation 0.978 ns on control path)

 <State 2>: 1.87ns
The critical path consists of the following:
	'load' operation ('b_exp.V') on local variable 'b_exp.V' [29]  (0 ns)
	'add' operation ('b_exp.V') [32]  (1.87 ns)

 <State 3>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln1273') [47]  (6.98 ns)

 <State 4>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln1273') [47]  (6.98 ns)

 <State 5>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln1273') [47]  (6.98 ns)

 <State 6>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln1273') [47]  (6.98 ns)

 <State 7>: 6.98ns
The critical path consists of the following:
	'mul' operation ('mul_ln1273') [47]  (6.98 ns)

 <State 8>: 5.5ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('__Result__') with incoming values : ('__Result__') ('r.V') [55]  (1.59 ns)
	'phi' operation ('__Result__') with incoming values : ('__Result__') ('r.V') [55]  (0 ns)
	multiplexor before 'phi' operation ('index0.V') with incoming values : ('index0.V') [61]  (1.59 ns)
	'phi' operation ('index0.V') with incoming values : ('index0.V') [61]  (0 ns)
	'getelementptr' operation ('log_apfixed_reduce_log_inverse_lut_table_array_V_addr', C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:756) [63]  (0 ns)
	'load' operation ('b_frac_tilde_inverse.V', C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:756) on array 'log_apfixed_reduce_log_inverse_lut_table_array_V' [64]  (2.32 ns)

 <State 9>: 2.32ns
The critical path consists of the following:
	'load' operation ('b_frac_tilde_inverse.V', C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:756) on array 'log_apfixed_reduce_log_inverse_lut_table_array_V' [64]  (2.32 ns)

 <State 10>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [68]  (6.98 ns)

 <State 11>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [68]  (6.98 ns)

 <State 12>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [68]  (6.98 ns)

 <State 13>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [68]  (6.98 ns)

 <State 14>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [68]  (6.98 ns)

 <State 15>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [83]  (6.98 ns)

 <State 16>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [83]  (6.98 ns)

 <State 17>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [83]  (6.98 ns)

 <State 18>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [83]  (6.98 ns)

 <State 19>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [83]  (6.98 ns)

 <State 20>: 5.95ns
The critical path consists of the following:
	'add' operation ('ret.V') [80]  (0 ns)
	'sub' operation ('ret.V') [85]  (5.95 ns)

 <State 21>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [99]  (6.98 ns)

 <State 22>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [99]  (6.98 ns)

 <State 23>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [99]  (6.98 ns)

 <State 24>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [99]  (6.98 ns)

 <State 25>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [99]  (6.98 ns)

 <State 26>: 5.89ns
The critical path consists of the following:
	'add' operation ('ret.V') [95]  (0 ns)
	'sub' operation ('ret.V') [102]  (5.89 ns)

 <State 27>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [117]  (6.98 ns)

 <State 28>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [117]  (6.98 ns)

 <State 29>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [117]  (6.98 ns)

 <State 30>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [117]  (6.98 ns)

 <State 31>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [117]  (6.98 ns)

 <State 32>: 6.04ns
The critical path consists of the following:
	'add' operation ('ret.V') [113]  (0 ns)
	'sub' operation ('ret.V') [120]  (6.04 ns)

 <State 33>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [135]  (6.98 ns)

 <State 34>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [135]  (6.98 ns)

 <State 35>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [135]  (6.98 ns)

 <State 36>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [135]  (6.98 ns)

 <State 37>: 6.98ns
The critical path consists of the following:
	'mul' operation ('r.V') [135]  (6.98 ns)

 <State 38>: 6.18ns
The critical path consists of the following:
	'add' operation ('ret.V') [131]  (0 ns)
	'sub' operation ('ret.V') [138]  (6.18 ns)

 <State 39>: 6.74ns
The critical path consists of the following:
	'mul' operation ('r.V') [153]  (6.74 ns)

 <State 40>: 6.74ns
The critical path consists of the following:
	'mul' operation ('r.V') [153]  (6.74 ns)

 <State 41>: 6.74ns
The critical path consists of the following:
	'mul' operation ('r.V') [153]  (6.74 ns)

 <State 42>: 6.74ns
The critical path consists of the following:
	'mul' operation ('r.V') [153]  (6.74 ns)

 <State 43>: 6.74ns
The critical path consists of the following:
	'mul' operation ('r.V') [153]  (6.74 ns)

 <State 44>: 6.33ns
The critical path consists of the following:
	'add' operation ('ret.V') [149]  (0 ns)
	'sub' operation ('ret.V') [156]  (6.33 ns)

 <State 45>: 6.91ns
The critical path consists of the following:
	'mul' operation ('r.V') [164]  (6.91 ns)

 <State 46>: 6.91ns
The critical path consists of the following:
	'mul' operation ('r.V') [164]  (6.91 ns)

 <State 47>: 7.29ns
The critical path consists of the following:
	'load' operation ('log_sum.V', C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:759) on array 'log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V' [66]  (3.25 ns)
	'add' operation ('add_ln813_3') [179]  (4.04 ns)

 <State 48>: 6.01ns
The critical path consists of the following:
	'add' operation ('add_ln813_5') [184]  (0 ns)
	'add' operation ('add_ln813_7') [187]  (6.01 ns)

 <State 49>: 6.04ns
The critical path consists of the following:
	'add' operation ('log_base.V') [188]  (6.04 ns)

 <State 50>: 6.01ns
The critical path consists of the following:
	'add' operation ('add_ln778', C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:778) [189]  (0 ns)
	'add' operation ('log_base.V') [193]  (6.01 ns)

 <State 51>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r.V') with incoming values : ('r.V') [197]  (1.59 ns)
	'phi' operation ('r.V') with incoming values : ('r.V') [197]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
