# Veilog-RTL-Practice
To design RTL schematic and verify design for various digital circuits using Verilog for practice.
Tool used: Xilinx Vivado 

Day 1 - 22/7/24: Basic Gates.
Day 2 - 23/7/24: Half Adder.
Day 3 - 24/7/24: Full Adder
