INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vitis_HLS/2022.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling histogram_test.cpp_pre.cpp.tb.cpp
   Compiling histogram.cpp_pre.cpp.tb.cpp
   Compiling apatb_histogram.cpp
   Compiling apatb_histogram_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-322] Starting VHDL simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
TEST 1 PASSED

C:\Users\Elija\AppData\Roaming\Xilinx\Vitis\histogram\solution1\sim\vhdl>set PATH= 

C:\Users\Elija\AppData\Roaming\Xilinx\Vitis\histogram\solution1\sim\vhdl>call C:/Xilinx/Vivado/2022.2/bin/xelab xil_defaultlib.apatb_histogram_top glbl -Oenable_linking_all_libraries  -prj histogram.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L unisims_ver -L xpm  -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib "ieee_proposed=./ieee_proposed" -s histogram  
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_histogram_top glbl -Oenable_linking_all_libraries -prj histogram.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib ieee_proposed=./ieee_proposed -s histogram 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Elija/AppData/Roaming/Xilinx/Vitis/histogram/solution1/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Elija/AppData/Roaming/Xilinx/Vitis/histogram/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Elija/AppData/Roaming/Xilinx/Vitis/histogram/solution1/sim/vhdl/AESL_automem_feature.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_feature'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Elija/AppData/Roaming/Xilinx/Vitis/histogram/solution1/sim/vhdl/AESL_automem_hist.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_hist'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Elija/AppData/Roaming/Xilinx/Vitis/histogram/solution1/sim/vhdl/AESL_automem_weight.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_automem_weight'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Elija/AppData/Roaming/Xilinx/Vitis/histogram/solution1/sim/vhdl/histogram.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'apatb_histogram_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Elija/AppData/Roaming/Xilinx/Vitis/histogram/solution1/sim/vhdl/histogram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'histogram'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Elija/AppData/Roaming/Xilinx/Vitis/histogram/solution1/sim/vhdl/histogram_flow_control_loop_pipe_sequential_init.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'histogram_flow_control_loop_pipe_sequential_init'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Elija/AppData/Roaming/Xilinx/Vitis/histogram/solution1/sim/vhdl/histogram_histogram_Pipeline_VITIS_LOOP_13_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'histogram_histogram_Pipeline_VITIS_LOOP_13_1'
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling module work.glbl
Compiling architecture behav of entity xil_defaultlib.histogram_flow_control_loop_pipe_sequential_init [histogram_flow_control_loop_pipe...]
Compiling architecture behav of entity xil_defaultlib.histogram_histogram_Pipeline_VITIS_LOOP_13_1 [histogram_histogram_pipeline_vit...]
Compiling architecture behav of entity xil_defaultlib.histogram [histogram_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_feature [aesl_automem_feature_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_weight [aesl_automem_weight_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_hist [aesl_automem_hist_default]
Compiling architecture behav of entity xil_defaultlib.apatb_histogram_top
Built simulation snapshot histogram

****** xsim v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/histogram/xsim_script.tcl
# xsim {histogram} -autoloadwcfg -tclbatch {histogram.tcl}
Time resolution is 1 ps
source histogram.tcl
## run all
Note: simulation done!
Time: 10182500 ps  Iteration: 1  Process: /apatb_histogram_top/generate_sim_done_proc  File: C:/Users/Elija/AppData/Roaming/Xilinx/Vitis/histogram/solution1/sim/vhdl/histogram.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 10182500 ps  Iteration: 1  Process: /apatb_histogram_top/generate_sim_done_proc  File: C:/Users/Elija/AppData/Roaming/Xilinx/Vitis/histogram/solution1/sim/vhdl/histogram.autotb.vhd
$finish called at time : 10182500 ps
## quit
INFO: [Common 17-206] Exiting xsim at Wed Apr 26 10:58:34 2023...
TEST 1 PASSED
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
