Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Sep  6 14:20:06 2022
| Host         : Andrey-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_maquina_estado_calcu_con_teclado_timing_summary_routed.rpt -pb top_maquina_estado_calcu_con_teclado_timing_summary_routed.pb -rpx top_maquina_estado_calcu_con_teclado_timing_summary_routed.rpx -warn_on_violation
| Design       : top_maquina_estado_calcu_con_teclado
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mode_calculadora/module_control/leds_rgb_control/digit_select_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     86.751        0.000                      0                 1245        0.120        0.000                      0                 1245        2.633        0.000                       0                   691  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                 ------------         ----------      --------------
generate_clock_10Mhz/inst/CLK_100MHZ  {0.000 5.000}        10.000          100.000         
  CLK_10MHZ_WCLK                      {0.000 50.000}       100.000         10.000          
  clkfbout_WCLK                       {0.000 25.000}       50.000          20.000          
sys_clk_pin                           {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
generate_clock_10Mhz/inst/CLK_100MHZ                                                                                                                                                    3.000        0.000                       0                     1  
  CLK_10MHZ_WCLK                           86.751        0.000                      0                 1245        0.120        0.000                      0                 1245       49.500        0.000                       0                   687  
  clkfbout_WCLK                                                                                                                                                                         2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  generate_clock_10Mhz/inst/CLK_100MHZ
  To Clock:  generate_clock_10Mhz/inst/CLK_100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         generate_clock_10Mhz/inst/CLK_100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { generate_clock_10Mhz/inst/CLK_100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK
  To Clock:  CLK_10MHZ_WCLK

Setup :            0  Failing Endpoints,  Worst Slack       86.751ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             86.751ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[26][5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        12.913ns  (logic 1.651ns (12.786%)  route 11.262ns (87.214%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.456ns = ( 96.544 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.909ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.253     1.253    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.620    -3.909    module_memoria_calcu/CLK_10MHZ
    SLICE_X10Y131        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y131        FDRE (Prop_fdre_C_Q)         0.478    -3.431 r  module_memoria_calcu/addr_rs2_i_reg[0]/Q
                         net (fo=128, routed)         4.596     1.165    module_memoria_calcu/addr_rs2_i[0]
    SLICE_X8Y126         LUT6 (Prop_lut6_I4_O)        0.295     1.460 f  module_memoria_calcu/state[1]_i_9/O
                         net (fo=1, routed)           0.000     1.460    module_memoria_calcu/state[1]_i_9_n_0
    SLICE_X8Y126         MUXF7 (Prop_muxf7_I0_O)      0.209     1.669 f  module_memoria_calcu/state_reg[1]_i_4/O
                         net (fo=1, routed)           0.797     2.465    module_memoria_calcu/state_reg[1]_i_4_n_0
    SLICE_X8Y127         LUT6 (Prop_lut6_I1_O)        0.297     2.762 f  module_memoria_calcu/state[1]_i_2/O
                         net (fo=18, routed)          1.635     4.397    module_memoria_calcu/out_reg2[1]
    SLICE_X2Y128         LUT5 (Prop_lut5_I0_O)        0.124     4.521 f  module_memoria_calcu/memoria[31][13]_i_3/O
                         net (fo=2, routed)           0.680     5.201    module_memoria_calcu/memoria[31][13]_i_3_n_0
    SLICE_X2Y128         LUT3 (Prop_lut3_I0_O)        0.124     5.325 f  module_memoria_calcu/memoria[31][13]_i_2/O
                         net (fo=2, routed)           0.824     6.149    mode_calculadora/module_control/memoria_reg[31][13]
    SLICE_X2Y126         LUT6 (Prop_lut6_I3_O)        0.124     6.273 r  mode_calculadora/module_control/memoria[31][5]_i_1/O
                         net (fo=31, routed)          2.731     9.004    module_memoria_calcu/D[4]
    SLICE_X14Y122        FDRE                                         r  module_memoria_calcu/memoria_reg[26][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.181   101.181    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    93.325 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    94.959    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.050 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.494    96.544    module_memoria_calcu/CLK_10MHZ
    SLICE_X14Y122        FDRE                                         r  module_memoria_calcu/memoria_reg[26][5]/C
                         clock pessimism             -0.500    96.044    
                         clock uncertainty           -0.226    95.818    
    SLICE_X14Y122        FDRE (Setup_fdre_C_D)       -0.063    95.755    module_memoria_calcu/memoria_reg[26][5]
  -------------------------------------------------------------------
                         required time                         95.755    
                         arrival time                          -9.004    
  -------------------------------------------------------------------
                         slack                                 86.751    

Slack (MET) :             86.791ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[29][9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        12.905ns  (logic 1.651ns (12.793%)  route 11.254ns (87.207%))
  Logic Levels:           6  (LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.457ns = ( 96.543 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.909ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.253     1.253    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.620    -3.909    module_memoria_calcu/CLK_10MHZ
    SLICE_X10Y131        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y131        FDRE (Prop_fdre_C_Q)         0.478    -3.431 r  module_memoria_calcu/addr_rs2_i_reg[0]/Q
                         net (fo=128, routed)         4.596     1.165    module_memoria_calcu/addr_rs2_i[0]
    SLICE_X8Y126         LUT6 (Prop_lut6_I4_O)        0.295     1.460 r  module_memoria_calcu/state[1]_i_9/O
                         net (fo=1, routed)           0.000     1.460    module_memoria_calcu/state[1]_i_9_n_0
    SLICE_X8Y126         MUXF7 (Prop_muxf7_I0_O)      0.209     1.669 r  module_memoria_calcu/state_reg[1]_i_4/O
                         net (fo=1, routed)           0.797     2.465    module_memoria_calcu/state_reg[1]_i_4_n_0
    SLICE_X8Y127         LUT6 (Prop_lut6_I1_O)        0.297     2.762 r  module_memoria_calcu/state[1]_i_2/O
                         net (fo=18, routed)          1.792     4.554    module_memoria_calcu/out_reg2[1]
    SLICE_X3Y129         LUT6 (Prop_lut6_I5_O)        0.124     4.678 f  module_memoria_calcu/memoria[31][15]_i_9/O
                         net (fo=2, routed)           0.584     5.262    module_memoria_calcu/memoria[31][15]_i_9_n_0
    SLICE_X3Y128         LUT6 (Prop_lut6_I2_O)        0.124     5.386 f  module_memoria_calcu/memoria[31][15]_i_7/O
                         net (fo=12, routed)          0.677     6.063    mode_calculadora/module_control/memoria_reg[31][15]_1
    SLICE_X2Y128         LUT6 (Prop_lut6_I5_O)        0.124     6.187 r  mode_calculadora/module_control/memoria[31][9]_i_1/O
                         net (fo=31, routed)          2.809     8.996    module_memoria_calcu/D[8]
    SLICE_X8Y123         FDRE                                         r  module_memoria_calcu/memoria_reg[29][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.181   101.181    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    93.325 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    94.959    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.050 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.493    96.543    module_memoria_calcu/CLK_10MHZ
    SLICE_X8Y123         FDRE                                         r  module_memoria_calcu/memoria_reg[29][9]/C
                         clock pessimism             -0.500    96.043    
                         clock uncertainty           -0.226    95.817    
    SLICE_X8Y123         FDRE (Setup_fdre_C_D)       -0.030    95.787    module_memoria_calcu/memoria_reg[29][9]
  -------------------------------------------------------------------
                         required time                         95.787    
                         arrival time                          -8.996    
  -------------------------------------------------------------------
                         slack                                 86.791    

Slack (MET) :             86.861ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[26][12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        12.808ns  (logic 1.651ns (12.891%)  route 11.157ns (87.109%))
  Logic Levels:           6  (LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.456ns = ( 96.544 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.909ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.253     1.253    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.620    -3.909    module_memoria_calcu/CLK_10MHZ
    SLICE_X10Y131        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y131        FDRE (Prop_fdre_C_Q)         0.478    -3.431 r  module_memoria_calcu/addr_rs2_i_reg[0]/Q
                         net (fo=128, routed)         4.596     1.165    module_memoria_calcu/addr_rs2_i[0]
    SLICE_X8Y126         LUT6 (Prop_lut6_I4_O)        0.295     1.460 r  module_memoria_calcu/state[1]_i_9/O
                         net (fo=1, routed)           0.000     1.460    module_memoria_calcu/state[1]_i_9_n_0
    SLICE_X8Y126         MUXF7 (Prop_muxf7_I0_O)      0.209     1.669 r  module_memoria_calcu/state_reg[1]_i_4/O
                         net (fo=1, routed)           0.797     2.465    module_memoria_calcu/state_reg[1]_i_4_n_0
    SLICE_X8Y127         LUT6 (Prop_lut6_I1_O)        0.297     2.762 r  module_memoria_calcu/state[1]_i_2/O
                         net (fo=18, routed)          1.792     4.554    module_memoria_calcu/out_reg2[1]
    SLICE_X3Y129         LUT6 (Prop_lut6_I5_O)        0.124     4.678 f  module_memoria_calcu/memoria[31][15]_i_9/O
                         net (fo=2, routed)           0.584     5.262    module_memoria_calcu/memoria[31][15]_i_9_n_0
    SLICE_X3Y128         LUT6 (Prop_lut6_I2_O)        0.124     5.386 f  module_memoria_calcu/memoria[31][15]_i_7/O
                         net (fo=12, routed)          1.000     6.387    mode_calculadora/module_control/memoria_reg[31][15]_1
    SLICE_X1Y126         LUT6 (Prop_lut6_I5_O)        0.124     6.511 r  mode_calculadora/module_control/memoria[31][12]_i_1/O
                         net (fo=31, routed)          2.388     8.899    module_memoria_calcu/D[11]
    SLICE_X14Y122        FDRE                                         r  module_memoria_calcu/memoria_reg[26][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.181   101.181    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    93.325 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    94.959    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.050 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.494    96.544    module_memoria_calcu/CLK_10MHZ
    SLICE_X14Y122        FDRE                                         r  module_memoria_calcu/memoria_reg[26][12]/C
                         clock pessimism             -0.500    96.044    
                         clock uncertainty           -0.226    95.818    
    SLICE_X14Y122        FDRE (Setup_fdre_C_D)       -0.058    95.760    module_memoria_calcu/memoria_reg[26][12]
  -------------------------------------------------------------------
                         required time                         95.760    
                         arrival time                          -8.899    
  -------------------------------------------------------------------
                         slack                                 86.861    

Slack (MET) :             86.879ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[26][9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        12.766ns  (logic 1.651ns (12.932%)  route 11.115ns (87.068%))
  Logic Levels:           6  (LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.456ns = ( 96.544 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.909ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.253     1.253    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.620    -3.909    module_memoria_calcu/CLK_10MHZ
    SLICE_X10Y131        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y131        FDRE (Prop_fdre_C_Q)         0.478    -3.431 r  module_memoria_calcu/addr_rs2_i_reg[0]/Q
                         net (fo=128, routed)         4.596     1.165    module_memoria_calcu/addr_rs2_i[0]
    SLICE_X8Y126         LUT6 (Prop_lut6_I4_O)        0.295     1.460 r  module_memoria_calcu/state[1]_i_9/O
                         net (fo=1, routed)           0.000     1.460    module_memoria_calcu/state[1]_i_9_n_0
    SLICE_X8Y126         MUXF7 (Prop_muxf7_I0_O)      0.209     1.669 r  module_memoria_calcu/state_reg[1]_i_4/O
                         net (fo=1, routed)           0.797     2.465    module_memoria_calcu/state_reg[1]_i_4_n_0
    SLICE_X8Y127         LUT6 (Prop_lut6_I1_O)        0.297     2.762 r  module_memoria_calcu/state[1]_i_2/O
                         net (fo=18, routed)          1.792     4.554    module_memoria_calcu/out_reg2[1]
    SLICE_X3Y129         LUT6 (Prop_lut6_I5_O)        0.124     4.678 f  module_memoria_calcu/memoria[31][15]_i_9/O
                         net (fo=2, routed)           0.584     5.262    module_memoria_calcu/memoria[31][15]_i_9_n_0
    SLICE_X3Y128         LUT6 (Prop_lut6_I2_O)        0.124     5.386 f  module_memoria_calcu/memoria[31][15]_i_7/O
                         net (fo=12, routed)          0.677     6.063    mode_calculadora/module_control/memoria_reg[31][15]_1
    SLICE_X2Y128         LUT6 (Prop_lut6_I5_O)        0.124     6.187 r  mode_calculadora/module_control/memoria[31][9]_i_1/O
                         net (fo=31, routed)          2.670     8.858    module_memoria_calcu/D[8]
    SLICE_X9Y122         FDRE                                         r  module_memoria_calcu/memoria_reg[26][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.181   101.181    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    93.325 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    94.959    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.050 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.494    96.544    module_memoria_calcu/CLK_10MHZ
    SLICE_X9Y122         FDRE                                         r  module_memoria_calcu/memoria_reg[26][9]/C
                         clock pessimism             -0.500    96.044    
                         clock uncertainty           -0.226    95.818    
    SLICE_X9Y122         FDRE (Setup_fdre_C_D)       -0.081    95.737    module_memoria_calcu/memoria_reg[26][9]
  -------------------------------------------------------------------
                         required time                         95.737    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                 86.879    

Slack (MET) :             86.891ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[25][9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        12.806ns  (logic 1.651ns (12.892%)  route 11.155ns (87.108%))
  Logic Levels:           6  (LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.456ns = ( 96.544 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.909ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.253     1.253    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.620    -3.909    module_memoria_calcu/CLK_10MHZ
    SLICE_X10Y131        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y131        FDRE (Prop_fdre_C_Q)         0.478    -3.431 r  module_memoria_calcu/addr_rs2_i_reg[0]/Q
                         net (fo=128, routed)         4.596     1.165    module_memoria_calcu/addr_rs2_i[0]
    SLICE_X8Y126         LUT6 (Prop_lut6_I4_O)        0.295     1.460 r  module_memoria_calcu/state[1]_i_9/O
                         net (fo=1, routed)           0.000     1.460    module_memoria_calcu/state[1]_i_9_n_0
    SLICE_X8Y126         MUXF7 (Prop_muxf7_I0_O)      0.209     1.669 r  module_memoria_calcu/state_reg[1]_i_4/O
                         net (fo=1, routed)           0.797     2.465    module_memoria_calcu/state_reg[1]_i_4_n_0
    SLICE_X8Y127         LUT6 (Prop_lut6_I1_O)        0.297     2.762 r  module_memoria_calcu/state[1]_i_2/O
                         net (fo=18, routed)          1.792     4.554    module_memoria_calcu/out_reg2[1]
    SLICE_X3Y129         LUT6 (Prop_lut6_I5_O)        0.124     4.678 f  module_memoria_calcu/memoria[31][15]_i_9/O
                         net (fo=2, routed)           0.584     5.262    module_memoria_calcu/memoria[31][15]_i_9_n_0
    SLICE_X3Y128         LUT6 (Prop_lut6_I2_O)        0.124     5.386 f  module_memoria_calcu/memoria[31][15]_i_7/O
                         net (fo=12, routed)          0.677     6.063    mode_calculadora/module_control/memoria_reg[31][15]_1
    SLICE_X2Y128         LUT6 (Prop_lut6_I5_O)        0.124     6.187 r  mode_calculadora/module_control/memoria[31][9]_i_1/O
                         net (fo=31, routed)          2.710     8.897    module_memoria_calcu/D[8]
    SLICE_X8Y122         FDRE                                         r  module_memoria_calcu/memoria_reg[25][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.181   101.181    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    93.325 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    94.959    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.050 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.494    96.544    module_memoria_calcu/CLK_10MHZ
    SLICE_X8Y122         FDRE                                         r  module_memoria_calcu/memoria_reg[25][9]/C
                         clock pessimism             -0.500    96.044    
                         clock uncertainty           -0.226    95.818    
    SLICE_X8Y122         FDRE (Setup_fdre_C_D)       -0.030    95.788    module_memoria_calcu/memoria_reg[25][9]
  -------------------------------------------------------------------
                         required time                         95.788    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                 86.891    

Slack (MET) :             86.918ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[25][5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        12.751ns  (logic 1.651ns (12.948%)  route 11.100ns (87.052%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.454ns = ( 96.546 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.909ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.253     1.253    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.620    -3.909    module_memoria_calcu/CLK_10MHZ
    SLICE_X10Y131        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y131        FDRE (Prop_fdre_C_Q)         0.478    -3.431 r  module_memoria_calcu/addr_rs2_i_reg[0]/Q
                         net (fo=128, routed)         4.596     1.165    module_memoria_calcu/addr_rs2_i[0]
    SLICE_X8Y126         LUT6 (Prop_lut6_I4_O)        0.295     1.460 f  module_memoria_calcu/state[1]_i_9/O
                         net (fo=1, routed)           0.000     1.460    module_memoria_calcu/state[1]_i_9_n_0
    SLICE_X8Y126         MUXF7 (Prop_muxf7_I0_O)      0.209     1.669 f  module_memoria_calcu/state_reg[1]_i_4/O
                         net (fo=1, routed)           0.797     2.465    module_memoria_calcu/state_reg[1]_i_4_n_0
    SLICE_X8Y127         LUT6 (Prop_lut6_I1_O)        0.297     2.762 f  module_memoria_calcu/state[1]_i_2/O
                         net (fo=18, routed)          1.635     4.397    module_memoria_calcu/out_reg2[1]
    SLICE_X2Y128         LUT5 (Prop_lut5_I0_O)        0.124     4.521 f  module_memoria_calcu/memoria[31][13]_i_3/O
                         net (fo=2, routed)           0.680     5.201    module_memoria_calcu/memoria[31][13]_i_3_n_0
    SLICE_X2Y128         LUT3 (Prop_lut3_I0_O)        0.124     5.325 f  module_memoria_calcu/memoria[31][13]_i_2/O
                         net (fo=2, routed)           0.824     6.149    mode_calculadora/module_control/memoria_reg[31][13]
    SLICE_X2Y126         LUT6 (Prop_lut6_I3_O)        0.124     6.273 r  mode_calculadora/module_control/memoria[31][5]_i_1/O
                         net (fo=31, routed)          2.569     8.843    module_memoria_calcu/D[4]
    SLICE_X14Y121        FDRE                                         r  module_memoria_calcu/memoria_reg[25][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.181   101.181    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    93.325 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    94.959    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.050 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.496    96.546    module_memoria_calcu/CLK_10MHZ
    SLICE_X14Y121        FDRE                                         r  module_memoria_calcu/memoria_reg[25][5]/C
                         clock pessimism             -0.500    96.046    
                         clock uncertainty           -0.226    95.820    
    SLICE_X14Y121        FDRE (Setup_fdre_C_D)       -0.059    95.761    module_memoria_calcu/memoria_reg[25][5]
  -------------------------------------------------------------------
                         required time                         95.761    
                         arrival time                          -8.843    
  -------------------------------------------------------------------
                         slack                                 86.918    

Slack (MET) :             86.960ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[19][9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        12.760ns  (logic 1.651ns (12.939%)  route 11.109ns (87.061%))
  Logic Levels:           6  (LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.450ns = ( 96.550 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.909ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.253     1.253    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.620    -3.909    module_memoria_calcu/CLK_10MHZ
    SLICE_X10Y131        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y131        FDRE (Prop_fdre_C_Q)         0.478    -3.431 r  module_memoria_calcu/addr_rs2_i_reg[0]/Q
                         net (fo=128, routed)         4.596     1.165    module_memoria_calcu/addr_rs2_i[0]
    SLICE_X8Y126         LUT6 (Prop_lut6_I4_O)        0.295     1.460 r  module_memoria_calcu/state[1]_i_9/O
                         net (fo=1, routed)           0.000     1.460    module_memoria_calcu/state[1]_i_9_n_0
    SLICE_X8Y126         MUXF7 (Prop_muxf7_I0_O)      0.209     1.669 r  module_memoria_calcu/state_reg[1]_i_4/O
                         net (fo=1, routed)           0.797     2.465    module_memoria_calcu/state_reg[1]_i_4_n_0
    SLICE_X8Y127         LUT6 (Prop_lut6_I1_O)        0.297     2.762 r  module_memoria_calcu/state[1]_i_2/O
                         net (fo=18, routed)          1.792     4.554    module_memoria_calcu/out_reg2[1]
    SLICE_X3Y129         LUT6 (Prop_lut6_I5_O)        0.124     4.678 f  module_memoria_calcu/memoria[31][15]_i_9/O
                         net (fo=2, routed)           0.584     5.262    module_memoria_calcu/memoria[31][15]_i_9_n_0
    SLICE_X3Y128         LUT6 (Prop_lut6_I2_O)        0.124     5.386 f  module_memoria_calcu/memoria[31][15]_i_7/O
                         net (fo=12, routed)          0.677     6.063    mode_calculadora/module_control/memoria_reg[31][15]_1
    SLICE_X2Y128         LUT6 (Prop_lut6_I5_O)        0.124     6.187 r  mode_calculadora/module_control/memoria[31][9]_i_1/O
                         net (fo=31, routed)          2.664     8.851    module_memoria_calcu/D[8]
    SLICE_X10Y120        FDRE                                         r  module_memoria_calcu/memoria_reg[19][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.181   101.181    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    93.325 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    94.959    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.050 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.500    96.550    module_memoria_calcu/CLK_10MHZ
    SLICE_X10Y120        FDRE                                         r  module_memoria_calcu/memoria_reg[19][9]/C
                         clock pessimism             -0.500    96.050    
                         clock uncertainty           -0.226    95.824    
    SLICE_X10Y120        FDRE (Setup_fdre_C_D)       -0.013    95.811    module_memoria_calcu/memoria_reg[19][9]
  -------------------------------------------------------------------
                         required time                         95.811    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                 86.960    

Slack (MET) :             86.998ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[20][3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        12.670ns  (logic 1.651ns (13.031%)  route 11.019ns (86.969%))
  Logic Levels:           6  (LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.459ns = ( 96.541 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.909ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.253     1.253    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.620    -3.909    module_memoria_calcu/CLK_10MHZ
    SLICE_X10Y131        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y131        FDRE (Prop_fdre_C_Q)         0.478    -3.431 r  module_memoria_calcu/addr_rs2_i_reg[0]/Q
                         net (fo=128, routed)         4.596     1.165    module_memoria_calcu/addr_rs2_i[0]
    SLICE_X8Y126         LUT6 (Prop_lut6_I4_O)        0.295     1.460 f  module_memoria_calcu/state[1]_i_9/O
                         net (fo=1, routed)           0.000     1.460    module_memoria_calcu/state[1]_i_9_n_0
    SLICE_X8Y126         MUXF7 (Prop_muxf7_I0_O)      0.209     1.669 f  module_memoria_calcu/state_reg[1]_i_4/O
                         net (fo=1, routed)           0.797     2.465    module_memoria_calcu/state_reg[1]_i_4_n_0
    SLICE_X8Y127         LUT6 (Prop_lut6_I1_O)        0.297     2.762 f  module_memoria_calcu/state[1]_i_2/O
                         net (fo=18, routed)          1.599     4.361    module_memoria_calcu/out_reg2[1]
    SLICE_X0Y128         LUT6 (Prop_lut6_I2_O)        0.124     4.485 r  module_memoria_calcu/memoria[31][4]_i_3/O
                         net (fo=2, routed)           0.906     5.391    module_memoria_calcu/addr_rs2_i_reg[4]_2
    SLICE_X2Y129         LUT6 (Prop_lut6_I0_O)        0.124     5.515 r  module_memoria_calcu/memoria[31][3]_i_3/O
                         net (fo=1, routed)           0.578     6.093    mode_calculadora/module_control/memoria_reg[31][3]_0
    SLICE_X4Y129         LUT6 (Prop_lut6_I3_O)        0.124     6.217 r  mode_calculadora/module_control/memoria[31][3]_i_1/O
                         net (fo=31, routed)          2.544     8.761    module_memoria_calcu/D[2]
    SLICE_X14Y125        FDRE                                         r  module_memoria_calcu/memoria_reg[20][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.181   101.181    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    93.325 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    94.959    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.050 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.491    96.541    module_memoria_calcu/CLK_10MHZ
    SLICE_X14Y125        FDRE                                         r  module_memoria_calcu/memoria_reg[20][3]/C
                         clock pessimism             -0.500    96.041    
                         clock uncertainty           -0.226    95.815    
    SLICE_X14Y125        FDRE (Setup_fdre_C_D)       -0.056    95.759    module_memoria_calcu/memoria_reg[20][3]
  -------------------------------------------------------------------
                         required time                         95.759    
                         arrival time                          -8.761    
  -------------------------------------------------------------------
                         slack                                 86.998    

Slack (MET) :             87.000ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[25][12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        12.668ns  (logic 1.651ns (13.033%)  route 11.017ns (86.967%))
  Logic Levels:           6  (LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.457ns = ( 96.543 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.909ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.253     1.253    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.620    -3.909    module_memoria_calcu/CLK_10MHZ
    SLICE_X10Y131        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y131        FDRE (Prop_fdre_C_Q)         0.478    -3.431 r  module_memoria_calcu/addr_rs2_i_reg[0]/Q
                         net (fo=128, routed)         4.596     1.165    module_memoria_calcu/addr_rs2_i[0]
    SLICE_X8Y126         LUT6 (Prop_lut6_I4_O)        0.295     1.460 r  module_memoria_calcu/state[1]_i_9/O
                         net (fo=1, routed)           0.000     1.460    module_memoria_calcu/state[1]_i_9_n_0
    SLICE_X8Y126         MUXF7 (Prop_muxf7_I0_O)      0.209     1.669 r  module_memoria_calcu/state_reg[1]_i_4/O
                         net (fo=1, routed)           0.797     2.465    module_memoria_calcu/state_reg[1]_i_4_n_0
    SLICE_X8Y127         LUT6 (Prop_lut6_I1_O)        0.297     2.762 r  module_memoria_calcu/state[1]_i_2/O
                         net (fo=18, routed)          1.792     4.554    module_memoria_calcu/out_reg2[1]
    SLICE_X3Y129         LUT6 (Prop_lut6_I5_O)        0.124     4.678 f  module_memoria_calcu/memoria[31][15]_i_9/O
                         net (fo=2, routed)           0.584     5.262    module_memoria_calcu/memoria[31][15]_i_9_n_0
    SLICE_X3Y128         LUT6 (Prop_lut6_I2_O)        0.124     5.386 f  module_memoria_calcu/memoria[31][15]_i_7/O
                         net (fo=12, routed)          1.000     6.387    mode_calculadora/module_control/memoria_reg[31][15]_1
    SLICE_X1Y126         LUT6 (Prop_lut6_I5_O)        0.124     6.511 r  mode_calculadora/module_control/memoria[31][12]_i_1/O
                         net (fo=31, routed)          2.248     8.759    module_memoria_calcu/D[11]
    SLICE_X14Y123        FDRE                                         r  module_memoria_calcu/memoria_reg[25][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.181   101.181    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    93.325 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    94.959    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.050 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.493    96.543    module_memoria_calcu/CLK_10MHZ
    SLICE_X14Y123        FDRE                                         r  module_memoria_calcu/memoria_reg[25][12]/C
                         clock pessimism             -0.500    96.043    
                         clock uncertainty           -0.226    95.817    
    SLICE_X14Y123        FDRE (Setup_fdre_C_D)       -0.058    95.759    module_memoria_calcu/memoria_reg[25][12]
  -------------------------------------------------------------------
                         required time                         95.759    
                         arrival time                          -8.759    
  -------------------------------------------------------------------
                         slack                                 87.000    

Slack (MET) :             87.031ns  (required time - arrival time)
  Source:                 module_memoria_calcu/addr_rs2_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/memoria_reg[21][9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        12.687ns  (logic 1.651ns (13.013%)  route 11.036ns (86.987%))
  Logic Levels:           6  (LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.452ns = ( 96.548 - 100.000 ) 
    Source Clock Delay      (SCD):    -3.909ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.253     1.253    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.620    -3.909    module_memoria_calcu/CLK_10MHZ
    SLICE_X10Y131        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y131        FDRE (Prop_fdre_C_Q)         0.478    -3.431 r  module_memoria_calcu/addr_rs2_i_reg[0]/Q
                         net (fo=128, routed)         4.596     1.165    module_memoria_calcu/addr_rs2_i[0]
    SLICE_X8Y126         LUT6 (Prop_lut6_I4_O)        0.295     1.460 r  module_memoria_calcu/state[1]_i_9/O
                         net (fo=1, routed)           0.000     1.460    module_memoria_calcu/state[1]_i_9_n_0
    SLICE_X8Y126         MUXF7 (Prop_muxf7_I0_O)      0.209     1.669 r  module_memoria_calcu/state_reg[1]_i_4/O
                         net (fo=1, routed)           0.797     2.465    module_memoria_calcu/state_reg[1]_i_4_n_0
    SLICE_X8Y127         LUT6 (Prop_lut6_I1_O)        0.297     2.762 r  module_memoria_calcu/state[1]_i_2/O
                         net (fo=18, routed)          1.792     4.554    module_memoria_calcu/out_reg2[1]
    SLICE_X3Y129         LUT6 (Prop_lut6_I5_O)        0.124     4.678 f  module_memoria_calcu/memoria[31][15]_i_9/O
                         net (fo=2, routed)           0.584     5.262    module_memoria_calcu/memoria[31][15]_i_9_n_0
    SLICE_X3Y128         LUT6 (Prop_lut6_I2_O)        0.124     5.386 f  module_memoria_calcu/memoria[31][15]_i_7/O
                         net (fo=12, routed)          0.677     6.063    mode_calculadora/module_control/memoria_reg[31][15]_1
    SLICE_X2Y128         LUT6 (Prop_lut6_I5_O)        0.124     6.187 r  mode_calculadora/module_control/memoria[31][9]_i_1/O
                         net (fo=31, routed)          2.591     8.778    module_memoria_calcu/D[8]
    SLICE_X8Y118         FDRE                                         r  module_memoria_calcu/memoria_reg[21][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                   IBUF                         0.000   100.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           1.181   101.181    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    93.325 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    94.959    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.050 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         1.498    96.548    module_memoria_calcu/CLK_10MHZ
    SLICE_X8Y118         FDRE                                         r  module_memoria_calcu/memoria_reg[21][9]/C
                         clock pessimism             -0.500    96.048    
                         clock uncertainty           -0.226    95.822    
    SLICE_X8Y118         FDRE (Setup_fdre_C_D)       -0.013    95.809    module_memoria_calcu/memoria_reg[21][9]
  -------------------------------------------------------------------
                         required time                         95.809    
                         arrival time                          -8.778    
  -------------------------------------------------------------------
                         slack                                 87.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 barrido/barrido/contador_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/addr_rs2_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.457%)  route 0.067ns (26.543%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.562    -0.800    barrido/barrido/CLK_10MHZ
    SLICE_X11Y131        FDRE                                         r  barrido/barrido/contador_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.659 r  barrido/barrido/contador_reg[3]/Q
                         net (fo=3, routed)           0.067    -0.592    barrido/barrido/addr_rs2_swep[3]
    SLICE_X10Y131        LUT4 (Prop_lut4_I0_O)        0.045    -0.547 r  barrido/barrido/addr_rs2_i[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.547    module_memoria_calcu/addr_rs2_i_reg[4]_9[3]
    SLICE_X10Y131        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.481    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.831    -0.759    module_memoria_calcu/CLK_10MHZ
    SLICE_X10Y131        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[3]/C
                         clock pessimism             -0.028    -0.787    
    SLICE_X10Y131        FDRE (Hold_fdre_C_D)         0.120    -0.667    module_memoria_calcu/addr_rs2_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -0.547    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 barrido/barrido/contador_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/addr_rs2_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.331%)  route 0.112ns (37.669%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.562    -0.800    barrido/barrido/CLK_10MHZ
    SLICE_X11Y131        FDRE                                         r  barrido/barrido/contador_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y131        FDRE (Prop_fdre_C_Q)         0.141    -0.659 r  barrido/barrido/contador_reg[2]/Q
                         net (fo=4, routed)           0.112    -0.546    barrido/barrido/addr_rs2_swep[2]
    SLICE_X10Y131        LUT4 (Prop_lut4_I0_O)        0.045    -0.501 r  barrido/barrido/addr_rs2_i[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.501    module_memoria_calcu/addr_rs2_i_reg[4]_9[2]
    SLICE_X10Y131        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.481    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.831    -0.759    module_memoria_calcu/CLK_10MHZ
    SLICE_X10Y131        FDRE                                         r  module_memoria_calcu/addr_rs2_i_reg[2]/C
                         clock pessimism             -0.028    -0.787    
    SLICE_X10Y131        FDRE (Hold_fdre_C_D)         0.121    -0.666    module_memoria_calcu/addr_rs2_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.666    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/contador_full_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mode_calculadora/module_control/contador_full_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.563    -0.799    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X9Y132         FDSE                                         r  mode_calculadora/module_control/contador_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y132         FDSE (Prop_fdse_C_Q)         0.141    -0.658 r  mode_calculadora/module_control/contador_full_reg[0]/Q
                         net (fo=6, routed)           0.132    -0.526    mode_calculadora/module_control/contador_full_reg_n_0_[0]
    SLICE_X8Y132         LUT5 (Prop_lut5_I3_O)        0.048    -0.478 r  mode_calculadora/module_control/contador_full[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.478    mode_calculadora/module_control/contador_full[3]_i_2_n_0
    SLICE_X8Y132         FDRE                                         r  mode_calculadora/module_control/contador_full_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.481    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.832    -0.758    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X8Y132         FDRE                                         r  mode_calculadora/module_control/contador_full_reg[3]/C
                         clock pessimism             -0.028    -0.786    
    SLICE_X8Y132         FDRE (Hold_fdre_C_D)         0.131    -0.655    mode_calculadora/module_control/contador_full_reg[3]
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                          -0.478    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 teclado/u1/conta_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            teclado/ffc1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.189ns (62.968%)  route 0.111ns (37.032%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.771ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.591    -0.771    teclado/u1/CLK_10MHZ
    SLICE_X0Y131         FDRE                                         r  teclado/u1/conta_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.141    -0.630 r  teclado/u1/conta_o_reg[1]/Q
                         net (fo=3, routed)           0.111    -0.519    teclado/u1/counter_o_OBUF[1]
    SLICE_X1Y131         LUT3 (Prop_lut3_I0_O)        0.048    -0.471 r  teclado/u1/Q_i_1/O
                         net (fo=1, routed)           0.000    -0.471    teclado/ffc1/Q_reg_1
    SLICE_X1Y131         FDRE                                         r  teclado/ffc1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.481    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.862    -0.728    teclado/ffc1/CLK_10MHZ
    SLICE_X1Y131         FDRE                                         r  teclado/ffc1/Q_reg/C
                         clock pessimism             -0.030    -0.758    
    SLICE_X1Y131         FDRE (Hold_fdre_C_D)         0.107    -0.651    teclado/ffc1/Q_reg
  -------------------------------------------------------------------
                         required time                          0.651    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/addr_rs2_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mode_calculadora/module_control/addr_rs1_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.304%)  route 0.129ns (47.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.562    -0.800    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X9Y131         FDRE                                         r  mode_calculadora/module_control/addr_rs2_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y131         FDRE (Prop_fdre_C_Q)         0.141    -0.659 r  mode_calculadora/module_control/addr_rs2_o_reg[0]/Q
                         net (fo=2, routed)           0.129    -0.530    mode_calculadora/module_control/addr_rs2_o_reg[4]_0[0]
    SLICE_X8Y131         FDRE                                         r  mode_calculadora/module_control/addr_rs1_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.481    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.831    -0.759    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X8Y131         FDRE                                         r  mode_calculadora/module_control/addr_rs1_o_reg[0]/C
                         clock pessimism             -0.028    -0.787    
    SLICE_X8Y131         FDRE (Hold_fdre_C_D)         0.075    -0.712    mode_calculadora/module_control/addr_rs1_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.712    
                         arrival time                          -0.530    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/contador_full_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mode_calculadora/module_control/contador_full_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.563    -0.799    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X9Y132         FDSE                                         r  mode_calculadora/module_control/contador_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y132         FDSE (Prop_fdse_C_Q)         0.141    -0.658 r  mode_calculadora/module_control/contador_full_reg[0]/Q
                         net (fo=6, routed)           0.132    -0.526    mode_calculadora/module_control/contador_full_reg_n_0_[0]
    SLICE_X8Y132         LUT4 (Prop_lut4_I1_O)        0.045    -0.481 r  mode_calculadora/module_control/contador_full[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.481    mode_calculadora/module_control/contador_full[2]_i_1_n_0
    SLICE_X8Y132         FDRE                                         r  mode_calculadora/module_control/contador_full_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.481    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.832    -0.758    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X8Y132         FDRE                                         r  mode_calculadora/module_control/contador_full_reg[2]/C
                         clock pessimism             -0.028    -0.786    
    SLICE_X8Y132         FDRE (Hold_fdre_C_D)         0.120    -0.666    mode_calculadora/module_control/contador_full_reg[2]
  -------------------------------------------------------------------
                         required time                          0.666    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/contador_full_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mode_calculadora/module_control/contador_full_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.563    -0.799    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X9Y132         FDSE                                         r  mode_calculadora/module_control/contador_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y132         FDSE (Prop_fdse_C_Q)         0.141    -0.658 r  mode_calculadora/module_control/contador_full_reg[0]/Q
                         net (fo=6, routed)           0.136    -0.522    mode_calculadora/module_control/contador_full_reg_n_0_[0]
    SLICE_X8Y132         LUT3 (Prop_lut3_I2_O)        0.045    -0.477 r  mode_calculadora/module_control/contador_full[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.477    mode_calculadora/module_control/contador_full[1]_i_1_n_0
    SLICE_X8Y132         FDRE                                         r  mode_calculadora/module_control/contador_full_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.481    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.832    -0.758    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X8Y132         FDRE                                         r  mode_calculadora/module_control/contador_full_reg[1]/C
                         clock pessimism             -0.028    -0.786    
    SLICE_X8Y132         FDRE (Hold_fdre_C_D)         0.121    -0.665    mode_calculadora/module_control/contador_full_reg[1]
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/addr_rs1_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/addr_rs1_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.383%)  route 0.112ns (40.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.562    -0.800    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X8Y131         FDRE                                         r  mode_calculadora/module_control/addr_rs1_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y131         FDRE (Prop_fdre_C_Q)         0.164    -0.636 r  mode_calculadora/module_control/addr_rs1_o_reg[0]/Q
                         net (fo=1, routed)           0.112    -0.524    module_memoria_calcu/addr_rs1_i_reg[4]_9[0]
    SLICE_X8Y130         FDRE                                         r  module_memoria_calcu/addr_rs1_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.481    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.830    -0.760    module_memoria_calcu/CLK_10MHZ
    SLICE_X8Y130         FDRE                                         r  module_memoria_calcu/addr_rs1_i_reg[0]/C
                         clock pessimism             -0.027    -0.787    
    SLICE_X8Y130         FDRE (Hold_fdre_C_D)         0.075    -0.712    module_memoria_calcu/addr_rs1_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.712    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/addr_rs2_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mode_calculadora/module_control/addr_rs1_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.562    -0.800    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X9Y131         FDRE                                         r  mode_calculadora/module_control/addr_rs2_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y131         FDRE (Prop_fdre_C_Q)         0.141    -0.659 r  mode_calculadora/module_control/addr_rs2_o_reg[3]/Q
                         net (fo=2, routed)           0.128    -0.530    mode_calculadora/module_control/addr_rs2_o_reg[4]_0[3]
    SLICE_X8Y131         FDRE                                         r  mode_calculadora/module_control/addr_rs1_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.481    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.831    -0.759    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X8Y131         FDRE                                         r  mode_calculadora/module_control/addr_rs1_o_reg[3]/C
                         clock pessimism             -0.028    -0.787    
    SLICE_X8Y131         FDRE (Hold_fdre_C_D)         0.063    -0.724    mode_calculadora/module_control/addr_rs1_o_reg[3]
  -------------------------------------------------------------------
                         required time                          0.724    
                         arrival time                          -0.530    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 mode_calculadora/module_control/addr_rs1_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            module_memoria_calcu/addr_rs1_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    0.027ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.440    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.562    -0.800    mode_calculadora/module_control/CLK_10MHZ
    SLICE_X8Y131         FDRE                                         r  mode_calculadora/module_control/addr_rs1_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y131         FDRE (Prop_fdre_C_Q)         0.164    -0.636 r  mode_calculadora/module_control/addr_rs1_o_reg[2]/Q
                         net (fo=1, routed)           0.110    -0.526    module_memoria_calcu/addr_rs1_i_reg[4]_9[2]
    SLICE_X8Y130         FDRE                                         r  module_memoria_calcu/addr_rs1_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100Mhz_pi_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.481    generate_clock_10Mhz/inst/CLK_100MHZ
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=685, routed)         0.830    -0.760    module_memoria_calcu/CLK_10MHZ
    SLICE_X8Y130         FDRE                                         r  module_memoria_calcu/addr_rs1_i_reg[2]/C
                         clock pessimism             -0.027    -0.787    
    SLICE_X8Y130         FDRE (Hold_fdre_C_D)         0.063    -0.724    module_memoria_calcu/addr_rs1_i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.724    
                         arrival time                          -0.526    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_10MHZ_WCLK
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  generate_clock_10Mhz/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C             n/a            1.000         100.000     99.000     SLICE_X6Y129    FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X4Y130    FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X4Y130    FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X4Y130    FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X5Y130    FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X5Y130    FSM_onehot_state_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X7Y131    mode_calculadora/module_control/contador_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X6Y130    mode_calculadora/module_control/led_error_o_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X7Y131    mode_calculadora/module_control/contador_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X8Y119    module_memoria_calcu/memoria_reg[18][8]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X4Y125    module_memoria_calcu/memoria_reg[23][0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X4Y125    module_memoria_calcu/memoria_reg[23][11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X4Y125    module_memoria_calcu/memoria_reg[23][2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X7Y127    module_memoria_calcu/memoria_reg[24][0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X9Y126    module_memoria_calcu/memoria_reg[28][1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X9Y126    module_memoria_calcu/memoria_reg[28][3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X9Y126    module_memoria_calcu/memoria_reg[28][6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X7Y118    module_memoria_calcu/memoria_reg[28][8]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X6Y129    FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X7Y131    mode_calculadora/module_control/contador_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X3Y132    mode_calculadora/module_control/led_operacion_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X3Y132    mode_calculadora/module_control/led_operacion_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X3Y132    mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X3Y132    mode_calculadora/module_control/leds_rgb_control/digit_select_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X3Y132    mode_calculadora/module_control/leds_rgb_control/digit_select_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X3Y132    mode_calculadora/module_control/leds_rgb_control/digit_select_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y123    module_memoria_calcu/memoria_reg[13][6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X2Y123    module_memoria_calcu/memoria_reg[13][7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_WCLK
  To Clock:  clkfbout_WCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_WCLK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  generate_clock_10Mhz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT



