Warning (10268): Verilog HDL information at uart_tx.v(48): always construct contains both blocking and non-blocking assignments File: C:/Users/SRIVIDYA/Downloads/sem 5/eyantra/sreeram/eb_1039_task2a/eb_1039_task2a/t2a_uart/uart_tx/code/uart_tx.v Line: 48
