{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1688403723818 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688403723819 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul  3 13:02:03 2023 " "Processing started: Mon Jul  3 13:02:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688403723819 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688403723819 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688403723819 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1688403724025 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1688403724025 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "de2_115.v(404) " "Verilog HDL information at de2_115.v(404): always construct contains both blocking and non-blocking assignments" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 404 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1688403729231 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 de2_115.v(595) " "Verilog HDL Expression warning at de2_115.v(595): truncated literal to match 8 bits" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 595 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1688403729231 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de2_115.v 4 4 " "Using design file de2_115.v, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ScoreDecoder " "Found entity 1: ScoreDecoder" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688403729232 ""} { "Info" "ISGN_ENTITY_NAME" "2 VGAController " "Found entity 2: VGAController" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688403729232 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE2_115 " "Found entity 3: DE2_115" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688403729232 ""} { "Info" "ISGN_ENTITY_NAME" "4 VGAFrequency " "Found entity 4: VGAFrequency" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 630 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688403729232 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1688403729232 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115 " "Elaborating entity \"DE2_115\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1688403729236 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 de2_115.v(347) " "Verilog HDL assignment warning at de2_115.v(347): truncated value with size 32 to match size of target (21)" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688403729237 "|DE2_115"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 de2_115.v(354) " "Verilog HDL assignment warning at de2_115.v(354): truncated value with size 32 to match size of target (21)" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688403729237 "|DE2_115"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 de2_115.v(367) " "Verilog HDL assignment warning at de2_115.v(367): truncated value with size 32 to match size of target (11)" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688403729237 "|DE2_115"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 de2_115.v(373) " "Verilog HDL assignment warning at de2_115.v(373): truncated value with size 32 to match size of target (11)" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688403729237 "|DE2_115"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 de2_115.v(391) " "Verilog HDL assignment warning at de2_115.v(391): truncated value with size 32 to match size of target (11)" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688403729238 "|DE2_115"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 de2_115.v(397) " "Verilog HDL assignment warning at de2_115.v(397): truncated value with size 32 to match size of target (11)" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688403729238 "|DE2_115"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 de2_115.v(410) " "Verilog HDL assignment warning at de2_115.v(410): truncated value with size 32 to match size of target (11)" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688403729238 "|DE2_115"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 de2_115.v(411) " "Verilog HDL assignment warning at de2_115.v(411): truncated value with size 32 to match size of target (11)" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688403729238 "|DE2_115"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 de2_115.v(414) " "Verilog HDL assignment warning at de2_115.v(414): truncated value with size 32 to match size of target (11)" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688403729238 "|DE2_115"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 de2_115.v(415) " "Verilog HDL assignment warning at de2_115.v(415): truncated value with size 32 to match size of target (11)" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688403729238 "|DE2_115"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 de2_115.v(418) " "Verilog HDL assignment warning at de2_115.v(418): truncated value with size 32 to match size of target (11)" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688403729238 "|DE2_115"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 de2_115.v(419) " "Verilog HDL assignment warning at de2_115.v(419): truncated value with size 32 to match size of target (11)" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688403729238 "|DE2_115"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 de2_115.v(422) " "Verilog HDL assignment warning at de2_115.v(422): truncated value with size 32 to match size of target (11)" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688403729238 "|DE2_115"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 de2_115.v(423) " "Verilog HDL assignment warning at de2_115.v(423): truncated value with size 32 to match size of target (11)" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688403729238 "|DE2_115"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 de2_115.v(444) " "Verilog HDL assignment warning at de2_115.v(444): truncated value with size 32 to match size of target (4)" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688403729239 "|DE2_115"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 de2_115.v(450) " "Verilog HDL assignment warning at de2_115.v(450): truncated value with size 32 to match size of target (4)" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688403729239 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG de2_115.v(258) " "Output port \"LEDG\" at de2_115.v(258) has no driver" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 258 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688403729242 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..11\] de2_115.v(259) " "Output port \"LEDR\[17..11\]\" at de2_115.v(259) has no driver" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 259 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688403729242 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 de2_115.v(268) " "Output port \"HEX0\" at de2_115.v(268) has no driver" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 268 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688403729242 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 de2_115.v(269) " "Output port \"HEX1\" at de2_115.v(269) has no driver" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 269 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688403729242 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 de2_115.v(270) " "Output port \"HEX2\" at de2_115.v(270) has no driver" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 270 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688403729242 "|DE2_115"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 de2_115.v(271) " "Output port \"HEX3\" at de2_115.v(271) has no driver" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 271 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688403729242 "|DE2_115"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGAFrequency VGAFrequency:VGAFreq " "Elaborating entity \"VGAFrequency\" for hierarchy \"VGAFrequency:VGAFreq\"" {  } { { "de2_115.v" "VGAFreq" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688403729259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGAFrequency:VGAFreq\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGAFrequency:VGAFreq\|altpll:altpll_component\"" {  } { { "de2_115.v" "altpll_component" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688403729286 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGAFrequency:VGAFreq\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGAFrequency:VGAFreq\|altpll:altpll_component\"" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 690 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688403729287 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGAFrequency:VGAFreq\|altpll:altpll_component " "Instantiated megafunction \"VGAFrequency:VGAFreq\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 54 " "Parameter \"clk0_multiply_by\" = \"54\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=VGAFrequency " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=VGAFrequency\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729287 ""}  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 690 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1688403729287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vgafrequency_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vgafrequency_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGAFrequency_altpll " "Found entity 1: VGAFrequency_altpll" {  } { { "db/vgafrequency_altpll.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/db/vgafrequency_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688403729315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688403729315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGAFrequency_altpll VGAFrequency:VGAFreq\|altpll:altpll_component\|VGAFrequency_altpll:auto_generated " "Elaborating entity \"VGAFrequency_altpll\" for hierarchy \"VGAFrequency:VGAFreq\|altpll:altpll_component\|VGAFrequency_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688403729316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGAController VGAController:VGAControl " "Elaborating entity \"VGAController\" for hierarchy \"VGAController:VGAControl\"" {  } { { "de2_115.v" "VGAControl" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688403729317 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 de2_115.v(145) " "Verilog HDL assignment warning at de2_115.v(145): truncated value with size 32 to match size of target (11)" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688403729318 "|DE2_115|VGAController:VGAControl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 de2_115.v(146) " "Verilog HDL assignment warning at de2_115.v(146): truncated value with size 32 to match size of target (11)" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688403729318 "|DE2_115|VGAController:VGAControl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 de2_115.v(154) " "Verilog HDL assignment warning at de2_115.v(154): truncated value with size 32 to match size of target (11)" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688403729318 "|DE2_115|VGAController:VGAControl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 de2_115.v(162) " "Verilog HDL assignment warning at de2_115.v(162): truncated value with size 32 to match size of target (11)" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688403729318 "|DE2_115|VGAController:VGAControl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ScoreDecoder ScoreDecoder:p1 " "Elaborating entity \"ScoreDecoder\" for hierarchy \"ScoreDecoder:p1\"" {  } { { "de2_115.v" "p1" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688403729323 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "de2_115.v(19) " "Verilog HDL Case Statement warning at de2_115.v(19): incomplete case statement has no default case item" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 19 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1688403729323 "|DE2_115|ScoreDecoder:p1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Hex1 de2_115.v(19) " "Verilog HDL Always Construct warning at de2_115.v(19): inferring latch(es) for variable \"Hex1\", which holds its previous value in one or more paths through the always construct" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1688403729324 "|DE2_115|ScoreDecoder:p1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Hex2 de2_115.v(19) " "Verilog HDL Always Construct warning at de2_115.v(19): inferring latch(es) for variable \"Hex2\", which holds its previous value in one or more paths through the always construct" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1688403729324 "|DE2_115|ScoreDecoder:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Hex2\[0\] de2_115.v(19) " "Inferred latch for \"Hex2\[0\]\" at de2_115.v(19)" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688403729324 "|DE2_115|ScoreDecoder:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Hex2\[1\] de2_115.v(19) " "Inferred latch for \"Hex2\[1\]\" at de2_115.v(19)" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688403729324 "|DE2_115|ScoreDecoder:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Hex2\[2\] de2_115.v(19) " "Inferred latch for \"Hex2\[2\]\" at de2_115.v(19)" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688403729324 "|DE2_115|ScoreDecoder:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Hex2\[3\] de2_115.v(19) " "Inferred latch for \"Hex2\[3\]\" at de2_115.v(19)" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688403729324 "|DE2_115|ScoreDecoder:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Hex2\[4\] de2_115.v(19) " "Inferred latch for \"Hex2\[4\]\" at de2_115.v(19)" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688403729324 "|DE2_115|ScoreDecoder:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Hex2\[5\] de2_115.v(19) " "Inferred latch for \"Hex2\[5\]\" at de2_115.v(19)" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688403729324 "|DE2_115|ScoreDecoder:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Hex2\[6\] de2_115.v(19) " "Inferred latch for \"Hex2\[6\]\" at de2_115.v(19)" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688403729324 "|DE2_115|ScoreDecoder:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Hex1\[0\] de2_115.v(19) " "Inferred latch for \"Hex1\[0\]\" at de2_115.v(19)" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688403729324 "|DE2_115|ScoreDecoder:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Hex1\[1\] de2_115.v(19) " "Inferred latch for \"Hex1\[1\]\" at de2_115.v(19)" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688403729324 "|DE2_115|ScoreDecoder:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Hex1\[2\] de2_115.v(19) " "Inferred latch for \"Hex1\[2\]\" at de2_115.v(19)" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688403729324 "|DE2_115|ScoreDecoder:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Hex1\[3\] de2_115.v(19) " "Inferred latch for \"Hex1\[3\]\" at de2_115.v(19)" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688403729324 "|DE2_115|ScoreDecoder:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Hex1\[4\] de2_115.v(19) " "Inferred latch for \"Hex1\[4\]\" at de2_115.v(19)" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688403729324 "|DE2_115|ScoreDecoder:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Hex1\[5\] de2_115.v(19) " "Inferred latch for \"Hex1\[5\]\" at de2_115.v(19)" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688403729324 "|DE2_115|ScoreDecoder:p1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Hex1\[6\] de2_115.v(19) " "Inferred latch for \"Hex1\[6\]\" at de2_115.v(19)" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688403729324 "|DE2_115|ScoreDecoder:p1"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ScoreDecoder:p2\|Hex2\[1\] " "LATCH primitive \"ScoreDecoder:p2\|Hex2\[1\]\" is permanently enabled" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688403729376 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ScoreDecoder:p2\|Hex2\[2\] " "LATCH primitive \"ScoreDecoder:p2\|Hex2\[2\]\" is permanently enabled" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688403729376 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ScoreDecoder:p1\|Hex2\[1\] " "LATCH primitive \"ScoreDecoder:p1\|Hex2\[1\]\" is permanently enabled" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688403729376 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ScoreDecoder:p1\|Hex2\[2\] " "LATCH primitive \"ScoreDecoder:p1\|Hex2\[2\]\" is permanently enabled" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688403729376 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ScoreDecoder:p2\|Hex1\[0\] " "LATCH primitive \"ScoreDecoder:p2\|Hex1\[0\]\" is permanently enabled" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688403729480 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ScoreDecoder:p2\|Hex1\[1\] " "LATCH primitive \"ScoreDecoder:p2\|Hex1\[1\]\" is permanently enabled" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688403729480 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ScoreDecoder:p2\|Hex1\[2\] " "LATCH primitive \"ScoreDecoder:p2\|Hex1\[2\]\" is permanently enabled" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688403729480 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ScoreDecoder:p2\|Hex1\[3\] " "LATCH primitive \"ScoreDecoder:p2\|Hex1\[3\]\" is permanently enabled" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688403729480 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ScoreDecoder:p2\|Hex1\[4\] " "LATCH primitive \"ScoreDecoder:p2\|Hex1\[4\]\" is permanently enabled" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688403729480 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ScoreDecoder:p2\|Hex1\[5\] " "LATCH primitive \"ScoreDecoder:p2\|Hex1\[5\]\" is permanently enabled" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688403729480 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ScoreDecoder:p2\|Hex1\[6\] " "LATCH primitive \"ScoreDecoder:p2\|Hex1\[6\]\" is permanently enabled" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688403729480 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ScoreDecoder:p1\|Hex1\[0\] " "LATCH primitive \"ScoreDecoder:p1\|Hex1\[0\]\" is permanently enabled" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688403729480 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ScoreDecoder:p1\|Hex1\[1\] " "LATCH primitive \"ScoreDecoder:p1\|Hex1\[1\]\" is permanently enabled" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688403729480 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ScoreDecoder:p1\|Hex1\[2\] " "LATCH primitive \"ScoreDecoder:p1\|Hex1\[2\]\" is permanently enabled" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688403729480 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ScoreDecoder:p1\|Hex1\[3\] " "LATCH primitive \"ScoreDecoder:p1\|Hex1\[3\]\" is permanently enabled" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688403729480 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ScoreDecoder:p1\|Hex1\[4\] " "LATCH primitive \"ScoreDecoder:p1\|Hex1\[4\]\" is permanently enabled" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688403729480 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ScoreDecoder:p1\|Hex1\[5\] " "LATCH primitive \"ScoreDecoder:p1\|Hex1\[5\]\" is permanently enabled" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688403729480 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ScoreDecoder:p1\|Hex1\[6\] " "LATCH primitive \"ScoreDecoder:p1\|Hex1\[6\]\" is permanently enabled" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688403729480 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ScoreDecoder:p2\|Hex1\[0\] " "LATCH primitive \"ScoreDecoder:p2\|Hex1\[0\]\" is permanently enabled" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688403729538 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ScoreDecoder:p2\|Hex1\[1\] " "LATCH primitive \"ScoreDecoder:p2\|Hex1\[1\]\" is permanently enabled" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688403729538 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ScoreDecoder:p2\|Hex1\[2\] " "LATCH primitive \"ScoreDecoder:p2\|Hex1\[2\]\" is permanently enabled" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688403729538 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ScoreDecoder:p2\|Hex1\[3\] " "LATCH primitive \"ScoreDecoder:p2\|Hex1\[3\]\" is permanently enabled" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688403729538 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ScoreDecoder:p2\|Hex1\[4\] " "LATCH primitive \"ScoreDecoder:p2\|Hex1\[4\]\" is permanently enabled" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688403729538 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ScoreDecoder:p2\|Hex1\[5\] " "LATCH primitive \"ScoreDecoder:p2\|Hex1\[5\]\" is permanently enabled" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688403729538 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ScoreDecoder:p2\|Hex1\[6\] " "LATCH primitive \"ScoreDecoder:p2\|Hex1\[6\]\" is permanently enabled" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688403729538 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ScoreDecoder:p1\|Hex1\[0\] " "LATCH primitive \"ScoreDecoder:p1\|Hex1\[0\]\" is permanently enabled" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688403729538 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ScoreDecoder:p1\|Hex1\[1\] " "LATCH primitive \"ScoreDecoder:p1\|Hex1\[1\]\" is permanently enabled" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688403729538 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ScoreDecoder:p1\|Hex1\[2\] " "LATCH primitive \"ScoreDecoder:p1\|Hex1\[2\]\" is permanently enabled" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688403729538 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ScoreDecoder:p1\|Hex1\[3\] " "LATCH primitive \"ScoreDecoder:p1\|Hex1\[3\]\" is permanently enabled" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688403729538 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ScoreDecoder:p1\|Hex1\[4\] " "LATCH primitive \"ScoreDecoder:p1\|Hex1\[4\]\" is permanently enabled" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688403729538 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ScoreDecoder:p1\|Hex1\[5\] " "LATCH primitive \"ScoreDecoder:p1\|Hex1\[5\]\" is permanently enabled" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688403729538 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ScoreDecoder:p1\|Hex1\[6\] " "LATCH primitive \"ScoreDecoder:p1\|Hex1\[6\]\" is permanently enabled" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688403729538 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "de2_115.v" "Mult0" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 606 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1688403729683 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "de2_115.v" "Mult1" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 607 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1688403729683 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1688403729683 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 606 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688403729707 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688403729707 ""}  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 606 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1688403729707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_t5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_t5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_t5t " "Found entity 1: mult_t5t" {  } { { "db/mult_t5t.tdf" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/db/mult_t5t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688403729733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688403729733 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 258 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688403730003 "|DE2_115|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 258 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688403730003 "|DE2_115|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 258 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688403730003 "|DE2_115|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 258 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688403730003 "|DE2_115|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 258 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688403730003 "|DE2_115|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 258 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688403730003 "|DE2_115|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 258 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688403730003 "|DE2_115|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 258 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688403730003 "|DE2_115|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 258 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688403730003 "|DE2_115|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 259 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688403730003 "|DE2_115|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 259 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688403730003 "|DE2_115|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 259 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688403730003 "|DE2_115|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 259 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688403730003 "|DE2_115|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 259 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688403730003 "|DE2_115|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 259 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688403730003 "|DE2_115|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 259 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688403730003 "|DE2_115|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688403730003 "|DE2_115|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688403730003 "|DE2_115|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688403730003 "|DE2_115|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688403730003 "|DE2_115|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688403730003 "|DE2_115|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688403730003 "|DE2_115|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688403730003 "|DE2_115|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 269 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688403730003 "|DE2_115|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 269 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688403730003 "|DE2_115|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 269 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688403730003 "|DE2_115|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 269 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688403730003 "|DE2_115|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 269 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688403730003 "|DE2_115|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 269 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688403730003 "|DE2_115|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 269 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688403730003 "|DE2_115|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688403730003 "|DE2_115|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688403730003 "|DE2_115|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688403730003 "|DE2_115|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688403730003 "|DE2_115|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688403730003 "|DE2_115|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688403730003 "|DE2_115|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688403730003 "|DE2_115|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688403730003 "|DE2_115|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688403730003 "|DE2_115|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688403730003 "|DE2_115|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688403730003 "|DE2_115|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688403730003 "|DE2_115|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688403730003 "|DE2_115|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688403730003 "|DE2_115|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688403730003 "|DE2_115|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688403730003 "|DE2_115|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688403730003 "|DE2_115|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688403730003 "|DE2_115|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688403730003 "|DE2_115|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Pin \"HEX7\[0\]\" is stuck at VCC" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688403730003 "|DE2_115|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688403730003 "|DE2_115|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] VCC " "Pin \"HEX7\[4\]\" is stuck at VCC" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688403730003 "|DE2_115|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] VCC " "Pin \"HEX7\[5\]\" is stuck at VCC" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688403730003 "|DE2_115|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 275 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688403730003 "|DE2_115|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 279 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688403730003 "|DE2_115|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688403730003 "|DE2_115|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1688403730003 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1688403730067 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1688403730561 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/uchoa/Documents/projetoFinalEd2-/DE2_115.map.smsg " "Generated suppressed messages file C:/Users/uchoa/Documents/projetoFinalEd2-/DE2_115.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688403730592 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1688403730754 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688403730754 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 254 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688403730796 "|DE2_115|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 255 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688403730796 "|DE2_115|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688403730796 "|DE2_115|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688403730796 "|DE2_115|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688403730796 "|DE2_115|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688403730796 "|DE2_115|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688403730796 "|DE2_115|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688403730796 "|DE2_115|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688403730796 "|DE2_115|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688403730796 "|DE2_115|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688403730796 "|DE2_115|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688403730796 "|DE2_115|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688403730796 "|DE2_115|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688403730796 "|DE2_115|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688403730796 "|DE2_115|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688403730796 "|DE2_115|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688403730796 "|DE2_115|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "de2_115.v" "" { Text "C:/Users/uchoa/Documents/projetoFinalEd2-/de2_115.v" 265 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1688403730796 "|DE2_115|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1688403730796 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "883 " "Implemented 883 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1688403730796 ""} { "Info" "ICUT_CUT_TM_OPINS" "112 " "Implemented 112 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1688403730796 ""} { "Info" "ICUT_CUT_TM_LCELLS" "741 " "Implemented 741 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1688403730796 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1688403730796 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1688403730796 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1688403730796 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 140 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 140 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4867 " "Peak virtual memory: 4867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688403730814 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul  3 13:02:10 2023 " "Processing ended: Mon Jul  3 13:02:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688403730814 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688403730814 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688403730814 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1688403730814 ""}
