Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date             : Sun Oct 18 23:15:40 2020
| Host             : ubuntu running 64-bit Ubuntu 18.04.5 LTS
| Command          : report_power -file kcu10gbaser_tpu_top_power_routed.rpt -pb kcu10gbaser_tpu_top_power_summary_routed.pb -rpx kcu10gbaser_tpu_top_power_routed.rpx
| Design           : kcu10gbaser_tpu_top
| Device           : xcku040-ffva1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.646        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.101        |
| Device Static (W)        | 0.545        |
| Effective TJA (C/W)      | 1.4          |
| Max Ambient (C)          | 96.2         |
| Junction Temperature (C) | 28.8         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.392 |       16 |       --- |             --- |
| CLB Logic                |     0.404 |   156262 |       --- |             --- |
|   LUT as Logic           |     0.342 |    58996 |    242400 |           24.34 |
|   LUT as Distributed RAM |     0.026 |     1992 |    112800 |            1.77 |
|   LUT as Shift Register  |     0.019 |      754 |    112800 |            0.67 |
|   Register               |     0.013 |    70469 |    484800 |           14.54 |
|   CARRY8                 |     0.003 |      829 |     30300 |            2.74 |
|   F7/F8 Muxes            |    <0.001 |     4740 |    242400 |            1.96 |
|   Others                 |     0.000 |     3015 |       --- |             --- |
| Signals                  |     0.387 |   113611 |       --- |             --- |
| Block RAM                |     0.203 |     65.5 |       600 |           10.92 |
| MMCM                     |     0.114 |        1 |        10 |           10.00 |
| I/O                      |     0.003 |        3 |       520 |            0.58 |
| GTH                      |     0.597 |        2 |        20 |           10.00 |
| Static Power             |     0.545 |          |           |                 |
| Total                    |     2.646 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+------------+-------------+-----------+-------------+------------+
| Vccint     |       0.950 |     1.684 |       1.524 |      0.160 |
| Vccaux     |       1.800 |     0.160 |       0.063 |      0.097 |
| Vccaux_io  |       1.800 |     0.066 |       0.001 |      0.065 |
| Vccint_io  |       0.950 |     0.017 |       0.001 |      0.017 |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccbram    |       0.950 |     0.020 |       0.007 |      0.012 |
| MGTAVcc    |       1.000 |     0.380 |       0.348 |      0.032 |
| MGTAVtt    |       1.200 |     0.146 |       0.132 |      0.014 |
| MGTVccaux  |       1.800 |     0.013 |       0.013 |      0.000 |
| Vccadc     |       1.800 |     0.014 |       0.000 |      0.014 |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTYAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
+------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                             |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                          |                                                                                                                    |
|                             |            |                                                       |                                                                                                                    |
| Overall confidence level    | Medium     |                                                       |                                                                                                                    |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                                                                                                                                                                                                                                                                                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| CLK_125MHZ_P                                                                               | CLK_125MHZ_P                                                                                                                                                                                                                                                                                                                                                         |             8.0 |
| clk_250m                                                                                   | tpu_clock_mm/inst/clk_out1                                                                                                                                                                                                                                                                                                                                           |             4.0 |
| clk_out1_tpu_clock_mm                                                                      | tpu_clock_mm/inst/clk_out1_tpu_clock_mm                                                                                                                                                                                                                                                                                                                              |             4.0 |
| clkfbout_tpu_clock_mm                                                                      | tpu_clock_mm/inst/clkfbout_tpu_clock_mm                                                                                                                                                                                                                                                                                                                              |             8.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                                                                                                                                                                                                                                                                                                 |            33.0 |
| mac_phy_ch0_txusrclk2_out                                                                  | kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK                                                                                                                                                                                                                                |             6.4 |
| qpll0outclk_out                                                                            | kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_gt_common_block/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common_wrapper_i/common_inst/qpll0outclk_out                                                                                                                                                           |             0.2 |
| qpll0outrefclk_out                                                                         | kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_gt_common_block/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common_wrapper_i/common_inst/qpll0outrefclk_out                                                                                                                                                        |             6.4 |
| refclk_p                                                                                   | refclk_p                                                                                                                                                                                                                                                                                                                                                             |             6.4 |
| rxoutclk_out[0]                                                                            | kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxoutclk_out[0] |             3.2 |
| rxoutclk_out[0]_1                                                                          | kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch1_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxoutclk_out[0]                             |             3.2 |
| rxrecclk_out                                                                               | kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_reset_block/CLK                                                                                                                                                                                       |             6.4 |
| ten_gig_eth_pcs_pma_ch1_n_0                                                                | kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch1/ten_gig_eth_pcs_pma_ch1/inst/mac_phy_ten_gig_eth_pcs_pma_ch1_0_local_clock_reset_block/CLK                                                                                                                                                                                                                   |             6.4 |
| txoutclk_out[0]                                                                            | kcu105_10gbaser/mac_phy_wrapper_i/mac_phy_i/mac_phy_ch0/ten_gig_eth_pcs_pma_ch0/inst/ten_gig_eth_pcs_pma_block_i/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_i/inst/gen_gtwizard_gthe3_top.mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txoutclk_out[0] |             3.2 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| kcu10gbaser_tpu_top         |     2.101 |
|   data_transfer             |     0.089 |
|   dbg_hub                   |     0.004 |
|     inst                    |     0.004 |
|       BSCANID.u_xsdbm_id    |     0.004 |
|   kcu105_10gbaser           |     0.927 |
|     axi_stream_gen_mon_0    |     0.042 |
|       axi_stream_interface  |     0.041 |
|     axi_stream_gen_mon_1    |     0.022 |
|       axi_stream_gen_i      |     0.001 |
|       axi_stream_interface  |     0.020 |
|     bb_data_loopback_fifo   |     0.009 |
|       inst                  |     0.009 |
|     mac_phy_wrapper_i       |     0.854 |
|       mac_phy_i             |     0.854 |
|   tpu                       |     0.963 |
|     buffer[0].axis_fifo_t8I |     0.002 |
|       inst                  |     0.002 |
|     buffer[0].axis_fifo_t8Q |     0.002 |
|       inst                  |     0.002 |
|     buffer[1].axis_fifo_t8I |     0.002 |
|       inst                  |     0.002 |
|     buffer[1].axis_fifo_t8Q |     0.002 |
|       inst                  |     0.002 |
|     layer1                  |     0.662 |
|       layer1_receive        |     0.382 |
|       layer1_transmit       |     0.280 |
|     radio                   |     0.292 |
|       radio_receive         |     0.230 |
|       radio_transmit        |     0.062 |
|   tpu_clock_mm              |     0.118 |
|     inst                    |     0.118 |
|       clkin1_ibufds         |     0.003 |
+-----------------------------+-----------+


