parent	,	V_19
ENOMEM	,	V_34
clk_register	,	F_6
freq_table_size	,	V_31
sh_clk_div6_set_parent	,	F_11
arch_flags	,	V_42
clk_div_mult_table	,	V_13
"sh_clk_init_parent: parent table size failed\n"	,	L_2
sh_clk_div6_reparent_register	,	F_22
"sh_clk_div4_register: unable to alloc memory\n"	,	L_5
enable_bit	,	V_3
CPUFREQ_TABLE_END	,	V_35
frequency	,	V_18
sh_clk_div4_enable_register	,	F_30
sh_clk_div4_enable_clk_ops	,	V_47
sh_clk_div6_set_rate	,	F_13
sh_clk_ops	,	V_29
u32	,	T_2
clk_reparent	,	F_12
sh_clk_div6_register	,	F_21
freq_table	,	V_12
priv	,	V_40
parent_num	,	V_23
clkp	,	V_6
ret	,	V_7
val	,	V_28
sh_clk_div4_set_rate	,	F_25
clk	,	V_1
"sh_clk_init_parent: cannot select parent clock\n"	,	L_1
d4t	,	V_39
iowrite32	,	F_2
clk_div4_table	,	V_38
nr_divisors	,	V_17
parent_table	,	V_22
sh_clk_div4_register_ops	,	F_28
ops	,	V_9
sh_clk_div4_register	,	F_29
clk_rate_table_build	,	F_10
sh_clk_div4_reparent_clk_ops	,	V_48
sh_clk_mstp32_register	,	F_5
clk_rate_table_round	,	F_8
pr_err	,	F_18
GFP_KERNEL	,	V_33
idx	,	V_16
sh_clk_div6_register_ops	,	F_19
sh_clk_mstp32_disable	,	F_4
clks	,	V_4
ENODEV	,	V_25
nr_divs	,	V_30
nr	,	V_5
sh_clk_div6_recalc	,	F_9
sh_clk_div4_recalc	,	F_23
div_mult_table	,	V_41
flags	,	V_43
src_shift	,	V_27
CLK_ENABLE_ON_INIT	,	V_44
sh_clk_div4_clk_ops	,	V_46
sh_clk_div6_table	,	V_15
src_width	,	V_26
sh_clk_mstp32_clk_ops	,	V_10
sh_clk_div4_disable	,	F_27
sh_clk_div6_clk_ops	,	V_36
sh_clk_div6_reparent_clk_ops	,	V_37
sh_clk_div_round_rate	,	F_7
rate	,	V_11
kzalloc	,	F_20
sh_clk_div4_reparent_register	,	F_31
sh_clk_div6_disable	,	F_16
"sh_clk_div6_register: unable to alloc memory\n"	,	L_4
clk_rate_table_find	,	F_14
value	,	V_20
table	,	V_14
sh_clk_div4_set_parent	,	F_24
i	,	V_21
sh_clk_init_parent	,	F_17
k	,	V_8
ioread32	,	F_3
cpufreq_frequency_table	,	V_32
mapped_reg	,	V_2
EINVAL	,	V_24
sh_clk_div4_enable	,	F_26
kick	,	V_45
__init	,	T_1
sh_clk_div6_enable	,	F_15
sh_clk_mstp32_enable	,	F_1
"sh_clk_init_parent: unable to set parent"	,	L_3
