Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Dec  3 10:54:42 2020
| Host         : DESKTOP-6G1AIBC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_level_control_sets_placed.rpt
| Design       : Top_level
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              42 |           24 |
| No           | No                    | Yes                    |             177 |           57 |
| No           | Yes                   | No                     |              32 |           20 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             115 |           52 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------+------------------+------------------+----------------+
|  Clock Signal  |     Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+----------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG |                      |                  |                2 |              4 |
|  mc/E[0]       |                      |                  |                2 |              6 |
|  clk_IBUF_BUFG | sseg1/rt_gen/rotate  | mc/rst           |                5 |             19 |
|  clk_IBUF_BUFG | mc/aluB[31]_i_1_n_2  | mc/rst           |               14 |             32 |
|  clk_IBUF_BUFG | mc/memIn[31]_i_1_n_2 | mc/rst           |               20 |             32 |
|  clk_IBUF_BUFG | mc/aluA[31]_i_1_n_2  | mc/rst           |               13 |             32 |
|  n_0_1391_BUFG |                      |                  |               20 |             32 |
|  n_1_1498_BUFG |                      | mc/AR[0]         |               20 |             32 |
|  clk_IBUF_BUFG |                      | mc/rst           |               57 |            177 |
+----------------+----------------------+------------------+------------------+----------------+


