============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 14 2025  02:58:08 pm
  Module:                 signal_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Path Delay Check
     Startpoint: (F) A[0]
       Endpoint: (R) S[28]

                   Capture    Launch  
      Path Delay:+    3100         -  
      Drv Adjust:+       0         0  
         Arrival:=    3100            
                                      
   Required Time:=    3100            
       Data Path:-    3100            
           Slack:=       0            

Exceptions/Constraints:
  max_delay             3100            constraints.sdc_line_1 

#-----------------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge            Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  A[0]                          -       -     F     (arrival)                       1  8.0  1000     0       0    (-,-) 
  g14/X                         -       A->X  F     sky130_fd_sc_hd__buf_8          3 19.7    55   424     424    (-,-) 
  addinc_add_7_30_g1296__5115/Y -       A->Y  R     sky130_fd_sc_hd__nor2_4         1  5.9    74   104     528    (-,-) 
  addinc_add_7_30_g1242__6417/Y -       B2->Y F     sky130_fd_sc_hd__o2bb2ai_2      2  8.4    53    70     598    (-,-) 
  addinc_add_7_30_g1231__1881/Y -       A->Y  R     sky130_fd_sc_hd__nand2_1        1  3.7    55    63     661    (-,-) 
  addinc_add_7_30_g1229__7098/Y -       A->Y  F     sky130_fd_sc_hd__nand2_1        2  8.4    69    76     738    (-,-) 
  addinc_add_7_30_g1227__5122/Y -       A->Y  R     sky130_fd_sc_hd__nand2_1        1  5.9    74    84     822    (-,-) 
  addinc_add_7_30_g1225__2802/Y -       A->Y  F     sky130_fd_sc_hd__nand2_2        2  8.4    69    62     883    (-,-) 
  addinc_add_7_30_g1224__1617/Y -       A->Y  R     sky130_fd_sc_hd__nand2_1        1  5.9    72    84     967    (-,-) 
  addinc_add_7_30_g1222__6783/Y -       A->Y  F     sky130_fd_sc_hd__nand2_2        3 13.2    64    76    1042    (-,-) 
  g2/Y                          -       A1->Y R     sky130_fd_sc_hd__a21boi_2       2 11.1   167   183    1226    (-,-) 
  addinc_add_7_30_g1215__2398/Y -       A2->Y F     sky130_fd_sc_hd__o21ai_2        2  8.4    60    86    1312    (-,-) 
  addinc_add_7_30_g1213__6417/Y -       A->Y  R     sky130_fd_sc_hd__nand2_1        1  5.9    72    80    1392    (-,-) 
  addinc_add_7_30_g1211__1666/Y -       A->Y  F     sky130_fd_sc_hd__nand2_2        3 12.4    61    74    1465    (-,-) 
  addinc_add_7_30_g1208__9945/Y -       A1->Y R     sky130_fd_sc_hd__a21oi_2        2  8.9   145   163    1628    (-,-) 
  addinc_add_7_30_g1205__4733/Y -       B->Y  F     sky130_fd_sc_hd__nor2_1         3  8.4    62    86    1714    (-,-) 
  addinc_add_7_30_g1200__7098/X -       A1->X F     sky130_fd_sc_hd__a21o_1         4 13.3    77   202    1916    (-,-) 
  addinc_add_7_30_g1190__4319/X -       A1->X F     sky130_fd_sc_hd__a31o_1         3 10.4    72   218    2134    (-,-) 
  addinc_add_7_30_g1181__2883/X -       A1->X F     sky130_fd_sc_hd__a21o_1         2  7.5    54   183    2317    (-,-) 
  addinc_add_7_30_g1172__6131/X -       B->X  R     sky130_fd_sc_hd__xor2_1         1 51.3  1009   783    3100    (-,-) 
  S[28]                         <<<     -     R     (port)                          -    -     -     0    3100    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

