// Seed: 3670704337
module module_0 ();
  wire id_1;
  module_2(
      id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1
  );
endmodule
module module_1 (
    output wor id_0,
    output tri0 id_1,
    output wand id_2,
    input supply0 id_3
);
  assign id_1 = 1'd0;
  id_5 :
  assert property (@(posedge id_3) id_5)
  else $display(id_3 == (id_5 < 1));
  assign id_1 = id_5;
  wor id_6 = id_3;
  assign id_6 = 1'b0;
  id_7(
      1, 1 >= 1
  ); module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
