Warning (10273): Verilog HDL warning at de1_soc_default.v(255): extended using "x" or "z" File: F:/SVN/de1_soc/trunk/cd/CD_HW_revF/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v Line: 255
Warning (10273): Verilog HDL warning at de1_soc_default.v(256): extended using "x" or "z" File: F:/SVN/de1_soc/trunk/cd/CD_HW_revF/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v Line: 256
Warning (10268): Verilog HDL information at de1_soc_default.v(274): always construct contains both blocking and non-blocking assignments File: F:/SVN/de1_soc/trunk/cd/CD_HW_revF/Demonstrations/FPGA/DE1_SoC_Default/de1_soc_default.v Line: 274
