Begin System Initialization
Create Virtual Memory
Write Instructions to Memory
Check Instructions after writing to memory
Instruction #0: flw f0, 32(x1)
Instruction #1: fadd.s f4, f0, f2
Instruction #2: fsw f4, 32(x1)
Instruction #3: addi x1, x1, -8
Instruction #4: bne x1, x2, -16
First Empty Address: 0x14
=========================Create CPU=========================
======================Simulation Begin======================

=====================Simulation Loop #0=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 0
Current PC: 0x0
**Instruction Count: 1
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #1=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 10
Current PC: 0x0
**Instruction Count: 1
Fetch Stage: No_Op
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #2=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 192
Next Instruction: PC += 4
Data in rs1: 160
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 192
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 20
Current PC: 0x4
**Instruction Count: 1
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #3=====================
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 30
Current PC: 0x4
**Instruction Count: 1
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #4=====================
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 40
Current PC: 0x4
**Instruction Count: 1
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #5=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 50
Current PC: 0x4
**Instruction Count: 2
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #6=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 60
Current PC: 0x4
**Instruction Count: 2
Fetch Stage: No_Op
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #7=====================
/////////////Execute Stage/////////////
ALU op: 10
ALU FP Result: 0
Next Instruction: PC += 4
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 70
Current PC: 0x8
**Instruction Count: 2
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #8=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 80
Current PC: 0x8
**Instruction Count: 2
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #9=====================
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 90
Current PC: 0x8
**Instruction Count: 2
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #10=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 100
Current PC: 0x8
**Instruction Count: 3
Fetch Stage: fsw f4, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #11=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 110
Current PC: 0x8
**Instruction Count: 3
Fetch Stage: No_Op
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #12=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Next Instruction: PC += 4
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 120
Current PC: 0xc
**Instruction Count: 3
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #13=====================
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 32
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 130
Current PC: 0xc
**Instruction Count: 3
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #14=====================
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 140
Current PC: 0xc
**Instruction Count: 3
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #15=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 150
Current PC: 0xc
**Instruction Count: 4
Fetch Stage: addi x1, x1, -8
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #16=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 160
Current PC: 0xc
**Instruction Count: 4
Fetch Stage: No_Op
Decode Stage: addi x1, x1, -8
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #17=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 152
Next Instruction: PC += 4
Data in rs1: 160
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 152
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 170
Current PC: 0x10
**Instruction Count: 4
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: addi x1, x1, -8
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #18=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 160
*************Current Event**************
****************************************
Clock ticks: 180
Current PC: 0x10
**Instruction Count: 4
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #19=====================
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************Current Event**************
****************************************
Clock ticks: 190
Current PC: 0x10
**Instruction Count: 4
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #20=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************Current Event**************
****************************************
Clock ticks: 200
Current PC: 0x10
**Instruction Count: 5
Fetch Stage: bne x1, x2, -16
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #21=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************Current Event**************
****************************************
Clock ticks: 210
Current PC: 0x10
**Instruction Count: 5
Fetch Stage: No_Op
Decode Stage: bne x1, x2, -16
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #22=====================
/////////////Execute Stage/////////////
Branch check: True
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Next Instruction: PC = ALU result
Data in rs1: 16
Data in rs2: -16
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************Current Event**************
****************************************
Clock ticks: 220
Current PC: 0x0
**Instruction Count: 5
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -16
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #23=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************Current Event**************
****************************************
Clock ticks: 230
Current PC: 0x0
**Instruction Count: 5
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -16
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #24=====================
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************Current Event**************
****************************************
Clock ticks: 240
Current PC: 0x0
**Instruction Count: 5
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -16
****************************************

=====================Simulation Loop #25=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************Current Event**************
****************************************
Clock ticks: 250
Current PC: 0x0
**Instruction Count: 6
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #26=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************Current Event**************
****************************************
Clock ticks: 260
Current PC: 0x0
**Instruction Count: 6
Fetch Stage: No_Op
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #27=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 184
Next Instruction: PC += 4
Data in rs1: 152
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 184
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************Current Event**************
****************************************
Clock ticks: 270
Current PC: 0x4
**Instruction Count: 6
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #28=====================
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************Current Event**************
****************************************
Clock ticks: 280
Current PC: 0x4
**Instruction Count: 6
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #29=====================
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************Current Event**************
****************************************
Clock ticks: 290
Current PC: 0x4
**Instruction Count: 6
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #30=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************Current Event**************
****************************************
Clock ticks: 300
Current PC: 0x4
**Instruction Count: 7
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #31=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************Current Event**************
****************************************
Clock ticks: 310
Current PC: 0x4
**Instruction Count: 7
Fetch Stage: No_Op
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #32=====================
/////////////Execute Stage/////////////
ALU op: 10
ALU FP Result: 0
Next Instruction: PC += 4
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************Current Event**************
****************************************
Clock ticks: 320
Current PC: 0x8
**Instruction Count: 7
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #33=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************Current Event**************
****************************************
Clock ticks: 330
Current PC: 0x8
**Instruction Count: 7
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #34=====================
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************Current Event**************
****************************************
Clock ticks: 340
Current PC: 0x8
**Instruction Count: 7
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #35=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************Current Event**************
****************************************
Clock ticks: 350
Current PC: 0x8
**Instruction Count: 8
Fetch Stage: fsw f4, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #36=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************Current Event**************
****************************************
Clock ticks: 360
Current PC: 0x8
**Instruction Count: 8
Fetch Stage: No_Op
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #37=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Next Instruction: PC += 4
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************Current Event**************
****************************************
Clock ticks: 370
Current PC: 0xc
**Instruction Count: 8
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #38=====================
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 32
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************Current Event**************
****************************************
Clock ticks: 380
Current PC: 0xc
**Instruction Count: 8
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #39=====================
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************Current Event**************
****************************************
Clock ticks: 390
Current PC: 0xc
**Instruction Count: 8
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #40=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************Current Event**************
****************************************
Clock ticks: 400
Current PC: 0xc
**Instruction Count: 9
Fetch Stage: addi x1, x1, -8
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #41=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************Current Event**************
****************************************
Clock ticks: 410
Current PC: 0xc
**Instruction Count: 9
Fetch Stage: No_Op
Decode Stage: addi x1, x1, -8
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #42=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 144
Next Instruction: PC += 4
Data in rs1: 152
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 144
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************Current Event**************
****************************************
Clock ticks: 420
Current PC: 0x10
**Instruction Count: 9
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: addi x1, x1, -8
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #43=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 152
*************Current Event**************
****************************************
Clock ticks: 430
Current PC: 0x10
**Instruction Count: 9
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #44=====================
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************Current Event**************
****************************************
Clock ticks: 440
Current PC: 0x10
**Instruction Count: 9
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #45=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************Current Event**************
****************************************
Clock ticks: 450
Current PC: 0x10
**Instruction Count: 10
Fetch Stage: bne x1, x2, -16
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #46=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************Current Event**************
****************************************
Clock ticks: 460
Current PC: 0x10
**Instruction Count: 10
Fetch Stage: No_Op
Decode Stage: bne x1, x2, -16
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #47=====================
/////////////Execute Stage/////////////
Branch check: True
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Next Instruction: PC = ALU result
Data in rs1: 16
Data in rs2: -16
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************Current Event**************
****************************************
Clock ticks: 470
Current PC: 0x0
**Instruction Count: 10
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -16
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #48=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************Current Event**************
****************************************
Clock ticks: 480
Current PC: 0x0
**Instruction Count: 10
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -16
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #49=====================
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************Current Event**************
****************************************
Clock ticks: 490
Current PC: 0x0
**Instruction Count: 10
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -16
****************************************

=====================Simulation Loop #50=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************Current Event**************
****************************************
Clock ticks: 500
Current PC: 0x0
**Instruction Count: 11
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #51=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************Current Event**************
****************************************
Clock ticks: 510
Current PC: 0x0
**Instruction Count: 11
Fetch Stage: No_Op
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #52=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 176
Next Instruction: PC += 4
Data in rs1: 144
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 176
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************Current Event**************
****************************************
Clock ticks: 520
Current PC: 0x4
**Instruction Count: 11
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #53=====================
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************Current Event**************
****************************************
Clock ticks: 530
Current PC: 0x4
**Instruction Count: 11
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #54=====================
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************Current Event**************
****************************************
Clock ticks: 540
Current PC: 0x4
**Instruction Count: 11
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #55=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************Current Event**************
****************************************
Clock ticks: 550
Current PC: 0x4
**Instruction Count: 12
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #56=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************Current Event**************
****************************************
Clock ticks: 560
Current PC: 0x4
**Instruction Count: 12
Fetch Stage: No_Op
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #57=====================
/////////////Execute Stage/////////////
ALU op: 10
ALU FP Result: 0
Next Instruction: PC += 4
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************Current Event**************
****************************************
Clock ticks: 570
Current PC: 0x8
**Instruction Count: 12
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #58=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************Current Event**************
****************************************
Clock ticks: 580
Current PC: 0x8
**Instruction Count: 12
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #59=====================
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************Current Event**************
****************************************
Clock ticks: 590
Current PC: 0x8
**Instruction Count: 12
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #60=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************Current Event**************
****************************************
Clock ticks: 600
Current PC: 0x8
**Instruction Count: 13
Fetch Stage: fsw f4, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #61=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************Current Event**************
****************************************
Clock ticks: 610
Current PC: 0x8
**Instruction Count: 13
Fetch Stage: No_Op
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #62=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Next Instruction: PC += 4
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************Current Event**************
****************************************
Clock ticks: 620
Current PC: 0xc
**Instruction Count: 13
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #63=====================
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 32
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************Current Event**************
****************************************
Clock ticks: 630
Current PC: 0xc
**Instruction Count: 13
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #64=====================
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************Current Event**************
****************************************
Clock ticks: 640
Current PC: 0xc
**Instruction Count: 13
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #65=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************Current Event**************
****************************************
Clock ticks: 650
Current PC: 0xc
**Instruction Count: 14
Fetch Stage: addi x1, x1, -8
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #66=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************Current Event**************
****************************************
Clock ticks: 660
Current PC: 0xc
**Instruction Count: 14
Fetch Stage: No_Op
Decode Stage: addi x1, x1, -8
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #67=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 136
Next Instruction: PC += 4
Data in rs1: 144
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 136
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************Current Event**************
****************************************
Clock ticks: 670
Current PC: 0x10
**Instruction Count: 14
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: addi x1, x1, -8
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #68=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 144
*************Current Event**************
****************************************
Clock ticks: 680
Current PC: 0x10
**Instruction Count: 14
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #69=====================
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************Current Event**************
****************************************
Clock ticks: 690
Current PC: 0x10
**Instruction Count: 14
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #70=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************Current Event**************
****************************************
Clock ticks: 700
Current PC: 0x10
**Instruction Count: 15
Fetch Stage: bne x1, x2, -16
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #71=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************Current Event**************
****************************************
Clock ticks: 710
Current PC: 0x10
**Instruction Count: 15
Fetch Stage: No_Op
Decode Stage: bne x1, x2, -16
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #72=====================
/////////////Execute Stage/////////////
Branch check: True
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Next Instruction: PC = ALU result
Data in rs1: 16
Data in rs2: -16
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************Current Event**************
****************************************
Clock ticks: 720
Current PC: 0x0
**Instruction Count: 15
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -16
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #73=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************Current Event**************
****************************************
Clock ticks: 730
Current PC: 0x0
**Instruction Count: 15
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -16
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #74=====================
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************Current Event**************
****************************************
Clock ticks: 740
Current PC: 0x0
**Instruction Count: 15
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -16
****************************************

=====================Simulation Loop #75=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************Current Event**************
****************************************
Clock ticks: 750
Current PC: 0x0
**Instruction Count: 16
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #76=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************Current Event**************
****************************************
Clock ticks: 760
Current PC: 0x0
**Instruction Count: 16
Fetch Stage: No_Op
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #77=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 168
Next Instruction: PC += 4
Data in rs1: 136
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 168
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************Current Event**************
****************************************
Clock ticks: 770
Current PC: 0x4
**Instruction Count: 16
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #78=====================
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************Current Event**************
****************************************
Clock ticks: 780
Current PC: 0x4
**Instruction Count: 16
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #79=====================
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************Current Event**************
****************************************
Clock ticks: 790
Current PC: 0x4
**Instruction Count: 16
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #80=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************Current Event**************
****************************************
Clock ticks: 800
Current PC: 0x4
**Instruction Count: 17
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #81=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************Current Event**************
****************************************
Clock ticks: 810
Current PC: 0x4
**Instruction Count: 17
Fetch Stage: No_Op
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #82=====================
/////////////Execute Stage/////////////
ALU op: 10
ALU FP Result: 0
Next Instruction: PC += 4
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************Current Event**************
****************************************
Clock ticks: 820
Current PC: 0x8
**Instruction Count: 17
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #83=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************Current Event**************
****************************************
Clock ticks: 830
Current PC: 0x8
**Instruction Count: 17
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #84=====================
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************Current Event**************
****************************************
Clock ticks: 840
Current PC: 0x8
**Instruction Count: 17
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #85=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************Current Event**************
****************************************
Clock ticks: 850
Current PC: 0x8
**Instruction Count: 18
Fetch Stage: fsw f4, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #86=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************Current Event**************
****************************************
Clock ticks: 860
Current PC: 0x8
**Instruction Count: 18
Fetch Stage: No_Op
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #87=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Next Instruction: PC += 4
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************Current Event**************
****************************************
Clock ticks: 870
Current PC: 0xc
**Instruction Count: 18
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #88=====================
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 32
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************Current Event**************
****************************************
Clock ticks: 880
Current PC: 0xc
**Instruction Count: 18
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #89=====================
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************Current Event**************
****************************************
Clock ticks: 890
Current PC: 0xc
**Instruction Count: 18
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #90=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************Current Event**************
****************************************
Clock ticks: 900
Current PC: 0xc
**Instruction Count: 19
Fetch Stage: addi x1, x1, -8
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #91=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************Current Event**************
****************************************
Clock ticks: 910
Current PC: 0xc
**Instruction Count: 19
Fetch Stage: No_Op
Decode Stage: addi x1, x1, -8
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #92=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 128
Next Instruction: PC += 4
Data in rs1: 136
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 128
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************Current Event**************
****************************************
Clock ticks: 920
Current PC: 0x10
**Instruction Count: 19
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: addi x1, x1, -8
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #93=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 136
*************Current Event**************
****************************************
Clock ticks: 930
Current PC: 0x10
**Instruction Count: 19
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #94=====================
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************Current Event**************
****************************************
Clock ticks: 940
Current PC: 0x10
**Instruction Count: 19
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #95=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************Current Event**************
****************************************
Clock ticks: 950
Current PC: 0x10
**Instruction Count: 20
Fetch Stage: bne x1, x2, -16
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #96=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************Current Event**************
****************************************
Clock ticks: 960
Current PC: 0x10
**Instruction Count: 20
Fetch Stage: No_Op
Decode Stage: bne x1, x2, -16
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #97=====================
/////////////Execute Stage/////////////
Branch check: True
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Next Instruction: PC = ALU result
Data in rs1: 16
Data in rs2: -16
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************Current Event**************
****************************************
Clock ticks: 970
Current PC: 0x0
**Instruction Count: 20
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -16
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #98=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************Current Event**************
****************************************
Clock ticks: 980
Current PC: 0x0
**Instruction Count: 20
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -16
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #99=====================
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************Current Event**************
****************************************
Clock ticks: 990
Current PC: 0x0
**Instruction Count: 20
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -16
****************************************

=====================Simulation Loop #100=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************Current Event**************
****************************************
Clock ticks: 1000
Current PC: 0x0
**Instruction Count: 21
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #101=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************Current Event**************
****************************************
Clock ticks: 1010
Current PC: 0x0
**Instruction Count: 21
Fetch Stage: No_Op
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #102=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 160
Next Instruction: PC += 4
Data in rs1: 128
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 160
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************Current Event**************
****************************************
Clock ticks: 1020
Current PC: 0x4
**Instruction Count: 21
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #103=====================
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************Current Event**************
****************************************
Clock ticks: 1030
Current PC: 0x4
**Instruction Count: 21
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #104=====================
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************Current Event**************
****************************************
Clock ticks: 1040
Current PC: 0x4
**Instruction Count: 21
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #105=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************Current Event**************
****************************************
Clock ticks: 1050
Current PC: 0x4
**Instruction Count: 22
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #106=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************Current Event**************
****************************************
Clock ticks: 1060
Current PC: 0x4
**Instruction Count: 22
Fetch Stage: No_Op
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #107=====================
/////////////Execute Stage/////////////
ALU op: 10
ALU FP Result: 0
Next Instruction: PC += 4
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************Current Event**************
****************************************
Clock ticks: 1070
Current PC: 0x8
**Instruction Count: 22
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #108=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************Current Event**************
****************************************
Clock ticks: 1080
Current PC: 0x8
**Instruction Count: 22
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #109=====================
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************Current Event**************
****************************************
Clock ticks: 1090
Current PC: 0x8
**Instruction Count: 22
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #110=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************Current Event**************
****************************************
Clock ticks: 1100
Current PC: 0x8
**Instruction Count: 23
Fetch Stage: fsw f4, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #111=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************Current Event**************
****************************************
Clock ticks: 1110
Current PC: 0x8
**Instruction Count: 23
Fetch Stage: No_Op
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #112=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Next Instruction: PC += 4
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************Current Event**************
****************************************
Clock ticks: 1120
Current PC: 0xc
**Instruction Count: 23
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #113=====================
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 32
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************Current Event**************
****************************************
Clock ticks: 1130
Current PC: 0xc
**Instruction Count: 23
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #114=====================
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************Current Event**************
****************************************
Clock ticks: 1140
Current PC: 0xc
**Instruction Count: 23
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #115=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************Current Event**************
****************************************
Clock ticks: 1150
Current PC: 0xc
**Instruction Count: 24
Fetch Stage: addi x1, x1, -8
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #116=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************Current Event**************
****************************************
Clock ticks: 1160
Current PC: 0xc
**Instruction Count: 24
Fetch Stage: No_Op
Decode Stage: addi x1, x1, -8
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #117=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 120
Next Instruction: PC += 4
Data in rs1: 128
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 120
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************Current Event**************
****************************************
Clock ticks: 1170
Current PC: 0x10
**Instruction Count: 24
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: addi x1, x1, -8
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #118=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 128
*************Current Event**************
****************************************
Clock ticks: 1180
Current PC: 0x10
**Instruction Count: 24
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #119=====================
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************Current Event**************
****************************************
Clock ticks: 1190
Current PC: 0x10
**Instruction Count: 24
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #120=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************Current Event**************
****************************************
Clock ticks: 1200
Current PC: 0x10
**Instruction Count: 25
Fetch Stage: bne x1, x2, -16
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #121=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************Current Event**************
****************************************
Clock ticks: 1210
Current PC: 0x10
**Instruction Count: 25
Fetch Stage: No_Op
Decode Stage: bne x1, x2, -16
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #122=====================
/////////////Execute Stage/////////////
Branch check: True
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Next Instruction: PC = ALU result
Data in rs1: 16
Data in rs2: -16
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************Current Event**************
****************************************
Clock ticks: 1220
Current PC: 0x0
**Instruction Count: 25
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -16
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #123=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************Current Event**************
****************************************
Clock ticks: 1230
Current PC: 0x0
**Instruction Count: 25
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -16
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #124=====================
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************Current Event**************
****************************************
Clock ticks: 1240
Current PC: 0x0
**Instruction Count: 25
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -16
****************************************

=====================Simulation Loop #125=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************Current Event**************
****************************************
Clock ticks: 1250
Current PC: 0x0
**Instruction Count: 26
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #126=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************Current Event**************
****************************************
Clock ticks: 1260
Current PC: 0x0
**Instruction Count: 26
Fetch Stage: No_Op
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #127=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 152
Next Instruction: PC += 4
Data in rs1: 120
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 152
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************Current Event**************
****************************************
Clock ticks: 1270
Current PC: 0x4
**Instruction Count: 26
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #128=====================
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************Current Event**************
****************************************
Clock ticks: 1280
Current PC: 0x4
**Instruction Count: 26
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #129=====================
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************Current Event**************
****************************************
Clock ticks: 1290
Current PC: 0x4
**Instruction Count: 26
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #130=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************Current Event**************
****************************************
Clock ticks: 1300
Current PC: 0x4
**Instruction Count: 27
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #131=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************Current Event**************
****************************************
Clock ticks: 1310
Current PC: 0x4
**Instruction Count: 27
Fetch Stage: No_Op
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #132=====================
/////////////Execute Stage/////////////
ALU op: 10
ALU FP Result: 0
Next Instruction: PC += 4
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************Current Event**************
****************************************
Clock ticks: 1320
Current PC: 0x8
**Instruction Count: 27
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #133=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************Current Event**************
****************************************
Clock ticks: 1330
Current PC: 0x8
**Instruction Count: 27
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #134=====================
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************Current Event**************
****************************************
Clock ticks: 1340
Current PC: 0x8
**Instruction Count: 27
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #135=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************Current Event**************
****************************************
Clock ticks: 1350
Current PC: 0x8
**Instruction Count: 28
Fetch Stage: fsw f4, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #136=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************Current Event**************
****************************************
Clock ticks: 1360
Current PC: 0x8
**Instruction Count: 28
Fetch Stage: No_Op
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #137=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Next Instruction: PC += 4
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************Current Event**************
****************************************
Clock ticks: 1370
Current PC: 0xc
**Instruction Count: 28
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #138=====================
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 32
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************Current Event**************
****************************************
Clock ticks: 1380
Current PC: 0xc
**Instruction Count: 28
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #139=====================
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************Current Event**************
****************************************
Clock ticks: 1390
Current PC: 0xc
**Instruction Count: 28
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #140=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************Current Event**************
****************************************
Clock ticks: 1400
Current PC: 0xc
**Instruction Count: 29
Fetch Stage: addi x1, x1, -8
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #141=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************Current Event**************
****************************************
Clock ticks: 1410
Current PC: 0xc
**Instruction Count: 29
Fetch Stage: No_Op
Decode Stage: addi x1, x1, -8
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #142=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 112
Next Instruction: PC += 4
Data in rs1: 120
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 112
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************Current Event**************
****************************************
Clock ticks: 1420
Current PC: 0x10
**Instruction Count: 29
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: addi x1, x1, -8
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #143=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 120
*************Current Event**************
****************************************
Clock ticks: 1430
Current PC: 0x10
**Instruction Count: 29
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #144=====================
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************Current Event**************
****************************************
Clock ticks: 1440
Current PC: 0x10
**Instruction Count: 29
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #145=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************Current Event**************
****************************************
Clock ticks: 1450
Current PC: 0x10
**Instruction Count: 30
Fetch Stage: bne x1, x2, -16
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #146=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************Current Event**************
****************************************
Clock ticks: 1460
Current PC: 0x10
**Instruction Count: 30
Fetch Stage: No_Op
Decode Stage: bne x1, x2, -16
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #147=====================
/////////////Execute Stage/////////////
Branch check: True
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Next Instruction: PC = ALU result
Data in rs1: 16
Data in rs2: -16
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************Current Event**************
****************************************
Clock ticks: 1470
Current PC: 0x0
**Instruction Count: 30
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -16
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #148=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************Current Event**************
****************************************
Clock ticks: 1480
Current PC: 0x0
**Instruction Count: 30
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -16
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #149=====================
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************Current Event**************
****************************************
Clock ticks: 1490
Current PC: 0x0
**Instruction Count: 30
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -16
****************************************

=====================Simulation Loop #150=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************Current Event**************
****************************************
Clock ticks: 1500
Current PC: 0x0
**Instruction Count: 31
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #151=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************Current Event**************
****************************************
Clock ticks: 1510
Current PC: 0x0
**Instruction Count: 31
Fetch Stage: No_Op
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #152=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 144
Next Instruction: PC += 4
Data in rs1: 112
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 144
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************Current Event**************
****************************************
Clock ticks: 1520
Current PC: 0x4
**Instruction Count: 31
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #153=====================
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************Current Event**************
****************************************
Clock ticks: 1530
Current PC: 0x4
**Instruction Count: 31
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #154=====================
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************Current Event**************
****************************************
Clock ticks: 1540
Current PC: 0x4
**Instruction Count: 31
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #155=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************Current Event**************
****************************************
Clock ticks: 1550
Current PC: 0x4
**Instruction Count: 32
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #156=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************Current Event**************
****************************************
Clock ticks: 1560
Current PC: 0x4
**Instruction Count: 32
Fetch Stage: No_Op
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #157=====================
/////////////Execute Stage/////////////
ALU op: 10
ALU FP Result: 0
Next Instruction: PC += 4
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************Current Event**************
****************************************
Clock ticks: 1570
Current PC: 0x8
**Instruction Count: 32
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #158=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************Current Event**************
****************************************
Clock ticks: 1580
Current PC: 0x8
**Instruction Count: 32
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #159=====================
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************Current Event**************
****************************************
Clock ticks: 1590
Current PC: 0x8
**Instruction Count: 32
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #160=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************Current Event**************
****************************************
Clock ticks: 1600
Current PC: 0x8
**Instruction Count: 33
Fetch Stage: fsw f4, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #161=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************Current Event**************
****************************************
Clock ticks: 1610
Current PC: 0x8
**Instruction Count: 33
Fetch Stage: No_Op
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #162=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Next Instruction: PC += 4
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************Current Event**************
****************************************
Clock ticks: 1620
Current PC: 0xc
**Instruction Count: 33
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #163=====================
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 32
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************Current Event**************
****************************************
Clock ticks: 1630
Current PC: 0xc
**Instruction Count: 33
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #164=====================
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************Current Event**************
****************************************
Clock ticks: 1640
Current PC: 0xc
**Instruction Count: 33
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #165=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************Current Event**************
****************************************
Clock ticks: 1650
Current PC: 0xc
**Instruction Count: 34
Fetch Stage: addi x1, x1, -8
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #166=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************Current Event**************
****************************************
Clock ticks: 1660
Current PC: 0xc
**Instruction Count: 34
Fetch Stage: No_Op
Decode Stage: addi x1, x1, -8
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #167=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 104
Next Instruction: PC += 4
Data in rs1: 112
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 104
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************Current Event**************
****************************************
Clock ticks: 1670
Current PC: 0x10
**Instruction Count: 34
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: addi x1, x1, -8
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #168=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 112
*************Current Event**************
****************************************
Clock ticks: 1680
Current PC: 0x10
**Instruction Count: 34
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #169=====================
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************Current Event**************
****************************************
Clock ticks: 1690
Current PC: 0x10
**Instruction Count: 34
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #170=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************Current Event**************
****************************************
Clock ticks: 1700
Current PC: 0x10
**Instruction Count: 35
Fetch Stage: bne x1, x2, -16
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #171=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************Current Event**************
****************************************
Clock ticks: 1710
Current PC: 0x10
**Instruction Count: 35
Fetch Stage: No_Op
Decode Stage: bne x1, x2, -16
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #172=====================
/////////////Execute Stage/////////////
Branch check: True
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Next Instruction: PC = ALU result
Data in rs1: 16
Data in rs2: -16
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************Current Event**************
****************************************
Clock ticks: 1720
Current PC: 0x0
**Instruction Count: 35
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -16
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #173=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************Current Event**************
****************************************
Clock ticks: 1730
Current PC: 0x0
**Instruction Count: 35
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -16
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #174=====================
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************Current Event**************
****************************************
Clock ticks: 1740
Current PC: 0x0
**Instruction Count: 35
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -16
****************************************

=====================Simulation Loop #175=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************Current Event**************
****************************************
Clock ticks: 1750
Current PC: 0x0
**Instruction Count: 36
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #176=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************Current Event**************
****************************************
Clock ticks: 1760
Current PC: 0x0
**Instruction Count: 36
Fetch Stage: No_Op
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #177=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 136
Next Instruction: PC += 4
Data in rs1: 104
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 136
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************Current Event**************
****************************************
Clock ticks: 1770
Current PC: 0x4
**Instruction Count: 36
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #178=====================
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************Current Event**************
****************************************
Clock ticks: 1780
Current PC: 0x4
**Instruction Count: 36
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #179=====================
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************Current Event**************
****************************************
Clock ticks: 1790
Current PC: 0x4
**Instruction Count: 36
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #180=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************Current Event**************
****************************************
Clock ticks: 1800
Current PC: 0x4
**Instruction Count: 37
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #181=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************Current Event**************
****************************************
Clock ticks: 1810
Current PC: 0x4
**Instruction Count: 37
Fetch Stage: No_Op
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #182=====================
/////////////Execute Stage/////////////
ALU op: 10
ALU FP Result: 0
Next Instruction: PC += 4
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************Current Event**************
****************************************
Clock ticks: 1820
Current PC: 0x8
**Instruction Count: 37
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #183=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************Current Event**************
****************************************
Clock ticks: 1830
Current PC: 0x8
**Instruction Count: 37
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #184=====================
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************Current Event**************
****************************************
Clock ticks: 1840
Current PC: 0x8
**Instruction Count: 37
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #185=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************Current Event**************
****************************************
Clock ticks: 1850
Current PC: 0x8
**Instruction Count: 38
Fetch Stage: fsw f4, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #186=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************Current Event**************
****************************************
Clock ticks: 1860
Current PC: 0x8
**Instruction Count: 38
Fetch Stage: No_Op
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #187=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Next Instruction: PC += 4
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************Current Event**************
****************************************
Clock ticks: 1870
Current PC: 0xc
**Instruction Count: 38
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #188=====================
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 32
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************Current Event**************
****************************************
Clock ticks: 1880
Current PC: 0xc
**Instruction Count: 38
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #189=====================
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************Current Event**************
****************************************
Clock ticks: 1890
Current PC: 0xc
**Instruction Count: 38
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #190=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************Current Event**************
****************************************
Clock ticks: 1900
Current PC: 0xc
**Instruction Count: 39
Fetch Stage: addi x1, x1, -8
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #191=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************Current Event**************
****************************************
Clock ticks: 1910
Current PC: 0xc
**Instruction Count: 39
Fetch Stage: No_Op
Decode Stage: addi x1, x1, -8
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #192=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 96
Next Instruction: PC += 4
Data in rs1: 104
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 96
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************Current Event**************
****************************************
Clock ticks: 1920
Current PC: 0x10
**Instruction Count: 39
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: addi x1, x1, -8
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #193=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 104
*************Current Event**************
****************************************
Clock ticks: 1930
Current PC: 0x10
**Instruction Count: 39
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #194=====================
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************Current Event**************
****************************************
Clock ticks: 1940
Current PC: 0x10
**Instruction Count: 39
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #195=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************Current Event**************
****************************************
Clock ticks: 1950
Current PC: 0x10
**Instruction Count: 40
Fetch Stage: bne x1, x2, -16
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #196=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************Current Event**************
****************************************
Clock ticks: 1960
Current PC: 0x10
**Instruction Count: 40
Fetch Stage: No_Op
Decode Stage: bne x1, x2, -16
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #197=====================
/////////////Execute Stage/////////////
Branch check: True
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Next Instruction: PC = ALU result
Data in rs1: 16
Data in rs2: -16
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************Current Event**************
****************************************
Clock ticks: 1970
Current PC: 0x0
**Instruction Count: 40
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -16
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #198=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************Current Event**************
****************************************
Clock ticks: 1980
Current PC: 0x0
**Instruction Count: 40
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -16
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #199=====================
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************Current Event**************
****************************************
Clock ticks: 1990
Current PC: 0x0
**Instruction Count: 40
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -16
****************************************

=====================Simulation Loop #200=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************Current Event**************
****************************************
Clock ticks: 2000
Current PC: 0x0
**Instruction Count: 41
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #201=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************Current Event**************
****************************************
Clock ticks: 2010
Current PC: 0x0
**Instruction Count: 41
Fetch Stage: No_Op
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #202=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 128
Next Instruction: PC += 4
Data in rs1: 96
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 128
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************Current Event**************
****************************************
Clock ticks: 2020
Current PC: 0x4
**Instruction Count: 41
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #203=====================
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************Current Event**************
****************************************
Clock ticks: 2030
Current PC: 0x4
**Instruction Count: 41
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #204=====================
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************Current Event**************
****************************************
Clock ticks: 2040
Current PC: 0x4
**Instruction Count: 41
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #205=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************Current Event**************
****************************************
Clock ticks: 2050
Current PC: 0x4
**Instruction Count: 42
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #206=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************Current Event**************
****************************************
Clock ticks: 2060
Current PC: 0x4
**Instruction Count: 42
Fetch Stage: No_Op
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #207=====================
/////////////Execute Stage/////////////
ALU op: 10
ALU FP Result: 0
Next Instruction: PC += 4
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************Current Event**************
****************************************
Clock ticks: 2070
Current PC: 0x8
**Instruction Count: 42
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #208=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************Current Event**************
****************************************
Clock ticks: 2080
Current PC: 0x8
**Instruction Count: 42
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #209=====================
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************Current Event**************
****************************************
Clock ticks: 2090
Current PC: 0x8
**Instruction Count: 42
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #210=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************Current Event**************
****************************************
Clock ticks: 2100
Current PC: 0x8
**Instruction Count: 43
Fetch Stage: fsw f4, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #211=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************Current Event**************
****************************************
Clock ticks: 2110
Current PC: 0x8
**Instruction Count: 43
Fetch Stage: No_Op
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #212=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Next Instruction: PC += 4
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************Current Event**************
****************************************
Clock ticks: 2120
Current PC: 0xc
**Instruction Count: 43
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #213=====================
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 32
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************Current Event**************
****************************************
Clock ticks: 2130
Current PC: 0xc
**Instruction Count: 43
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #214=====================
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************Current Event**************
****************************************
Clock ticks: 2140
Current PC: 0xc
**Instruction Count: 43
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #215=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************Current Event**************
****************************************
Clock ticks: 2150
Current PC: 0xc
**Instruction Count: 44
Fetch Stage: addi x1, x1, -8
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #216=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************Current Event**************
****************************************
Clock ticks: 2160
Current PC: 0xc
**Instruction Count: 44
Fetch Stage: No_Op
Decode Stage: addi x1, x1, -8
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #217=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 88
Next Instruction: PC += 4
Data in rs1: 96
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 88
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************Current Event**************
****************************************
Clock ticks: 2170
Current PC: 0x10
**Instruction Count: 44
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: addi x1, x1, -8
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #218=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 96
*************Current Event**************
****************************************
Clock ticks: 2180
Current PC: 0x10
**Instruction Count: 44
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #219=====================
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************Current Event**************
****************************************
Clock ticks: 2190
Current PC: 0x10
**Instruction Count: 44
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #220=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************Current Event**************
****************************************
Clock ticks: 2200
Current PC: 0x10
**Instruction Count: 45
Fetch Stage: bne x1, x2, -16
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #221=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************Current Event**************
****************************************
Clock ticks: 2210
Current PC: 0x10
**Instruction Count: 45
Fetch Stage: No_Op
Decode Stage: bne x1, x2, -16
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #222=====================
/////////////Execute Stage/////////////
Branch check: True
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Next Instruction: PC = ALU result
Data in rs1: 16
Data in rs2: -16
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************Current Event**************
****************************************
Clock ticks: 2220
Current PC: 0x0
**Instruction Count: 45
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -16
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #223=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************Current Event**************
****************************************
Clock ticks: 2230
Current PC: 0x0
**Instruction Count: 45
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -16
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #224=====================
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************Current Event**************
****************************************
Clock ticks: 2240
Current PC: 0x0
**Instruction Count: 45
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -16
****************************************

=====================Simulation Loop #225=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************Current Event**************
****************************************
Clock ticks: 2250
Current PC: 0x0
**Instruction Count: 46
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #226=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************Current Event**************
****************************************
Clock ticks: 2260
Current PC: 0x0
**Instruction Count: 46
Fetch Stage: No_Op
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #227=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 120
Next Instruction: PC += 4
Data in rs1: 88
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 120
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************Current Event**************
****************************************
Clock ticks: 2270
Current PC: 0x4
**Instruction Count: 46
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #228=====================
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************Current Event**************
****************************************
Clock ticks: 2280
Current PC: 0x4
**Instruction Count: 46
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #229=====================
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************Current Event**************
****************************************
Clock ticks: 2290
Current PC: 0x4
**Instruction Count: 46
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #230=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************Current Event**************
****************************************
Clock ticks: 2300
Current PC: 0x4
**Instruction Count: 47
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #231=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************Current Event**************
****************************************
Clock ticks: 2310
Current PC: 0x4
**Instruction Count: 47
Fetch Stage: No_Op
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #232=====================
/////////////Execute Stage/////////////
ALU op: 10
ALU FP Result: 0
Next Instruction: PC += 4
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************Current Event**************
****************************************
Clock ticks: 2320
Current PC: 0x8
**Instruction Count: 47
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #233=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************Current Event**************
****************************************
Clock ticks: 2330
Current PC: 0x8
**Instruction Count: 47
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #234=====================
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************Current Event**************
****************************************
Clock ticks: 2340
Current PC: 0x8
**Instruction Count: 47
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #235=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************Current Event**************
****************************************
Clock ticks: 2350
Current PC: 0x8
**Instruction Count: 48
Fetch Stage: fsw f4, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #236=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************Current Event**************
****************************************
Clock ticks: 2360
Current PC: 0x8
**Instruction Count: 48
Fetch Stage: No_Op
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #237=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Next Instruction: PC += 4
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************Current Event**************
****************************************
Clock ticks: 2370
Current PC: 0xc
**Instruction Count: 48
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #238=====================
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 32
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************Current Event**************
****************************************
Clock ticks: 2380
Current PC: 0xc
**Instruction Count: 48
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #239=====================
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************Current Event**************
****************************************
Clock ticks: 2390
Current PC: 0xc
**Instruction Count: 48
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #240=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************Current Event**************
****************************************
Clock ticks: 2400
Current PC: 0xc
**Instruction Count: 49
Fetch Stage: addi x1, x1, -8
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #241=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************Current Event**************
****************************************
Clock ticks: 2410
Current PC: 0xc
**Instruction Count: 49
Fetch Stage: No_Op
Decode Stage: addi x1, x1, -8
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #242=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 80
Next Instruction: PC += 4
Data in rs1: 88
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 80
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************Current Event**************
****************************************
Clock ticks: 2420
Current PC: 0x10
**Instruction Count: 49
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: addi x1, x1, -8
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #243=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 88
*************Current Event**************
****************************************
Clock ticks: 2430
Current PC: 0x10
**Instruction Count: 49
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #244=====================
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************Current Event**************
****************************************
Clock ticks: 2440
Current PC: 0x10
**Instruction Count: 49
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #245=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************Current Event**************
****************************************
Clock ticks: 2450
Current PC: 0x10
**Instruction Count: 50
Fetch Stage: bne x1, x2, -16
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #246=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************Current Event**************
****************************************
Clock ticks: 2460
Current PC: 0x10
**Instruction Count: 50
Fetch Stage: No_Op
Decode Stage: bne x1, x2, -16
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #247=====================
/////////////Execute Stage/////////////
Branch check: True
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Next Instruction: PC = ALU result
Data in rs1: 16
Data in rs2: -16
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************Current Event**************
****************************************
Clock ticks: 2470
Current PC: 0x0
**Instruction Count: 50
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -16
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #248=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************Current Event**************
****************************************
Clock ticks: 2480
Current PC: 0x0
**Instruction Count: 50
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -16
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #249=====================
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************Current Event**************
****************************************
Clock ticks: 2490
Current PC: 0x0
**Instruction Count: 50
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -16
****************************************

=====================Simulation Loop #250=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************Current Event**************
****************************************
Clock ticks: 2500
Current PC: 0x0
**Instruction Count: 51
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #251=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************Current Event**************
****************************************
Clock ticks: 2510
Current PC: 0x0
**Instruction Count: 51
Fetch Stage: No_Op
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #252=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 112
Next Instruction: PC += 4
Data in rs1: 80
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 112
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************Current Event**************
****************************************
Clock ticks: 2520
Current PC: 0x4
**Instruction Count: 51
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #253=====================
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************Current Event**************
****************************************
Clock ticks: 2530
Current PC: 0x4
**Instruction Count: 51
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #254=====================
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************Current Event**************
****************************************
Clock ticks: 2540
Current PC: 0x4
**Instruction Count: 51
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #255=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************Current Event**************
****************************************
Clock ticks: 2550
Current PC: 0x4
**Instruction Count: 52
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #256=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************Current Event**************
****************************************
Clock ticks: 2560
Current PC: 0x4
**Instruction Count: 52
Fetch Stage: No_Op
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #257=====================
/////////////Execute Stage/////////////
ALU op: 10
ALU FP Result: 0
Next Instruction: PC += 4
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************Current Event**************
****************************************
Clock ticks: 2570
Current PC: 0x8
**Instruction Count: 52
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #258=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************Current Event**************
****************************************
Clock ticks: 2580
Current PC: 0x8
**Instruction Count: 52
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #259=====================
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************Current Event**************
****************************************
Clock ticks: 2590
Current PC: 0x8
**Instruction Count: 52
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #260=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************Current Event**************
****************************************
Clock ticks: 2600
Current PC: 0x8
**Instruction Count: 53
Fetch Stage: fsw f4, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #261=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************Current Event**************
****************************************
Clock ticks: 2610
Current PC: 0x8
**Instruction Count: 53
Fetch Stage: No_Op
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #262=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Next Instruction: PC += 4
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************Current Event**************
****************************************
Clock ticks: 2620
Current PC: 0xc
**Instruction Count: 53
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #263=====================
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 32
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************Current Event**************
****************************************
Clock ticks: 2630
Current PC: 0xc
**Instruction Count: 53
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #264=====================
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************Current Event**************
****************************************
Clock ticks: 2640
Current PC: 0xc
**Instruction Count: 53
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #265=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************Current Event**************
****************************************
Clock ticks: 2650
Current PC: 0xc
**Instruction Count: 54
Fetch Stage: addi x1, x1, -8
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #266=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************Current Event**************
****************************************
Clock ticks: 2660
Current PC: 0xc
**Instruction Count: 54
Fetch Stage: No_Op
Decode Stage: addi x1, x1, -8
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #267=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 72
Next Instruction: PC += 4
Data in rs1: 80
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 72
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************Current Event**************
****************************************
Clock ticks: 2670
Current PC: 0x10
**Instruction Count: 54
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: addi x1, x1, -8
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #268=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 80
*************Current Event**************
****************************************
Clock ticks: 2680
Current PC: 0x10
**Instruction Count: 54
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #269=====================
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************Current Event**************
****************************************
Clock ticks: 2690
Current PC: 0x10
**Instruction Count: 54
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #270=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************Current Event**************
****************************************
Clock ticks: 2700
Current PC: 0x10
**Instruction Count: 55
Fetch Stage: bne x1, x2, -16
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #271=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************Current Event**************
****************************************
Clock ticks: 2710
Current PC: 0x10
**Instruction Count: 55
Fetch Stage: No_Op
Decode Stage: bne x1, x2, -16
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #272=====================
/////////////Execute Stage/////////////
Branch check: True
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Next Instruction: PC = ALU result
Data in rs1: 16
Data in rs2: -16
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************Current Event**************
****************************************
Clock ticks: 2720
Current PC: 0x0
**Instruction Count: 55
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -16
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #273=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************Current Event**************
****************************************
Clock ticks: 2730
Current PC: 0x0
**Instruction Count: 55
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -16
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #274=====================
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************Current Event**************
****************************************
Clock ticks: 2740
Current PC: 0x0
**Instruction Count: 55
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -16
****************************************

=====================Simulation Loop #275=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************Current Event**************
****************************************
Clock ticks: 2750
Current PC: 0x0
**Instruction Count: 56
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #276=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************Current Event**************
****************************************
Clock ticks: 2760
Current PC: 0x0
**Instruction Count: 56
Fetch Stage: No_Op
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #277=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 104
Next Instruction: PC += 4
Data in rs1: 72
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 104
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************Current Event**************
****************************************
Clock ticks: 2770
Current PC: 0x4
**Instruction Count: 56
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #278=====================
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************Current Event**************
****************************************
Clock ticks: 2780
Current PC: 0x4
**Instruction Count: 56
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #279=====================
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************Current Event**************
****************************************
Clock ticks: 2790
Current PC: 0x4
**Instruction Count: 56
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #280=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************Current Event**************
****************************************
Clock ticks: 2800
Current PC: 0x4
**Instruction Count: 57
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #281=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************Current Event**************
****************************************
Clock ticks: 2810
Current PC: 0x4
**Instruction Count: 57
Fetch Stage: No_Op
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #282=====================
/////////////Execute Stage/////////////
ALU op: 10
ALU FP Result: 0
Next Instruction: PC += 4
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************Current Event**************
****************************************
Clock ticks: 2820
Current PC: 0x8
**Instruction Count: 57
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #283=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************Current Event**************
****************************************
Clock ticks: 2830
Current PC: 0x8
**Instruction Count: 57
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #284=====================
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************Current Event**************
****************************************
Clock ticks: 2840
Current PC: 0x8
**Instruction Count: 57
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #285=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************Current Event**************
****************************************
Clock ticks: 2850
Current PC: 0x8
**Instruction Count: 58
Fetch Stage: fsw f4, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #286=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************Current Event**************
****************************************
Clock ticks: 2860
Current PC: 0x8
**Instruction Count: 58
Fetch Stage: No_Op
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #287=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Next Instruction: PC += 4
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************Current Event**************
****************************************
Clock ticks: 2870
Current PC: 0xc
**Instruction Count: 58
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #288=====================
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 32
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************Current Event**************
****************************************
Clock ticks: 2880
Current PC: 0xc
**Instruction Count: 58
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #289=====================
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************Current Event**************
****************************************
Clock ticks: 2890
Current PC: 0xc
**Instruction Count: 58
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #290=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************Current Event**************
****************************************
Clock ticks: 2900
Current PC: 0xc
**Instruction Count: 59
Fetch Stage: addi x1, x1, -8
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #291=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************Current Event**************
****************************************
Clock ticks: 2910
Current PC: 0xc
**Instruction Count: 59
Fetch Stage: No_Op
Decode Stage: addi x1, x1, -8
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #292=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 64
Next Instruction: PC += 4
Data in rs1: 72
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 64
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************Current Event**************
****************************************
Clock ticks: 2920
Current PC: 0x10
**Instruction Count: 59
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: addi x1, x1, -8
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #293=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 72
*************Current Event**************
****************************************
Clock ticks: 2930
Current PC: 0x10
**Instruction Count: 59
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #294=====================
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************Current Event**************
****************************************
Clock ticks: 2940
Current PC: 0x10
**Instruction Count: 59
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #295=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************Current Event**************
****************************************
Clock ticks: 2950
Current PC: 0x10
**Instruction Count: 60
Fetch Stage: bne x1, x2, -16
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #296=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************Current Event**************
****************************************
Clock ticks: 2960
Current PC: 0x10
**Instruction Count: 60
Fetch Stage: No_Op
Decode Stage: bne x1, x2, -16
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #297=====================
/////////////Execute Stage/////////////
Branch check: True
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Next Instruction: PC = ALU result
Data in rs1: 16
Data in rs2: -16
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************Current Event**************
****************************************
Clock ticks: 2970
Current PC: 0x0
**Instruction Count: 60
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -16
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #298=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************Current Event**************
****************************************
Clock ticks: 2980
Current PC: 0x0
**Instruction Count: 60
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -16
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #299=====================
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************Current Event**************
****************************************
Clock ticks: 2990
Current PC: 0x0
**Instruction Count: 60
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -16
****************************************

=====================Simulation Loop #300=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************Current Event**************
****************************************
Clock ticks: 3000
Current PC: 0x0
**Instruction Count: 61
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #301=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************Current Event**************
****************************************
Clock ticks: 3010
Current PC: 0x0
**Instruction Count: 61
Fetch Stage: No_Op
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #302=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 96
Next Instruction: PC += 4
Data in rs1: 64
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 96
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************Current Event**************
****************************************
Clock ticks: 3020
Current PC: 0x4
**Instruction Count: 61
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #303=====================
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************Current Event**************
****************************************
Clock ticks: 3030
Current PC: 0x4
**Instruction Count: 61
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #304=====================
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************Current Event**************
****************************************
Clock ticks: 3040
Current PC: 0x4
**Instruction Count: 61
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #305=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************Current Event**************
****************************************
Clock ticks: 3050
Current PC: 0x4
**Instruction Count: 62
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #306=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************Current Event**************
****************************************
Clock ticks: 3060
Current PC: 0x4
**Instruction Count: 62
Fetch Stage: No_Op
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #307=====================
/////////////Execute Stage/////////////
ALU op: 10
ALU FP Result: 0
Next Instruction: PC += 4
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************Current Event**************
****************************************
Clock ticks: 3070
Current PC: 0x8
**Instruction Count: 62
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #308=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************Current Event**************
****************************************
Clock ticks: 3080
Current PC: 0x8
**Instruction Count: 62
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #309=====================
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************Current Event**************
****************************************
Clock ticks: 3090
Current PC: 0x8
**Instruction Count: 62
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #310=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************Current Event**************
****************************************
Clock ticks: 3100
Current PC: 0x8
**Instruction Count: 63
Fetch Stage: fsw f4, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #311=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************Current Event**************
****************************************
Clock ticks: 3110
Current PC: 0x8
**Instruction Count: 63
Fetch Stage: No_Op
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #312=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Next Instruction: PC += 4
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************Current Event**************
****************************************
Clock ticks: 3120
Current PC: 0xc
**Instruction Count: 63
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #313=====================
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 32
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************Current Event**************
****************************************
Clock ticks: 3130
Current PC: 0xc
**Instruction Count: 63
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #314=====================
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************Current Event**************
****************************************
Clock ticks: 3140
Current PC: 0xc
**Instruction Count: 63
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #315=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************Current Event**************
****************************************
Clock ticks: 3150
Current PC: 0xc
**Instruction Count: 64
Fetch Stage: addi x1, x1, -8
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #316=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************Current Event**************
****************************************
Clock ticks: 3160
Current PC: 0xc
**Instruction Count: 64
Fetch Stage: No_Op
Decode Stage: addi x1, x1, -8
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #317=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 56
Next Instruction: PC += 4
Data in rs1: 64
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 56
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************Current Event**************
****************************************
Clock ticks: 3170
Current PC: 0x10
**Instruction Count: 64
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: addi x1, x1, -8
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #318=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 64
*************Current Event**************
****************************************
Clock ticks: 3180
Current PC: 0x10
**Instruction Count: 64
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #319=====================
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************Current Event**************
****************************************
Clock ticks: 3190
Current PC: 0x10
**Instruction Count: 64
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #320=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************Current Event**************
****************************************
Clock ticks: 3200
Current PC: 0x10
**Instruction Count: 65
Fetch Stage: bne x1, x2, -16
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #321=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************Current Event**************
****************************************
Clock ticks: 3210
Current PC: 0x10
**Instruction Count: 65
Fetch Stage: No_Op
Decode Stage: bne x1, x2, -16
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #322=====================
/////////////Execute Stage/////////////
Branch check: True
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Next Instruction: PC = ALU result
Data in rs1: 16
Data in rs2: -16
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************Current Event**************
****************************************
Clock ticks: 3220
Current PC: 0x0
**Instruction Count: 65
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -16
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #323=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************Current Event**************
****************************************
Clock ticks: 3230
Current PC: 0x0
**Instruction Count: 65
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -16
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #324=====================
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************Current Event**************
****************************************
Clock ticks: 3240
Current PC: 0x0
**Instruction Count: 65
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -16
****************************************

=====================Simulation Loop #325=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************Current Event**************
****************************************
Clock ticks: 3250
Current PC: 0x0
**Instruction Count: 66
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #326=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************Current Event**************
****************************************
Clock ticks: 3260
Current PC: 0x0
**Instruction Count: 66
Fetch Stage: No_Op
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #327=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 88
Next Instruction: PC += 4
Data in rs1: 56
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 88
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************Current Event**************
****************************************
Clock ticks: 3270
Current PC: 0x4
**Instruction Count: 66
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #328=====================
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************Current Event**************
****************************************
Clock ticks: 3280
Current PC: 0x4
**Instruction Count: 66
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #329=====================
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************Current Event**************
****************************************
Clock ticks: 3290
Current PC: 0x4
**Instruction Count: 66
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #330=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************Current Event**************
****************************************
Clock ticks: 3300
Current PC: 0x4
**Instruction Count: 67
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #331=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************Current Event**************
****************************************
Clock ticks: 3310
Current PC: 0x4
**Instruction Count: 67
Fetch Stage: No_Op
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #332=====================
/////////////Execute Stage/////////////
ALU op: 10
ALU FP Result: 0
Next Instruction: PC += 4
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************Current Event**************
****************************************
Clock ticks: 3320
Current PC: 0x8
**Instruction Count: 67
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #333=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************Current Event**************
****************************************
Clock ticks: 3330
Current PC: 0x8
**Instruction Count: 67
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #334=====================
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************Current Event**************
****************************************
Clock ticks: 3340
Current PC: 0x8
**Instruction Count: 67
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #335=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************Current Event**************
****************************************
Clock ticks: 3350
Current PC: 0x8
**Instruction Count: 68
Fetch Stage: fsw f4, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #336=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************Current Event**************
****************************************
Clock ticks: 3360
Current PC: 0x8
**Instruction Count: 68
Fetch Stage: No_Op
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #337=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Next Instruction: PC += 4
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************Current Event**************
****************************************
Clock ticks: 3370
Current PC: 0xc
**Instruction Count: 68
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #338=====================
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 32
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************Current Event**************
****************************************
Clock ticks: 3380
Current PC: 0xc
**Instruction Count: 68
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #339=====================
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************Current Event**************
****************************************
Clock ticks: 3390
Current PC: 0xc
**Instruction Count: 68
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #340=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************Current Event**************
****************************************
Clock ticks: 3400
Current PC: 0xc
**Instruction Count: 69
Fetch Stage: addi x1, x1, -8
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #341=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************Current Event**************
****************************************
Clock ticks: 3410
Current PC: 0xc
**Instruction Count: 69
Fetch Stage: No_Op
Decode Stage: addi x1, x1, -8
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #342=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 48
Next Instruction: PC += 4
Data in rs1: 56
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 48
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************Current Event**************
****************************************
Clock ticks: 3420
Current PC: 0x10
**Instruction Count: 69
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: addi x1, x1, -8
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #343=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 56
*************Current Event**************
****************************************
Clock ticks: 3430
Current PC: 0x10
**Instruction Count: 69
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #344=====================
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************Current Event**************
****************************************
Clock ticks: 3440
Current PC: 0x10
**Instruction Count: 69
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #345=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************Current Event**************
****************************************
Clock ticks: 3450
Current PC: 0x10
**Instruction Count: 70
Fetch Stage: bne x1, x2, -16
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #346=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************Current Event**************
****************************************
Clock ticks: 3460
Current PC: 0x10
**Instruction Count: 70
Fetch Stage: No_Op
Decode Stage: bne x1, x2, -16
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #347=====================
/////////////Execute Stage/////////////
Branch check: True
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Next Instruction: PC = ALU result
Data in rs1: 16
Data in rs2: -16
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************Current Event**************
****************************************
Clock ticks: 3470
Current PC: 0x0
**Instruction Count: 70
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -16
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #348=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************Current Event**************
****************************************
Clock ticks: 3480
Current PC: 0x0
**Instruction Count: 70
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -16
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #349=====================
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************Current Event**************
****************************************
Clock ticks: 3490
Current PC: 0x0
**Instruction Count: 70
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -16
****************************************

=====================Simulation Loop #350=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************Current Event**************
****************************************
Clock ticks: 3500
Current PC: 0x0
**Instruction Count: 71
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #351=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************Current Event**************
****************************************
Clock ticks: 3510
Current PC: 0x0
**Instruction Count: 71
Fetch Stage: No_Op
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #352=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 80
Next Instruction: PC += 4
Data in rs1: 48
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 80
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************Current Event**************
****************************************
Clock ticks: 3520
Current PC: 0x4
**Instruction Count: 71
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #353=====================
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************Current Event**************
****************************************
Clock ticks: 3530
Current PC: 0x4
**Instruction Count: 71
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #354=====================
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************Current Event**************
****************************************
Clock ticks: 3540
Current PC: 0x4
**Instruction Count: 71
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #355=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************Current Event**************
****************************************
Clock ticks: 3550
Current PC: 0x4
**Instruction Count: 72
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #356=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************Current Event**************
****************************************
Clock ticks: 3560
Current PC: 0x4
**Instruction Count: 72
Fetch Stage: No_Op
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #357=====================
/////////////Execute Stage/////////////
ALU op: 10
ALU FP Result: 0
Next Instruction: PC += 4
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************Current Event**************
****************************************
Clock ticks: 3570
Current PC: 0x8
**Instruction Count: 72
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #358=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************Current Event**************
****************************************
Clock ticks: 3580
Current PC: 0x8
**Instruction Count: 72
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #359=====================
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************Current Event**************
****************************************
Clock ticks: 3590
Current PC: 0x8
**Instruction Count: 72
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #360=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************Current Event**************
****************************************
Clock ticks: 3600
Current PC: 0x8
**Instruction Count: 73
Fetch Stage: fsw f4, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #361=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************Current Event**************
****************************************
Clock ticks: 3610
Current PC: 0x8
**Instruction Count: 73
Fetch Stage: No_Op
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #362=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Next Instruction: PC += 4
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************Current Event**************
****************************************
Clock ticks: 3620
Current PC: 0xc
**Instruction Count: 73
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #363=====================
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 32
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************Current Event**************
****************************************
Clock ticks: 3630
Current PC: 0xc
**Instruction Count: 73
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #364=====================
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************Current Event**************
****************************************
Clock ticks: 3640
Current PC: 0xc
**Instruction Count: 73
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #365=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************Current Event**************
****************************************
Clock ticks: 3650
Current PC: 0xc
**Instruction Count: 74
Fetch Stage: addi x1, x1, -8
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #366=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************Current Event**************
****************************************
Clock ticks: 3660
Current PC: 0xc
**Instruction Count: 74
Fetch Stage: No_Op
Decode Stage: addi x1, x1, -8
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #367=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 40
Next Instruction: PC += 4
Data in rs1: 48
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 40
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************Current Event**************
****************************************
Clock ticks: 3670
Current PC: 0x10
**Instruction Count: 74
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: addi x1, x1, -8
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #368=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 48
*************Current Event**************
****************************************
Clock ticks: 3680
Current PC: 0x10
**Instruction Count: 74
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #369=====================
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************Current Event**************
****************************************
Clock ticks: 3690
Current PC: 0x10
**Instruction Count: 74
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #370=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************Current Event**************
****************************************
Clock ticks: 3700
Current PC: 0x10
**Instruction Count: 75
Fetch Stage: bne x1, x2, -16
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #371=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************Current Event**************
****************************************
Clock ticks: 3710
Current PC: 0x10
**Instruction Count: 75
Fetch Stage: No_Op
Decode Stage: bne x1, x2, -16
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #372=====================
/////////////Execute Stage/////////////
Branch check: True
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Next Instruction: PC = ALU result
Data in rs1: 16
Data in rs2: -16
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************Current Event**************
****************************************
Clock ticks: 3720
Current PC: 0x0
**Instruction Count: 75
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -16
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #373=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************Current Event**************
****************************************
Clock ticks: 3730
Current PC: 0x0
**Instruction Count: 75
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -16
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #374=====================
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************Current Event**************
****************************************
Clock ticks: 3740
Current PC: 0x0
**Instruction Count: 75
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -16
****************************************

=====================Simulation Loop #375=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************Current Event**************
****************************************
Clock ticks: 3750
Current PC: 0x0
**Instruction Count: 76
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #376=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************Current Event**************
****************************************
Clock ticks: 3760
Current PC: 0x0
**Instruction Count: 76
Fetch Stage: No_Op
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #377=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 72
Next Instruction: PC += 4
Data in rs1: 40
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 72
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************Current Event**************
****************************************
Clock ticks: 3770
Current PC: 0x4
**Instruction Count: 76
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #378=====================
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************Current Event**************
****************************************
Clock ticks: 3780
Current PC: 0x4
**Instruction Count: 76
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #379=====================
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************Current Event**************
****************************************
Clock ticks: 3790
Current PC: 0x4
**Instruction Count: 76
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #380=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************Current Event**************
****************************************
Clock ticks: 3800
Current PC: 0x4
**Instruction Count: 77
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #381=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************Current Event**************
****************************************
Clock ticks: 3810
Current PC: 0x4
**Instruction Count: 77
Fetch Stage: No_Op
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #382=====================
/////////////Execute Stage/////////////
ALU op: 10
ALU FP Result: 0
Next Instruction: PC += 4
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************Current Event**************
****************************************
Clock ticks: 3820
Current PC: 0x8
**Instruction Count: 77
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #383=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************Current Event**************
****************************************
Clock ticks: 3830
Current PC: 0x8
**Instruction Count: 77
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #384=====================
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************Current Event**************
****************************************
Clock ticks: 3840
Current PC: 0x8
**Instruction Count: 77
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #385=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************Current Event**************
****************************************
Clock ticks: 3850
Current PC: 0x8
**Instruction Count: 78
Fetch Stage: fsw f4, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #386=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************Current Event**************
****************************************
Clock ticks: 3860
Current PC: 0x8
**Instruction Count: 78
Fetch Stage: No_Op
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #387=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Next Instruction: PC += 4
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************Current Event**************
****************************************
Clock ticks: 3870
Current PC: 0xc
**Instruction Count: 78
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #388=====================
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 32
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************Current Event**************
****************************************
Clock ticks: 3880
Current PC: 0xc
**Instruction Count: 78
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #389=====================
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************Current Event**************
****************************************
Clock ticks: 3890
Current PC: 0xc
**Instruction Count: 78
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #390=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************Current Event**************
****************************************
Clock ticks: 3900
Current PC: 0xc
**Instruction Count: 79
Fetch Stage: addi x1, x1, -8
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #391=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************Current Event**************
****************************************
Clock ticks: 3910
Current PC: 0xc
**Instruction Count: 79
Fetch Stage: No_Op
Decode Stage: addi x1, x1, -8
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #392=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Next Instruction: PC += 4
Data in rs1: 40
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************Current Event**************
****************************************
Clock ticks: 3920
Current PC: 0x10
**Instruction Count: 79
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: addi x1, x1, -8
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #393=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 40
*************Current Event**************
****************************************
Clock ticks: 3930
Current PC: 0x10
**Instruction Count: 79
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #394=====================
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************Current Event**************
****************************************
Clock ticks: 3940
Current PC: 0x10
**Instruction Count: 79
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #395=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************Current Event**************
****************************************
Clock ticks: 3950
Current PC: 0x10
**Instruction Count: 80
Fetch Stage: bne x1, x2, -16
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #396=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************Current Event**************
****************************************
Clock ticks: 3960
Current PC: 0x10
**Instruction Count: 80
Fetch Stage: No_Op
Decode Stage: bne x1, x2, -16
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #397=====================
/////////////Execute Stage/////////////
Branch check: True
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Next Instruction: PC = ALU result
Data in rs1: 16
Data in rs2: -16
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************Current Event**************
****************************************
Clock ticks: 3970
Current PC: 0x0
**Instruction Count: 80
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -16
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #398=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************Current Event**************
****************************************
Clock ticks: 3980
Current PC: 0x0
**Instruction Count: 80
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -16
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #399=====================
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************Current Event**************
****************************************
Clock ticks: 3990
Current PC: 0x0
**Instruction Count: 80
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -16
****************************************

=====================Simulation Loop #400=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************Current Event**************
****************************************
Clock ticks: 4000
Current PC: 0x0
**Instruction Count: 81
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #401=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************Current Event**************
****************************************
Clock ticks: 4010
Current PC: 0x0
**Instruction Count: 81
Fetch Stage: No_Op
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #402=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 64
Next Instruction: PC += 4
Data in rs1: 32
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 64
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************Current Event**************
****************************************
Clock ticks: 4020
Current PC: 0x4
**Instruction Count: 81
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #403=====================
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************Current Event**************
****************************************
Clock ticks: 4030
Current PC: 0x4
**Instruction Count: 81
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #404=====================
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************Current Event**************
****************************************
Clock ticks: 4040
Current PC: 0x4
**Instruction Count: 81
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #405=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************Current Event**************
****************************************
Clock ticks: 4050
Current PC: 0x4
**Instruction Count: 82
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #406=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************Current Event**************
****************************************
Clock ticks: 4060
Current PC: 0x4
**Instruction Count: 82
Fetch Stage: No_Op
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #407=====================
/////////////Execute Stage/////////////
ALU op: 10
ALU FP Result: 0
Next Instruction: PC += 4
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************Current Event**************
****************************************
Clock ticks: 4070
Current PC: 0x8
**Instruction Count: 82
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #408=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************Current Event**************
****************************************
Clock ticks: 4080
Current PC: 0x8
**Instruction Count: 82
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #409=====================
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************Current Event**************
****************************************
Clock ticks: 4090
Current PC: 0x8
**Instruction Count: 82
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #410=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************Current Event**************
****************************************
Clock ticks: 4100
Current PC: 0x8
**Instruction Count: 83
Fetch Stage: fsw f4, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #411=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************Current Event**************
****************************************
Clock ticks: 4110
Current PC: 0x8
**Instruction Count: 83
Fetch Stage: No_Op
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #412=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Next Instruction: PC += 4
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************Current Event**************
****************************************
Clock ticks: 4120
Current PC: 0xc
**Instruction Count: 83
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #413=====================
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 32
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************Current Event**************
****************************************
Clock ticks: 4130
Current PC: 0xc
**Instruction Count: 83
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #414=====================
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************Current Event**************
****************************************
Clock ticks: 4140
Current PC: 0xc
**Instruction Count: 83
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #415=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************Current Event**************
****************************************
Clock ticks: 4150
Current PC: 0xc
**Instruction Count: 84
Fetch Stage: addi x1, x1, -8
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #416=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************Current Event**************
****************************************
Clock ticks: 4160
Current PC: 0xc
**Instruction Count: 84
Fetch Stage: No_Op
Decode Stage: addi x1, x1, -8
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #417=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 24
Next Instruction: PC += 4
Data in rs1: 32
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 24
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************Current Event**************
****************************************
Clock ticks: 4170
Current PC: 0x10
**Instruction Count: 84
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: addi x1, x1, -8
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #418=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 32
*************Current Event**************
****************************************
Clock ticks: 4180
Current PC: 0x10
**Instruction Count: 84
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #419=====================
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************Current Event**************
****************************************
Clock ticks: 4190
Current PC: 0x10
**Instruction Count: 84
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #420=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************Current Event**************
****************************************
Clock ticks: 4200
Current PC: 0x10
**Instruction Count: 85
Fetch Stage: bne x1, x2, -16
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #421=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************Current Event**************
****************************************
Clock ticks: 4210
Current PC: 0x10
**Instruction Count: 85
Fetch Stage: No_Op
Decode Stage: bne x1, x2, -16
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #422=====================
/////////////Execute Stage/////////////
Branch check: True
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Next Instruction: PC = ALU result
Data in rs1: 16
Data in rs2: -16
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************Current Event**************
****************************************
Clock ticks: 4220
Current PC: 0x0
**Instruction Count: 85
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -16
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #423=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************Current Event**************
****************************************
Clock ticks: 4230
Current PC: 0x0
**Instruction Count: 85
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -16
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #424=====================
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************Current Event**************
****************************************
Clock ticks: 4240
Current PC: 0x0
**Instruction Count: 85
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -16
****************************************

=====================Simulation Loop #425=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************Current Event**************
****************************************
Clock ticks: 4250
Current PC: 0x0
**Instruction Count: 86
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #426=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************Current Event**************
****************************************
Clock ticks: 4260
Current PC: 0x0
**Instruction Count: 86
Fetch Stage: No_Op
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #427=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 56
Next Instruction: PC += 4
Data in rs1: 24
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 56
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************Current Event**************
****************************************
Clock ticks: 4270
Current PC: 0x4
**Instruction Count: 86
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #428=====================
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************Current Event**************
****************************************
Clock ticks: 4280
Current PC: 0x4
**Instruction Count: 86
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #429=====================
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************Current Event**************
****************************************
Clock ticks: 4290
Current PC: 0x4
**Instruction Count: 86
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #430=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************Current Event**************
****************************************
Clock ticks: 4300
Current PC: 0x4
**Instruction Count: 87
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #431=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************Current Event**************
****************************************
Clock ticks: 4310
Current PC: 0x4
**Instruction Count: 87
Fetch Stage: No_Op
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #432=====================
/////////////Execute Stage/////////////
ALU op: 10
ALU FP Result: 0
Next Instruction: PC += 4
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************Current Event**************
****************************************
Clock ticks: 4320
Current PC: 0x8
**Instruction Count: 87
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #433=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************Current Event**************
****************************************
Clock ticks: 4330
Current PC: 0x8
**Instruction Count: 87
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #434=====================
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************Current Event**************
****************************************
Clock ticks: 4340
Current PC: 0x8
**Instruction Count: 87
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #435=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************Current Event**************
****************************************
Clock ticks: 4350
Current PC: 0x8
**Instruction Count: 88
Fetch Stage: fsw f4, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #436=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************Current Event**************
****************************************
Clock ticks: 4360
Current PC: 0x8
**Instruction Count: 88
Fetch Stage: No_Op
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #437=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Next Instruction: PC += 4
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************Current Event**************
****************************************
Clock ticks: 4370
Current PC: 0xc
**Instruction Count: 88
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #438=====================
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 32
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************Current Event**************
****************************************
Clock ticks: 4380
Current PC: 0xc
**Instruction Count: 88
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #439=====================
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************Current Event**************
****************************************
Clock ticks: 4390
Current PC: 0xc
**Instruction Count: 88
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #440=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************Current Event**************
****************************************
Clock ticks: 4400
Current PC: 0xc
**Instruction Count: 89
Fetch Stage: addi x1, x1, -8
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #441=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************Current Event**************
****************************************
Clock ticks: 4410
Current PC: 0xc
**Instruction Count: 89
Fetch Stage: No_Op
Decode Stage: addi x1, x1, -8
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #442=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 16
Next Instruction: PC += 4
Data in rs1: 24
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 16
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************Current Event**************
****************************************
Clock ticks: 4420
Current PC: 0x10
**Instruction Count: 89
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: addi x1, x1, -8
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #443=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 24
*************Current Event**************
****************************************
Clock ticks: 4430
Current PC: 0x10
**Instruction Count: 89
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #444=====================
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************Current Event**************
****************************************
Clock ticks: 4440
Current PC: 0x10
**Instruction Count: 89
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #445=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************Current Event**************
****************************************
Clock ticks: 4450
Current PC: 0x10
**Instruction Count: 90
Fetch Stage: bne x1, x2, -16
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #446=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************Current Event**************
****************************************
Clock ticks: 4460
Current PC: 0x10
**Instruction Count: 90
Fetch Stage: No_Op
Decode Stage: bne x1, x2, -16
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #447=====================
/////////////Execute Stage/////////////
Branch check: True
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Next Instruction: PC = ALU result
Data in rs1: 16
Data in rs2: -16
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************Current Event**************
****************************************
Clock ticks: 4470
Current PC: 0x0
**Instruction Count: 90
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -16
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #448=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************Current Event**************
****************************************
Clock ticks: 4480
Current PC: 0x0
**Instruction Count: 90
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -16
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #449=====================
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************Current Event**************
****************************************
Clock ticks: 4490
Current PC: 0x0
**Instruction Count: 90
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -16
****************************************

=====================Simulation Loop #450=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************Current Event**************
****************************************
Clock ticks: 4500
Current PC: 0x0
**Instruction Count: 91
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #451=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************Current Event**************
****************************************
Clock ticks: 4510
Current PC: 0x0
**Instruction Count: 91
Fetch Stage: No_Op
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #452=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 48
Next Instruction: PC += 4
Data in rs1: 16
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 48
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************Current Event**************
****************************************
Clock ticks: 4520
Current PC: 0x4
**Instruction Count: 91
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #453=====================
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************Current Event**************
****************************************
Clock ticks: 4530
Current PC: 0x4
**Instruction Count: 91
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #454=====================
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************Current Event**************
****************************************
Clock ticks: 4540
Current PC: 0x4
**Instruction Count: 91
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #455=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************Current Event**************
****************************************
Clock ticks: 4550
Current PC: 0x4
**Instruction Count: 92
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #456=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************Current Event**************
****************************************
Clock ticks: 4560
Current PC: 0x4
**Instruction Count: 92
Fetch Stage: No_Op
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #457=====================
/////////////Execute Stage/////////////
ALU op: 10
ALU FP Result: 0
Next Instruction: PC += 4
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************Current Event**************
****************************************
Clock ticks: 4570
Current PC: 0x8
**Instruction Count: 92
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #458=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************Current Event**************
****************************************
Clock ticks: 4580
Current PC: 0x8
**Instruction Count: 92
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #459=====================
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************Current Event**************
****************************************
Clock ticks: 4590
Current PC: 0x8
**Instruction Count: 92
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #460=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************Current Event**************
****************************************
Clock ticks: 4600
Current PC: 0x8
**Instruction Count: 93
Fetch Stage: fsw f4, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #461=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************Current Event**************
****************************************
Clock ticks: 4610
Current PC: 0x8
**Instruction Count: 93
Fetch Stage: No_Op
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #462=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Next Instruction: PC += 4
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************Current Event**************
****************************************
Clock ticks: 4620
Current PC: 0xc
**Instruction Count: 93
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #463=====================
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 32
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************Current Event**************
****************************************
Clock ticks: 4630
Current PC: 0xc
**Instruction Count: 93
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #464=====================
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************Current Event**************
****************************************
Clock ticks: 4640
Current PC: 0xc
**Instruction Count: 93
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #465=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************Current Event**************
****************************************
Clock ticks: 4650
Current PC: 0xc
**Instruction Count: 94
Fetch Stage: addi x1, x1, -8
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #466=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************Current Event**************
****************************************
Clock ticks: 4660
Current PC: 0xc
**Instruction Count: 94
Fetch Stage: No_Op
Decode Stage: addi x1, x1, -8
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #467=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 8
Next Instruction: PC += 4
Data in rs1: 16
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 8
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************Current Event**************
****************************************
Clock ticks: 4670
Current PC: 0x10
**Instruction Count: 94
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: addi x1, x1, -8
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #468=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 16
*************Current Event**************
****************************************
Clock ticks: 4680
Current PC: 0x10
**Instruction Count: 94
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #469=====================
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************Current Event**************
****************************************
Clock ticks: 4690
Current PC: 0x10
**Instruction Count: 94
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #470=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************Current Event**************
****************************************
Clock ticks: 4700
Current PC: 0x10
**Instruction Count: 95
Fetch Stage: bne x1, x2, -16
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #471=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************Current Event**************
****************************************
Clock ticks: 4710
Current PC: 0x10
**Instruction Count: 95
Fetch Stage: No_Op
Decode Stage: bne x1, x2, -16
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #472=====================
/////////////Execute Stage/////////////
Branch check: True
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Next Instruction: PC = ALU result
Data in rs1: 16
Data in rs2: -16
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************Current Event**************
****************************************
Clock ticks: 4720
Current PC: 0x0
**Instruction Count: 95
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -16
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #473=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************Current Event**************
****************************************
Clock ticks: 4730
Current PC: 0x0
**Instruction Count: 95
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -16
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #474=====================
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************Current Event**************
****************************************
Clock ticks: 4740
Current PC: 0x0
**Instruction Count: 95
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -16
****************************************

=====================Simulation Loop #475=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************Current Event**************
****************************************
Clock ticks: 4750
Current PC: 0x0
**Instruction Count: 96
Fetch Stage: flw f0, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #476=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************Current Event**************
****************************************
Clock ticks: 4760
Current PC: 0x0
**Instruction Count: 96
Fetch Stage: No_Op
Decode Stage: flw f0, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #477=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 40
Next Instruction: PC += 4
Data in rs1: 8
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 9.44988e-38
ALU result: 40
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************Current Event**************
****************************************
Clock ticks: 4770
Current PC: 0x4
**Instruction Count: 96
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: flw f0, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #478=====================
//////////////Memory Stage//////////////
FP Memory Read Operation
Memory Address: 0
Loaded Data: 9.44988e-38
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************Current Event**************
****************************************
Clock ticks: 4780
Current PC: 0x4
**Instruction Count: 96
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: flw f0, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #479=====================
/////////////WriteBack Stage////////////
FP Write Back Case 0
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************Current Event**************
****************************************
Clock ticks: 4790
Current PC: 0x4
**Instruction Count: 96
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: flw f0, 32(x1)
****************************************

=====================Simulation Loop #480=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************Current Event**************
****************************************
Clock ticks: 4800
Current PC: 0x4
**Instruction Count: 97
Fetch Stage: fadd.s f4, f0, f2
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #481=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************Current Event**************
****************************************
Clock ticks: 4810
Current PC: 0x4
**Instruction Count: 97
Fetch Stage: No_Op
Decode Stage: fadd.s f4, f0, f2
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #482=====================
/////////////Execute Stage/////////////
ALU op: 10
ALU FP Result: 0
Next Instruction: PC += 4
Data in rs1: 0
Data in rs2: 0
Data in rs1_fp: 9.44988e-38
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************Current Event**************
****************************************
Clock ticks: 4820
Current PC: 0x8
**Instruction Count: 97
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: fadd.s f4, f0, f2
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #483=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************Current Event**************
****************************************
Clock ticks: 4830
Current PC: 0x8
**Instruction Count: 97
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: fadd.s f4, f0, f2
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #484=====================
/////////////WriteBack Stage////////////
FP Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************Current Event**************
****************************************
Clock ticks: 4840
Current PC: 0x8
**Instruction Count: 97
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fadd.s f4, f0, f2
****************************************

=====================Simulation Loop #485=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************Current Event**************
****************************************
Clock ticks: 4850
Current PC: 0x8
**Instruction Count: 98
Fetch Stage: fsw f4, 32(x1)
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #486=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************Current Event**************
****************************************
Clock ticks: 4860
Current PC: 0x8
**Instruction Count: 98
Fetch Stage: No_Op
Decode Stage: fsw f4, 32(x1)
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #487=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 32
Next Instruction: PC += 4
Data in rs1: 0
Data in rs2: 32
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 32
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************Current Event**************
****************************************
Clock ticks: 4870
Current PC: 0xc
**Instruction Count: 98
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: fsw f4, 32(x1)
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #488=====================
//////////////Memory Stage//////////////
FP Memory Write Operation
Memory Address: 32
Data To Store: 0
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************Current Event**************
****************************************
Clock ticks: 4880
Current PC: 0xc
**Instruction Count: 98
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: fsw f4, 32(x1)
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #489=====================
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************Current Event**************
****************************************
Clock ticks: 4890
Current PC: 0xc
**Instruction Count: 98
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: fsw f4, 32(x1)
****************************************

=====================Simulation Loop #490=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************Current Event**************
****************************************
Clock ticks: 4900
Current PC: 0xc
**Instruction Count: 99
Fetch Stage: addi x1, x1, -8
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #491=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************Current Event**************
****************************************
Clock ticks: 4910
Current PC: 0xc
**Instruction Count: 99
Fetch Stage: No_Op
Decode Stage: addi x1, x1, -8
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #492=====================
/////////////Execute Stage/////////////
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Next Instruction: PC += 4
Data in rs1: 8
Data in rs2: -8
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************Current Event**************
****************************************
Clock ticks: 4920
Current PC: 0x10
**Instruction Count: 99
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: addi x1, x1, -8
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #493=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 8
*************Current Event**************
****************************************
Clock ticks: 4930
Current PC: 0x10
**Instruction Count: 99
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: addi x1, x1, -8
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #494=====================
/////////////WriteBack Stage////////////
Int Write Back Case 1
///////Cpu Cycle Debug Statements///////
X1 value: 0
*************Current Event**************
****************************************
Clock ticks: 4940
Current PC: 0x10
**Instruction Count: 99
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: addi x1, x1, -8
****************************************

=====================Simulation Loop #495=====================
//////////////Fetch Stage///////////////
///////Cpu Cycle Debug Statements///////
X1 value: 0
*************Current Event**************
****************************************
Clock ticks: 4950
Current PC: 0x10
**Instruction Count: 100
Fetch Stage: bne x1, x2, -16
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #496=====================
//////////////Decode Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 0
*************Current Event**************
****************************************
Clock ticks: 4960
Current PC: 0x10
**Instruction Count: 100
Fetch Stage: No_Op
Decode Stage: bne x1, x2, -16
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #497=====================
/////////////Execute Stage/////////////
Branch check: False
ALU source 1 switched 
ALU source 2 switched 
ALU op: 0
ALU Result: 0
Next Instruction: PC += 4
Data in rs1: 16
Data in rs2: -16
Data in rs1_fp: 0
Data in rs2_fp: 0
ALU result: 0
///////Cpu Cycle Debug Statements///////
X1 value: 0
*************Current Event**************
****************************************
Clock ticks: 4970
Current PC: 0x14
**Instruction Count: 100
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: bne x1, x2, -16
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #498=====================
//////////////Memory Stage//////////////
///////Cpu Cycle Debug Statements///////
X1 value: 0
*************Current Event**************
****************************************
Clock ticks: 4980
Current PC: 0x14
**Instruction Count: 100
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: bne x1, x2, -16
Write Back Stage: No_Op
****************************************

=====================Simulation Loop #499=====================
/////////////WriteBack Stage////////////
///////Cpu Cycle Debug Statements///////
X1 value: 0
*************Current Event**************
****************************************
Clock ticks: 4990
Current PC: 0x14
**Instruction Count: 100
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: bne x1, x2, -16
****************************************

=====================Simulation Loop #500=====================
All Stages of the data path are empty. Resetting CPU.
*************Current Event**************
****************************************
Clock ticks: 5000
Current PC: 0x14
**Instruction Count: 100
Fetch Stage: No_Op
Decode Stage: No_Op
Execute Stage: No_Op
Memory Stage: No_Op
Write Back Stage: No_Op
****************************************

=======================Simulation Ended=======================
