// Seed: 4293253616
module module_0 (
    id_1,
    id_2
);
  inout wor id_2;
  output wire id_1;
  wire id_3;
  assign id_2 = {id_2, -1'h0 + id_3};
  assign id_1 = id_2;
endmodule
module module_1 (
    input wand id_0,
    input uwire id_1,
    input tri0 id_2,
    output tri0 id_3,
    output supply0 id_4,
    output wor id_5,
    output tri0 id_6,
    output tri id_7,
    input supply1 id_8,
    input tri id_9,
    output supply1 id_10,
    output tri id_11,
    output supply0 id_12,
    output logic id_13,
    input uwire id_14,
    output supply0 id_15,
    input wor id_16,
    output supply1 id_17,
    output tri0 id_18
    , id_25,
    output wor id_19,
    input tri1 id_20,
    input supply0 id_21,
    output tri0 id_22,
    output wand id_23
);
  wire id_26;
  module_0 modCall_1 (
      id_25,
      id_26
  );
  initial for (id_10 = id_16 + 1'b0 - -1'b0; -1 > id_21; id_19 += id_16) id_13 = $signed(71);
  ;
endmodule
