{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700447508650 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700447508650 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 19 20:31:48 2023 " "Processing started: Sun Nov 19 20:31:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700447508650 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1700447508650 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Filtro-de-imagenes -c Filtro-de-imagenes " "Command: quartus_sta Filtro-de-imagenes -c Filtro-de-imagenes" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1700447508650 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1700447508749 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1700447509313 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1700447509313 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700447509348 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700447509348 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1700447509814 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Filtro-de-imagenes.sdc " "Synopsys Design Constraints File file not found: 'Filtro-de-imagenes.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1700447509868 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1700447509869 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name video_controller:vc\|VGA_pll:vga_clock_gen\|vga_clk video_controller:vc\|VGA_pll:vga_clock_gen\|vga_clk " "create_clock -period 1.000 -name video_controller:vc\|VGA_pll:vga_clock_gen\|vga_clk video_controller:vc\|VGA_pll:vga_clock_gen\|vga_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700447509880 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700447509880 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name btn\[0\] btn\[0\] " "create_clock -period 1.000 -name btn\[0\] btn\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700447509880 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700447509880 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: topR\|escribir\|enable~0  from: dataf  to: combout " "Cell: topR\|escribir\|enable~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1700447509894 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1700447509894 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1700447509900 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700447509908 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1700447509910 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1700447509917 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1700447510025 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1700447510025 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.634 " "Worst-case setup slack is -5.634" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447510027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447510027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.634          -11643.037 clk  " "   -5.634          -11643.037 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447510027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.434              -8.514 btn\[0\]  " "   -4.434              -8.514 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447510027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.085             -97.899 video_controller:vc\|VGA_pll:vga_clock_gen\|vga_clk  " "   -2.085             -97.899 video_controller:vc\|VGA_pll:vga_clock_gen\|vga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447510027 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700447510027 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.283 " "Worst-case hold slack is 0.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447510040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447510040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.283               0.000 video_controller:vc\|VGA_pll:vga_clock_gen\|vga_clk  " "    0.283               0.000 video_controller:vc\|VGA_pll:vga_clock_gen\|vga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447510040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.367               0.000 clk  " "    0.367               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447510040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.736               0.000 btn\[0\]  " "    1.736               0.000 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447510040 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700447510040 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700447510046 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700447510049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447510054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447510054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -25408.418 clk  " "   -2.174          -25408.418 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447510054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.727             -56.334 video_controller:vc\|VGA_pll:vga_clock_gen\|vga_clk  " "   -0.727             -56.334 video_controller:vc\|VGA_pll:vga_clock_gen\|vga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447510054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.179              -0.385 btn\[0\]  " "   -0.179              -0.385 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447510054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700447510054 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1700447510126 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1700447510154 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1700447511774 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: topR\|escribir\|enable~0  from: dataf  to: combout " "Cell: topR\|escribir\|enable~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1700447511914 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1700447511914 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700447511922 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1700447511956 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1700447511956 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.681 " "Worst-case setup slack is -5.681" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447511958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447511958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.681          -10859.323 clk  " "   -5.681          -10859.323 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447511958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.317              -8.287 btn\[0\]  " "   -4.317              -8.287 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447511958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.063             -96.627 video_controller:vc\|VGA_pll:vga_clock_gen\|vga_clk  " "   -2.063             -96.627 video_controller:vc\|VGA_pll:vga_clock_gen\|vga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447511958 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700447511958 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.285 " "Worst-case hold slack is 0.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447511968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447511968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285               0.000 video_controller:vc\|VGA_pll:vga_clock_gen\|vga_clk  " "    0.285               0.000 video_controller:vc\|VGA_pll:vga_clock_gen\|vga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447511968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 clk  " "    0.368               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447511968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.550               0.000 btn\[0\]  " "    1.550               0.000 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447511968 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700447511968 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700447511974 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700447511977 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447511981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447511981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -25351.662 clk  " "   -2.174          -25351.662 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447511981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742             -58.496 video_controller:vc\|VGA_pll:vga_clock_gen\|vga_clk  " "   -0.742             -58.496 video_controller:vc\|VGA_pll:vga_clock_gen\|vga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447511981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.183              -0.373 btn\[0\]  " "   -0.183              -0.373 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447511981 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700447511981 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1700447512054 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1700447512200 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1700447513708 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: topR\|escribir\|enable~0  from: dataf  to: combout " "Cell: topR\|escribir\|enable~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1700447513849 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1700447513849 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700447513856 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1700447513865 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1700447513865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.258 " "Worst-case setup slack is -3.258" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447513867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447513867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.258           -6558.702 clk  " "   -3.258           -6558.702 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447513867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.633              -5.004 btn\[0\]  " "   -2.633              -5.004 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447513867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.964             -42.594 video_controller:vc\|VGA_pll:vga_clock_gen\|vga_clk  " "   -0.964             -42.594 video_controller:vc\|VGA_pll:vga_clock_gen\|vga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447513867 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700447513867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.097 " "Worst-case hold slack is 0.097" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447513877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447513877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.097               0.000 video_controller:vc\|VGA_pll:vga_clock_gen\|vga_clk  " "    0.097               0.000 video_controller:vc\|VGA_pll:vga_clock_gen\|vga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447513877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 clk  " "    0.199               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447513877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.938               0.000 btn\[0\]  " "    0.938               0.000 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447513877 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700447513877 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700447513883 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700447513886 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447513891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447513891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -25288.275 clk  " "   -2.174          -25288.275 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447513891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.400             -19.865 video_controller:vc\|VGA_pll:vga_clock_gen\|vga_clk  " "   -0.400             -19.865 video_controller:vc\|VGA_pll:vga_clock_gen\|vga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447513891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.331              -1.537 btn\[0\]  " "   -0.331              -1.537 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447513891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700447513891 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1700447513962 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: topR\|escribir\|enable~0  from: dataf  to: combout " "Cell: topR\|escribir\|enable~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1700447514166 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1700447514166 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700447514174 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1700447514183 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1700447514183 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.927 " "Worst-case setup slack is -2.927" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447514185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447514185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.927           -5501.029 clk  " "   -2.927           -5501.029 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447514185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.229              -4.228 btn\[0\]  " "   -2.229              -4.228 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447514185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.817             -36.748 video_controller:vc\|VGA_pll:vga_clock_gen\|vga_clk  " "   -0.817             -36.748 video_controller:vc\|VGA_pll:vga_clock_gen\|vga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447514185 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700447514185 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.084 " "Worst-case hold slack is 0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447514195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447514195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 video_controller:vc\|VGA_pll:vga_clock_gen\|vga_clk  " "    0.084               0.000 video_controller:vc\|VGA_pll:vga_clock_gen\|vga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447514195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.118               0.000 clk  " "    0.118               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447514195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.761               0.000 btn\[0\]  " "    0.761               0.000 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447514195 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700447514195 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700447514201 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700447514204 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447514210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447514210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174          -25303.021 clk  " "   -2.174          -25303.021 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447514210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.333             -15.167 video_controller:vc\|VGA_pll:vga_clock_gen\|vga_clk  " "   -0.333             -15.167 video_controller:vc\|VGA_pll:vga_clock_gen\|vga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447514210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.300              -1.389 btn\[0\]  " "   -0.300              -1.389 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700447514210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700447514210 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1700447515775 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1700447515788 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5238 " "Peak virtual memory: 5238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700447515856 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 19 20:31:55 2023 " "Processing ended: Sun Nov 19 20:31:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700447515856 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700447515856 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700447515856 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1700447515856 ""}
