{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1562693734352 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1562693734353 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul  9 14:35:34 2019 " "Processing started: Tue Jul  9 14:35:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1562693734353 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1562693734353 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta consoleFPGA -c consoleFPGA " "Command: quartus_sta consoleFPGA -c consoleFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1562693734353 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1562693734386 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1562693734475 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1562693734475 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1562693734534 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1562693734534 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "56 " "The Timing Analyzer is analyzing 56 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1562693734737 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "consoleFPGA.sdc " "Synopsys Design Constraints File file not found: 'consoleFPGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1562693734752 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1562693734752 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1562693734755 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name elementMemory\[0\] elementMemory\[0\] " "create_clock -period 1.000 -name elementMemory\[0\] elementMemory\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1562693734755 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SVGA_sync:SVGA\|pixel_x\[10\] SVGA_sync:SVGA\|pixel_x\[10\] " "create_clock -period 1.000 -name SVGA_sync:SVGA\|pixel_x\[10\] SVGA_sync:SVGA\|pixel_x\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1562693734755 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1562693734755 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1562693734758 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1562693734759 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1562693734759 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1562693734765 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1562693734805 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1562693734805 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.496 " "Worst-case setup slack is -6.496" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562693734806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562693734806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.496            -580.463 clk  " "   -6.496            -580.463 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562693734806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.898            -121.746 elementMemory\[0\]  " "   -5.898            -121.746 elementMemory\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562693734806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.802              -3.609 SVGA_sync:SVGA\|pixel_x\[10\]  " "   -0.802              -3.609 SVGA_sync:SVGA\|pixel_x\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562693734806 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1562693734806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.241 " "Worst-case hold slack is -0.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562693734811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562693734811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.241              -1.296 SVGA_sync:SVGA\|pixel_x\[10\]  " "   -0.241              -1.296 SVGA_sync:SVGA\|pixel_x\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562693734811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 clk  " "    0.357               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562693734811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.560               0.000 elementMemory\[0\]  " "    1.560               0.000 elementMemory\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562693734811 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1562693734811 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1562693734811 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1562693734812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562693734813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562693734813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -186.784 clk  " "   -3.000            -186.784 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562693734813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 elementMemory\[0\]  " "    0.355               0.000 elementMemory\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562693734813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.425               0.000 SVGA_sync:SVGA\|pixel_x\[10\]  " "    0.425               0.000 SVGA_sync:SVGA\|pixel_x\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562693734813 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1562693734813 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1562693734871 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1562693734891 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1562693735271 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1562693735322 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1562693735336 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1562693735336 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.794 " "Worst-case setup slack is -5.794" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562693735337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562693735337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.794            -510.922 clk  " "   -5.794            -510.922 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562693735337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.177            -106.742 elementMemory\[0\]  " "   -5.177            -106.742 elementMemory\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562693735337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.676              -2.945 SVGA_sync:SVGA\|pixel_x\[10\]  " "   -0.676              -2.945 SVGA_sync:SVGA\|pixel_x\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562693735337 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1562693735337 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.076 " "Worst-case hold slack is -0.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562693735345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562693735345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.076              -0.237 SVGA_sync:SVGA\|pixel_x\[10\]  " "   -0.076              -0.237 SVGA_sync:SVGA\|pixel_x\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562693735345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 clk  " "    0.311               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562693735345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.430               0.000 elementMemory\[0\]  " "    1.430               0.000 elementMemory\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562693735345 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1562693735345 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1562693735347 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1562693735349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562693735351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562693735351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -186.784 clk  " "   -3.000            -186.784 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562693735351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413               0.000 elementMemory\[0\]  " "    0.413               0.000 elementMemory\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562693735351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438               0.000 SVGA_sync:SVGA\|pixel_x\[10\]  " "    0.438               0.000 SVGA_sync:SVGA\|pixel_x\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562693735351 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1562693735351 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1562693735421 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1562693735496 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1562693735500 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1562693735500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.298 " "Worst-case setup slack is -3.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562693735502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562693735502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.298            -276.412 clk  " "   -3.298            -276.412 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562693735502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.174             -57.477 elementMemory\[0\]  " "   -3.174             -57.477 elementMemory\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562693735502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.515              -2.986 SVGA_sync:SVGA\|pixel_x\[10\]  " "   -0.515              -2.986 SVGA_sync:SVGA\|pixel_x\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562693735502 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1562693735502 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.185 " "Worst-case hold slack is 0.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562693735509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562693735509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 clk  " "    0.185               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562693735509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.226               0.000 SVGA_sync:SVGA\|pixel_x\[10\]  " "    0.226               0.000 SVGA_sync:SVGA\|pixel_x\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562693735509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.885               0.000 elementMemory\[0\]  " "    0.885               0.000 elementMemory\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562693735509 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1562693735509 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1562693735511 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1562693735513 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562693735515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562693735515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -178.703 clk  " "   -3.000            -178.703 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562693735515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.316               0.000 elementMemory\[0\]  " "    0.316               0.000 elementMemory\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562693735515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 SVGA_sync:SVGA\|pixel_x\[10\]  " "    0.335               0.000 SVGA_sync:SVGA\|pixel_x\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1562693735515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1562693735515 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1562693735864 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1562693735865 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "833 " "Peak virtual memory: 833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1562693735936 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul  9 14:35:35 2019 " "Processing ended: Tue Jul  9 14:35:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1562693735936 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1562693735936 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1562693735936 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1562693735936 ""}
