{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1637047655245 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1637047655245 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 16 15:27:34 2021 " "Processing started: Tue Nov 16 15:27:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1637047655245 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1637047655245 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FA4 -c FA4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FA4 -c FA4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1637047655245 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Quartus II" 0 -1 1637047655606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder1 " "Found entity 1: fulladder1" {  } { { "fulladder1.bdf" "" { Schematic "C:/altera/FA4/fulladder1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637047655686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637047655686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fa4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FA4 " "Found entity 1: FA4" {  } { { "FA4.bdf" "" { Schematic "C:/altera/FA4/FA4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637047655686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637047655686 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FA4 " "Elaborating entity \"FA4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1637047655716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder1 fulladder1:inst " "Elaborating entity \"fulladder1\" for hierarchy \"fulladder1:inst\"" {  } { { "FA4.bdf" "inst" { Schematic "C:/altera/FA4/FA4.bdf" { { 88 272 368 184 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637047655746 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/altera/13.1/lab1/lab1_1/ntuee_logicdesign_lib/elements/xor_2.bdf 1 1 " "Using design file /altera/13.1/lab1/lab1_1/ntuee_logicdesign_lib/elements/xor_2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 xor_2 " "Found entity 1: xor_2" {  } { { "xor_2.bdf" "" { Schematic "c:/altera/13.1/lab1/lab1_1/ntuee_logicdesign_lib/elements/xor_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637047655756 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1637047655756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_2 fulladder1:inst\|xor_2:inst1 " "Elaborating entity \"xor_2\" for hierarchy \"fulladder1:inst\|xor_2:inst1\"" {  } { { "fulladder1.bdf" "inst1" { Schematic "C:/altera/FA4/fulladder1.bdf" { { 40 712 808 136 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637047655756 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/altera/13.1/lab1/lab1_1/ntuee_logicdesign_lib/elements/or_2.bdf 1 1 " "Using design file /altera/13.1/lab1/lab1_1/ntuee_logicdesign_lib/elements/or_2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 or_2 " "Found entity 1: or_2" {  } { { "or_2.bdf" "" { Schematic "c:/altera/13.1/lab1/lab1_1/ntuee_logicdesign_lib/elements/or_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637047655766 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1637047655766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_2 fulladder1:inst\|or_2:inst4 " "Elaborating entity \"or_2\" for hierarchy \"fulladder1:inst\|or_2:inst4\"" {  } { { "fulladder1.bdf" "inst4" { Schematic "C:/altera/FA4/fulladder1.bdf" { { 144 712 808 240 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637047655766 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/altera/13.1/lab1/lab1_1/ntuee_logicdesign_lib/elements/and_2.bdf 1 1 " "Using design file /altera/13.1/lab1/lab1_1/ntuee_logicdesign_lib/elements/and_2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 and_2 " "Found entity 1: and_2" {  } { { "and_2.bdf" "" { Schematic "c:/altera/13.1/lab1/lab1_1/ntuee_logicdesign_lib/elements/and_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637047655776 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1637047655776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_2 fulladder1:inst\|and_2:inst2 " "Elaborating entity \"and_2\" for hierarchy \"fulladder1:inst\|and_2:inst2\"" {  } { { "fulladder1.bdf" "inst2" { Schematic "C:/altera/FA4/fulladder1.bdf" { { 128 400 496 224 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637047655776 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/altera/13.1/lab1/lab1_1/ntuee_logicdesign_lib/elements/gnd_1.bdf 1 1 " "Using design file /altera/13.1/lab1/lab1_1/ntuee_logicdesign_lib/elements/gnd_1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 gnd_1 " "Found entity 1: gnd_1" {  } { { "gnd_1.bdf" "" { Schematic "c:/altera/13.1/lab1/lab1_1/ntuee_logicdesign_lib/elements/gnd_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637047655806 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1637047655806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gnd_1 gnd_1:inst6 " "Elaborating entity \"gnd_1\" for hierarchy \"gnd_1:inst6\"" {  } { { "FA4.bdf" "inst6" { Schematic "C:/altera/FA4/FA4.bdf" { { 144 792 864 192 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637047655806 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1637047656647 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1637047656968 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637047656968 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1637047656998 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1637047656998 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1637047656998 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1637047656998 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "378 " "Peak virtual memory: 378 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1637047657018 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 16 15:27:37 2021 " "Processing ended: Tue Nov 16 15:27:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1637047657018 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1637047657018 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1637047657018 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1637047657018 ""}
