Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat May 10 00:46:34 2025
| Host         : Moss running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RGB_LED_timing_summary_routed.rpt -pb RGB_LED_timing_summary_routed.pb -rpx RGB_LED_timing_summary_routed.rpx -warn_on_violation
| Design       : RGB_LED
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    3          inf        0.000                      0                    3           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 greenIn
                            (input port)
  Destination:            greenOut
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.189ns  (logic 5.422ns (59.003%)  route 3.767ns (40.997%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  greenIn (IN)
                         net (fo=0)                   0.000     0.000    greenIn
    W13                  IBUF (Prop_ibuf_I_O)         1.539     1.539 r  greenIn_IBUF_inst/O
                         net (fo=1, routed)           2.093     3.633    greenIn_IBUF
    SLICE_X43Y12         LUT2 (Prop_lut2_I0_O)        0.150     3.783 r  greenOut_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.674     5.456    greenOut_OBUF
    W16                  OBUF (Prop_obuf_I_O)         3.733     9.189 r  greenOut_OBUF_inst/O
                         net (fo=0)                   0.000     9.189    greenOut
    W16                                                               r  greenOut (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blueIn
                            (input port)
  Destination:            blueOut
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.941ns  (logic 5.260ns (58.830%)  route 3.681ns (41.170%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  blueIn (IN)
                         net (fo=0)                   0.000     0.000    blueIn
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  blueIn_IBUF_inst/O
                         net (fo=1, routed)           2.009     3.592    blueIn_IBUF
    SLICE_X43Y15         LUT2 (Prop_lut2_I0_O)        0.124     3.716 r  blueOut_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.672     5.388    blueOut_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         3.553     8.941 r  blueOut_OBUF_inst/O
                         net (fo=0)                   0.000     8.941    blueOut
    Y18                                                               r  blueOut (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 redIn
                            (input port)
  Destination:            redOut
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.582ns  (logic 5.102ns (59.453%)  route 3.480ns (40.547%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  redIn (IN)
                         net (fo=0)                   0.000     0.000    redIn
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  redIn_IBUF_inst/O
                         net (fo=1, routed)           1.611     3.062    redIn_IBUF
    SLICE_X43Y12         LUT2 (Prop_lut2_I0_O)        0.124     3.186 r  redOut_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.869     5.055    redOut_OBUF
    W18                  OBUF (Prop_obuf_I_O)         3.528     8.582 r  redOut_OBUF_inst/O
                         net (fo=0)                   0.000     8.582    redOut
    W18                                                               r  redOut (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ctrlSwitch
                            (input port)
  Destination:            greenOut
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.398ns  (logic 1.553ns (64.761%)  route 0.845ns (35.239%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  ctrlSwitch (IN)
                         net (fo=0)                   0.000     0.000    ctrlSwitch
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  ctrlSwitch_IBUF_inst/O
                         net (fo=3, routed)           0.517     0.732    ctrlSwitch_IBUF
    SLICE_X43Y12         LUT2 (Prop_lut2_I1_O)        0.044     0.776 r  greenOut_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.328     1.104    greenOut_OBUF
    W16                  OBUF (Prop_obuf_I_O)         1.294     2.398 r  greenOut_OBUF_inst/O
                         net (fo=0)                   0.000     2.398    greenOut
    W16                                                               r  greenOut (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrlSwitch
                            (input port)
  Destination:            blueOut
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.408ns  (logic 1.514ns (62.860%)  route 0.894ns (37.140%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  ctrlSwitch (IN)
                         net (fo=0)                   0.000     0.000    ctrlSwitch
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  ctrlSwitch_IBUF_inst/O
                         net (fo=3, routed)           0.567     0.782    ctrlSwitch_IBUF
    SLICE_X43Y15         LUT2 (Prop_lut2_I1_O)        0.045     0.827 r  blueOut_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.327     1.154    blueOut_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         1.254     2.408 r  blueOut_OBUF_inst/O
                         net (fo=0)                   0.000     2.408    blueOut
    Y18                                                               r  blueOut (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ctrlSwitch
                            (input port)
  Destination:            redOut
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.423ns  (logic 1.489ns (61.446%)  route 0.934ns (38.554%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  ctrlSwitch (IN)
                         net (fo=0)                   0.000     0.000    ctrlSwitch
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  ctrlSwitch_IBUF_inst/O
                         net (fo=3, routed)           0.517     0.732    ctrlSwitch_IBUF
    SLICE_X43Y12         LUT2 (Prop_lut2_I1_O)        0.045     0.777 r  redOut_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.417     1.194    redOut_OBUF
    W18                  OBUF (Prop_obuf_I_O)         1.229     2.423 r  redOut_OBUF_inst/O
                         net (fo=0)                   0.000     2.423    redOut
    W18                                                               r  redOut (OUT)
  -------------------------------------------------------------------    -------------------





