<annotationInfo>
<annotationInfo>
<item  id="4" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="223" name="p_Result_s" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="p_Result_s_fu_1892_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="5" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="235" name="trunc_ln" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="trunc_ln_fu_178_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="6" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="235" name="x_l_I_V" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="x_l_I_V_fu_188_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="7" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="236" name="trunc_ln731" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="trunc_ln731_fu_192_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="8" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="236" name="x_l_FH_V" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="x_l_FH_V_fu_412_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="9" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="281" name="tmp" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="tmp_fu_196_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="10" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="286" name="zext_ln248" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="zext_ln248_fu_206_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="11" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="281" name="icmp_ln488" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln488_fu_210_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="12" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="286" name="add_ln248" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="add_ln248_fu_216_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="13" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="286" name="p_Result_s_26" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="p_Result_s_26_fu_222_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="14" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="281" name="select_ln488" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln488_fu_234_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="15" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="281" name="select_ln488_1" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln488_1_fu_242_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="16" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="272" name="p_Result_25_1" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="p_Result_25_1_fu_250_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="17" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="276" name="tmp_1" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="tmp_1_fu_260_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="18" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="281" name="p_Result_28_1" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="p_Result_28_1_fu_268_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="19" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="281" name="zext_ln488" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="zext_ln488_fu_278_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="20" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="281" name="icmp_ln488_1" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln488_1_fu_282_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="21" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="286" name="sub_ln248" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="sub_ln248_fu_288_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="22" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="286" name="p_Result_30_1" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="p_Result_30_1_fu_294_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="23" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="291" name="tmp_9" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="tmp_9_fu_306_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="24" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="281" name="select_ln488_2" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln488_2_fu_316_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="25" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="281" name="select_ln488_3" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln488_3_fu_324_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="26" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="276" name="tmp_2" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="tmp_2_fu_332_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="27" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="281" name="trunc_ln612" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="trunc_ln612_fu_340_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="28" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="281" name="zext_ln488_1" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="zext_ln488_1_fu_344_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="29" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="281" name="icmp_ln488_2" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln488_2_fu_348_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="30" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="286" name="sub_ln248_1" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="sub_ln248_1_fu_354_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="31" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="286" name="p_Result_30_2" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="p_Result_30_2_fu_360_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="32" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="291" name="tmp_10" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="tmp_10_fu_419_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="33" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="281" name="select_ln488_4" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln488_4_fu_428_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="34" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="281" name="select_ln488_5" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln488_5_fu_372_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="35" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="307" name="trunc_ln708_1" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="trunc_ln708_1_fu_434_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="36" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="zext_ln1494" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="zext_ln1494_fu_442_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="37" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1494" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1494_fu_446_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="38" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1498" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1498_fu_451_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="39" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="331" name="tmp_11" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="tmp_11_fu_380_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="40" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="331" name="icmp_ln1495" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1495_fu_390_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="41" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="342" name="add_ln703_15" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="add_ln703_15_fu_456_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="42" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="339" name="add_ln703" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="add_ln703_fu_462_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="43" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="339" name="select_ln339" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln339_fu_467_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="44" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="340" name="sub_ln703" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="sub_ln703_fu_473_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="45" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="tmp_16" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="tmp_16_fu_396_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="46" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln318" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln318_fu_406_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="47" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="and_ln318" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="and_ln318_fu_479_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="48" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="or_ln318" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln318_fu_484_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="49" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_fu_490_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="50" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_1" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_1_fu_498_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="51" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_2" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_2_fu_506_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="52" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="302" name="p_Result_34_1" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="p_Result_34_1_fu_513_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="53" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="307" name="tmp_8" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="tmp_8_fu_523_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="54" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="307" name="trunc_ln708_3" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="trunc_ln708_3_fu_533_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="55" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="308" name="trunc_ln708" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="trunc_ln708_fu_541_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="56" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="308" name="trunc_ln708_4" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="trunc_ln708_4_fu_545_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="57" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="zext_ln1494_1" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="zext_ln1494_1_fu_555_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="58" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1494_1" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1494_1_fu_559_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="59" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1498_1" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1498_1_fu_565_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="60" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="331" name="icmp_ln1495_1" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1495_1_fu_571_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="61" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="342" name="sub_ln703_1" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="sub_ln703_1_fu_577_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="62" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="339" name="add_ln703_1" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="add_ln703_1_fu_583_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="63" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="339" name="select_ln339_1" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln339_1_fu_589_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="64" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="340" name="sub_ln703_2" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="sub_ln703_2_fu_597_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="65" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="352" name="tmp_18" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="tmp_18_fu_647_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="66" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln318_1" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln318_1_fu_603_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="67" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="xor_ln318_5" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="xor_ln318_5_fu_609_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="68" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="and_ln318_1" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="and_ln318_1_fu_615_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="69" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="or_ln318_1" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln318_1_fu_621_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="70" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_3" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_3_fu_656_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="71" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_4" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_4_fu_627_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="72" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_5" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_5_fu_662_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="73" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="302" name="p_Result_34_2" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="p_Result_34_2_fu_667_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="74" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="307" name="tmp_19" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="tmp_19_reg_2186" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="75" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="307" name="trunc_ln708_5" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="trunc_ln708_5_fu_677_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="76" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="308" name="trunc_ln708_13" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="trunc_ln708_13_fu_643_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="77" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="308" name="trunc_ln708_6" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="trunc_ln708_6_fu_684_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="78" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="zext_ln1494_2" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="zext_ln1494_2_fu_693_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="79" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1494_2" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1494_2_fu_697_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="80" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1498_2" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1498_2_fu_703_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="81" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="331" name="icmp_ln1495_2" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1495_2_fu_709_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="82" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="342" name="sub_ln703_3" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="sub_ln703_3_fu_714_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="83" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="339" name="add_ln703_2" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="add_ln703_2_fu_719_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="84" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="339" name="select_ln339_2" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln339_2_fu_725_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="85" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="340" name="sub_ln703_4" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="sub_ln703_4_fu_733_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="86" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="352" name="tmp_20" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="tmp_20_fu_739_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="87" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln318_2" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln318_2_fu_749_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="88" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="xor_ln318_6" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="xor_ln318_6_fu_754_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="89" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="and_ln318_2" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="and_ln318_2_fu_760_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="90" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="or_ln318_2" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln318_2_fu_766_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="91" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_6" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_6_fu_772_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="92" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_7" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_7_fu_780_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="93" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_8" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_8_fu_787_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="94" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="302" name="p_Result_34_3" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="p_Result_34_3_fu_795_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="95" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="308" name="trunc_ln708_8" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="trunc_ln708_8_fu_805_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="96" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1494_3" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1494_3_fu_814_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="97" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1498_3" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1498_3_fu_820_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="98" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="331" name="icmp_ln1495_3" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1495_3_fu_826_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="99" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="342" name="sub_ln703_5" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="sub_ln703_5_fu_832_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="100" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="339" name="add_ln703_3" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="add_ln703_3_fu_838_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="101" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="339" name="select_ln339_3" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln339_3_fu_868_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="102" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="352" name="tmp_21" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="tmp_21_fu_873_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="103" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln318_3" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln318_3_fu_844_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="104" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="xor_ln318_7" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="xor_ln318_7_fu_850_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="105" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="and_ln318_3" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="and_ln318_3_fu_856_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="106" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="or_ln318_3" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln318_3_fu_862_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="107" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_9" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_9_fu_882_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="108" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_10" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_10_fu_888_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="109" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_11" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_11_fu_893_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="110" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="302" name="p_Result_34_4" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="p_Result_34_4_fu_899_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="111" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="308" name="trunc_ln708_s" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="trunc_ln708_s_fu_909_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="112" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1494_4" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1494_4_fu_920_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="113" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1498_4" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1498_4_fu_926_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="114" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="331" name="icmp_ln1495_4" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1495_4_fu_932_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="115" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="342" name="sub_ln703_6" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="sub_ln703_6_fu_938_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="116" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="339" name="add_ln703_4" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="add_ln703_4_fu_944_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="117" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="339" name="select_ln339_4" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln339_4_fu_950_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="118" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="352" name="tmp_22" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="tmp_22_fu_958_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="119" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln318_4" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln318_4_fu_968_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="120" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="xor_ln318_8" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="xor_ln318_8_fu_974_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="121" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="and_ln318_4" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="and_ln318_4_fu_980_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="122" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="or_ln318_4" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln318_4_fu_986_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="123" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_12" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_12_fu_992_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="124" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_13" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_13_fu_1000_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="125" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_14" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_14_fu_1008_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="126" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="302" name="p_Result_34_5" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="p_Result_34_5_fu_1016_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="127" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="308" name="trunc_ln708_2" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="trunc_ln708_2_fu_1026_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="128" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1494_5" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1494_5_fu_1035_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="129" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1498_5" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1498_5_fu_1041_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="130" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1494_11" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1494_11_fu_1047_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="131" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="and_ln318_5" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="and_ln318_5_fu_1053_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="132" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="331" name="icmp_ln331" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln331_fu_1059_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="133" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="331" name="xor_ln331" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="xor_ln331_fu_1065_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="134" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="342" name="xor_ln703" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="xor_ln703_fu_1071_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="135" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="342" name="add_ln703_5" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="add_ln703_5_fu_1077_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="136" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="339" name="add_ln703_6" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="add_ln703_6_fu_1083_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="137" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="339" name="select_ln339_5" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln339_5_fu_1089_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="138" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="352" name="tmp_23" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="tmp_23_fu_1119_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="139" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="or_ln318_5" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln318_5_fu_1097_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="140" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_15" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_15_fu_1128_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="141" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_16" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_16_fu_1134_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="142" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_17" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_17_fu_1103_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="143" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_18" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_18_fu_1111_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="144" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="306" name="tmp_3" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="tmp_3_fu_1141_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="145" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="308" name="tmp_s" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="tmp_s_fu_1151_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="146" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="308" name="trunc_ln708_7" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="trunc_ln708_7_fu_1161_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="147" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="309" name="mul_FL_V_6" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="mul_FL_V_6_fu_1170_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="148" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1494_6" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1494_6_fu_1178_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="149" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1498_6" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1498_6_fu_1183_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="150" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1494_12" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1494_12_fu_1188_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="151" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="and_ln318_6" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="and_ln318_6_fu_1193_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="152" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln318_5" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln318_5_fu_1199_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="153" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1496" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1496_fu_1204_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="154" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="or_ln318_7" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln318_7_fu_1210_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="155" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="or_ln318_6" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln318_6_fu_1216_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="156" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="343" name="sub_ln703_7" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="sub_ln703_7_fu_1222_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="157" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="331" name="icmp_ln1495_5" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1495_5_fu_1228_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="158" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="331" name="icmp_ln1498_11" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1498_11_fu_1233_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="159" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="331" name="and_ln331" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="and_ln331_fu_1238_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="160" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="331" name="or_ln331" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln331_fu_1244_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="161" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="p_neg_6" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="p_neg_6_fu_1250_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="162" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="342" name="sub_ln703_8" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="sub_ln703_8_fu_1258_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="163" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="342" name="add_ln703_7" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="add_ln703_7_fu_1264_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="164" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="339" name="add_ln703_8" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="add_ln703_8_fu_1269_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="165" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="339" name="select_ln339_6" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln339_6_fu_1274_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="166" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="352" name="tmp_24" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="tmp_24_fu_1281_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="167" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="xor_ln318" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="xor_ln318_fu_1291_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="168" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="or_ln318_8" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln318_8_fu_1297_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="169" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="or_ln318_9" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln318_9_fu_1303_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="170" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_19" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_19_fu_1309_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="171" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_20" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_20_fu_1317_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="172" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_21" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_21_fu_1325_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="173" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_22" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_22_fu_1332_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="174" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="306" name="tmp_4" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="tmp_4_fu_1339_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="175" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="308" name="tmp_7" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="tmp_7_reg_2297" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="176" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="308" name="trunc_ln708_9" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="trunc_ln708_9_fu_1381_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="177" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="309" name="mul_FL_V_7" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="mul_FL_V_7_fu_1359_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="178" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1494_7" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1494_7_fu_1389_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="179" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1498_7" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1498_7_fu_1394_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="180" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1494_13" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1494_13_fu_1399_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="181" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="and_ln318_7" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="and_ln318_7_fu_1404_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="182" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln318_6" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln318_6_fu_1410_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="183" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1496_1" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1496_1_fu_1367_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="184" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="or_ln318_10" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln318_10_fu_1415_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="185" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="or_ln318_11" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln318_11_fu_1420_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="186" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="343" name="sub_ln703_9" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="sub_ln703_9_fu_1426_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="187" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="331" name="icmp_ln1495_6" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1495_6_fu_1430_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="188" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="331" name="icmp_ln1498_12" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1498_12_fu_1435_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="189" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="331" name="and_ln331_1" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="and_ln331_1_fu_1440_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="190" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="331" name="or_ln331_1" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln331_1_fu_1445_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="191" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="p_neg_7" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="p_neg_7_fu_1373_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="192" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="342" name="sub_ln703_10" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="sub_ln703_10_fu_1451_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="193" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="342" name="add_ln703_9" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="add_ln703_9_fu_1456_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="194" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="339" name="add_ln703_10" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="add_ln703_10_fu_1461_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="195" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="339" name="select_ln339_7" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln339_7_fu_1466_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="196" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="352" name="tmp_25" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="tmp_25_fu_1473_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="197" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="xor_ln318_1" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="xor_ln318_1_fu_1482_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="198" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="or_ln318_15" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln318_15_fu_1488_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="199" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="or_ln318_16" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln318_16_fu_1494_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="200" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_23" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_23_fu_1500_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="201" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_24" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_24_fu_1507_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="202" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_25" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_25_fu_1514_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="203" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_26" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_26_fu_1521_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="204" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="306" name="tmp_5" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="tmp_5_fu_1528_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="205" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="308" name="tmp_12" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="tmp_12_fu_1538_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="206" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="308" name="trunc_ln708_10" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="trunc_ln708_10_fu_1548_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="207" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="309" name="mul_FL_V_8" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="mul_FL_V_8_fu_1557_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="208" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1494_8" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1494_8_fu_1565_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="209" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1498_8" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1498_8_fu_1571_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="210" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1494_14" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1494_14_fu_1577_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="211" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="and_ln318_8" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="and_ln318_8_fu_1583_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="212" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln318_7" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln318_7_fu_1589_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="213" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1496_2" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1496_2_fu_1595_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="214" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="or_ln318_17" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln318_17_fu_1601_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="215" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="or_ln318_12" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln318_12_fu_1607_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="216" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="343" name="sub_ln703_11" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="sub_ln703_11_fu_1613_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="217" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="331" name="icmp_ln1495_7" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1495_7_fu_1619_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="218" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="331" name="icmp_ln1498_13" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1498_13_fu_1625_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="219" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="331" name="and_ln331_2" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="and_ln331_2_fu_1631_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="220" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="331" name="or_ln331_2" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln331_2_fu_1637_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="221" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="p_neg_8" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="p_neg_8_fu_1643_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="222" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="342" name="sub_ln703_12" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="sub_ln703_12_fu_1699_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="223" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="342" name="add_ln703_11" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="add_ln703_11_fu_1703_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="224" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="339" name="add_ln703_12" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="add_ln703_12_fu_1651_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="225" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="339" name="select_ln339_8" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln339_8_fu_1657_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="226" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="352" name="tmp_26" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="tmp_26_fu_1708_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="227" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="xor_ln318_2" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="xor_ln318_2_fu_1665_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="228" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="or_ln318_18" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln318_18_fu_1671_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="229" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="or_ln318_19" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln318_19_fu_1677_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="230" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_27" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_27_fu_1717_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="231" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_28" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_28_fu_1683_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="232" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_29" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_29_fu_1723_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="233" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_30" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_30_fu_1691_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="234" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="306" name="tmp_6" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="tmp_6_fu_1729_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="235" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="308" name="tmp_13" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="tmp_13_fu_1739_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="236" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="308" name="trunc_ln708_11" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="trunc_ln708_11_fu_1749_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="237" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="309" name="mul_FL_V_9" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="mul_FL_V_9_fu_1758_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="238" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1494_9" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1494_9_fu_1766_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="239" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1498_9" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1498_9_fu_1771_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="240" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1494_15" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1494_15_fu_1776_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="241" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="and_ln318_9" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="and_ln318_9_fu_1782_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="242" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln318_8" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln318_8_fu_1788_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="243" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1496_3" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1496_3_fu_1794_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="244" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="or_ln318_20" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln318_20_fu_1799_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="245" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="or_ln318_13" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln318_13_fu_1805_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="246" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="343" name="sub_ln703_13" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="sub_ln703_13_fu_1899_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="247" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="331" name="icmp_ln1495_8" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1495_8_fu_1811_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="248" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="331" name="icmp_ln1498_14" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1498_14_fu_1817_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="249" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="331" name="and_ln331_3" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="and_ln331_3_fu_1823_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="250" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="331" name="or_ln331_3" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln331_3_fu_1829_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="251" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="p_neg_9" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="p_neg_9_fu_1835_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="252" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="342" name="sub_ln703_14" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="sub_ln703_14_fu_1843_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="253" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="342" name="add_ln703_13" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="add_ln703_13_fu_1849_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="254" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="339" name="add_ln703_14" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="add_ln703_14_fu_1855_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="255" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="339" name="select_ln339_9" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln339_9_fu_1860_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="256" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="352" name="tmp_27" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="tmp_27_fu_1903_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="257" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="xor_ln318_3" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="xor_ln318_3_fu_1867_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="258" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="or_ln318_21" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln318_21_fu_1873_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="259" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="or_ln318_22" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln318_22_fu_1879_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="260" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_31" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_31_fu_1912_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="261" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_32" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_32_fu_1918_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="262" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_33" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_33_fu_1924_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="263" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_34" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_34_fu_1885_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="264" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="306" name="trunc_ln103" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="trunc_ln103_fu_1929_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="265" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="309" name="mul_FL_V_s" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="mul_FL_V_s_fu_1933_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="266" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="308" name="tmp_28" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="tmp_28_fu_1941_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="267" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="308" name="trunc_ln708_12" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="trunc_ln708_12_fu_1949_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="268" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1494_10" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1494_10_fu_1958_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="269" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1498_10" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1498_10_fu_1963_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="270" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1494_16" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1494_16_fu_1968_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="271" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="and_ln318_10" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="and_ln318_10_fu_1974_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="272" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln318_9" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln318_9_fu_1980_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="273" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="icmp_ln1496_4" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="icmp_ln1496_4_fu_1986_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="274" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="or_ln318_23" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln318_23_fu_1992_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="275" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="or_ln318_14" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln318_14_fu_1998_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="276" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="352" name="tmp_29" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="tmp_29_fu_2004_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="277" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="xor_ln318_4" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="xor_ln318_4_fu_2014_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="278" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="or_ln318_24" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln318_24_fu_2020_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="279" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="or_ln318_25" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="or_ln318_25_fu_2026_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="280" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="318" name="select_ln318_35" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="select_ln318_35_fu_2032_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="281" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="361" name="zext_ln1192" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="zext_ln1192_fu_2040_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="282" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="361" name="res_FH_l_V" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="res_FH_l_V_fu_2044_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="283" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="362" name="res_FH_V" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="res_FH_V_fu_2050_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="284" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="363" name="p_Result_1" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="p_Result_1_fu_2056_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="285" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="363" name="res_I_V" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="res_I_V_fu_2064_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="286" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="363" name="p_Val2_s" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="p_Val2_s_fu_2069_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="287" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="368" name="tmp_14" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="tmp_14_fu_2076_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="288" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="368" name="r_V" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="r_V_fu_2086_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
<item  id="289" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h" linenumber="223" name="select_ln98" contextFuncName="sqrt_fixed&lt;16, 6&gt;" moduleName="sqrt_fixed&lt;16, 6&gt;" rtlName="ap_return" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="D:\HLS_FPGA\BN\HLS"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="67" filename="BN/bn.cpp" linenumber="281" name="icmp_ln281" contextFuncName="bn" moduleName="bn" rtlName="icmp_ln281_fu_461_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="69" filename="BN/bn.cpp" linenumber="281" name="i" contextFuncName="bn" moduleName="bn" rtlName="i_fu_467_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="80" filename="BN/bn.cpp" linenumber="288" name="icmp_ln288" contextFuncName="bn" moduleName="bn" rtlName="icmp_ln288_fu_473_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="82" filename="BN/bn.cpp" linenumber="288" name="k" contextFuncName="bn" moduleName="bn" rtlName="k_fu_479_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="86" filename="BN/bn.cpp" linenumber="289" name="trunc_ln289" contextFuncName="bn" moduleName="bn" rtlName="trunc_ln289_fu_485_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="87" filename="BN/bn.cpp" linenumber="289" name="index2" contextFuncName="bn" moduleName="bn" rtlName="index2_fu_489_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="88" filename="BN/bn.cpp" linenumber="289" name="index1" contextFuncName="bn" moduleName="bn" rtlName="index1_fu_498_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="89" filename="BN/bn.cpp" linenumber="291" name="icmp_ln647" contextFuncName="bn" moduleName="bn" rtlName="grp_fu_333_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="90" filename="BN/bn.cpp" linenumber="291" name="zext_ln647" contextFuncName="bn" moduleName="bn" rtlName="zext_ln647_fu_603_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="91" filename="BN/bn.cpp" linenumber="291" name="zext_ln647_1" contextFuncName="bn" moduleName="bn" rtlName="zext_ln647_1_fu_606_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="92" filename="BN/bn.cpp" linenumber="291" name="tmp_31" contextFuncName="bn" moduleName="bn" rtlName="tmp_31_fu_609_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="93" filename="BN/bn.cpp" linenumber="291" name="sub_ln647" contextFuncName="bn" moduleName="bn" rtlName="sub_ln647_fu_618_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="94" filename="BN/bn.cpp" linenumber="291" name="xor_ln647" contextFuncName="bn" moduleName="bn" rtlName="xor_ln647_fu_624_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="95" filename="BN/bn.cpp" linenumber="291" name="sub_ln647_1" contextFuncName="bn" moduleName="bn" rtlName="sub_ln647_1_fu_630_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="96" filename="BN/bn.cpp" linenumber="291" name="select_ln647" contextFuncName="bn" moduleName="bn" rtlName="select_ln647_fu_636_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="97" filename="BN/bn.cpp" linenumber="291" name="select_ln647_1" contextFuncName="bn" moduleName="bn" rtlName="select_ln647_1_fu_643_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="98" filename="BN/bn.cpp" linenumber="291" name="select_ln647_2" contextFuncName="bn" moduleName="bn" rtlName="select_ln647_2_fu_649_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="99" filename="BN/bn.cpp" linenumber="291" name="sub_ln647_2" contextFuncName="bn" moduleName="bn" rtlName="sub_ln647_2_fu_656_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="100" filename="BN/bn.cpp" linenumber="291" name="zext_ln647_2" contextFuncName="bn" moduleName="bn" rtlName="zext_ln647_2_fu_662_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="101" filename="BN/bn.cpp" linenumber="291" name="zext_ln647_3" contextFuncName="bn" moduleName="bn" rtlName="zext_ln647_3_fu_666_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="102" filename="BN/bn.cpp" linenumber="291" name="lshr_ln647" contextFuncName="bn" moduleName="bn" rtlName="lshr_ln647_fu_670_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="182" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="103" filename="BN/bn.cpp" linenumber="291" name="lshr_ln647_1" contextFuncName="bn" moduleName="bn" rtlName="lshr_ln647_1_fu_676_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="182" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="104" filename="BN/bn.cpp" linenumber="291" name="p_Result_s" contextFuncName="bn" moduleName="bn" rtlName="p_Result_s_fu_682_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="105" filename="BN/bn.cpp" linenumber="291" name="in_m_3_V" contextFuncName="bn" moduleName="bn" rtlName="in_m_3_V_fu_688_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="106" filename="BN/bn.cpp" linenumber="292" name="icmp_ln647_1" contextFuncName="bn" moduleName="bn" rtlName="icmp_ln647_1_fu_505_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="107" filename="BN/bn.cpp" linenumber="292" name="zext_ln647_4" contextFuncName="bn" moduleName="bn" rtlName="zext_ln647_4_fu_692_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="108" filename="BN/bn.cpp" linenumber="292" name="zext_ln647_5" contextFuncName="bn" moduleName="bn" rtlName="zext_ln647_5_fu_695_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="109" filename="BN/bn.cpp" linenumber="292" name="tmp_32" contextFuncName="bn" moduleName="bn" rtlName="tmp_32_fu_698_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="110" filename="BN/bn.cpp" linenumber="292" name="sub_ln647_3" contextFuncName="bn" moduleName="bn" rtlName="sub_ln647_3_fu_707_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="111" filename="BN/bn.cpp" linenumber="292" name="xor_ln647_1" contextFuncName="bn" moduleName="bn" rtlName="xor_ln647_1_fu_713_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="112" filename="BN/bn.cpp" linenumber="292" name="sub_ln647_4" contextFuncName="bn" moduleName="bn" rtlName="sub_ln647_4_fu_719_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="113" filename="BN/bn.cpp" linenumber="292" name="select_ln647_3" contextFuncName="bn" moduleName="bn" rtlName="select_ln647_3_fu_725_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="114" filename="BN/bn.cpp" linenumber="292" name="select_ln647_4" contextFuncName="bn" moduleName="bn" rtlName="select_ln647_4_fu_732_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="115" filename="BN/bn.cpp" linenumber="292" name="select_ln647_5" contextFuncName="bn" moduleName="bn" rtlName="select_ln647_5_fu_738_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="116" filename="BN/bn.cpp" linenumber="292" name="sub_ln647_5" contextFuncName="bn" moduleName="bn" rtlName="sub_ln647_5_fu_745_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="117" filename="BN/bn.cpp" linenumber="292" name="zext_ln647_6" contextFuncName="bn" moduleName="bn" rtlName="zext_ln647_6_fu_751_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="118" filename="BN/bn.cpp" linenumber="292" name="zext_ln647_7" contextFuncName="bn" moduleName="bn" rtlName="zext_ln647_7_fu_755_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="119" filename="BN/bn.cpp" linenumber="292" name="lshr_ln647_2" contextFuncName="bn" moduleName="bn" rtlName="lshr_ln647_2_fu_759_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="182" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="120" filename="BN/bn.cpp" linenumber="292" name="lshr_ln647_3" contextFuncName="bn" moduleName="bn" rtlName="lshr_ln647_3_fu_765_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="182" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="121" filename="BN/bn.cpp" linenumber="292" name="p_Result_16" contextFuncName="bn" moduleName="bn" rtlName="p_Result_16_fu_771_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="122" filename="BN/bn.cpp" linenumber="293" name="icmp_ln647_2" contextFuncName="bn" moduleName="bn" rtlName="icmp_ln647_2_fu_511_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="123" filename="BN/bn.cpp" linenumber="293" name="zext_ln647_8" contextFuncName="bn" moduleName="bn" rtlName="zext_ln647_8_fu_777_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="124" filename="BN/bn.cpp" linenumber="293" name="zext_ln647_9" contextFuncName="bn" moduleName="bn" rtlName="zext_ln647_9_fu_780_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="125" filename="BN/bn.cpp" linenumber="293" name="tmp_33" contextFuncName="bn" moduleName="bn" rtlName="tmp_33_fu_783_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="126" filename="BN/bn.cpp" linenumber="293" name="sub_ln647_6" contextFuncName="bn" moduleName="bn" rtlName="sub_ln647_6_fu_792_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="127" filename="BN/bn.cpp" linenumber="293" name="xor_ln647_2" contextFuncName="bn" moduleName="bn" rtlName="xor_ln647_2_fu_798_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="128" filename="BN/bn.cpp" linenumber="293" name="sub_ln647_7" contextFuncName="bn" moduleName="bn" rtlName="sub_ln647_7_fu_804_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="129" filename="BN/bn.cpp" linenumber="293" name="select_ln647_6" contextFuncName="bn" moduleName="bn" rtlName="select_ln647_6_fu_810_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="130" filename="BN/bn.cpp" linenumber="293" name="select_ln647_7" contextFuncName="bn" moduleName="bn" rtlName="select_ln647_7_fu_817_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="131" filename="BN/bn.cpp" linenumber="293" name="select_ln647_8" contextFuncName="bn" moduleName="bn" rtlName="select_ln647_8_fu_823_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="132" filename="BN/bn.cpp" linenumber="293" name="sub_ln647_8" contextFuncName="bn" moduleName="bn" rtlName="sub_ln647_8_fu_830_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="133" filename="BN/bn.cpp" linenumber="293" name="zext_ln647_10" contextFuncName="bn" moduleName="bn" rtlName="zext_ln647_10_fu_836_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="134" filename="BN/bn.cpp" linenumber="293" name="zext_ln647_11" contextFuncName="bn" moduleName="bn" rtlName="zext_ln647_11_fu_840_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="135" filename="BN/bn.cpp" linenumber="293" name="lshr_ln647_4" contextFuncName="bn" moduleName="bn" rtlName="lshr_ln647_4_fu_844_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="182" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="136" filename="BN/bn.cpp" linenumber="293" name="lshr_ln647_5" contextFuncName="bn" moduleName="bn" rtlName="lshr_ln647_5_fu_850_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="182" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="137" filename="BN/bn.cpp" linenumber="293" name="p_Result_17" contextFuncName="bn" moduleName="bn" rtlName="p_Result_17_fu_856_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="138" filename="BN/bn.cpp" linenumber="293" name="gamma_m_3_V" contextFuncName="bn" moduleName="bn" rtlName="gamma_m_3_V_fu_862_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="139" filename="BN/bn.cpp" linenumber="294" name="icmp_ln647_3" contextFuncName="bn" moduleName="bn" rtlName="icmp_ln647_3_fu_517_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="140" filename="BN/bn.cpp" linenumber="294" name="zext_ln647_12" contextFuncName="bn" moduleName="bn" rtlName="zext_ln647_12_fu_866_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="141" filename="BN/bn.cpp" linenumber="294" name="zext_ln647_13" contextFuncName="bn" moduleName="bn" rtlName="zext_ln647_13_fu_869_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="142" filename="BN/bn.cpp" linenumber="294" name="tmp_34" contextFuncName="bn" moduleName="bn" rtlName="tmp_34_fu_872_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="143" filename="BN/bn.cpp" linenumber="294" name="sub_ln647_9" contextFuncName="bn" moduleName="bn" rtlName="sub_ln647_9_fu_881_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="144" filename="BN/bn.cpp" linenumber="294" name="xor_ln647_3" contextFuncName="bn" moduleName="bn" rtlName="xor_ln647_3_fu_887_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="145" filename="BN/bn.cpp" linenumber="294" name="sub_ln647_10" contextFuncName="bn" moduleName="bn" rtlName="sub_ln647_10_fu_893_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="146" filename="BN/bn.cpp" linenumber="294" name="select_ln647_9" contextFuncName="bn" moduleName="bn" rtlName="select_ln647_9_fu_899_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="147" filename="BN/bn.cpp" linenumber="294" name="select_ln647_10" contextFuncName="bn" moduleName="bn" rtlName="select_ln647_10_fu_906_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="148" filename="BN/bn.cpp" linenumber="294" name="select_ln647_11" contextFuncName="bn" moduleName="bn" rtlName="select_ln647_11_fu_912_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="149" filename="BN/bn.cpp" linenumber="294" name="sub_ln647_11" contextFuncName="bn" moduleName="bn" rtlName="sub_ln647_11_fu_919_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="150" filename="BN/bn.cpp" linenumber="294" name="zext_ln647_14" contextFuncName="bn" moduleName="bn" rtlName="zext_ln647_14_fu_925_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="151" filename="BN/bn.cpp" linenumber="294" name="zext_ln647_15" contextFuncName="bn" moduleName="bn" rtlName="zext_ln647_15_fu_929_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="152" filename="BN/bn.cpp" linenumber="294" name="lshr_ln647_6" contextFuncName="bn" moduleName="bn" rtlName="lshr_ln647_6_fu_933_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="182" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="153" filename="BN/bn.cpp" linenumber="294" name="lshr_ln647_7" contextFuncName="bn" moduleName="bn" rtlName="lshr_ln647_7_fu_939_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="182" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="154" filename="BN/bn.cpp" linenumber="294" name="p_Result_18" contextFuncName="bn" moduleName="bn" rtlName="p_Result_18_fu_945_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="155" filename="BN/bn.cpp" linenumber="294" name="moving_mean_m_3_V" contextFuncName="bn" moduleName="bn" rtlName="moving_mean_m_3_V_fu_951_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="156" filename="BN/bn.cpp" linenumber="295" name="icmp_ln647_4" contextFuncName="bn" moduleName="bn" rtlName="icmp_ln647_4_fu_523_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="157" filename="BN/bn.cpp" linenumber="295" name="zext_ln647_16" contextFuncName="bn" moduleName="bn" rtlName="zext_ln647_16_fu_529_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="158" filename="BN/bn.cpp" linenumber="295" name="zext_ln647_17" contextFuncName="bn" moduleName="bn" rtlName="zext_ln647_17_fu_533_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="159" filename="BN/bn.cpp" linenumber="295" name="tmp_35" contextFuncName="bn" moduleName="bn" rtlName="tmp_35_fu_537_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="160" filename="BN/bn.cpp" linenumber="295" name="sub_ln647_12" contextFuncName="bn" moduleName="bn" rtlName="sub_ln647_12_fu_546_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="161" filename="BN/bn.cpp" linenumber="295" name="xor_ln647_4" contextFuncName="bn" moduleName="bn" rtlName="xor_ln647_4_fu_552_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="162" filename="BN/bn.cpp" linenumber="295" name="sub_ln647_13" contextFuncName="bn" moduleName="bn" rtlName="sub_ln647_13_fu_558_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="163" filename="BN/bn.cpp" linenumber="295" name="select_ln647_12" contextFuncName="bn" moduleName="bn" rtlName="select_ln647_12_fu_564_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="164" filename="BN/bn.cpp" linenumber="295" name="select_ln647_13" contextFuncName="bn" moduleName="bn" rtlName="select_ln647_13_fu_572_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="165" filename="BN/bn.cpp" linenumber="295" name="select_ln647_14" contextFuncName="bn" moduleName="bn" rtlName="select_ln647_14_fu_579_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="166" filename="BN/bn.cpp" linenumber="295" name="sub_ln647_14" contextFuncName="bn" moduleName="bn" rtlName="sub_ln647_14_fu_587_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="167" filename="BN/bn.cpp" linenumber="295" name="zext_ln647_18" contextFuncName="bn" moduleName="bn" rtlName="zext_ln647_18_fu_593_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="168" filename="BN/bn.cpp" linenumber="295" name="zext_ln647_19" contextFuncName="bn" moduleName="bn" rtlName="zext_ln647_19_fu_955_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="169" filename="BN/bn.cpp" linenumber="295" name="lshr_ln647_8" contextFuncName="bn" moduleName="bn" rtlName="lshr_ln647_8_fu_597_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="182" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="170" filename="BN/bn.cpp" linenumber="295" name="lshr_ln647_9" contextFuncName="bn" moduleName="bn" rtlName="lshr_ln647_9_fu_958_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="182" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="171" filename="BN/bn.cpp" linenumber="295" name="p_Result_19" contextFuncName="bn" moduleName="bn" rtlName="p_Result_19_fu_964_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="172" filename="BN/bn.cpp" linenumber="295" name="moving_variance_m_3" contextFuncName="bn" moduleName="bn" rtlName="moving_variance_m_3_fu_969_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="173" filename="BN/bn.cpp" linenumber="296" name="lhs_V" contextFuncName="bn" moduleName="bn" rtlName="lhs_V_fu_973_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="174" filename="BN/bn.cpp" linenumber="296" name="ret_V_10" contextFuncName="bn" moduleName="bn" rtlName="ret_V_10_fu_977_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="175" filename="BN/bn.cpp" linenumber="296" name="p_Result_20" contextFuncName="bn" moduleName="bn" rtlName="p_Result_20_fu_983_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="176" filename="BN/bn.cpp" linenumber="296" name="tmp_num_V" contextFuncName="bn" moduleName="bn" rtlName="tmp_num_V_fu_991_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="177" filename="BN/bn.cpp" linenumber="296" name="p_Result_21" contextFuncName="bn" moduleName="bn" rtlName="p_Result_21_fu_997_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="178" filename="BN/bn.cpp" linenumber="296" name="xor_ln786" contextFuncName="bn" moduleName="bn" rtlName="xor_ln786_fu_1005_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="179" filename="BN/bn.cpp" linenumber="296" name="underflow" contextFuncName="bn" moduleName="bn" rtlName="underflow_fu_1011_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="180" filename="BN/bn.cpp" linenumber="296" name="xor_ln340" contextFuncName="bn" moduleName="bn" rtlName="xor_ln340_fu_1017_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="181" filename="BN/bn.cpp" linenumber="296" name="xor_ln340_1" contextFuncName="bn" moduleName="bn" rtlName="xor_ln340_1_fu_1023_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="182" filename="BN/bn.cpp" linenumber="296" name="or_ln340" contextFuncName="bn" moduleName="bn" rtlName="or_ln340_fu_1029_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="183" filename="BN/bn.cpp" linenumber="296" name="select_ln340_1" contextFuncName="bn" moduleName="bn" rtlName="select_ln340_1_fu_1035_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="184" filename="BN/bn.cpp" linenumber="296" name="select_ln388_1" contextFuncName="bn" moduleName="bn" rtlName="select_ln388_1_fu_1043_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="185" filename="BN/bn.cpp" linenumber="296" name="x_V" contextFuncName="bn" moduleName="bn" rtlName="x_V_fu_1051_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="186" filename="E:/programs/Xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h" linenumber="1268" name="x_sqrt_V" contextFuncName="sqrt&lt;16, 6&gt;" moduleName="bn" rtlName="grp_sqrt_fixed_16_6_s_fu_328" latency="8" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="189" filename="BN/bn.cpp" linenumber="299" name="ret_V" contextFuncName="bn" moduleName="bn" rtlName="bn_ama_submuladd_cud_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="191" filename="BN/bn.cpp" linenumber="299" name="sext_ln1118" contextFuncName="bn" moduleName="bn" rtlName="bn_ama_submuladd_cud_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="192" filename="BN/bn.cpp" linenumber="299" name="r_V_2" contextFuncName="bn" moduleName="bn" rtlName="bn_ama_submuladd_cud_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="193" filename="BN/bn.cpp" linenumber="299" name="trunc_ln728" contextFuncName="bn" moduleName="bn" rtlName="trunc_ln728_fu_1059_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="194" filename="BN/bn.cpp" linenumber="299" name="rhs_V_1" contextFuncName="bn" moduleName="bn" rtlName="rhs_V_1_fu_1072_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="196" filename="BN/bn.cpp" linenumber="299" name="ret_V_11" contextFuncName="bn" moduleName="bn" rtlName="bn_ama_submuladd_cud_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="197" filename="BN/bn.cpp" linenumber="299" name="tmp_s" contextFuncName="bn" moduleName="bn" rtlName="tmp_s_fu_1083_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="198" filename="BN/bn.cpp" linenumber="299" name="t_V" contextFuncName="bn" moduleName="bn" rtlName="grp_fu_1097_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="199" filename="BN/bn.cpp" linenumber="299" name="zext_ln1148" contextFuncName="bn" moduleName="bn" rtlName="grp_fu_1097_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="200" filename="BN/bn.cpp" linenumber="299" name="sdiv_ln1148" contextFuncName="bn" moduleName="bn" rtlName="bn_sdiv_44s_14ns_bkb_U2" latency="47" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="201" filename="BN/bn.cpp" linenumber="299" name="p_Result_22" contextFuncName="bn" moduleName="bn" rtlName="p_Result_22_reg_1692" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="202" filename="BN/bn.cpp" linenumber="299" name="tmp_V" contextFuncName="bn" moduleName="bn" rtlName="tmp_V_fu_1111_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="203" filename="BN/bn.cpp" linenumber="299" name="p_Result_23" contextFuncName="bn" moduleName="bn" rtlName="p_Result_23_fu_1121_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="204" filename="BN/bn.cpp" linenumber="299" name="tmp_40" contextFuncName="bn" moduleName="bn" rtlName="tmp_40_fu_1129_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="205" filename="BN/bn.cpp" linenumber="299" name="zext_ln415" contextFuncName="bn" moduleName="bn" rtlName="zext_ln415_fu_1137_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="206" filename="BN/bn.cpp" linenumber="299" name="tmp_V_7" contextFuncName="bn" moduleName="bn" rtlName="tmp_V_7_fu_1141_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="207" filename="BN/bn.cpp" linenumber="299" name="tmp_41" contextFuncName="bn" moduleName="bn" rtlName="tmp_41_fu_1147_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="208" filename="BN/bn.cpp" linenumber="299" name="xor_ln416" contextFuncName="bn" moduleName="bn" rtlName="xor_ln416_fu_1155_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="209" filename="BN/bn.cpp" linenumber="299" name="carry_1" contextFuncName="bn" moduleName="bn" rtlName="carry_1_fu_1161_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="210" filename="BN/bn.cpp" linenumber="299" name="p_Result_24" contextFuncName="bn" moduleName="bn" rtlName="p_Result_24_reg_1710" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="211" filename="BN/bn.cpp" linenumber="299" name="tmp" contextFuncName="bn" moduleName="bn" rtlName="tmp_fu_1175_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="212" filename="BN/bn.cpp" linenumber="299" name="Range2_all_ones" contextFuncName="bn" moduleName="bn" rtlName="Range2_all_ones_fu_1185_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="213" filename="BN/bn.cpp" linenumber="299" name="tmp_7" contextFuncName="bn" moduleName="bn" rtlName="tmp_7_fu_1191_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="214" filename="BN/bn.cpp" linenumber="299" name="Range1_all_ones" contextFuncName="bn" moduleName="bn" rtlName="Range1_all_ones_fu_1201_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="215" filename="BN/bn.cpp" linenumber="299" name="Range1_all_zeros" contextFuncName="bn" moduleName="bn" rtlName="Range1_all_zeros_fu_1207_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="216" filename="BN/bn.cpp" linenumber="299" name="deleted_zeros" contextFuncName="bn" moduleName="bn" rtlName="deleted_zeros_fu_1247_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="217" filename="BN/bn.cpp" linenumber="299" name="tmp_43" contextFuncName="bn" moduleName="bn" rtlName="tmp_43_fu_1213_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="218" filename="BN/bn.cpp" linenumber="299" name="xor_ln779" contextFuncName="bn" moduleName="bn" rtlName="xor_ln779_fu_1221_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="219" filename="BN/bn.cpp" linenumber="299" name="and_ln779" contextFuncName="bn" moduleName="bn" rtlName="and_ln779_fu_1227_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="220" filename="BN/bn.cpp" linenumber="299" name="deleted_ones" contextFuncName="bn" moduleName="bn" rtlName="deleted_ones_fu_1233_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="221" filename="BN/bn.cpp" linenumber="299" name="and_ln781" contextFuncName="bn" moduleName="bn" rtlName="and_ln781_fu_1252_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="222" filename="BN/bn.cpp" linenumber="299" name="xor_ln785" contextFuncName="bn" moduleName="bn" rtlName="xor_ln785_fu_1256_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="223" filename="BN/bn.cpp" linenumber="299" name="or_ln785" contextFuncName="bn" moduleName="bn" rtlName="or_ln785_fu_1262_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="224" filename="BN/bn.cpp" linenumber="299" name="xor_ln785_1" contextFuncName="bn" moduleName="bn" rtlName="xor_ln785_1_fu_1267_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="225" filename="BN/bn.cpp" linenumber="299" name="overflow" contextFuncName="bn" moduleName="bn" rtlName="overflow_fu_1272_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="226" filename="BN/bn.cpp" linenumber="299" name="and_ln786" contextFuncName="bn" moduleName="bn" rtlName="and_ln786_fu_1241_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="227" filename="BN/bn.cpp" linenumber="299" name="or_ln786" contextFuncName="bn" moduleName="bn" rtlName="or_ln786_fu_1278_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="228" filename="BN/bn.cpp" linenumber="299" name="xor_ln786_1" contextFuncName="bn" moduleName="bn" rtlName="xor_ln786_1_fu_1283_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="229" filename="BN/bn.cpp" linenumber="299" name="underflow_1" contextFuncName="bn" moduleName="bn" rtlName="underflow_1_fu_1289_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="230" filename="BN/bn.cpp" linenumber="299" name="or_ln340_1" contextFuncName="bn" moduleName="bn" rtlName="or_ln340_1_fu_1294_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="231" filename="BN/bn.cpp" linenumber="299" name="or_ln340_3" contextFuncName="bn" moduleName="bn" rtlName="or_ln340_3_fu_1300_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="232" filename="BN/bn.cpp" linenumber="299" name="or_ln340_2" contextFuncName="bn" moduleName="bn" rtlName="or_ln340_2_fu_1305_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="233" filename="BN/bn.cpp" linenumber="299" name="select_ln340" contextFuncName="bn" moduleName="bn" rtlName="select_ln340_fu_1311_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="234" filename="BN/bn.cpp" linenumber="299" name="select_ln388" contextFuncName="bn" moduleName="bn" rtlName="select_ln388_fu_1318_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="235" filename="BN/bn.cpp" linenumber="299" name="p_Val2_21" contextFuncName="bn" moduleName="bn" rtlName="p_Val2_21_fu_1325_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="236" filename="BN/bn.cpp" linenumber="300" name="tmp_V_8" contextFuncName="bn" moduleName="bn" rtlName="tmp_V_8_fu_1333_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="237" filename="BN/bn.cpp" linenumber="300" name="icmp_ln414" contextFuncName="bn" moduleName="bn" rtlName="grp_fu_333_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="238" filename="BN/bn.cpp" linenumber="300" name="zext_ln414" contextFuncName="bn" moduleName="bn" rtlName="zext_ln414_fu_1336_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="239" filename="BN/bn.cpp" linenumber="300" name="zext_ln414_1" contextFuncName="bn" moduleName="bn" rtlName="zext_ln414_1_fu_1339_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="240" filename="BN/bn.cpp" linenumber="300" name="xor_ln414" contextFuncName="bn" moduleName="bn" rtlName="xor_ln414_fu_1342_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="241" filename="BN/bn.cpp" linenumber="300" name="select_ln414" contextFuncName="bn" moduleName="bn" rtlName="select_ln414_fu_1348_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="242" filename="BN/bn.cpp" linenumber="300" name="select_ln414_1" contextFuncName="bn" moduleName="bn" rtlName="select_ln414_1_fu_1356_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="243" filename="BN/bn.cpp" linenumber="300" name="select_ln414_2" contextFuncName="bn" moduleName="bn" rtlName="select_ln414_2_fu_1364_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="244" filename="BN/bn.cpp" linenumber="300" name="xor_ln414_1" contextFuncName="bn" moduleName="bn" rtlName="xor_ln414_1_fu_1372_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="245" filename="BN/bn.cpp" linenumber="300" name="zext_ln414_2" contextFuncName="bn" moduleName="bn" rtlName="zext_ln414_2_fu_1378_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="246" filename="BN/bn.cpp" linenumber="300" name="zext_ln414_3" contextFuncName="bn" moduleName="bn" rtlName="zext_ln414_3_fu_1382_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="247" filename="BN/bn.cpp" linenumber="300" name="zext_ln414_4" contextFuncName="bn" moduleName="bn" rtlName="zext_ln414_4_fu_1386_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="248" filename="BN/bn.cpp" linenumber="300" name="shl_ln414" contextFuncName="bn" moduleName="bn" rtlName="shl_ln414_fu_1390_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="182" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="249" filename="BN/bn.cpp" linenumber="300" name="tmp_44" contextFuncName="bn" moduleName="bn" rtlName="tmp_44_fu_1396_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="250" filename="BN/bn.cpp" linenumber="300" name="select_ln414_3" contextFuncName="bn" moduleName="bn" rtlName="select_ln414_3_fu_1406_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="251" filename="BN/bn.cpp" linenumber="300" name="shl_ln414_1" contextFuncName="bn" moduleName="bn" rtlName="shl_ln414_1_fu_1414_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="182" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="252" filename="BN/bn.cpp" linenumber="300" name="lshr_ln414" contextFuncName="bn" moduleName="bn" rtlName="lshr_ln414_fu_1420_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="182" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="253" filename="BN/bn.cpp" linenumber="300" name="and_ln414" contextFuncName="bn" moduleName="bn" rtlName="and_ln414_fu_1426_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="254" filename="BN/bn.cpp" linenumber="300" name="xor_ln414_2" contextFuncName="bn" moduleName="bn" rtlName="xor_ln414_2_fu_1432_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="255" filename="BN/bn.cpp" linenumber="300" name="and_ln414_1" contextFuncName="bn" moduleName="bn" rtlName="and_ln414_1_fu_1438_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="256" filename="BN/bn.cpp" linenumber="300" name="and_ln414_2" contextFuncName="bn" moduleName="bn" rtlName="and_ln414_2_fu_1444_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<item  id="257" filename="BN/bn.cpp" linenumber="300" name="p_Result_25" contextFuncName="bn" moduleName="bn" rtlName="p_Result_25_fu_1450_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="64" fileDirectory="D:\HLS_FPGA\BN\HLS"><\/item>
<\/annotationInfo>
</annotationInfo>
