/* Generated by Kconfiglib (https://github.com/ulfalizer/Kconfiglib) */
#define CONFIG_MBEDTLS_TLS_VERSION_1_2 1
#define CONFIG_MBEDTLS_KEY_EXCHANGE_RSA_ENABLED 1
#define CONFIG_MBEDTLS_CIPHER_AES_ENABLED 1
#define CONFIG_MBEDTLS_AES_ROM_TABLES 1
#define CONFIG_MBEDTLS_CIPHER_DES_ENABLED 1
#define CONFIG_MBEDTLS_CIPHER_CBC_ENABLED 1
#define CONFIG_MBEDTLS_MAC_MD5_ENABLED 1
#define CONFIG_MBEDTLS_MAC_SHA1_ENABLED 1
#define CONFIG_MBEDTLS_MAC_SHA256_ENABLED 1
#define CONFIG_MBEDTLS_SHA256_SMALLER 1
#define CONFIG_MBEDTLS_CTR_DRBG_ENABLED 1
#define CONFIG_HAS_STM32CUBE 1
#define CONFIG_USE_STM32_HAL_CORTEX 1
#define CONFIG_USE_STM32_HAL_DMA 1
#define CONFIG_USE_STM32_HAL_DMA2D 1
#define CONFIG_USE_STM32_HAL_DMA_EX 1
#define CONFIG_USE_STM32_HAL_DSI 1
#define CONFIG_USE_STM32_HAL_GPIO 1
#define CONFIG_USE_STM32_HAL_GPIO_EX 1
#define CONFIG_USE_STM32_HAL_LCD 1
#define CONFIG_USE_STM32_HAL_LTDC 1
#define CONFIG_USE_STM32_HAL_LTDC_EX 1
#define CONFIG_USE_STM32_HAL_RCC 1
#define CONFIG_USE_STM32_HAL_RCC_EX 1
#define CONFIG_USE_STM32_HAL_SDRAM 1
#define CONFIG_USE_STM32_HAL_SPI 1
#define CONFIG_USE_STM32_HAL_SPI_EX 1
#define CONFIG_USE_STM32_HAL_SRAM 1
#define CONFIG_USE_STM32_LL_DMA 1
#define CONFIG_USE_STM32_LL_DMA2D 1
#define CONFIG_USE_STM32_LL_EXTI 1
#define CONFIG_USE_STM32_LL_FMC 1
#define CONFIG_USE_STM32_LL_FSMC 1
#define CONFIG_USE_STM32_LL_GPIO 1
#define CONFIG_USE_STM32_LL_I2C 1
#define CONFIG_USE_STM32_LL_RCC 1
#define CONFIG_USE_STM32_LL_SPI 1
#define CONFIG_USE_STM32_LL_UTILS 1
#define CONFIG_USE_STM32_LCD_DRIVER 1
#define CONFIG_USE_STM32_F769 1
#define CONFIG_USE_STM32_SDRAM 1
#define CONFIG_USE_STM32_FONT8 1
#define CONFIG_USE_STM32_FONT12 1
#define CONFIG_USE_STM32_FONT16 1
#define CONFIG_USE_STM32_FONT20 1
#define CONFIG_USE_STM32_FONT24 1
#define CONFIG_USE_STM32_ADV 1
#define CONFIG_USE_STM32_LCD 1
#define CONFIG_BOARD "stm32f769i_disco"
#define CONFIG_UART_1 1
#define CONFIG_UART_6 1
#define CONFIG_SOC "stm32f769xx"
#define CONFIG_SOC_SERIES "stm32f7"
#define CONFIG_NUM_IRQS 110
#define CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC 216000000
#define CONFIG_GPIO 1
#define CONFIG_ISR_STACK_SIZE 2048
#define CONFIG_CLOCK_CONTROL 1
#define CONFIG_SYS_CLOCK_TICKS_PER_SEC 1000
#define CONFIG_BUILD_OUTPUT_HEX 1
#define CONFIG_TEXT_SECTION_OFFSET 0x0
#define CONFIG_FLASH_SIZE 2048
#define CONFIG_FLASH_BASE_ADDRESS 0x8000000
#define CONFIG_SRAM_SIZE 384
#define CONFIG_SRAM_BASE_ADDRESS 0x20020000
#define CONFIG_UART_STM32 1
#define CONFIG_GPIO_STM32 1
#define CONFIG_GPIO_STM32_PORTA 1
#define CONFIG_GPIO_STM32_PORTB 1
#define CONFIG_GPIO_STM32_PORTC 1
#define CONFIG_PINMUX_STM32 1
#define CONFIG_GPIO_STM32_PORTD 1
#define CONFIG_GPIO_STM32_PORTF 1
#define CONFIG_GPIO_STM32_PORTE 1
#define CONFIG_GPIO_STM32_PORTG 1
#define CONFIG_GPIO_STM32_PORTH 1
#define CONFIG_GPIO_STM32_PORTI 1
#define CONFIG_GPIO_STM32_PORTJ 1
#define CONFIG_GPIO_STM32_PORTK 1
#define CONFIG_BOARD_STM32F769I_DISCO 1
#define CONFIG_SOC_SERIES_STM32F7X 1
#define CONFIG_CPU_HAS_ARM_MPU 1
#define CONFIG_CPU_HAS_FPU_DOUBLE_PRECISION 1
#define CONFIG_SOC_FAMILY "st_stm32"
#define CONFIG_SOC_FAMILY_STM32 1
#define CONFIG_SOC_STM32F769XX 1
#define CONFIG_CPU_CORTEX 1
#define CONFIG_CPU_CORTEX_M 1
#define CONFIG_CPU_CORTEX_M7 1
#define CONFIG_ISA_THUMB2 1
#define CONFIG_CPU_CORTEX_M_HAS_SYSTICK 1
#define CONFIG_CPU_CORTEX_M_HAS_BASEPRI 1
#define CONFIG_CPU_CORTEX_M_HAS_VTOR 1
#define CONFIG_CPU_CORTEX_M_HAS_PROGRAMMABLE_FAULT_PRIOS 1
#define CONFIG_ARMV7_M_ARMV8_M_MAINLINE 1
#define CONFIG_ARMV7_M_ARMV8_M_FP 1
#define CONFIG_LDREX_STREX_AVAILABLE 1
#define CONFIG_DATA_ENDIANNESS_LITTLE 1
#define CONFIG_STACK_ALIGN_DOUBLE_WORD 1
#define CONFIG_FAULT_DUMP 2
#define CONFIG_XIP 1
#define CONFIG_GEN_ISR_TABLES 1
#define CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE 4
#define CONFIG_ARCH "arm"
#define CONFIG_ARM 1
#define CONFIG_GEN_IRQ_VECTOR_TABLE 1
#define CONFIG_GEN_SW_ISR_TABLE 1
#define CONFIG_GEN_IRQ_START_VECTOR 0
#define CONFIG_ARCH_HAS_RAMFUNC_SUPPORT 1
#define CONFIG_ARCH_HAS_THREAD_ABORT 1
#define CONFIG_CPU_HAS_FPU 1
#define CONFIG_CPU_HAS_MPU 1
#define CONFIG_MULTITHREADING 1
#define CONFIG_NUM_COOP_PRIORITIES 16
#define CONFIG_NUM_PREEMPT_PRIORITIES 15
#define CONFIG_MAIN_THREAD_PRIORITY 0
#define CONFIG_COOP_ENABLED 1
#define CONFIG_PREEMPT_ENABLED 1
#define CONFIG_PRIORITY_CEILING 0
#define CONFIG_NUM_METAIRQ_PRIORITIES 0
#define CONFIG_MAIN_STACK_SIZE 1024
#define CONFIG_IDLE_STACK_SIZE 320
#define CONFIG_ERRNO 1
#define CONFIG_SCHED_DUMB 1
#define CONFIG_WAITQ_DUMB 1
#define CONFIG_BOOT_BANNER 1
#define CONFIG_BOOT_DELAY 0
#define CONFIG_SYSTEM_WORKQUEUE_STACK_SIZE 1024
#define CONFIG_SYSTEM_WORKQUEUE_PRIORITY -1
#define CONFIG_OFFLOAD_WORKQUEUE_STACK_SIZE 1024
#define CONFIG_OFFLOAD_WORKQUEUE_PRIORITY -1
#define CONFIG_ATOMIC_OPERATIONS_BUILTIN 1
#define CONFIG_TIMESLICING 1
#define CONFIG_TIMESLICE_SIZE 0
#define CONFIG_TIMESLICE_PRIORITY 0
#define CONFIG_NUM_MBOX_ASYNC_MSGS 10
#define CONFIG_NUM_PIPE_ASYNC_MSGS 10
#define CONFIG_HEAP_MEM_POOL_SIZE 0
#define CONFIG_ARCH_HAS_CUSTOM_SWAP_TO_MAIN 1
#define CONFIG_SWAP_NONATOMIC 1
#define CONFIG_SYS_CLOCK_EXISTS 1
#define CONFIG_KERNEL_INIT_PRIORITY_OBJECTS 30
#define CONFIG_KERNEL_INIT_PRIORITY_DEFAULT 40
#define CONFIG_KERNEL_INIT_PRIORITY_DEVICE 50
#define CONFIG_APPLICATION_INIT_PRIORITY 90
#define CONFIG_MP_NUM_CPUS 1
#define CONFIG_TICKLESS_IDLE 1
#define CONFIG_TICKLESS_IDLE_THRESH 3
#define CONFIG_TICKLESS_KERNEL 1
#define CONFIG_HAS_DTS 1
#define CONFIG_HAS_DTS_GPIO 1
#define CONFIG_UART_CONSOLE_ON_DEV_NAME "UART_1"
#define CONFIG_CONSOLE 1
#define CONFIG_CONSOLE_INPUT_MAX_LINE_LEN 128
#define CONFIG_CONSOLE_HAS_DRIVER 1
#define CONFIG_UART_CONSOLE 1
#define CONFIG_UART_CONSOLE_INIT_PRIORITY 60
#define CONFIG_SERIAL 1
#define CONFIG_SERIAL_HAS_DRIVER 1
#define CONFIG_SERIAL_SUPPORT_INTERRUPT 1
#define CONFIG_EXTI_STM32 1
#define CONFIG_EXTI_STM32_EXTI0_IRQ_PRI 0
#define CONFIG_EXTI_STM32_EXTI1_IRQ_PRI 0
#define CONFIG_EXTI_STM32_EXTI2_IRQ_PRI 0
#define CONFIG_EXTI_STM32_EXTI3_IRQ_PRI 0
#define CONFIG_EXTI_STM32_EXTI4_IRQ_PRI 0
#define CONFIG_EXTI_STM32_EXTI9_5_IRQ_PRI 0
#define CONFIG_EXTI_STM32_EXTI15_10_IRQ_PRI 0
#define CONFIG_EXTI_STM32_PVD_IRQ_PRI 0
#define CONFIG_EXTI_STM32_OTG_FS_WKUP_IRQ_PRI 0
#define CONFIG_EXTI_STM32_TAMP_STAMP_IRQ_PRI 0
#define CONFIG_EXTI_STM32_RTC_WKUP_IRQ_PRI 0
#define CONFIG_EXTI_STM32_LPTIM1_IRQ_PRI 0
#define CONFIG_CORTEX_M_SYSTICK 1
#define CONFIG_SYSTEM_CLOCK_INIT_PRIORITY 0
#define CONFIG_TICKLESS_CAPABLE 1
#define CONFIG_PINMUX 1
#define CONFIG_PINMUX_NAME "PINMUX"
#define CONFIG_PINMUX_INIT_PRIORITY 45
#define CONFIG_PINMUX_STM32_DEVICE_INITIALIZATION_PRIORITY 2
#define CONFIG_CLOCK_CONTROL_STM32_CUBE 1
#define CONFIG_CLOCK_CONTROL_STM32_DEVICE_INIT_PRIORITY 1
#define CONFIG_CLOCK_STM32_SYSCLK_SRC_PLL 1
#define CONFIG_CLOCK_STM32_HSE_CLOCK 25000000
#define CONFIG_CLOCK_STM32_PLL_SRC_HSE 1
#define CONFIG_CLOCK_STM32_PLL_M_DIVISOR 25
#define CONFIG_CLOCK_STM32_PLL_N_MULTIPLIER 432
#define CONFIG_CLOCK_STM32_PLL_P_DIVISOR 2
#define CONFIG_CLOCK_STM32_PLL_Q_DIVISOR 9
#define CONFIG_CLOCK_STM32_AHB_PRESCALER 1
#define CONFIG_CLOCK_STM32_APB1_PRESCALER 4
#define CONFIG_CLOCK_STM32_APB2_PRESCALER 2
#define CONFIG_CLOCK_STM32_MCO1_SRC_NOCLOCK 1
#define CONFIG_CLOCK_STM32_MCO2_SRC_NOCLOCK 1
#define CONFIG_STDOUT_CONSOLE 1
#define CONFIG_MINIMAL_LIBC_MALLOC_ARENA_SIZE 0
#define CONFIG_POSIX_MAX_FDS 4
#define CONFIG_PRINTK 1
#define CONFIG_EARLY_CONSOLE 1
#define CONFIG_HAS_SEGGER_RTT 1
#define CONFIG_TEST_EXTRA_STACKSIZE 0
#define CONFIG_HAS_CMSIS 1
#define CONFIG_LINKER_ORPHAN_SECTION_WARN 1
#define CONFIG_HAS_FLASH_LOAD_OFFSET 1
#define CONFIG_FLASH_LOAD_OFFSET 0x0
#define CONFIG_FLASH_LOAD_SIZE 0x0
#define CONFIG_KERNEL_ENTRY "__start"
#define CONFIG_CHECK_LINK_MAP 1
#define CONFIG_LINKER_SORT_BY_ALIGNMENT 1
#define CONFIG_SIZE_OPTIMIZATIONS 1
#define CONFIG_COMPILER_OPT ""
#define CONFIG_KERNEL_BIN_NAME "zephyr"
#define CONFIG_OUTPUT_STAT 1
#define CONFIG_OUTPUT_DISASSEMBLY 1
#define CONFIG_OUTPUT_PRINT_MEMORY_USAGE 1
#define CONFIG_BUILD_OUTPUT_BIN 1
#define CONFIG_COMPAT_INCLUDES 1
