// Seed: 3555945175
module module_0 (
    output uwire id_0,
    input  wire  id_1,
    input  tri1  id_2,
    input  wor   id_3,
    input  wire  id_4,
    input  wand  id_5,
    input  uwire id_6,
    input  wire  id_7,
    input  tri1  id_8,
    output tri1  id_9
);
  assign id_0 = id_1;
endmodule
module module_1 (
    output tri  id_0,
    input  tri1 id_1,
    input  wire id_2,
    input  tri  id_3,
    input  tri0 id_4,
    output wand id_5,
    output tri1 id_6,
    output tri0 id_7
);
  wire id_9;
  wire id_10, id_11;
  wire id_12;
  assign id_7 = 1;
  id_13 :
  assert property (@(posedge 1) id_2)
  else id_13 = 1;
  module_0(
      id_0, id_4, id_1, id_4, id_13, id_3, id_3, id_1, id_3, id_7
  );
  wire id_14 = id_3;
  assign id_6 = 1;
endmodule
