0.6
2019.1
May 24 2019
15:06:07
C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/projects/FPGA_WallClock/FPGA_WallClock.sim/tb_clock/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/projects/FPGA_WallClock/FPGA_WallClock.srcs/sources_1/imports/sources/BCD_Decoder.v,1589482901,verilog,,C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/projects/FPGA_WallClock/FPGA_WallClock.srcs/sources_1/imports/sources/Clock.v,,BCD_Decoder,,,,,,,,
C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/projects/FPGA_WallClock/FPGA_WallClock.srcs/sources_1/imports/sources/Clock.v,1589479132,verilog,,C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/sources/Debounce.v,,Clock,,,,,,,,
C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/projects/FPGA_WallClock/FPGA_WallClock.srcs/sources_1/imports/sources/Delay_Reset.v,1588071846,verilog,,C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/projects/FPGA_WallClock/FPGA_WallClock.srcs/sources_1/imports/sources/SS_Driver.v,,Delay_Reset,,,,,,,,
C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/projects/FPGA_WallClock/FPGA_WallClock.srcs/sources_1/imports/sources/SS_Driver.v,1589478009,verilog,,C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/projects/FPGA_WallClock/FPGA_WallClock.srcs/tb_clock/new/tb_clock.v,,SS_Driver,,,,,,,,
C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/projects/FPGA_WallClock/FPGA_WallClock.srcs/tb_clock/new/tb_clock.v,1589476796,verilog,,,,tb_clock,,,,,,,,
C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/sources/Debounce.v,1589466910,verilog,,C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/projects/FPGA_WallClock/FPGA_WallClock.srcs/sources_1/imports/sources/Delay_Reset.v,,Debounce,,,,,,,,
