# Generated by Yosys 0.9 (git sha1 1979e0b)

.model hc21_mmu
.inputs sysclk cpu_iorq_n ste_n mmu_cs_n cpu_rd_n cpu_wr_n data[0] data[1] data[2] data[3] data[4] data[5] data[6] data[7]
.outputs addr[16] addr[17] addr[18] addr[19]
.names $false
.names $true
1
.names $undef
.names $undef addr[16]
1 1
.names $undef addr[17]
1 1
.names $undef addr[18]
1 1
.names $undef addr[19]
1 1
.end
