// Seed: 1022349526
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  module_2();
endmodule
module module_1 (
    input  tri0 id_0,
    input  wor  id_1,
    output wor  id_2
);
  wire id_4, id_5;
  module_0(
      id_4, id_4, id_5
  );
endmodule
module module_2;
  wor id_1;
  assign id_1 = 1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(id_2) begin
    $display(id_6[1]);
    id_7 <= id_1;
  end
  module_2(); id_8(
      .id_0(1'h0), .id_1(1)
  );
  assign #id_9 id_4 = 1'd0;
endmodule
