// Seed: 1147113866
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = id_4 - {1'b0, 1'b0, id_4, 1, (id_4), id_4, 1 == id_4, id_4};
  assign id_3 = id_4 ? id_4 : 1'b0;
  assign id_3 = 1 ? 1'b0 : id_4;
  id_5(
      .id_0(), .id_1(1), .id_2(id_3), .id_3(1), .id_4(1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = 1;
  assign id_1 = id_3;
  module_0(
      id_4, id_1, id_4, id_3
  );
  reg id_5;
  final begin
    fork
      id_4 += 1'b0;
      $display;
      id_5 <= 1;
    join
  end
  if (1) wor id_6 = 1;
  else begin : id_7
    wire id_8;
  end
  wire id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17;
endmodule
