<design_size title="Design Size Report">
    <item name="C-Synthesis has not completed, compilation phases remaining:">
        <item name="Performance/Pipeline"/>
        <item name="Optimizations"/>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="4" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline"/>
            <rows>
                <row id="0" col0="fbi" col1="fbi.cpp:21" col2="27459" col3="2820">
                    <row id="13" col0="floor" col1="floordouble.cpp:6" col2="11388" col2_disp="11,388 (4 calls)" col3="912" col3_disp="  912 (4 calls)">
                        <row id="8" col0="generic_floor&lt;double&gt;" col1="hls_floor.h:13" col2="11380" col2_disp="11,380 (4 calls)" col3="904" col3_disp="  904 (4 calls)">
                            <row id="18" col0="init_mask_table&lt;double&gt;" col1="hls_round.h:49" col2="76" col2_disp="    76 (4 calls)" col3=""/>
                            <row id="6" col0="fp_struct" col1="x_hls_utils.h:485" col2="1400" col2_disp=" 1,400 (4 calls)" col3="60" col3_disp="   60 (4 calls)"/>
                            <row id="5" col0="__signbit" col1="x_hls_utils.h:541" col2="72" col2_disp="    72 (8 calls)" col3="24" col3_disp="   24 (8 calls)"/>
                            <row id="10" col0="generic_copysign&lt;double&gt;" col1="hls_copysign.h:10" col2="4136" col2_disp=" 4,136 (4 calls)" col3="264" col3_disp="  264 (4 calls)">
                                <row id="6" col0="fp_struct" col1="x_hls_utils.h:485" col2="2800" col2_disp=" 2,800 (8 calls)" col3="120" col3_disp="  120 (8 calls)"/>
                                <row id="11" col0="to_ieee" col1="x_hls_utils.h:538" col2="1264" col2_disp=" 1,264 (4 calls)" col3="96" col3_disp="   96 (4 calls)">
                                    <row id="12" col0="to_double" col1="x_hls_utils.h:523" col2="1256" col2_disp=" 1,256 (4 calls)" col3="88" col3_disp="   88 (4 calls)">
                                        <row id="1" col0="data" col1="x_hls_utils.h:504" col2="1184" col2_disp=" 1,184 (4 calls)" col3="68" col3_disp="   68 (4 calls)"/>
                                    </row>
                                </row>
                            </row>
                            <row id="1" col0="data" col1="x_hls_utils.h:504" col2="1184" col2_disp=" 1,184 (4 calls)" col3="68" col3_disp="   68 (4 calls)"/>
                            <row id="4" col0="fp_struct" col1="x_hls_utils.h:493" col2="1280" col2_disp=" 1,280 (4 calls)" col3="68" col3_disp="   68 (4 calls)"/>
                            <row id="11" col0="to_ieee" col1="x_hls_utils.h:538" col2="1264" col2_disp=" 1,264 (4 calls)" col3="96" col3_disp="   96 (4 calls)">
                                <row id="12" col0="to_double" col1="x_hls_utils.h:523" col2="1256" col2_disp=" 1,256 (4 calls)" col3="88" col3_disp="   88 (4 calls)">
                                    <row id="1" col0="data" col1="x_hls_utils.h:504" col2="1184" col2_disp=" 1,184 (4 calls)" col3="68" col3_disp="   68 (4 calls)"/>
                                </row>
                            </row>
                        </row>
                    </row>
                    <row id="3" col0="map_neg_idx" col1="fbi.cpp:16" col2="20" col2_disp="    20 (4 calls)" col3="20" col3_disp="   20 (4 calls)"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Description of Compilation Phases">
        <table>
            <keys size="2">Compilation Phase, Description</keys>
            <column name="Compile/Link">All functions are compiled and linked into a single design</column>
            <column name="Unroll/Inline">After user unroll and inline pragmas are applied</column>
            <column name="Performance/Pipeline">After performance and pipeline pragmas are applied</column>
            <column name="Optimizations">After high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

