#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Nov  1 17:17:22 2024
# Process ID: 14412
# Current directory: C:/Users/nicol/Documents/GitHub/tx-16-QAM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8868 C:\Users\nicol\Documents\GitHub\tx-16-QAM\project_XADC_v2018_4.xpr
# Log file: C:/Users/nicol/Documents/GitHub/tx-16-QAM/vivado.log
# Journal file: C:/Users/nicol/Documents/GitHub/tx-16-QAM\vivado.jou
# Running On: Vivobook-manso, OS: Windows, CPU Frequency: 3302 MHz, CPU Physical cores: 4, Host memory: 16843 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ten_gig_eth_mac:15.1 ten_gig_eth_mac_0
endgroup
set_property location {1 154 372} [get_bd_cells ten_gig_eth_mac_0]
delete_bd_objs [get_bd_cells ten_gig_eth_mac_0]
undo
undo
undo
set_property location {2 547 813} [get_bd_cells Contador_26_0]
set_property location {1 546 917} [get_bd_cells clk_wiz_0]
save_bd_design
set_property location {0.5 254 913} [get_bd_cells clk_wiz_0]
set_property location {2 648 928} [get_bd_cells clk_wiz_0]
create_bd_design "full_tx"
update_compile_order -fileset sources_1
open_bd_design {C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/design_1/design_1.bd}
create_bd_port -dir I CLK_52MHz_in
set_property location {1 557 1032} [get_bd_cells clk_wiz_0]
delete_bd_objs [get_bd_nets dclk_in_0_1] [get_bd_cells clk_wiz_0]
connect_bd_net [get_bd_ports CLK_52MHz_in] [get_bd_pins Contador_52_0/CLK]
delete_bd_objs [get_bd_ports dclk_in_0]
create_bd_port -dir I CLK_Locked
set_property name clk_52MHz [get_bd_ports CLK_52MHz_in]
set_property name locked_clk [get_bd_ports CLK_Locked]
connect_bd_net [get_bd_ports locked_clk] [get_bd_ports locked]
export_ip_user_files -of_objects  [get_files C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
make_wrapper -files [get_files C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
open_bd_design {C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/full_tx/full_tx.bd}
current_bd_design [get_bd_designs design_1]
open_bd_design {C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/design_1/design_1.bd}
create_bd_design "XADC_FIFO"
update_compile_order -fileset sources_1
current_bd_design design_1
set tmpCopyObjs [concat  [get_bd_cells {xadc_wiz_0 FSM_FIFO_Entregable_0 fifo_generator_0 Contador_26_0 Contador_52_0}] [get_bd_intf_ports {Vp_Vn_0 s_drp_0}] [get_bd_ports {vccaux_alarm_out_0 eoc_out_0 reset_in_0 vccint_alarm_out_0 eos_out_0 ot_out_0 fifo_full locked clk_52MHz wr_rst_busy_0 wr_clk user_temp_alarm_out_0 alarm_out_0 rd_en_fifo locked_clk busy_out_0 clk_out channel_out_0 fifo_din rd_data_count_0 wr_data_count_0 fifo_dout}] [get_bd_intf_nets {s_drp_0_1 Vp_Vn_0_1}] [get_bd_nets {xadc_wiz_0_user_temp_alarm_out xadc_wiz_0_channel_out fifo_generator_0_wr_data_count fifo_generator_0_empty fifo_generator_0_prog_full reset_in_0_1 clk_wiz_0_clk_out1 FSM_FIFO_Entregable_0_rd_en_fifo fifo_generator_0_full fifo_din_1 xadc_wiz_0_vccaux_alarm_out fifo_generator_0_wr_rst_busy clk_wiz_0_locked xadc_wiz_0_vccint_alarm_out xadc_wiz_0_eos_out fifo_generator_0_rd_data_count fifo_generator_0_dout xadc_wiz_0_busy_out Contador_52_0_wr_clk xadc_wiz_0_ot_out Contador_26_0_rd_clk xadc_wiz_0_eoc_out xadc_wiz_0_alarm_out fifo_generator_0_rd_rst_busy}]]
current_bd_design XADC_FIFO
copy_bd_objs -from_design design_1 / $tmpCopyObjs
set_property location {1 318 846} [get_bd_cells fifo_generator_0]
undo
undo
current_bd_design design_1
set tmpCopyObjs [concat  [get_bd_cells {xadc_wiz_0 FSM_FIFO_Entregable_0 fifo_generator_0 Contador_26_0 Contador_52_0}] [get_bd_intf_ports {Vp_Vn_0 s_drp_0}] [get_bd_ports {vccaux_alarm_out_0 eoc_out_0 reset_in_0 vccint_alarm_out_0 eos_out_0 ot_out_0 fifo_full locked clk_52MHz wr_rst_busy_0 wr_clk user_temp_alarm_out_0 alarm_out_0 rd_en_fifo locked_clk busy_out_0 clk_out channel_out_0 fifo_din rd_data_count_0 wr_data_count_0 fifo_dout}] [get_bd_intf_nets {s_drp_0_1 Vp_Vn_0_1}] [get_bd_nets {xadc_wiz_0_user_temp_alarm_out xadc_wiz_0_channel_out fifo_generator_0_wr_data_count fifo_generator_0_empty fifo_generator_0_prog_full reset_in_0_1 clk_wiz_0_clk_out1 FSM_FIFO_Entregable_0_rd_en_fifo fifo_generator_0_full fifo_din_1 xadc_wiz_0_vccaux_alarm_out fifo_generator_0_wr_rst_busy clk_wiz_0_locked xadc_wiz_0_vccint_alarm_out xadc_wiz_0_eos_out fifo_generator_0_rd_data_count fifo_generator_0_dout xadc_wiz_0_busy_out Contador_52_0_wr_clk xadc_wiz_0_ot_out Contador_26_0_rd_clk xadc_wiz_0_eoc_out xadc_wiz_0_alarm_out fifo_generator_0_rd_rst_busy}]]
current_bd_design XADC_FIFO
copy_bd_objs -from_design design_1 / $tmpCopyObjs
set_property location {0.5 -165 408} [get_bd_cells fifo_generator_0]
set_property location {2 259 740} [get_bd_cells Contador_26_0]
current_bd_design [get_bd_designs design_1]
set_property location {1 565 542} [get_bd_cells Contador_52_0]
set_property location {1 577 657} [get_bd_cells Contador_26_0]
close_bd_design [get_bd_designs design_1]
current_bd_design [get_bd_designs full_tx]
export_ip_user_files -of_objects  [get_files C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/design_1/design_1.bd
open_bd_design {C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/full_tx/full_tx.bd}
export_ip_user_files -of_objects  [get_files C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/full_tx/full_tx.bd] -no_script -reset -force -quiet
remove_files  C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/full_tx/full_tx.bd
update_compile_order -fileset sources_1
create_bd_design "FULL_TX"
update_compile_order -fileset sources_1
make_wrapper -files [get_files C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/XADC_FIFO/XADC_FIFO.bd] -top
add_files -norecurse c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/XADC_FIFO/hdl/XADC_FIFO_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
open_bd_design {C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/FULL_TX/FULL_TX.bd}
create_bd_design "CLOCKs"
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/CLOCKs/CLOCKs.bd] -no_script -reset -force -quiet
remove_files  C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/CLOCKs/CLOCKs.bd
current_bd_design [get_bd_designs XADC_FIFO]
create_bd_design "CLOCKS"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:sim_clk_gen:1.0 sim_clk_gen_0
endgroup
set_property location {1 90 -81} [get_bd_cells sim_clk_gen_0]
connect_bd_net [get_bd_pins sim_clk_gen_0/sync_rst] [get_bd_pins clk_wiz_0/reset]
connect_bd_net [get_bd_pins sim_clk_gen_0/clk] [get_bd_pins clk_wiz_0/clk_in1]
delete_bd_objs [get_bd_nets sim_clk_gen_0_clk] [get_bd_nets sim_clk_gen_0_sync_rst] [get_bd_cells sim_clk_gen_0]
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT3_USED {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {576} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {192} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {52} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {2} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {23} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {2} CONFIG.MMCM_CLKOUT1_DIVIDE {6} CONFIG.MMCM_CLKOUT2_DIVIDE {22} CONFIG.NUM_OUT_CLKS {3} CONFIG.CLKOUT1_JITTER {105.275} CONFIG.CLKOUT1_PHASE_ERROR {158.301} CONFIG.CLKOUT2_JITTER {126.362} CONFIG.CLKOUT2_PHASE_ERROR {158.301} CONFIG.CLKOUT3_JITTER {161.572} CONFIG.CLKOUT3_PHASE_ERROR {158.301}] [get_bd_cells clk_wiz_0]
set_property -dict [list CONFIG.CLK_OUT1_PORT {clk_576MHz} CONFIG.CLK_OUT2_PORT {clk_192MHz} CONFIG.CLK_OUT3_PORT {clk_52MHz}] [get_bd_cells clk_wiz_0]
startgroup
make_bd_pins_external  [get_bd_cells clk_wiz_0]
make_bd_intf_pins_external  [get_bd_cells clk_wiz_0]
endgroup
set_property name clk_in_36MHz [get_bd_ports clk_in1_0]
set_property name rst [get_bd_ports reset_0]
set_property name locked [get_bd_ports locked_0]
set_property name clk_576MHz [get_bd_ports clk_576MHz_0]
set_property name clk_192MHz [get_bd_ports clk_192MHz_0]
set_property name clk_52MHz [get_bd_ports clk_52MHz_0]
set_property name pll_clk [get_bd_cells clk_wiz_0]
save_bd_design
make_wrapper -files [get_files C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/CLOCKS/CLOCKS.bd] -top
add_files -norecurse c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/CLOCKS/hdl/CLOCKS_wrapper.vhd
update_compile_order -fileset sources_1
open_bd_design {C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/FULL_TX/FULL_TX.bd}
current_bd_design [get_bd_designs XADC_FIFO]
close_bd_design [get_bd_designs XADC_FIFO]
close_bd_design [get_bd_designs CLOCKS]
create_bd_cell -type module -reference XADC_FIFO_wrapper XADC_FIFO_wrapper_0
open_bd_design {C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/FULL_TX/FULL_TX.bd}
create_bd_cell -type module -reference CLOCKS_wrapper CLOCKS_wrapper_0
delete_bd_objs [get_bd_cells CLOCKS_wrapper_0]
export_ip_user_files -of_objects  [get_files c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/CLOCKS/hdl/CLOCKS_wrapper.vhd] -no_script -reset -force -quiet
remove_files  c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/CLOCKS/hdl/CLOCKS_wrapper.vhd
file delete -force c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/CLOCKS/hdl/CLOCKS_wrapper.vhd
open_bd_design {C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/CLOCKS/CLOCKS.bd}
update_module_reference FULL_TX_CLOCKS_wrapper_0_0
make_wrapper -files [get_files C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/CLOCKS/CLOCKS.bd] -top
add_files -norecurse c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/CLOCKS/hdl/CLOCKS_wrapper.vhd
update_compile_order -fileset sources_1
update_module_reference FULL_TX_CLOCKS_wrapper_0_0
open_bd_design {C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/FULL_TX/FULL_TX.bd}
create_bd_cell -type module -reference CLOCKS_wrapper CLOCKS_wrapper_0
open_bd_design {C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/FULL_TX/FULL_TX.bd}
create_bd_cell -type module -reference XADC_FIFO_wrapper XADC_FIFO_wrapper_0
set_property CONFIG.POLARITY ACTIVE_HIGH [get_bd_pins /CLOCKS_wrapper_0/rst]
create_bd_cell -type module -reference XADC_FIFO_wrapper XADC_FIFO_wrapper_0
create_bd_cell -type module -reference XADC_FIFO_wrapper XADC_FIFO_wrapper_0
delete_bd_objs [get_bd_cells CLOCKS_wrapper_0]
open_bd_design {C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/FULL_TX/FULL_TX.bd}
close_bd_design [get_bd_designs FULL_TX]
close_bd_design [get_bd_designs CLOCKS]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top CLOCKS_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
open_bd_design {C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/FULL_TX/FULL_TX.bd}
create_bd_cell -type module -reference XADC_FIFO_wrapper XADC_FIFO_wrapper_0
create_bd_cell -type module -reference CLOCKS_wrapper CLOCKS_wrapper_0
create_bd_cell -type module -reference CLOCKS_wrapper CLOCKS_wrapper_0
delete_bd_objs [get_bd_cells XADC_FIFO_wrapper_0]
close_bd_design [get_bd_designs FULL_TX]
open_bd_design {C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/FULL_TX/FULL_TX.bd}
export_ip_user_files -of_objects  [get_files C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/FULL_TX/FULL_TX.bd] -no_script -reset -force -quiet
remove_files  C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/FULL_TX/FULL_TX.bd
file delete -force C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/FULL_TX
file delete -force c:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.gen/sources_1/bd/FULL_TX
close [ open C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/FULL_TX.vhd w ]
add_files C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/FULL_TX.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/FULL_TX.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/FULL_TX.vhd
file delete -force C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/FULL_TX.vhd
close [ open C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/FIFO_XADC_CLOCKING.vhd w ]
add_files C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/FIFO_XADC_CLOCKING.vhd
update_compile_order -fileset sources_1
close [ open C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/full_QAM_tx.vhd w ]
add_files C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/full_QAM_tx.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/FIFO_XADC_CLOCKING.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/FIFO_XADC_CLOCKING.vhd
file delete -force C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/FIFO_XADC_CLOCKING.vhd
open_bd_design {C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/CLOCKS/CLOCKS.bd}
open_bd_design {C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/XADC_FIFO/XADC_FIFO.bd}
set_property is_enabled false [get_files  C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/Contador_26.vhd]
set_property is_enabled false [get_files  C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/Contador_52.vhd]
set_property is_enabled false [get_files  C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/FSM_FIFO_Entregable.vhd]
set_property is_enabled true [get_files  C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/Contador_26.vhd]
set_property is_enabled true [get_files  C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/Contador_52.vhd]
set_property is_enabled true [get_files  C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/new/FSM_FIFO_Entregable.vhd]
update_compile_order -fileset sources_1
generate_target Simulation [get_files C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/XADC_FIFO/XADC_FIFO.bd]
export_ip_user_files -of_objects [get_files C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/XADC_FIFO/XADC_FIFO.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.srcs/sources_1/bd/XADC_FIFO/XADC_FIFO.bd] -directory C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files -ipstatic_source_dir C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.cache/compile_simlib/modelsim} {questa=C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.cache/compile_simlib/questa} {riviera=C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.cache/compile_simlib/riviera} {activehdl=C:/Users/nicol/Documents/GitHub/tx-16-QAM/project_XADC_v2018_4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config C:/Users/nicol/Documents/GitHub/tx-16-QAM/prueba_xadc_tb_behav.wcfg
source prueba_xadc_tb.tcl
restart
run 100 us
run 100 us
run 100 us
run 100 us
run 100 us
close_sim
