Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar 25 16:34:06 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_project3_timing_summary_routed.rpt -pb top_project3_timing_summary_routed.pb -rpx top_project3_timing_summary_routed.rpx -warn_on_violation
| Design       : top_project3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (3)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: u_fnd_controller/U_Clk_Divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.961       -9.048                     11                  112        0.154        0.000                      0                  112        4.500        0.000                       0                    73  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.961       -9.048                     11                  112        0.154        0.000                      0                  112        4.500        0.000                       0                    73  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           11  Failing Endpoints,  Worst Slack       -0.961ns,  Total Violation       -9.048ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.961ns  (required time - arrival time)
  Source:                 u_dist/count_reg[6]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dist/dist_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.006ns  (logic 5.639ns (51.235%)  route 5.367ns (48.765%))
  Logic Levels:           15  (CARRY4=8 LUT3=3 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.620     5.141    u_dist/clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  u_dist/count_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  u_dist/count_reg[6]_replica/Q
                         net (fo=7, routed)           0.968     6.566    u_dist/count_reg[6]_repN
    SLICE_X63Y22         LUT3 (Prop_lut3_I2_O)        0.150     6.716 r  u_dist/dist0__1_carry__1_i_4/O
                         net (fo=2, routed)           0.587     7.303    u_dist/dist0__1_carry__1_i_4_n_0
    SLICE_X63Y23         LUT4 (Prop_lut4_I3_O)        0.332     7.635 r  u_dist/dist0__1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     7.635    u_dist/dist0__1_carry__1_i_8_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.167 r  u_dist/dist0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.167    u_dist/dist0__1_carry__1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.501 r  u_dist/dist0__1_carry__2/O[1]
                         net (fo=2, routed)           0.505     9.006    u_dist/dist0__1_carry__2_n_6
    SLICE_X62Y24         LUT3 (Prop_lut3_I0_O)        0.332     9.338 r  u_dist/dist0__55_carry__1_i_1/O
                         net (fo=2, routed)           0.690    10.028    u_dist/dist0__55_carry__1_i_1_n_0
    SLICE_X62Y24         LUT4 (Prop_lut4_I3_O)        0.327    10.355 r  u_dist/dist0__55_carry__1_i_5/O
                         net (fo=1, routed)           0.000    10.355    u_dist/dist0__55_carry__1_i_5_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.756 r  u_dist/dist0__55_carry__1/CO[3]
                         net (fo=1, routed)           0.009    10.765    u_dist/dist0__55_carry__1_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.879 r  u_dist/dist0__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.879    u_dist/dist0__55_carry__2_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.213 r  u_dist/dist0__55_carry__3/O[1]
                         net (fo=11, routed)          0.653    11.866    u_dist/dist0__55_carry__3_n_6
    SLICE_X61Y25         LUT3 (Prop_lut3_I0_O)        0.303    12.169 r  u_dist/dist0__104_carry__0_i_3/O
                         net (fo=1, routed)           0.507    12.677    u_dist/dist0__104_carry__0_i_3_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.184 r  u_dist/dist0__104_carry__0/CO[3]
                         net (fo=1, routed)           0.009    13.193    u_dist/dist0__104_carry__0_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.527 r  u_dist/dist0__104_carry__1/O[1]
                         net (fo=3, routed)           0.683    14.210    u_dist/dist0__104_carry__1_n_6
    SLICE_X64Y25         LUT4 (Prop_lut4_I1_O)        0.303    14.513 r  u_dist/dist0__141_carry__2_i_6/O
                         net (fo=1, routed)           0.000    14.513    u_dist/dist0__141_carry__2_i_6_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    15.051 r  u_dist/dist0__141_carry__2/CO[2]
                         net (fo=11, routed)          0.755    15.805    u_dist/dist0__141_carry__2_n_1
    SLICE_X64Y25         LUT5 (Prop_lut5_I0_O)        0.342    16.147 r  u_dist/dist[7]_i_1/O
                         net (fo=1, routed)           0.000    16.147    u_dist/p_0_in[7]
    SLICE_X64Y25         FDCE                                         r  u_dist/dist_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.502    14.843    u_dist/clk_IBUF_BUFG
    SLICE_X64Y25         FDCE                                         r  u_dist/dist_reg[7]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y25         FDCE (Setup_fdce_C_D)        0.118    15.186    u_dist/dist_reg[7]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                         -16.147    
  -------------------------------------------------------------------
                         slack                                 -0.961    

Slack (VIOLATED) :        -0.919ns  (required time - arrival time)
  Source:                 u_dist/count_reg[6]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dist/dist_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.878ns  (logic 5.607ns (51.545%)  route 5.271ns (48.455%))
  Logic Levels:           15  (CARRY4=8 LUT3=3 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.620     5.141    u_dist/clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  u_dist/count_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  u_dist/count_reg[6]_replica/Q
                         net (fo=7, routed)           0.968     6.566    u_dist/count_reg[6]_repN
    SLICE_X63Y22         LUT3 (Prop_lut3_I2_O)        0.150     6.716 r  u_dist/dist0__1_carry__1_i_4/O
                         net (fo=2, routed)           0.587     7.303    u_dist/dist0__1_carry__1_i_4_n_0
    SLICE_X63Y23         LUT4 (Prop_lut4_I3_O)        0.332     7.635 r  u_dist/dist0__1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     7.635    u_dist/dist0__1_carry__1_i_8_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.167 r  u_dist/dist0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.167    u_dist/dist0__1_carry__1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.501 r  u_dist/dist0__1_carry__2/O[1]
                         net (fo=2, routed)           0.505     9.006    u_dist/dist0__1_carry__2_n_6
    SLICE_X62Y24         LUT3 (Prop_lut3_I0_O)        0.332     9.338 r  u_dist/dist0__55_carry__1_i_1/O
                         net (fo=2, routed)           0.690    10.028    u_dist/dist0__55_carry__1_i_1_n_0
    SLICE_X62Y24         LUT4 (Prop_lut4_I3_O)        0.327    10.355 r  u_dist/dist0__55_carry__1_i_5/O
                         net (fo=1, routed)           0.000    10.355    u_dist/dist0__55_carry__1_i_5_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.756 r  u_dist/dist0__55_carry__1/CO[3]
                         net (fo=1, routed)           0.009    10.765    u_dist/dist0__55_carry__1_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.879 r  u_dist/dist0__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.879    u_dist/dist0__55_carry__2_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.213 r  u_dist/dist0__55_carry__3/O[1]
                         net (fo=11, routed)          0.653    11.866    u_dist/dist0__55_carry__3_n_6
    SLICE_X61Y25         LUT3 (Prop_lut3_I0_O)        0.303    12.169 r  u_dist/dist0__104_carry__0_i_3/O
                         net (fo=1, routed)           0.507    12.677    u_dist/dist0__104_carry__0_i_3_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.184 r  u_dist/dist0__104_carry__0/CO[3]
                         net (fo=1, routed)           0.009    13.193    u_dist/dist0__104_carry__0_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.527 r  u_dist/dist0__104_carry__1/O[1]
                         net (fo=3, routed)           0.683    14.210    u_dist/dist0__104_carry__1_n_6
    SLICE_X64Y25         LUT4 (Prop_lut4_I1_O)        0.303    14.513 r  u_dist/dist0__141_carry__2_i_6/O
                         net (fo=1, routed)           0.000    14.513    u_dist/dist0__141_carry__2_i_6_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    15.051 r  u_dist/dist0__141_carry__2/CO[2]
                         net (fo=11, routed)          0.659    15.709    u_dist/dist0__141_carry__2_n_1
    SLICE_X63Y27         LUT6 (Prop_lut6_I4_O)        0.310    16.019 r  u_dist/dist[9]_i_1_comp/O
                         net (fo=1, routed)           0.000    16.019    u_dist/p_0_in[9]
    SLICE_X63Y27         FDCE                                         r  u_dist/dist_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.505    14.846    u_dist/clk_IBUF_BUFG
    SLICE_X63Y27         FDCE                                         r  u_dist/dist_reg[9]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X63Y27         FDCE (Setup_fdce_C_D)        0.029    15.100    u_dist/dist_reg[9]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -16.019    
  -------------------------------------------------------------------
                         slack                                 -0.919    

Slack (VIOLATED) :        -0.889ns  (required time - arrival time)
  Source:                 u_dist/count_reg[6]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dist/dist_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.850ns  (logic 5.607ns (51.677%)  route 5.243ns (48.323%))
  Logic Levels:           15  (CARRY4=8 LUT3=3 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.620     5.141    u_dist/clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  u_dist/count_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  u_dist/count_reg[6]_replica/Q
                         net (fo=7, routed)           0.968     6.566    u_dist/count_reg[6]_repN
    SLICE_X63Y22         LUT3 (Prop_lut3_I2_O)        0.150     6.716 r  u_dist/dist0__1_carry__1_i_4/O
                         net (fo=2, routed)           0.587     7.303    u_dist/dist0__1_carry__1_i_4_n_0
    SLICE_X63Y23         LUT4 (Prop_lut4_I3_O)        0.332     7.635 r  u_dist/dist0__1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     7.635    u_dist/dist0__1_carry__1_i_8_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.167 r  u_dist/dist0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.167    u_dist/dist0__1_carry__1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.501 r  u_dist/dist0__1_carry__2/O[1]
                         net (fo=2, routed)           0.505     9.006    u_dist/dist0__1_carry__2_n_6
    SLICE_X62Y24         LUT3 (Prop_lut3_I0_O)        0.332     9.338 r  u_dist/dist0__55_carry__1_i_1/O
                         net (fo=2, routed)           0.690    10.028    u_dist/dist0__55_carry__1_i_1_n_0
    SLICE_X62Y24         LUT4 (Prop_lut4_I3_O)        0.327    10.355 r  u_dist/dist0__55_carry__1_i_5/O
                         net (fo=1, routed)           0.000    10.355    u_dist/dist0__55_carry__1_i_5_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.756 r  u_dist/dist0__55_carry__1/CO[3]
                         net (fo=1, routed)           0.009    10.765    u_dist/dist0__55_carry__1_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.879 r  u_dist/dist0__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.879    u_dist/dist0__55_carry__2_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.213 r  u_dist/dist0__55_carry__3/O[1]
                         net (fo=11, routed)          0.653    11.866    u_dist/dist0__55_carry__3_n_6
    SLICE_X61Y25         LUT3 (Prop_lut3_I0_O)        0.303    12.169 r  u_dist/dist0__104_carry__0_i_3/O
                         net (fo=1, routed)           0.507    12.677    u_dist/dist0__104_carry__0_i_3_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.184 r  u_dist/dist0__104_carry__0/CO[3]
                         net (fo=1, routed)           0.009    13.193    u_dist/dist0__104_carry__0_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.527 r  u_dist/dist0__104_carry__1/O[1]
                         net (fo=3, routed)           0.683    14.210    u_dist/dist0__104_carry__1_n_6
    SLICE_X64Y25         LUT4 (Prop_lut4_I1_O)        0.303    14.513 r  u_dist/dist0__141_carry__2_i_6/O
                         net (fo=1, routed)           0.000    14.513    u_dist/dist0__141_carry__2_i_6_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    15.051 r  u_dist/dist0__141_carry__2/CO[2]
                         net (fo=11, routed)          0.631    15.681    u_dist/dist0__141_carry__2_n_1
    SLICE_X65Y27         LUT6 (Prop_lut6_I4_O)        0.310    15.991 r  u_dist/dist[10]_i_2_comp/O
                         net (fo=1, routed)           0.000    15.991    u_dist/p_0_in[10]
    SLICE_X65Y27         FDCE                                         r  u_dist/dist_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.505    14.846    u_dist/clk_IBUF_BUFG
    SLICE_X65Y27         FDCE                                         r  u_dist/dist_reg[10]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X65Y27         FDCE (Setup_fdce_C_D)        0.031    15.102    u_dist/dist_reg[10]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -15.991    
  -------------------------------------------------------------------
                         slack                                 -0.889    

Slack (VIOLATED) :        -0.888ns  (required time - arrival time)
  Source:                 u_dist/count_reg[6]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dist/dist_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.898ns  (logic 5.607ns (51.449%)  route 5.291ns (48.551%))
  Logic Levels:           15  (CARRY4=8 LUT3=3 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.620     5.141    u_dist/clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  u_dist/count_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  u_dist/count_reg[6]_replica/Q
                         net (fo=7, routed)           0.968     6.566    u_dist/count_reg[6]_repN
    SLICE_X63Y22         LUT3 (Prop_lut3_I2_O)        0.150     6.716 r  u_dist/dist0__1_carry__1_i_4/O
                         net (fo=2, routed)           0.587     7.303    u_dist/dist0__1_carry__1_i_4_n_0
    SLICE_X63Y23         LUT4 (Prop_lut4_I3_O)        0.332     7.635 r  u_dist/dist0__1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     7.635    u_dist/dist0__1_carry__1_i_8_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.167 r  u_dist/dist0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.167    u_dist/dist0__1_carry__1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.501 r  u_dist/dist0__1_carry__2/O[1]
                         net (fo=2, routed)           0.505     9.006    u_dist/dist0__1_carry__2_n_6
    SLICE_X62Y24         LUT3 (Prop_lut3_I0_O)        0.332     9.338 r  u_dist/dist0__55_carry__1_i_1/O
                         net (fo=2, routed)           0.690    10.028    u_dist/dist0__55_carry__1_i_1_n_0
    SLICE_X62Y24         LUT4 (Prop_lut4_I3_O)        0.327    10.355 r  u_dist/dist0__55_carry__1_i_5/O
                         net (fo=1, routed)           0.000    10.355    u_dist/dist0__55_carry__1_i_5_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.756 r  u_dist/dist0__55_carry__1/CO[3]
                         net (fo=1, routed)           0.009    10.765    u_dist/dist0__55_carry__1_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.879 r  u_dist/dist0__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.879    u_dist/dist0__55_carry__2_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.213 r  u_dist/dist0__55_carry__3/O[1]
                         net (fo=11, routed)          0.653    11.866    u_dist/dist0__55_carry__3_n_6
    SLICE_X61Y25         LUT3 (Prop_lut3_I0_O)        0.303    12.169 r  u_dist/dist0__104_carry__0_i_3/O
                         net (fo=1, routed)           0.507    12.677    u_dist/dist0__104_carry__0_i_3_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.184 r  u_dist/dist0__104_carry__0/CO[3]
                         net (fo=1, routed)           0.009    13.193    u_dist/dist0__104_carry__0_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.527 r  u_dist/dist0__104_carry__1/O[1]
                         net (fo=3, routed)           0.683    14.210    u_dist/dist0__104_carry__1_n_6
    SLICE_X64Y25         LUT4 (Prop_lut4_I1_O)        0.303    14.513 r  u_dist/dist0__141_carry__2_i_6/O
                         net (fo=1, routed)           0.000    14.513    u_dist/dist0__141_carry__2_i_6_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    15.051 r  u_dist/dist0__141_carry__2/CO[2]
                         net (fo=11, routed)          0.679    15.729    u_dist/dist0__141_carry__2_n_1
    SLICE_X64Y28         LUT6 (Prop_lut6_I5_O)        0.310    16.039 r  u_dist/dist[3]_i_1_comp/O
                         net (fo=1, routed)           0.000    16.039    u_dist/p_0_in[3]
    SLICE_X64Y28         FDCE                                         r  u_dist/dist_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.507    14.848    u_dist/clk_IBUF_BUFG
    SLICE_X64Y28         FDCE                                         r  u_dist/dist_reg[3]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X64Y28         FDCE (Setup_fdce_C_D)        0.079    15.152    u_dist/dist_reg[3]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                         -16.039    
  -------------------------------------------------------------------
                         slack                                 -0.888    

Slack (VIOLATED) :        -0.884ns  (required time - arrival time)
  Source:                 u_dist/count_reg[6]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dist/dist_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.844ns  (logic 5.607ns (51.705%)  route 5.237ns (48.295%))
  Logic Levels:           15  (CARRY4=8 LUT3=3 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.620     5.141    u_dist/clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  u_dist/count_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  u_dist/count_reg[6]_replica/Q
                         net (fo=7, routed)           0.968     6.566    u_dist/count_reg[6]_repN
    SLICE_X63Y22         LUT3 (Prop_lut3_I2_O)        0.150     6.716 r  u_dist/dist0__1_carry__1_i_4/O
                         net (fo=2, routed)           0.587     7.303    u_dist/dist0__1_carry__1_i_4_n_0
    SLICE_X63Y23         LUT4 (Prop_lut4_I3_O)        0.332     7.635 r  u_dist/dist0__1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     7.635    u_dist/dist0__1_carry__1_i_8_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.167 r  u_dist/dist0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.167    u_dist/dist0__1_carry__1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.501 r  u_dist/dist0__1_carry__2/O[1]
                         net (fo=2, routed)           0.505     9.006    u_dist/dist0__1_carry__2_n_6
    SLICE_X62Y24         LUT3 (Prop_lut3_I0_O)        0.332     9.338 r  u_dist/dist0__55_carry__1_i_1/O
                         net (fo=2, routed)           0.690    10.028    u_dist/dist0__55_carry__1_i_1_n_0
    SLICE_X62Y24         LUT4 (Prop_lut4_I3_O)        0.327    10.355 r  u_dist/dist0__55_carry__1_i_5/O
                         net (fo=1, routed)           0.000    10.355    u_dist/dist0__55_carry__1_i_5_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.756 r  u_dist/dist0__55_carry__1/CO[3]
                         net (fo=1, routed)           0.009    10.765    u_dist/dist0__55_carry__1_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.879 r  u_dist/dist0__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.879    u_dist/dist0__55_carry__2_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.213 r  u_dist/dist0__55_carry__3/O[1]
                         net (fo=11, routed)          0.653    11.866    u_dist/dist0__55_carry__3_n_6
    SLICE_X61Y25         LUT3 (Prop_lut3_I0_O)        0.303    12.169 r  u_dist/dist0__104_carry__0_i_3/O
                         net (fo=1, routed)           0.507    12.677    u_dist/dist0__104_carry__0_i_3_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.184 r  u_dist/dist0__104_carry__0/CO[3]
                         net (fo=1, routed)           0.009    13.193    u_dist/dist0__104_carry__0_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.527 r  u_dist/dist0__104_carry__1/O[1]
                         net (fo=3, routed)           0.683    14.210    u_dist/dist0__104_carry__1_n_6
    SLICE_X64Y25         LUT4 (Prop_lut4_I1_O)        0.303    14.513 r  u_dist/dist0__141_carry__2_i_6/O
                         net (fo=1, routed)           0.000    14.513    u_dist/dist0__141_carry__2_i_6_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    15.051 r  u_dist/dist0__141_carry__2/CO[2]
                         net (fo=11, routed)          0.625    15.676    u_dist/dist0__141_carry__2_n_1
    SLICE_X63Y27         LUT6 (Prop_lut6_I4_O)        0.310    15.986 r  u_dist/dist[4]_i_1_comp/O
                         net (fo=1, routed)           0.000    15.986    u_dist/p_0_in[4]
    SLICE_X63Y27         FDCE                                         r  u_dist/dist_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.505    14.846    u_dist/clk_IBUF_BUFG
    SLICE_X63Y27         FDCE                                         r  u_dist/dist_reg[4]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X63Y27         FDCE (Setup_fdce_C_D)        0.031    15.102    u_dist/dist_reg[4]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -15.986    
  -------------------------------------------------------------------
                         slack                                 -0.884    

Slack (VIOLATED) :        -0.772ns  (required time - arrival time)
  Source:                 u_dist/count_reg[6]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dist/dist_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.733ns  (logic 5.607ns (52.241%)  route 5.126ns (47.759%))
  Logic Levels:           15  (CARRY4=8 LUT3=3 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.620     5.141    u_dist/clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  u_dist/count_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  u_dist/count_reg[6]_replica/Q
                         net (fo=7, routed)           0.968     6.566    u_dist/count_reg[6]_repN
    SLICE_X63Y22         LUT3 (Prop_lut3_I2_O)        0.150     6.716 r  u_dist/dist0__1_carry__1_i_4/O
                         net (fo=2, routed)           0.587     7.303    u_dist/dist0__1_carry__1_i_4_n_0
    SLICE_X63Y23         LUT4 (Prop_lut4_I3_O)        0.332     7.635 r  u_dist/dist0__1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     7.635    u_dist/dist0__1_carry__1_i_8_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.167 r  u_dist/dist0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.167    u_dist/dist0__1_carry__1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.501 r  u_dist/dist0__1_carry__2/O[1]
                         net (fo=2, routed)           0.505     9.006    u_dist/dist0__1_carry__2_n_6
    SLICE_X62Y24         LUT3 (Prop_lut3_I0_O)        0.332     9.338 r  u_dist/dist0__55_carry__1_i_1/O
                         net (fo=2, routed)           0.690    10.028    u_dist/dist0__55_carry__1_i_1_n_0
    SLICE_X62Y24         LUT4 (Prop_lut4_I3_O)        0.327    10.355 r  u_dist/dist0__55_carry__1_i_5/O
                         net (fo=1, routed)           0.000    10.355    u_dist/dist0__55_carry__1_i_5_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.756 r  u_dist/dist0__55_carry__1/CO[3]
                         net (fo=1, routed)           0.009    10.765    u_dist/dist0__55_carry__1_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.879 r  u_dist/dist0__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.879    u_dist/dist0__55_carry__2_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.213 r  u_dist/dist0__55_carry__3/O[1]
                         net (fo=11, routed)          0.653    11.866    u_dist/dist0__55_carry__3_n_6
    SLICE_X61Y25         LUT3 (Prop_lut3_I0_O)        0.303    12.169 r  u_dist/dist0__104_carry__0_i_3/O
                         net (fo=1, routed)           0.507    12.677    u_dist/dist0__104_carry__0_i_3_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.184 r  u_dist/dist0__104_carry__0/CO[3]
                         net (fo=1, routed)           0.009    13.193    u_dist/dist0__104_carry__0_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.527 r  u_dist/dist0__104_carry__1/O[1]
                         net (fo=3, routed)           0.683    14.210    u_dist/dist0__104_carry__1_n_6
    SLICE_X64Y25         LUT4 (Prop_lut4_I1_O)        0.303    14.513 r  u_dist/dist0__141_carry__2_i_6/O
                         net (fo=1, routed)           0.000    14.513    u_dist/dist0__141_carry__2_i_6_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    15.051 r  u_dist/dist0__141_carry__2/CO[2]
                         net (fo=11, routed)          0.514    15.564    u_dist/dist0__141_carry__2_n_1
    SLICE_X63Y26         LUT5 (Prop_lut5_I0_O)        0.310    15.874 r  u_dist/dist[5]_i_1/O
                         net (fo=1, routed)           0.000    15.874    u_dist/p_0_in[5]
    SLICE_X63Y26         FDCE                                         r  u_dist/dist_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.504    14.845    u_dist/clk_IBUF_BUFG
    SLICE_X63Y26         FDCE                                         r  u_dist/dist_reg[5]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X63Y26         FDCE (Setup_fdce_C_D)        0.032    15.102    u_dist/dist_reg[5]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -15.874    
  -------------------------------------------------------------------
                         slack                                 -0.772    

Slack (VIOLATED) :        -0.768ns  (required time - arrival time)
  Source:                 u_dist/count_reg[6]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dist/dist_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.728ns  (logic 5.607ns (52.265%)  route 5.121ns (47.735%))
  Logic Levels:           15  (CARRY4=8 LUT3=3 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.620     5.141    u_dist/clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  u_dist/count_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  u_dist/count_reg[6]_replica/Q
                         net (fo=7, routed)           0.968     6.566    u_dist/count_reg[6]_repN
    SLICE_X63Y22         LUT3 (Prop_lut3_I2_O)        0.150     6.716 r  u_dist/dist0__1_carry__1_i_4/O
                         net (fo=2, routed)           0.587     7.303    u_dist/dist0__1_carry__1_i_4_n_0
    SLICE_X63Y23         LUT4 (Prop_lut4_I3_O)        0.332     7.635 r  u_dist/dist0__1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     7.635    u_dist/dist0__1_carry__1_i_8_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.167 r  u_dist/dist0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.167    u_dist/dist0__1_carry__1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.501 r  u_dist/dist0__1_carry__2/O[1]
                         net (fo=2, routed)           0.505     9.006    u_dist/dist0__1_carry__2_n_6
    SLICE_X62Y24         LUT3 (Prop_lut3_I0_O)        0.332     9.338 r  u_dist/dist0__55_carry__1_i_1/O
                         net (fo=2, routed)           0.690    10.028    u_dist/dist0__55_carry__1_i_1_n_0
    SLICE_X62Y24         LUT4 (Prop_lut4_I3_O)        0.327    10.355 r  u_dist/dist0__55_carry__1_i_5/O
                         net (fo=1, routed)           0.000    10.355    u_dist/dist0__55_carry__1_i_5_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.756 r  u_dist/dist0__55_carry__1/CO[3]
                         net (fo=1, routed)           0.009    10.765    u_dist/dist0__55_carry__1_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.879 r  u_dist/dist0__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.879    u_dist/dist0__55_carry__2_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.213 r  u_dist/dist0__55_carry__3/O[1]
                         net (fo=11, routed)          0.653    11.866    u_dist/dist0__55_carry__3_n_6
    SLICE_X61Y25         LUT3 (Prop_lut3_I0_O)        0.303    12.169 r  u_dist/dist0__104_carry__0_i_3/O
                         net (fo=1, routed)           0.507    12.677    u_dist/dist0__104_carry__0_i_3_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.184 r  u_dist/dist0__104_carry__0/CO[3]
                         net (fo=1, routed)           0.009    13.193    u_dist/dist0__104_carry__0_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.527 r  u_dist/dist0__104_carry__1/O[1]
                         net (fo=3, routed)           0.683    14.210    u_dist/dist0__104_carry__1_n_6
    SLICE_X64Y25         LUT4 (Prop_lut4_I1_O)        0.303    14.513 r  u_dist/dist0__141_carry__2_i_6/O
                         net (fo=1, routed)           0.000    14.513    u_dist/dist0__141_carry__2_i_6_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    15.051 r  u_dist/dist0__141_carry__2/CO[2]
                         net (fo=11, routed)          0.509    15.559    u_dist/dist0__141_carry__2_n_1
    SLICE_X63Y26         LUT6 (Prop_lut6_I0_O)        0.310    15.869 r  u_dist/dist[2]_i_1/O
                         net (fo=1, routed)           0.000    15.869    u_dist/p_0_in[2]
    SLICE_X63Y26         FDCE                                         r  u_dist/dist_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.504    14.845    u_dist/clk_IBUF_BUFG
    SLICE_X63Y26         FDCE                                         r  u_dist/dist_reg[2]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X63Y26         FDCE (Setup_fdce_C_D)        0.031    15.101    u_dist/dist_reg[2]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -15.869    
  -------------------------------------------------------------------
                         slack                                 -0.768    

Slack (VIOLATED) :        -0.768ns  (required time - arrival time)
  Source:                 u_dist/count_reg[6]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dist/dist_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.728ns  (logic 5.607ns (52.264%)  route 5.121ns (47.736%))
  Logic Levels:           15  (CARRY4=8 LUT3=3 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.620     5.141    u_dist/clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  u_dist/count_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  u_dist/count_reg[6]_replica/Q
                         net (fo=7, routed)           0.968     6.566    u_dist/count_reg[6]_repN
    SLICE_X63Y22         LUT3 (Prop_lut3_I2_O)        0.150     6.716 r  u_dist/dist0__1_carry__1_i_4/O
                         net (fo=2, routed)           0.587     7.303    u_dist/dist0__1_carry__1_i_4_n_0
    SLICE_X63Y23         LUT4 (Prop_lut4_I3_O)        0.332     7.635 r  u_dist/dist0__1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     7.635    u_dist/dist0__1_carry__1_i_8_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.167 r  u_dist/dist0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.167    u_dist/dist0__1_carry__1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.501 r  u_dist/dist0__1_carry__2/O[1]
                         net (fo=2, routed)           0.505     9.006    u_dist/dist0__1_carry__2_n_6
    SLICE_X62Y24         LUT3 (Prop_lut3_I0_O)        0.332     9.338 r  u_dist/dist0__55_carry__1_i_1/O
                         net (fo=2, routed)           0.690    10.028    u_dist/dist0__55_carry__1_i_1_n_0
    SLICE_X62Y24         LUT4 (Prop_lut4_I3_O)        0.327    10.355 r  u_dist/dist0__55_carry__1_i_5/O
                         net (fo=1, routed)           0.000    10.355    u_dist/dist0__55_carry__1_i_5_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.756 r  u_dist/dist0__55_carry__1/CO[3]
                         net (fo=1, routed)           0.009    10.765    u_dist/dist0__55_carry__1_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.879 r  u_dist/dist0__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.879    u_dist/dist0__55_carry__2_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.213 r  u_dist/dist0__55_carry__3/O[1]
                         net (fo=11, routed)          0.653    11.866    u_dist/dist0__55_carry__3_n_6
    SLICE_X61Y25         LUT3 (Prop_lut3_I0_O)        0.303    12.169 r  u_dist/dist0__104_carry__0_i_3/O
                         net (fo=1, routed)           0.507    12.677    u_dist/dist0__104_carry__0_i_3_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.184 r  u_dist/dist0__104_carry__0/CO[3]
                         net (fo=1, routed)           0.009    13.193    u_dist/dist0__104_carry__0_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.527 r  u_dist/dist0__104_carry__1/O[1]
                         net (fo=3, routed)           0.683    14.210    u_dist/dist0__104_carry__1_n_6
    SLICE_X64Y25         LUT4 (Prop_lut4_I1_O)        0.303    14.513 r  u_dist/dist0__141_carry__2_i_6/O
                         net (fo=1, routed)           0.000    14.513    u_dist/dist0__141_carry__2_i_6_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    15.051 r  u_dist/dist0__141_carry__2/CO[2]
                         net (fo=11, routed)          0.509    15.560    u_dist/dist0__141_carry__2_n_1
    SLICE_X63Y27         LUT6 (Prop_lut6_I0_O)        0.310    15.870 r  u_dist/dist[8]_i_1/O
                         net (fo=1, routed)           0.000    15.870    u_dist/p_0_in[8]
    SLICE_X63Y27         FDCE                                         r  u_dist/dist_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.505    14.846    u_dist/clk_IBUF_BUFG
    SLICE_X63Y27         FDCE                                         r  u_dist/dist_reg[8]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X63Y27         FDCE (Setup_fdce_C_D)        0.031    15.102    u_dist/dist_reg[8]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -15.870    
  -------------------------------------------------------------------
                         slack                                 -0.768    

Slack (VIOLATED) :        -0.764ns  (required time - arrival time)
  Source:                 u_dist/count_reg[6]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dist/dist_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.723ns  (logic 5.607ns (52.289%)  route 5.116ns (47.711%))
  Logic Levels:           15  (CARRY4=8 LUT3=3 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.620     5.141    u_dist/clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  u_dist/count_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  u_dist/count_reg[6]_replica/Q
                         net (fo=7, routed)           0.968     6.566    u_dist/count_reg[6]_repN
    SLICE_X63Y22         LUT3 (Prop_lut3_I2_O)        0.150     6.716 r  u_dist/dist0__1_carry__1_i_4/O
                         net (fo=2, routed)           0.587     7.303    u_dist/dist0__1_carry__1_i_4_n_0
    SLICE_X63Y23         LUT4 (Prop_lut4_I3_O)        0.332     7.635 r  u_dist/dist0__1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     7.635    u_dist/dist0__1_carry__1_i_8_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.167 r  u_dist/dist0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.167    u_dist/dist0__1_carry__1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.501 r  u_dist/dist0__1_carry__2/O[1]
                         net (fo=2, routed)           0.505     9.006    u_dist/dist0__1_carry__2_n_6
    SLICE_X62Y24         LUT3 (Prop_lut3_I0_O)        0.332     9.338 r  u_dist/dist0__55_carry__1_i_1/O
                         net (fo=2, routed)           0.690    10.028    u_dist/dist0__55_carry__1_i_1_n_0
    SLICE_X62Y24         LUT4 (Prop_lut4_I3_O)        0.327    10.355 r  u_dist/dist0__55_carry__1_i_5/O
                         net (fo=1, routed)           0.000    10.355    u_dist/dist0__55_carry__1_i_5_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.756 r  u_dist/dist0__55_carry__1/CO[3]
                         net (fo=1, routed)           0.009    10.765    u_dist/dist0__55_carry__1_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.879 r  u_dist/dist0__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.879    u_dist/dist0__55_carry__2_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.213 r  u_dist/dist0__55_carry__3/O[1]
                         net (fo=11, routed)          0.653    11.866    u_dist/dist0__55_carry__3_n_6
    SLICE_X61Y25         LUT3 (Prop_lut3_I0_O)        0.303    12.169 r  u_dist/dist0__104_carry__0_i_3/O
                         net (fo=1, routed)           0.507    12.677    u_dist/dist0__104_carry__0_i_3_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.184 r  u_dist/dist0__104_carry__0/CO[3]
                         net (fo=1, routed)           0.009    13.193    u_dist/dist0__104_carry__0_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.527 r  u_dist/dist0__104_carry__1/O[1]
                         net (fo=3, routed)           0.683    14.210    u_dist/dist0__104_carry__1_n_6
    SLICE_X64Y25         LUT4 (Prop_lut4_I1_O)        0.303    14.513 r  u_dist/dist0__141_carry__2_i_6/O
                         net (fo=1, routed)           0.000    14.513    u_dist/dist0__141_carry__2_i_6_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    15.051 r  u_dist/dist0__141_carry__2/CO[2]
                         net (fo=11, routed)          0.504    15.554    u_dist/dist0__141_carry__2_n_1
    SLICE_X63Y26         LUT5 (Prop_lut5_I0_O)        0.310    15.864 r  u_dist/dist[6]_i_1/O
                         net (fo=1, routed)           0.000    15.864    u_dist/p_0_in[6]
    SLICE_X63Y26         FDCE                                         r  u_dist/dist_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.504    14.845    u_dist/clk_IBUF_BUFG
    SLICE_X63Y26         FDCE                                         r  u_dist/dist_reg[6]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X63Y26         FDCE (Setup_fdce_C_D)        0.031    15.101    u_dist/dist_reg[6]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -15.864    
  -------------------------------------------------------------------
                         slack                                 -0.764    

Slack (VIOLATED) :        -0.744ns  (required time - arrival time)
  Source:                 u_dist/count_reg[6]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dist/dist_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.698ns  (logic 5.607ns (52.410%)  route 5.091ns (47.590%))
  Logic Levels:           15  (CARRY4=8 LUT3=3 LUT4=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.620     5.141    u_dist/clk_IBUF_BUFG
    SLICE_X61Y22         FDCE                                         r  u_dist/count_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDCE (Prop_fdce_C_Q)         0.456     5.597 r  u_dist/count_reg[6]_replica/Q
                         net (fo=7, routed)           0.968     6.566    u_dist/count_reg[6]_repN
    SLICE_X63Y22         LUT3 (Prop_lut3_I2_O)        0.150     6.716 r  u_dist/dist0__1_carry__1_i_4/O
                         net (fo=2, routed)           0.587     7.303    u_dist/dist0__1_carry__1_i_4_n_0
    SLICE_X63Y23         LUT4 (Prop_lut4_I3_O)        0.332     7.635 r  u_dist/dist0__1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     7.635    u_dist/dist0__1_carry__1_i_8_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.167 r  u_dist/dist0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.167    u_dist/dist0__1_carry__1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.501 r  u_dist/dist0__1_carry__2/O[1]
                         net (fo=2, routed)           0.505     9.006    u_dist/dist0__1_carry__2_n_6
    SLICE_X62Y24         LUT3 (Prop_lut3_I0_O)        0.332     9.338 r  u_dist/dist0__55_carry__1_i_1/O
                         net (fo=2, routed)           0.690    10.028    u_dist/dist0__55_carry__1_i_1_n_0
    SLICE_X62Y24         LUT4 (Prop_lut4_I3_O)        0.327    10.355 r  u_dist/dist0__55_carry__1_i_5/O
                         net (fo=1, routed)           0.000    10.355    u_dist/dist0__55_carry__1_i_5_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.756 r  u_dist/dist0__55_carry__1/CO[3]
                         net (fo=1, routed)           0.009    10.765    u_dist/dist0__55_carry__1_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.879 r  u_dist/dist0__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.879    u_dist/dist0__55_carry__2_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.213 r  u_dist/dist0__55_carry__3/O[1]
                         net (fo=11, routed)          0.653    11.866    u_dist/dist0__55_carry__3_n_6
    SLICE_X61Y25         LUT3 (Prop_lut3_I0_O)        0.303    12.169 r  u_dist/dist0__104_carry__0_i_3/O
                         net (fo=1, routed)           0.507    12.677    u_dist/dist0__104_carry__0_i_3_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.184 r  u_dist/dist0__104_carry__0/CO[3]
                         net (fo=1, routed)           0.009    13.193    u_dist/dist0__104_carry__0_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.527 r  u_dist/dist0__104_carry__1/O[1]
                         net (fo=3, routed)           0.683    14.210    u_dist/dist0__104_carry__1_n_6
    SLICE_X64Y25         LUT4 (Prop_lut4_I1_O)        0.303    14.513 r  u_dist/dist0__141_carry__2_i_6/O
                         net (fo=1, routed)           0.000    14.513    u_dist/dist0__141_carry__2_i_6_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538    15.051 r  u_dist/dist0__141_carry__2/CO[2]
                         net (fo=11, routed)          0.479    15.530    u_dist/dist0__141_carry__2_n_1
    SLICE_X61Y25         LUT4 (Prop_lut4_I2_O)        0.310    15.840 r  u_dist/dist[0]_i_1/O
                         net (fo=1, routed)           0.000    15.840    u_dist/dist[0]_i_1_n_0
    SLICE_X61Y25         FDCE                                         r  u_dist/dist_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.501    14.842    u_dist/clk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  u_dist/dist_reg[0]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X61Y25         FDCE (Setup_fdce_C_D)        0.029    15.096    u_dist/dist_reg[0]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -15.840    
  -------------------------------------------------------------------
                         slack                                 -0.744    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u_tick/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.834%)  route 0.073ns (28.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.590     1.473    u_tick/CLK
    SLICE_X62Y16         FDCE                                         r  u_tick/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  u_tick/cnt_reg[2]/Q
                         net (fo=6, routed)           0.073     1.687    u_tick/cnt_reg_n_0_[2]
    SLICE_X63Y16         LUT6 (Prop_lut6_I2_O)        0.045     1.732 r  u_tick/cnt[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.732    u_tick/cnt[5]
    SLICE_X63Y16         FDCE                                         r  u_tick/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.859     1.986    u_tick/CLK
    SLICE_X63Y16         FDCE                                         r  u_tick/cnt_reg[5]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X63Y16         FDCE (Hold_fdce_C_D)         0.092     1.578    u_tick/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 u_tick/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.011%)  route 0.076ns (28.989%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.590     1.473    u_tick/CLK
    SLICE_X62Y16         FDCE                                         r  u_tick/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  u_tick/cnt_reg[2]/Q
                         net (fo=6, routed)           0.076     1.690    u_tick/cnt_reg_n_0_[2]
    SLICE_X63Y16         LUT6 (Prop_lut6_I3_O)        0.045     1.735 r  u_tick/cnt[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.735    u_tick/cnt[6]
    SLICE_X63Y16         FDCE                                         r  u_tick/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.859     1.986    u_tick/CLK
    SLICE_X63Y16         FDCE                                         r  u_tick/cnt_reg[6]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X63Y16         FDCE (Hold_fdce_C_D)         0.092     1.578    u_tick/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_tick/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.197%)  route 0.091ns (32.803%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.590     1.473    u_tick/CLK
    SLICE_X63Y16         FDCE                                         r  u_tick/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDCE (Prop_fdce_C_Q)         0.141     1.614 f  u_tick/cnt_reg[5]/Q
                         net (fo=4, routed)           0.091     1.705    u_tick/cnt_reg_n_0_[5]
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.045     1.750 r  u_tick/cnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.750    u_tick/cnt[2]
    SLICE_X62Y16         FDCE                                         r  u_tick/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.859     1.986    u_tick/CLK
    SLICE_X62Y16         FDCE                                         r  u_tick/cnt_reg[2]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X62Y16         FDCE (Hold_fdce_C_D)         0.092     1.578    u_tick/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_tick/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/tick_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.042%)  route 0.091ns (32.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.590     1.473    u_tick/CLK
    SLICE_X63Y16         FDCE                                         r  u_tick/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDCE (Prop_fdce_C_Q)         0.141     1.614 f  u_tick/cnt_reg[3]/Q
                         net (fo=6, routed)           0.091     1.706    u_tick/cnt_reg_n_0_[3]
    SLICE_X62Y16         LUT6 (Prop_lut6_I4_O)        0.045     1.751 r  u_tick/tick_i_1/O
                         net (fo=1, routed)           0.000     1.751    u_tick/tick_0
    SLICE_X62Y16         FDCE                                         r  u_tick/tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.859     1.986    u_tick/CLK
    SLICE_X62Y16         FDCE                                         r  u_tick/tick_reg/C
                         clock pessimism             -0.500     1.486    
    SLICE_X62Y16         FDCE (Hold_fdce_C_D)         0.092     1.578    u_tick/tick_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_tick/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.190ns (63.569%)  route 0.109ns (36.431%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.590     1.473    u_tick/CLK
    SLICE_X62Y16         FDCE                                         r  u_tick/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  u_tick/cnt_reg[0]/Q
                         net (fo=5, routed)           0.109     1.723    u_tick/cnt_reg_n_0_[0]
    SLICE_X63Y16         LUT5 (Prop_lut5_I2_O)        0.049     1.772 r  u_tick/cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.772    u_tick/cnt[4]
    SLICE_X63Y16         FDCE                                         r  u_tick/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.859     1.986    u_tick/CLK
    SLICE_X63Y16         FDCE                                         r  u_tick/cnt_reg[4]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X63Y16         FDCE (Hold_fdce_C_D)         0.107     1.593    u_tick/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 u_tick/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_tick/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.075%)  route 0.109ns (36.925%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.590     1.473    u_tick/CLK
    SLICE_X62Y16         FDCE                                         r  u_tick/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  u_tick/cnt_reg[0]/Q
                         net (fo=5, routed)           0.109     1.723    u_tick/cnt_reg_n_0_[0]
    SLICE_X63Y16         LUT4 (Prop_lut4_I1_O)        0.045     1.768 r  u_tick/cnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.768    u_tick/cnt[3]
    SLICE_X63Y16         FDCE                                         r  u_tick/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.859     1.986    u_tick/CLK
    SLICE_X63Y16         FDCE                                         r  u_tick/cnt_reg[3]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X63Y16         FDCE (Hold_fdce_C_D)         0.092     1.578    u_tick/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 u_us/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_us/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.189ns (54.570%)  route 0.157ns (45.430%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.587     1.470    u_us/CLK
    SLICE_X59Y18         FDCE                                         r  u_us/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  u_us/cnt_reg[0]/Q
                         net (fo=8, routed)           0.157     1.768    u_us/cnt_reg_n_0_[0]
    SLICE_X59Y17         LUT4 (Prop_lut4_I1_O)        0.048     1.816 r  u_us/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.816    u_us/cnt[2]
    SLICE_X59Y17         FDCE                                         r  u_us/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.856     1.983    u_us/CLK
    SLICE_X59Y17         FDCE                                         r  u_us/cnt_reg[2]/C
                         clock pessimism             -0.498     1.485    
    SLICE_X59Y17         FDCE (Hold_fdce_C_D)         0.107     1.592    u_us/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 u_us/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_us/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.173%)  route 0.157ns (45.827%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.587     1.470    u_us/CLK
    SLICE_X59Y18         FDCE                                         r  u_us/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  u_us/cnt_reg[0]/Q
                         net (fo=8, routed)           0.157     1.768    u_us/cnt_reg_n_0_[0]
    SLICE_X59Y17         LUT3 (Prop_lut3_I1_O)        0.045     1.813 r  u_us/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.813    u_us/cnt[1]
    SLICE_X59Y17         FDCE                                         r  u_us/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.856     1.983    u_us/CLK
    SLICE_X59Y17         FDCE                                         r  u_us/cnt_reg[1]/C
                         clock pessimism             -0.498     1.485    
    SLICE_X59Y17         FDCE (Hold_fdce_C_D)         0.091     1.576    u_us/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 u_us/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_us/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.016%)  route 0.158ns (45.984%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.587     1.470    u_us/CLK
    SLICE_X59Y18         FDCE                                         r  u_us/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  u_us/cnt_reg[0]/Q
                         net (fo=8, routed)           0.158     1.769    u_us/cnt_reg_n_0_[0]
    SLICE_X59Y17         LUT5 (Prop_lut5_I2_O)        0.045     1.814 r  u_us/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.814    u_us/cnt[3]
    SLICE_X59Y17         FDCE                                         r  u_us/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.856     1.983    u_us/CLK
    SLICE_X59Y17         FDCE                                         r  u_us/cnt_reg[3]/C
                         clock pessimism             -0.498     1.485    
    SLICE_X59Y17         FDCE (Hold_fdce_C_D)         0.092     1.577    u_us/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 u_us/cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_us/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.112%)  route 0.145ns (43.888%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.587     1.470    u_us/CLK
    SLICE_X59Y18         FDCE                                         r  u_us/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  u_us/cnt_reg[4]/Q
                         net (fo=4, routed)           0.145     1.757    u_us/cnt_reg_n_0_[4]
    SLICE_X59Y18         LUT6 (Prop_lut6_I0_O)        0.045     1.802 r  u_us/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.802    u_us/cnt[4]
    SLICE_X59Y18         FDCE                                         r  u_us/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.855     1.982    u_us/CLK
    SLICE_X59Y18         FDCE                                         r  u_us/cnt_reg[4]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X59Y18         FDCE (Hold_fdce_C_D)         0.092     1.562    u_us/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y22   u_dist/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y23   u_dist/count_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y22   u_dist/count_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y22   u_dist/count_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y21   u_dist/count_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y22   u_dist/count_reg[9]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y27   u_dist/dist_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y26   u_dist/dist_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y26   u_dist/dist_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   u_dist/count_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   u_dist/count_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   u_dist/count_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y21   u_dist/count_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   u_dist/count_reg[9]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27   u_dist/dist_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   u_dist/dist_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   u_dist/dist_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   u_dist/dist_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27   u_dist/dist_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y22   u_dist/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   u_dist/count_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   u_dist/count_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y22   u_dist/count_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y22   u_dist/count_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27   u_dist/dist_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   u_dist/dist_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   u_dist/dist_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   u_dist/dist_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27   u_dist/dist_reg[8]/C



