0.7
2020.2
Oct 19 2021
02:56:52
/shares/zitipoolhome/ub305/project_2/project_2.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,uvm,,,,,,
/shares/zitipoolhome/ub305/project_2/project_2.srcs/sources_1/new/counter.sv,1699616053,systemVerilog,,,,counter;testbench,,uvm,,,,,,
