#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\fpga_competition\FPGA_competition\ziguangtongchuang_file\MES50HP_v3\set_up\set_up_file\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22000
#Hostname: Thecomputerofmartin
Generated by Fabric Compiler (version 2022.1 build 99559) at Mon Apr  1 11:05:08 2024
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/fft_design_form_pango/prj} D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/fft_demo_00.v
I: Verilog-0001: Analyzing file D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/fft_demo_00.v
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/fft_demo_00.v(line number: 13)] Analyzing module fft_demo_00 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/fft_design_form_pango/prj} D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/fft_demo_00.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/fft_design_form_pango/prj} D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/ipsxe_fft_exp_rom.v
I: Verilog-0001: Analyzing file D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/ipsxe_fft_exp_rom.v
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/ipsxe_fft_exp_rom.v(line number: 14)] Analyzing module ipsxe_fft_exp_rom (library work)
W: Verilog-2010: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/ipsxe_fft_exp_rom.v(line number: 44)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/ipsxe_fft_exp_rom.v(line number: 562)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/ipsxe_fft_exp_rom.v(line number: 1080)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/fft_design_form_pango/prj} D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/ipsxe_fft_exp_rom.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/fft_design_form_pango/prj} D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/example_design/rtl/ipsxe_fft_frame_chk.v
I: Verilog-0001: Analyzing file D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/example_design/rtl/ipsxe_fft_frame_chk.v
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/example_design/rtl/ipsxe_fft_frame_chk.v(line number: 14)] Analyzing module ipsxe_fft_frame_chk (library work)
W: Verilog-2008: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/example_design/rtl/ipsxe_fft_frame_chk.v(line number: 339)] Ignore 'system task' $fdisplay
W: Verilog-2008: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/example_design/rtl/ipsxe_fft_frame_chk.v(line number: 340)] Ignore 'system task' $fdisplay
W: Verilog-2008: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/example_design/rtl/ipsxe_fft_frame_chk.v(line number: 346)] Ignore 'system task' $fdisplay
W: Verilog-2008: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/example_design/rtl/ipsxe_fft_frame_chk.v(line number: 347)] Ignore 'system task' $fdisplay
W: Verilog-2008: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/example_design/rtl/ipsxe_fft_frame_chk.v(line number: 360)] Ignore 'system task' $fclose
W: Verilog-2008: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/example_design/rtl/ipsxe_fft_frame_chk.v(line number: 361)] Ignore 'system task' $fclose
W: Verilog-2008: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/example_design/rtl/ipsxe_fft_frame_chk.v(line number: 362)] Ignore 'system task' $fclose
W: Verilog-2008: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/example_design/rtl/ipsxe_fft_frame_chk.v(line number: 363)] Ignore 'system task' $fclose
W: Verilog-2010: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/example_design/rtl/ipsxe_fft_frame_chk.v(line number: 322)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/fft_design_form_pango/prj} D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/example_design/rtl/ipsxe_fft_frame_chk.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/fft_design_form_pango/prj} D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/example_design/rtl/ipsxe_fft_frame_gen.v
I: Verilog-0001: Analyzing file D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/example_design/rtl/ipsxe_fft_frame_gen.v
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/example_design/rtl/ipsxe_fft_frame_gen.v(line number: 13)] Analyzing module ipsxe_fft_frame_gen (library work)
W: Verilog-2008: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/example_design/rtl/ipsxe_fft_frame_gen.v(line number: 258)] Ignore 'system task' $fdisplay
W: Verilog-2008: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/example_design/rtl/ipsxe_fft_frame_gen.v(line number: 259)] Ignore 'system task' $fdisplay
W: Verilog-2008: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/example_design/rtl/ipsxe_fft_frame_gen.v(line number: 276)] Ignore 'system task' $fclose
W: Verilog-2008: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/example_design/rtl/ipsxe_fft_frame_gen.v(line number: 277)] Ignore 'system task' $fclose
W: Verilog-2010: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/example_design/rtl/ipsxe_fft_frame_gen.v(line number: 246)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/fft_design_form_pango/prj} D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/example_design/rtl/ipsxe_fft_frame_gen.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/fft_design_form_pango/prj} D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/example_design/rtl/ipsxe_fft_onboard_top.v
I: Verilog-0001: Analyzing file D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/example_design/rtl/ipsxe_fft_onboard_top.v
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/example_design/rtl/ipsxe_fft_onboard_top.v(line number: 13)] Analyzing module ipsxe_fft_onboard_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/fft_design_form_pango/prj} D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/example_design/rtl/ipsxe_fft_onboard_top.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/fft_design_form_pango/prj} D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/example_design/rtl/ipsxe_fft_sync_arstn.v
I: Verilog-0001: Analyzing file D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/example_design/rtl/ipsxe_fft_sync_arstn.v
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/example_design/rtl/ipsxe_fft_sync_arstn.v(line number: 12)] Analyzing module ipsxe_fft_sync_arstn (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/fft_design_form_pango/prj} D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/example_design/rtl/ipsxe_fft_sync_arstn.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/fft_design_form_pango/prj} D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/example_design/bench/ipsxe_fft_onboard_top_tb.sv
I: Verilog-0001: Analyzing file D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/example_design/bench/ipsxe_fft_onboard_top_tb.sv
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/example_design/bench/ipsxe_fft_onboard_top_tb.sv(line number: 14)] Analyzing module ipsxe_fft_onboard_top_tb (library work)
E: Verilog-4031: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/example_design/bench/ipsxe_fft_onboard_top_tb.sv(line number: 29)] Forever statement is not supported for synthesis
E: Verilog-4020: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/example_design/bench/ipsxe_fft_onboard_top_tb.sv(line number: 51)] Wait statement is not supported for synthesis
W: Verilog-2008: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/example_design/bench/ipsxe_fft_onboard_top_tb.sv(line number: 60)] Ignore 'system task' $finish
E: Verilog-4020: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/example_design/bench/ipsxe_fft_onboard_top_tb.sv(line number: 72)] Wait statement is not supported for synthesis
W: Verilog-2008: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/example_design/bench/ipsxe_fft_onboard_top_tb.sv(line number: 81)] Ignore 'system task' $finish
W: Verilog-2010: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/example_design/bench/ipsxe_fft_onboard_top_tb.sv(line number: 27)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/example_design/bench/ipsxe_fft_onboard_top_tb.sv(line number: 42)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/example_design/bench/ipsxe_fft_onboard_top_tb.sv(line number: 63)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
E: Parsing ERROR.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/fft_design_form_pango/prj} D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/example_design/bench/ipsxe_fft_onboard_top_tb.sv successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/fft_design_form_pango/prj} D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/pnr/core_only/ipsxe_fft_core_only.v
I: Verilog-0001: Analyzing file D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/pnr/core_only/ipsxe_fft_core_only.v
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/pnr/core_only/ipsxe_fft_core_only.v(line number: 13)] Analyzing module ipsxe_fft_core_only (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/fft_design_form_pango/prj} D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/pnr/core_only/ipsxe_fft_core_only.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/fft_design_form_pango/prj} D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp
I: Verilog-0001: Analyzing file D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 83)] Analyzing module ipsxe_fft_addsub_v1_0 (library work)
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 296)] Analyzing module ipsxe_fft_apm_addsub_dual_v1_0 (library work)
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 567)] Analyzing module ipsxe_fft_apm_addsub_v1_0 (library work)
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 1578)] Analyzing module ipsxe_fft_apm_v1_0 (library work)
W: Verilog-2008: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 1761)] Ignore 'system task' $display
W: Verilog-2010: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 1758)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 2646)] Analyzing module ipsxe_fft_burst_input_ctrl_v1_0 (library work)
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 2905)] Analyzing module ipsxe_fft_cfg_ctrl_v1_0 (library work)
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 3045)] Analyzing module ipsxe_fft_comp_addsub_v1_0 (library work)
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 3554)] Analyzing module ipsxe_fft_comp_mult_t10_v1_0 (library work)
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 4379)] Analyzing module ipsxe_fft_comp_mult_t11_v1_0 (library work)
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 5207)] Analyzing module ipsxe_fft_comp_mult_t12_v1_0 (library work)
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 6290)] Analyzing module ipsxe_fft_comp_mult_t13_v1_1 (library work)
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 7516)] Analyzing module ipsxe_fft_comp_mult_t14_v1_0 (library work)
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 8951)] Analyzing module ipsxe_fft_comp_mult_t15_v1_1 (library work)
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 10020)] Analyzing module ipsxe_fft_comp_mult_t16_v1_0 (library work)
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 10506)] Analyzing module ipsxe_fft_comp_mult_t17_v1_0 (library work)
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 11144)] Analyzing module ipsxe_fft_comp_mult_t18_v1_0 (library work)
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 11911)] Analyzing module ipsxe_fft_comp_mult_t19_v1_0 (library work)
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 12619)] Analyzing module ipsxe_fft_comp_mult_t1_v1_0 (library work)
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 13331)] Analyzing module ipsxe_fft_comp_mult_t20_v1_1 (library work)
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 14540)] Analyzing module ipsxe_fft_comp_mult_t21_v1_1 (library work)
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 15767)] Analyzing module ipsxe_fft_comp_mult_t22_v1_1 (library work)
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 16610)] Analyzing module ipsxe_fft_comp_mult_t2_v1_0 (library work)
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 17100)] Analyzing module ipsxe_fft_comp_mult_t3_v1_0 (library work)
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 17790)] Analyzing module ipsxe_fft_comp_mult_t4_v1_0 (library work)
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 18498)] Analyzing module ipsxe_fft_comp_mult_t5_v1_0 (library work)
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 19219)] Analyzing module ipsxe_fft_comp_mult_t6_v1_0 (library work)
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 19991)] Analyzing module ipsxe_fft_comp_mult_t7_v1_0 (library work)
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 20772)] Analyzing module ipsxe_fft_comp_mult_t8_v1_0 (library work)
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 21538)] Analyzing module ipsxe_fft_comp_mult_t9_v1_0 (library work)
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 22408)] Analyzing module ipsxe_fft_comp_mult_v1_1 (library work)
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 22986)] Analyzing module ipsxe_fft_comp_round_v1_0 (library work)
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 23271)] Analyzing module ipsxe_fft_drm_sdpram_v1_0 (library work)
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 23618)] Analyzing module ipsxe_fft_drm_sreg_v1_0 (library work)
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 23774)] Analyzing module ipsxe_fft_dynamic_comp_round_v1_0 (library work)
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 23981)] Analyzing module ipsxe_fft_dynamic_round_v1_0 (library work)
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 24223)] Analyzing module ipsxe_fft_lut_addsub_v1_0 (library work)
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 24435)] Analyzing module ipsxe_fft_output_ctrl_v1_0 (library work)
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 24913)] Analyzing module ipsxe_fft_output_process_v1_0 (library work)
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 25530)] Analyzing module ipsxe_fft_overflow_det_v1_0 (library work)
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 25918)] Analyzing module ipsxe_fft_pipeline_core_v1_1 (library work)
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 26323)] Analyzing module ipsxe_fft_pipeline_input_ctrl_v1_0 (library work)
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 26685)] Analyzing module ipsxe_fft_r22bf_as_multi_v1_0 (library work)
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 27098)] Analyzing module ipsxe_fft_r22bf_as_paral_v1_0 (library work)
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 27488)] Analyzing module ipsxe_fft_r22bf_as_v1_0 (library work)
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 27790)] Analyzing module ipsxe_fft_r22_dif_group_v1_1 (library work)
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 28067)] Analyzing module ipsxe_fft_r22_mult_by_j_v1_0 (library work)
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 28287)] Analyzing module ipsxe_fft_r22_mult_by_twiddle_v1_1 (library work)
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 28517)] Analyzing module ipsxe_fft_r2bf_as_core_v1_0 (library work)
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 28751)] Analyzing module ipsxe_fft_r2_dit_bf_v1_1 (library work)
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 29379)] Analyzing module ipsxe_fft_r2_dit_ctrl_v1_0 (library work)
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 30162)] Analyzing module ipsxe_fft_r2_dit_mult_by_twiddle_v1_1 (library work)
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 30739)] Analyzing module ipsxe_fft_radix2_burst_core_v1_1 (library work)
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 31332)] Analyzing module ipsxe_fft_round_v1_0 (library work)
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 31516)] Analyzing module ipsxe_fft_sdpram_v1_0 (library work)
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 31663)] Analyzing module ipsxe_fft_shift_ram_v1_0 (library work)
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 82975)] Analyzing module ipsxe_fft_sin_distram_rom_v1_1 (library work)
I: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 82975)] Convert attribute name from syn_romstyle to PAP_RAM_STYLE
W: Verilog-2010: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 99409)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 115797)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 123993)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 128093)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 130145)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 131173)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 131689)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 131949)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 132081)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 132149)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 132185)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 132205)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 132217)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 132225)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 183502)] Analyzing module ipsxe_fft_sin_drm_rom_v1_1 (library work)
I: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 183502)] Convert attribute name from syn_romstyle to PAP_RAM_STYLE
W: Verilog-2010: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 199936)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 216324)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 224520)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 228620)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 230672)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 231700)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 232216)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 232476)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 232608)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 232676)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 232712)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 232732)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 232744)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 232752)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 232868)] Analyzing module ipsxe_fft_sin_rom_v1_1 (library work)
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 233010)] Analyzing module ipsxe_fft_sreg_v1_0 (library work)
I: Verilog-0002: [D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp(line number: 233237)] Analyzing module ipsxe_fft_twiddle_gen_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/fft_design_form_pango/prj} D:/fpga_competition/FPGA_competition/ziguangtongchuang_file/logos_fft_demo/rtl/synplify/ipsxe_fft_core_v1_1_vpAll.vp successfully.
I: Module "ipsxe_fft_onboard_top_tb" is set as top module.
Program Error Out.
Action compile: Real time elapsed is 0h:0m:6s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Mon Apr  1 11:05:12 2024
Action compile: Peak memory pool usage is 206 MB
