VPR FPGA Placement and Routing.
Version: 8.1.0-dev+unkown
Revision: unkown
Compiled: 2025-02-16T14:22:44
Compiler: GNU 11.4.0 on Linux-6.8.0-47-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratix10_arch.timing.xml /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/sasc_dup.blif --route_chan_width 250

Using up to 1 parallel worker(s)

Architecture file: /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratix10_arch.timing.xml
Circuit name: sasc_dup

# Loading Architecture Description
Warning 1: Model 'fourteennm_fp_mac.opmode{sp_mult_add}.input_type{comb}.output_type{comb}' output port 'dftout' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 2: Model 'fourteennm_fp_mac.opmode{sp_vector1}.input_type{comb}.output_type{comb}' output port 'dftout' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'fourteennm_fp_mac.opmode{sp_vector2}.input_type{comb}.output_type{comb}' output port 'dftout' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
# Loading Architecture Description took 0.26 seconds (max_rss 46.7 MiB, delta_rss +31.5 MiB)

Timing analysis: ON
Circuit netlist file: sasc_dup.net
Circuit placement file: sasc_dup.place
Circuit routing file: sasc_dup.route
Circuit SDC file: sasc_dup.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 250
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 250
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 4: MLAB[0].control_in[0] unconnected pin in architecture.
Warning 5: MLAB[0].control_in[1] unconnected pin in architecture.
Warning 6: MLAB[0].control_in[2] unconnected pin in architecture.
Warning 7: MLAB[0].control_in[3] unconnected pin in architecture.
Warning 8: MLAB[0].control_in[4] unconnected pin in architecture.
Warning 9: MLAB[0].cin[0] unconnected pin in architecture.
Warning 10: MLAB[0].cout[0] unconnected pin in architecture.
# Building complex block graph took 1.07 seconds (max_rss 335.3 MiB, delta_rss +288.6 MiB)
Circuit file: /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/sasc_dup.blif
# Load circuit
Found constant-one generator 'po012'
# Load circuit took 0.00 seconds (max_rss 335.3 MiB, delta_rss +0.0 MiB)
# Clean circuit
Absorbed 7 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 117
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 117
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 335.3 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 335.3 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 335.3 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 413
    .input :     133
    .output:     132
    0-LUT  :       1
    6-LUT  :     147
  Nets  : 281
    Avg Fanout:     3.0
    Max Fanout:    36.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 1114
  Timing Graph Edges: 1534
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 335.3 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'sasc_dup.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 335.3 MiB, delta_rss +0.0 MiB)
# Packing
Warning 11: Block type 'DSP' grid location specification startx (20 = 20) falls outside device horizontal range [0,9]
Begin packing '/media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/sasc_dup.blif'.

After removing unused inputs...
	total blocks: 413, total nets: 281, total inputs: 133, total outputs: 132
Begin prepacking.

There is one chain in this architecture called "LAB_carry_chain" with the following starting points:
	LAB[0]/alm[0]/comb_block[0]/lut[0]/lcell_comb[0].cin[0]
	LAB[0]/alm[0]/comb_block[0]/lut[0]/lcell_comb[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 7.12e-10
âœ… Final Pin Utilization: io:1.00,1.00 LAB:0.80,1.00
Packing with pin utilization targets: iolane:1,1 LAB:0.8,1 LABMLAB:1,1 PLL_OCT_CLK_CTRL:1,1 DSP:1,1 M20K:1,1
Packing with high fanout thresholds: iolane:128 LAB:32 LABMLAB:128 PLL_OCT_CLK_CTRL:128 DSP:128 M20K:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
    16/413       3%                            2     4 x 3     
    32/413       7%                            4     5 x 4     
    48/413      11%                            5     7 x 5     
    64/413      15%                            7     7 x 5     
    80/413      19%                            8     7 x 5     
    96/413      23%                           10     8 x 6     
   112/413      27%                           12     8 x 6     
   128/413      30%                           13     8 x 6     
   144/413      34%                           16     9 x 7     
   160/413      38%                           30     9 x 7     
   176/413      42%                           46    15 x 11    
   192/413      46%                           62    36 x 27    
   208/413      50%                           78    42 x 31    
   224/413      54%                           94    47 x 35    
   240/413      58%                          110    52 x 39    
   256/413      61%                          126    58 x 43    
   272/413      65%                          142    63 x 47    
   288/413      69%                          158    88 x 65    
   304/413      73%                          174    93 x 69    
   320/413      77%                          190    98 x 73    
   336/413      81%                          206   104 x 77    
   352/413      85%                          222   109 x 81    
   368/413      89%                          238   115 x 85    
   384/413      92%                          254   139 x 103   
   400/413      96%                          270   144 x 107   

Logic Element (alm) detailed count:
  Total number of Logic Elements used : 148
  LEs used for logic and registers    : 0
  LEs used for logic only             : 148
  LEs used for registers only         : 0

Incr Slack updates 1 in 1.036e-05 sec
Full Max Req/Worst Slack updates 1 in 3.336e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.8895e-05 sec
FPGA sized to 150 x 111 (auto)
Device Utilization: 0.01 (target 1.00)
	Block Utilization: 0.00 Type: LAB
	Block Utilization: 0.97 Type: io_cell

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
       PLL          0                                      0                            0   
clock_gate          0                                      0                            0   
 clock_div          0                                      0                            0   
       LAB         19                                15.9474                      7.78947   
      MLAB          0                                      0                            0   
       OCT          0                                      0                            0   
   io_cell        265                               0.498113                     0.501887   
       DSP          0                                      0                            0   
      M20K          0                                      0                            0   
Absorbed logical nets 0 out of 281 nets, 281 nets not absorbed.

Netlist conversion complete.

# Packing took 0.85 seconds (max_rss 335.3 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'sasc_dup.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.031207 seconds).
Warning 12: Treated 1 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.03 seconds (max_rss 367.3 MiB, delta_rss +32.0 MiB)
Warning 13: Netlist contains 1 global net to non-global architecture pin connections
Warning 14: Logic block #18 (po012) has only 1 output pin 'po012.data_out[0]'. It may be a constant generator.

Pb types usage...
  LAB             : 19
   alm            : 148
    comb_block    : 148
     lut          : 148
      lut6        : 148
       lut        : 148
  io_cell         : 265
   pad            : 265
    inpad         : 133
    outpad        : 132

# Create Device
## Build Device Grid
FPGA sized to 150 x 111: 16650 grid tiles (auto)

Resource usage...
	Netlist
		0	blocks of type: PLL
	Architecture
		24	blocks of type: PLL_OCT_CLK_CTRL
	Netlist
		0	blocks of type: clock_gate
	Architecture
		24	blocks of type: PLL_OCT_CLK_CTRL
	Netlist
		0	blocks of type: clock_div
	Architecture
		24	blocks of type: PLL_OCT_CLK_CTRL
	Netlist
		19	blocks of type: LAB
	Architecture
		10374	blocks of type: LAB
		3277	blocks of type: LABMLAB
	Netlist
		0	blocks of type: MLAB
	Architecture
		3277	blocks of type: LABMLAB
	Netlist
		0	blocks of type: OCT
	Architecture
		24	blocks of type: PLL_OCT_CLK_CTRL
	Netlist
		265	blocks of type: io_cell
	Architecture
		272	blocks of type: iolane
	Netlist
		0	blocks of type: DSP
	Architecture
		653	blocks of type: DSP
	Netlist
		0	blocks of type: M20K
	Architecture
		1620	blocks of type: M20K

Device Utilization: 0.01 (target 1.00)
	Physical Tile iolane:
	Block Utilization: 0.97 Logical Block: io_cell
	Physical Tile LAB:
	Block Utilization: 0.00 Logical Block: LAB
	Physical Tile LABMLAB:
	Block Utilization: 0.00 Logical Block: MLAB
	Block Utilization: 0.01 Logical Block: LAB
	Physical Tile PLL_OCT_CLK_CTRL:
	Block Utilization: 0.00 Logical Block: OCT
	Block Utilization: 0.00 Logical Block: clock_gate
	Block Utilization: 0.00 Logical Block: clock_div
	Block Utilization: 0.00 Logical Block: PLL
	Physical Tile DSP:
	Block Utilization: 0.00 Logical Block: DSP
	Physical Tile M20K:
	Block Utilization: 0.00 Logical Block: M20K

FPGA size limited by block type(s): io_cell

## Build Device Grid took 0.07 seconds (max_rss 367.8 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:2092627
OPIN->CHANX/CHANY edge count before creating direct connections: 12012040
OPIN->CHANX/CHANY edge count after creating direct connections: 13403852
CHAN->CHAN type edge count:29132613
## Build routing resource graph took 24.85 seconds (max_rss 1691.1 MiB, delta_rss +1323.4 MiB)
  RR Graph Nodes: 4097916
  RR Graph Edges: 44629092
# Create Device took 25.48 seconds (max_rss 1691.1 MiB, delta_rss +1323.4 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 388.59 seconds (max_rss 1691.1 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 1691.1 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 388.60 seconds (max_rss 1691.1 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
## Computing delta delays took 6.91 seconds (max_rss 1691.1 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 6.93 seconds (max_rss 1691.1 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 1691.1 MiB, delta_rss +0.0 MiB)

There are 434 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 21578

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 121.901 td_cost: 1.91776e-07
Initial placement estimated Critical Path Delay (CPD): 6.425 ns
Initial placement estimated setup Total Negative Slack (sTNS): -423.936 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -6.425 ns

Initial placement estimated setup slack histogram:
[ -6.4e-09: -5.8e-09)  1 (  0.8%) |*
[ -5.8e-09: -5.1e-09)  5 (  3.8%) |****
[ -5.1e-09: -4.5e-09) 20 ( 15.3%) |*****************
[ -4.5e-09: -3.9e-09) 10 (  7.6%) |*********
[ -3.9e-09: -3.2e-09) 14 ( 10.7%) |************
[ -3.2e-09: -2.6e-09) 55 ( 42.0%) |************************************************
[ -2.6e-09: -1.9e-09) 18 ( 13.7%) |****************
[ -1.9e-09: -1.3e-09)  2 (  1.5%) |**
[ -1.3e-09: -6.4e-10)  3 (  2.3%) |***
[ -6.4e-10:        0)  3 (  2.3%) |***
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 933
Warning 15: Starting t: 116 of 284 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 7.5e-04   0.919      92.23 2.1564e-07   3.989       -360   -3.989   0.454  0.0399  149.0     1.00       933  0.200
   2    0.0 7.1e-04   0.930      81.23 1.5028e-07   4.867       -354   -4.867   0.412  0.0423  149.0     1.00      1866  0.950
   3    0.0 6.8e-04   0.948      73.76 1.4475e-07   3.854       -321   -3.854   0.356  0.0266  144.8     1.20      2799  0.950
   4    0.0 6.4e-04   0.942      69.28 1.0776e-07   3.695       -310   -3.695   0.358  0.0274  132.6     1.78      3732  0.950
   5    0.0 6.1e-04   0.923      66.66 7.4154e-08   3.765       -293   -3.765   0.311  0.0381  121.7     2.29      4665  0.950
   6    0.0 5.8e-04   0.908      64.87 4.8813e-08   3.765       -298   -3.765   0.328  0.0410  106.0     3.03      5598  0.950
   7    0.0 5.5e-04   0.911      63.71 6.0517e-08   3.170       -264   -3.170   0.303  0.0467   94.1     3.60      6531  0.950
   8    0.0 5.2e-04   0.885      61.89 4.0326e-08   3.582       -288   -3.582   0.334  0.0561   81.2     4.20      7464  0.950
   9    0.0 5.0e-04   0.877      59.74 3.1175e-08   3.572       -284   -3.572   0.302  0.0531   72.7     4.61      8397  0.950
  10    0.0 4.7e-04   0.878      58.62 2.3938e-08   3.447       -274   -3.447   0.297  0.0488   62.7     5.08      9330  0.950
  11    0.0 4.5e-04   0.856      57.24 1.891e-08    3.579       -275   -3.579   0.287  0.0553   53.7     5.51     10263  0.950
  12    0.0 4.3e-04   0.896      56.73 2.886e-08    2.918       -252   -2.918   0.274  0.0503   45.5     5.90     11196  0.950
  13    0.0 4.0e-04   0.871      55.31 1.5081e-08   3.433       -279   -3.433   0.283  0.0496   38.0     6.25     12129  0.950
  14    0.0 3.8e-04   0.892      55.92 1.8015e-08   3.139       -265   -3.139   0.285  0.0482   32.0     6.53     13062  0.950
  15    0.0 3.7e-04   0.850      55.47 1.5375e-08   3.236       -263   -3.236   0.304  0.0736   27.0     6.77     13995  0.950
  16    0.0 3.5e-04   0.836      55.23 1.2914e-08   3.395       -264   -3.395   0.302  0.0706   23.4     6.94     14928  0.950
  17    0.0 3.3e-04   0.876      54.96 1.0876e-08   3.612       -263   -3.612   0.223  0.0658   20.2     7.09     15861  0.950
  18    0.0 3.1e-04   0.882      54.40 1.2589e-08   3.498       -268   -3.498   0.207  0.0618   15.8     7.30     16794  0.950
  19    0.0 3.0e-04   0.896      54.12 2.0085e-08   3.054       -247   -3.054   0.228  0.0450   12.1     7.47     17727  0.950
  20    0.0 2.8e-04   0.854      54.25 1.3595e-08   3.252       -257   -3.252   0.221  0.0598    9.5     7.60     18660  0.950
  21    0.0 2.7e-04   0.900      54.98 1.6317e-08   3.009       -239   -3.009   0.241  0.0473    7.4     7.70     19593  0.950
  22    0.0 2.6e-04   0.862      52.92 2.5311e-08   2.761       -241   -2.761   0.250  0.0604    6.0     7.77     20526  0.950
  23    0.0 2.4e-04   0.857      52.72 1.1519e-08   3.301       -265   -3.301   0.253  0.0621    4.8     7.82     21459  0.950
  24    0.0 2.3e-04   0.889      51.77 1.2305e-08   3.336       -260   -3.336   0.265  0.0533    3.9     7.86     22392  0.950
  25    0.0 2.2e-04   0.817      51.31 1.0151e-08   3.514       -267   -3.514   0.241  0.0610    3.2     7.89     23325  0.950
  26    0.0 2.1e-04   0.882      50.49 1.8005e-08   2.849       -246   -2.849   0.248  0.0498    2.6     7.92     24258  0.950
  27    0.0 2.0e-04   0.855      50.70 9.9707e-09   3.257       -243   -3.257   0.249  0.0486    2.1     7.95     25191  0.950
  28    0.0 1.9e-04   0.895      51.34 8.5917e-09   3.309       -252   -3.309   0.262  0.0516    1.7     7.97     26124  0.950
  29    0.0 1.8e-04   0.848      51.02 1.1022e-08   3.285       -266   -3.285   0.273  0.0638    1.4     7.98     27057  0.950
  30    0.0 1.7e-04   0.874      50.27 1.3266e-08   3.155       -270   -3.155   0.272  0.0653    1.2     7.99     27990  0.950
  31    0.0 1.6e-04   0.819      50.36 1.0631e-08   3.324       -260   -3.324   0.270  0.0916    1.0     8.00     28923  0.950
  32    0.0 1.5e-04   0.875      49.90 6.8264e-09   3.495       -264   -3.495   0.257  0.0743    1.0     8.00     29856  0.950
  33    0.0 1.5e-04   0.871      49.29 1.0865e-08   3.301       -261   -3.301   0.258  0.0572    1.0     8.00     30789  0.950
  34    0.0 1.4e-04   0.843      49.01 1.0111e-08   3.234       -255   -3.234   0.244  0.0660    1.0     8.00     31722  0.950
  35    0.0 1.3e-04   0.884      49.62 1.1118e-08   3.273       -259   -3.273   0.239  0.0665    1.0     8.00     32655  0.950
  36    0.0 1.2e-04   0.849      48.99 1.08e-08     3.206       -244   -3.206   0.222  0.0816    1.0     8.00     33588  0.950
  37    0.0 1.2e-04   0.843      48.04 1.3452e-08   2.973       -246   -2.973   0.232  0.0605    1.0     8.00     34521  0.950
  38    0.0 1.1e-04   0.856      48.49 1.307e-08    3.228       -250   -3.228   0.251  0.0679    1.0     8.00     35454  0.950
  39    0.0 1.1e-04   0.919      48.09 1.3154e-08   2.973       -241   -2.973   0.209  0.0514    1.0     8.00     36387  0.950
  40    0.0 1.0e-04   0.838      48.84 1.2465e-08   3.190       -258   -3.190   0.245  0.0671    1.0     8.00     37320  0.950
  41    0.0 9.6e-05   0.853      47.81 1.1246e-08   3.098       -245   -3.098   0.237  0.0740    1.0     8.00     38253  0.950
  42    0.0 9.1e-05   0.860      48.01 1.6409e-08   2.796       -240   -2.796   0.218  0.0551    1.0     8.00     39186  0.950
  43    0.0 8.7e-05   0.873      47.51 1.5223e-08   3.081       -243   -3.081   0.236  0.0799    1.0     8.00     40119  0.950
  44    0.0 8.3e-05   0.829      46.34 1.1854e-08   3.082       -252   -3.082   0.223  0.0698    1.0     8.00     41052  0.950
  45    0.0 7.8e-05   0.813      46.14 9.8909e-09   3.139       -236   -3.139   0.212  0.0730    1.0     8.00     41985  0.950
  46    0.0 7.5e-05   0.889      47.57 1.2374e-08   3.044       -229   -3.044   0.232  0.0554    1.0     8.00     42918  0.950
  47    0.0 7.1e-05   0.839      47.83 1.0789e-08   3.466       -264   -3.466   0.250  0.0723    1.0     8.00     43851  0.950
  48    0.0 6.7e-05   0.837      48.36 1.6391e-08   2.800       -230   -2.800   0.217  0.0639    1.0     8.00     44784  0.950
  49    0.0 6.4e-05   0.869      48.32 1.13e-08     3.206       -254   -3.206   0.225  0.0571    1.0     8.00     45717  0.950
  50    0.0 6.1e-05   0.835      48.65 1.184e-08    3.088       -253   -3.088   0.203  0.0763    1.0     8.00     46650  0.950
  51    0.0 5.8e-05   0.857      48.40 1.1924e-08   3.088       -239   -3.088   0.211  0.0662    1.0     8.00     47583  0.950
  52    0.0 5.5e-05   0.849      48.43 1.2244e-08   3.139       -252   -3.139   0.213  0.0862    1.0     8.00     48516  0.950
  53    0.0 5.2e-05   0.842      48.03 1.0605e-08   3.139       -234   -3.139   0.206  0.0656    1.0     8.00     49449  0.950
  54    0.0 4.9e-05   0.827      47.80 8.7154e-09   3.285       -248   -3.285   0.214  0.0609    1.0     8.00     50382  0.950
  55    0.0 4.7e-05   0.863      46.99 1.3945e-08   3.088       -248   -3.088   0.188  0.0489    1.0     8.00     51315  0.950
  56    0.0 4.5e-05   0.871      47.44 1.1471e-08   3.244       -258   -3.244   0.189  0.0506    1.0     8.00     52248  0.950
  57    0.0 4.2e-05   0.816      46.83 1.1888e-08   3.139       -237   -3.139   0.190  0.0739    1.0     8.00     53181  0.950
  58    0.0 4.0e-05   0.843      47.03 1.5346e-08   2.796       -241   -2.796   0.168  0.0587    1.0     8.00     54114  0.950
  59    0.0 3.8e-05   0.875      46.51 9.1588e-09   3.139       -236   -3.139   0.170  0.0700    1.0     8.00     55047  0.950
  60    0.0 3.6e-05   0.877      47.71 1.7062e-08   2.796       -236   -2.796   0.183  0.0569    1.0     8.00     55980  0.950
  61    0.0 3.5e-05   0.837      47.32 1.2463e-08   3.139       -250   -3.139   0.164  0.0713    1.0     8.00     56913  0.950
  62    0.0 3.3e-05   0.894      47.94 1.842e-08    2.760       -236   -2.760   0.169  0.0544    1.0     8.00     57846  0.950
  63    0.0 3.1e-05   0.825      49.00 1.1719e-08   3.190       -256   -3.190   0.177  0.0764    1.0     8.00     58779  0.950
  64    0.0 3.0e-05   0.873      48.97 1.5411e-08   3.009       -249   -3.009   0.182  0.0748    1.0     8.00     59712  0.950
  65    0.0 2.8e-05   0.839      49.17 1.5317e-08   2.993       -252   -2.993   0.194  0.0713    1.0     8.00     60645  0.950
  66    0.0 2.7e-05   0.813      48.26 1.368e-08    3.139       -254   -3.139   0.165  0.0554    1.0     8.00     61578  0.950
  67    0.0 2.5e-05   0.826      48.15 9.0715e-09   3.421       -260   -3.421   0.171  0.0855    1.0     8.00     62511  0.950
  68    0.0 2.4e-05   0.839      48.93 1.0357e-08   3.190       -256   -3.190   0.173  0.0687    1.0     8.00     63444  0.950
  69    0.0 2.3e-05   0.832      48.20 1.6772e-08   2.828       -238   -2.828   0.184  0.0741    1.0     8.00     64377  0.950
  70    0.0 2.2e-05   0.890      48.03 1.1638e-08   3.045       -242   -3.045   0.179  0.0450    1.0     8.00     65310  0.950
  71    0.0 2.1e-05   0.851      48.41 1.3366e-08   3.009       -231   -3.009   0.192  0.0700    1.0     8.00     66243  0.950
  72    0.0 2.0e-05   0.839      48.19 1.3132e-08   3.088       -253   -3.088   0.181  0.0680    1.0     8.00     67176  0.950
  73    0.0 1.9e-05   0.847      47.60 1.5575e-08   3.104       -247   -3.104   0.166  0.0864    1.0     8.00     68109  0.950
  74    0.0 1.8e-05   0.856      48.00 1.0301e-08   3.009       -223   -3.009   0.167  0.0644    1.0     8.00     69042  0.950
  75    0.0 1.7e-05   0.812      48.22 1.2674e-08   3.155       -258   -3.155   0.188  0.0729    1.0     8.00     69975  0.950
  76    0.0 1.6e-05   0.838      47.85 1.2932e-08   3.088       -238   -3.088   0.173  0.0781    1.0     8.00     70908  0.950
  77    0.0 1.5e-05   0.816      47.23 9.3692e-09   3.285       -249   -3.285   0.156  0.0655    1.0     8.00     71841  0.950
  78    0.0 1.4e-05   0.860      47.75 2.2288e-08   2.693       -221   -2.693   0.161  0.0649    1.0     8.00     72774  0.950
  79    0.0 0.0e+00   0.865      47.74 1.182e-08    3.285       -256   -3.285   0.111  0.0656    1.0     8.00     73707  0.950
## Placement Quench took 0.00 seconds (max_rss 1691.1 MiB)
post-quench CPD = 3.009 (ns) 

BB estimate of min-dist (placement) wire length: 8812

Completed placement consistency check successfully.

Swaps called: 73991

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 3.009 ns, Fmax: 332.336 MHz
Placement estimated setup Worst Negative Slack (sWNS): -3.009 ns
Placement estimated setup Total Negative Slack (sTNS): -219.975 ns

Placement estimated setup slack histogram:
[   -3e-09: -2.7e-09)  3 (  2.3%) |*****
[ -2.7e-09: -2.4e-09) 13 (  9.9%) |********************
[ -2.4e-09: -2.1e-09) 11 (  8.4%) |*****************
[ -2.1e-09: -1.8e-09) 32 ( 24.4%) |************************************************
[ -1.8e-09: -1.5e-09) 27 ( 20.6%) |*****************************************
[ -1.5e-09: -1.2e-09) 24 ( 18.3%) |************************************
[ -1.2e-09:   -9e-10) 10 (  7.6%) |***************
[   -9e-10:   -6e-10)  3 (  2.3%) |*****
[   -6e-10:   -3e-10)  2 (  1.5%) |***
[   -3e-10:        0)  6 (  4.6%) |*********

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 0.773349, bb_cost: 47.565, td_cost: 1.57336e-08, 

Placement resource usage:
  LAB     implemented as LAB    : 4
  LAB     implemented as LABMLAB: 15
  io_cell implemented as iolane : 265

Placement number of temperatures: 79
Placement total # of swap attempts: 73991
	Swaps accepted: 17366 (23.5 %)
	Swaps rejected: 37973 (51.3 %)
	Swaps aborted: 18652 (25.2 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
LAB                Uniform                1.48             16.19           83.81          0.00         
                   Median                 1.53             23.27           61.50          15.22        
                   Centroid               1.41             17.85           77.83          4.32         
                   W. Centroid            1.43             19.57           75.52          4.91         
                   W. Median              0.01             0.00            90.00          10.00        
                   Crit. Uniform          0.18             4.58            95.42          0.00         
                   Feasible Region        0.17             0.81            99.19          0.00         

io_cell            Uniform                29.50            27.72           72.28          0.00         
                   Median                 21.38            21.72           38.07          40.21        
                   Centroid               20.58            22.06           39.49          38.45        
                   W. Centroid            22.14            22.39           40.42          37.19        
                   W. Median              0.14             9.71            37.86          52.43        
                   Crit. Uniform          0.03             0.00            100.00         0.00         
                   Feasible Region        0.03             5.26            0.00           94.74        


Placement Quench timing analysis took 0.000301905 seconds (0.000280014 STA, 2.1891e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.0259526 seconds (0.0242008 STA, 0.00175185 slack) (81 full updates: 81 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.08 seconds (max_rss 1691.1 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)   6 (  1.4%) |*
[      0.1:      0.2)   1 (  0.2%) |
[      0.2:      0.3) 220 ( 50.6%) |***********************************************
[      0.3:      0.4)   0 (  0.0%) |
[      0.4:      0.5) 125 ( 28.7%) |***************************
[      0.5:      0.6)   2 (  0.5%) |
[      0.6:      0.7)  24 (  5.5%) |*****
[      0.7:      0.8)  29 (  6.7%) |******
[      0.8:      0.9)  14 (  3.2%) |***
[      0.9:        1)  14 (  3.2%) |***
## Initializing router criticalities took 0.00 seconds (max_rss 1691.1 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0  222236     280     434     361 ( 0.009%)    9814 ( 0.2%)    3.465     -271.1     -3.465      0.000      0.000      N/A
Incr Slack updates 81 in 0.000547691 sec
Full Max Req/Worst Slack updates 54 in 0.000104335 sec
Incr Max Req/Worst Slack updates 27 in 6.3309e-05 sec
Incr Criticality updates 2 in 2.0609e-05 sec
Full Criticality updates 79 in 0.000824983 sec
   2    0.0     0.5    1  168097     179     315      86 ( 0.002%)    9757 ( 0.2%)    3.465     -273.7     -3.465      0.000      0.000      N/A
   3    0.0     0.6    0   86488      83     182      43 ( 0.001%)    9781 ( 0.2%)    3.465     -271.1     -3.465      0.000      0.000      N/A
   4    0.0     0.8    0   42766      37      95      14 ( 0.000%)    9835 ( 0.2%)    3.465     -274.2     -3.465      0.000      0.000      N/A
   5    0.0     1.1    0   24797      11      34       6 ( 0.000%)    9835 ( 0.2%)    3.465     -272.9     -3.465      0.000      0.000      N/A
   6    0.0     1.4    0   21413      10      37       1 ( 0.000%)    9877 ( 0.2%)    3.465     -274.1     -3.465      0.000      0.000      N/A
   7    0.0     1.9    0    1035       1       4       1 ( 0.000%)    9845 ( 0.2%)    3.465     -273.0     -3.465      0.000      0.000      N/A
   8    0.0     2.4    0   12672       3      15       0 ( 0.000%)    9881 ( 0.2%)    3.465     -274.1     -3.465      0.000      0.000      N/A
Restoring best routing
Critical path: 3.465 ns
Successfully routed after 8 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)  6 (  1.4%) |****
[      0.1:      0.2)  5 (  1.1%) |***
[      0.2:      0.3) 36 (  8.3%) |**********************
[      0.3:      0.4) 57 ( 13.1%) |***********************************
[      0.4:      0.5) 50 ( 11.5%) |******************************
[      0.5:      0.6) 79 ( 18.2%) |************************************************
[      0.6:      0.7) 75 ( 17.2%) |**********************************************
[      0.7:      0.8) 53 ( 12.2%) |********************************
[      0.8:      0.9) 59 ( 13.6%) |************************************
[      0.9:        1) 15 (  3.4%) |*********
Router Stats: total_nets_routed: 604 total_connections_routed: 1116 total_heap_pushes: 579504 total_heap_pops: 132791 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 579504 total_external_heap_pops: 132791 total_external_SOURCE_pushes: 1116 total_external_SOURCE_pops: 1037 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 1116 rt_node_SOURCE_high_fanout_pushes: 0 rt_node_SOURCE_entire_tree_pushes: 1116 total_external_SINK_pushes: 26857 total_external_SINK_pops: 24658 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 27536 total_external_IPIN_pops: 26859 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 14400 total_external_OPIN_pops: 12847 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 512 rt_node_OPIN_high_fanout_pushes: 0 rt_node_OPIN_entire_tree_pushes: 512 total_external_CHANX_pushes: 262497 total_external_CHANX_pops: 42014 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 1819 rt_node_CHANX_high_fanout_pushes: 0 rt_node_CHANX_entire_tree_pushes: 1819 total_external_CHANY_pushes: 247098 total_external_CHANY_pops: 25376 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 2074 rt_node_CHANY_high_fanout_pushes: 0 rt_node_CHANY_entire_tree_pushes: 2074 total_number_of_adding_all_rt: 7639 total_number_of_adding_high_fanout_rt: 0 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 0 
# Routing took 0.13 seconds (max_rss 1691.1 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.10 seconds (max_rss 1691.1 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 1252186638
Circuit successfully routed with a channel width factor of 250.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.01 seconds (max_rss 1691.1 MiB, delta_rss +0.0 MiB)
Found 753 mismatches between routing and packing results.
Fixed 294 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.01 seconds (max_rss 1691.1 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
       PLL          0                                      0                            0   
clock_gate          0                                      0                            0   
 clock_div          0                                      0                            0   
       LAB         19                                15.9474                      7.78947   
      MLAB          0                                      0                            0   
       OCT          0                                      0                            0   
   io_cell        265                               0.498113                     0.501887   
       DSP          0                                      0                            0   
      M20K          0                                      0                            0   
Absorbed logical nets 0 out of 281 nets, 281 nets not absorbed.


Average number of bends per net: 2.14286  Maximum # of bends: 21

Number of global nets: 1
Number of routed nets (nonglobal): 280
Wire length results (in units of 1 clb segments)...
	Total wirelength: 9881, average net length: 35.2893
	Maximum net length: 278

Wire length results in terms of physical segments...
	Total wiring segments used: 1478, average wire segments per net: 5.27857
	Maximum segments used by a net: 36
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 19

Routing channel utilization histogram:
[        1:      inf)     0 (  0.0%) |
[      0.9:        1)     0 (  0.0%) |
[      0.8:      0.9)     0 (  0.0%) |
[      0.7:      0.8)     0 (  0.0%) |
[      0.5:      0.6)     0 (  0.0%) |
[      0.4:      0.5)     0 (  0.0%) |
[      0.3:      0.4)     0 (  0.0%) |
[      0.2:      0.3)     0 (  0.0%) |
[      0.1:      0.2)     0 (  0.0%) |
[        0:      0.1) 32780 (100.0%) |*********************************************
Maximum routing channel utilization:     0.068 at (119,31)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      250
                         1       0   0.000      250
                         2       0   0.000      250
                         3       0   0.000      250
                         4       0   0.000      250
                         5       0   0.000      250
                         6       0   0.000      250
                         7       0   0.000      250
                         8       0   0.000      250
                         9       0   0.000      250
                        10       0   0.000      250
                        11       0   0.000      250
                        12       1   0.013      250
                        13       0   0.000      250
                        14       2   0.053      250
                        15       1   0.013      250
                        16       3   0.067      250
                        17       1   0.013      250
                        18       5   0.133      250
                        19       0   0.000      250
                        20       6   0.227      250
                        21       2   0.053      250
                        22       4   0.733      250
                        23       1   0.027      250
                        24       7   2.333      250
                        25       1   0.040      250
                        26       9   2.920      250
                        27       2   0.080      250
                        28       4   1.320      250
                        29       4   1.333      250
                        30      14   2.693      250
                        31      17   2.133      250
                        32      17   2.053      250
                        33       3   0.733      250
                        34      14   3.600      250
                        35       4   0.080      250
                        36       1   0.027      250
                        37       0   0.000      250
                        38       0   0.000      250
                        39       0   0.000      250
                        40       0   0.000      250
                        41       0   0.000      250
                        42       0   0.000      250
                        43       0   0.000      250
                        44       0   0.000      250
                        45       0   0.000      250
                        46       1   0.027      250
                        47       0   0.000      250
                        48       2   0.040      250
                        49       3   0.040      250
                        50       8   0.533      250
                        51       2   0.053      250
                        52      15   0.267      250
                        53       2   0.040      250
                        54       2   0.040      250
                        55       2   0.027      250
                        56       3   0.093      250
                        57       3   0.107      250
                        58       3   0.093      250
                        59       6   0.173      250
                        60       3   0.107      250
                        61       1   0.013      250
                        62       3   0.093      250
                        63       2   0.040      250
                        64       3   0.107      250
                        65       1   0.013      250
                        66       3   0.107      250
                        67       2   0.680      250
                        68       8   0.800      250
                        69       2   0.107      250
                        70       8   0.200      250
                        71       0   0.000      250
                        72       2   0.413      250
                        73       2   0.067      250
                        74       1   0.027      250
                        75       0   0.000      250
                        76       0   0.000      250
                        77       0   0.000      250
                        78       0   0.000      250
                        79       0   0.000      250
                        80       0   0.000      250
                        81       0   0.000      250
                        82       0   0.000      250
                        83       1   0.013      250
                        84       1   0.027      250
                        85       3   0.133      250
                        86       5   0.747      250
                        87       2   0.040      250
                        88       6   2.667      250
                        89       2   0.120      250
                        90      15   2.680      250
                        91       3   0.733      250
                        92      11   3.427      250
                        93       3   0.707      250
                        94       6   2.667      250
                        95       0   0.000      250
                        96       6   1.867      250
                        97       3   0.067      250
                        98       4   0.747      250
                        99       1   0.013      250
                       100       1   0.013      250
                       101       1   0.013      250
                       102       9   1.453      250
                       103       2   0.040      250
                       104       2   0.027      250
                       105       1   0.013      250
                       106       2   0.040      250
                       107       0   0.000      250
                       108       4   0.080      250
                       109       0   0.000      250
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      120
                         1       0   0.000      120
                         2       0   0.000      120
                         3       0   0.000      120
                         4       0   0.000      120
                         5       0   0.000      120
                         6       0   0.000      120
                         7       0   0.000      120
                         8       0   0.000      120
                         9       0   0.000      120
                        10       0   0.000      120
                        11       0   0.000      120
                        12       0   0.000      120
                        13       0   0.000      120
                        14       0   0.000      120
                        15       0   0.000      120
                        16       0   0.000      120
                        17       0   0.000      120
                        18       0   0.000      120
                        19       0   0.000      120
                        20       0   0.000      120
                        21       0   0.000      120
                        22       0   0.000      120
                        23       0   0.000      120
                        24       0   0.000      120
                        25       0   0.000      120
                        26       0   0.000      120
                        27       2   0.072      120
                        28       5   0.838      120
                        29       7   1.613      120
                        30      26   5.505      120
                        31      14   3.613      120
                        32       3   0.586      120
                        33       1   0.486      120
                        34       1   0.072      120
                        35       1   0.018      120
                        36       0   0.000      120
                        37       1   0.018      120
                        38       0   0.000      120
                        39       0   0.000      120
                        40       0   0.000      120
                        41       0   0.000      120
                        42       0   0.000      120
                        43       1   0.036      120
                        44       1   0.036      120
                        45       1   0.036      120
                        46       1   0.054      120
                        47       0   0.000      120
                        48       0   0.000      120
                        49       0   0.000      120
                        50       0   0.000      120
                        51       0   0.000      120
                        52       0   0.000      120
                        53       0   0.000      120
                        54       0   0.000      120
                        55       0   0.000      120
                        56       0   0.000      120
                        57       0   0.000      120
                        58       0   0.000      120
                        59       0   0.000      120
                        60       0   0.000      120
                        61       0   0.000      120
                        62       0   0.000      120
                        63       0   0.000      120
                        64       0   0.000      120
                        65       0   0.000      120
                        66       0   0.000      120
                        67       0   0.000      120
                        68       0   0.000      120
                        69       1   0.144      120
                        70       0   0.000      120
                        71       0   0.000      120
                        72       0   0.000      120
                        73       0   0.000      120
                        74       0   0.000      120
                        75       0   0.000      120
                        76       0   0.000      120
                        77       0   0.000      120
                        78       0   0.000      120
                        79       0   0.000      120
                        80       0   0.000      120
                        81       1   0.144      120
                        82       0   0.000      120
                        83       0   0.000      120
                        84       0   0.000      120
                        85       0   0.000      120
                        86       0   0.000      120
                        87       0   0.000      120
                        88       0   0.000      120
                        89       0   0.000      120
                        90       0   0.000      120
                        91       0   0.000      120
                        92       0   0.000      120
                        93       0   0.000      120
                        94       2   0.288      120
                        95       0   0.000      120
                        96       0   0.000      120
                        97       0   0.000      120
                        98       0   0.000      120
                        99       0   0.000      120
                       100       0   0.000      120
                       101       0   0.000      120
                       102       0   0.000      120
                       103       0   0.000      120
                       104       1   0.018      120
                       105       0   0.000      120
                       106       0   0.000      120
                       107       1   0.018      120
                       108       1   0.036      120
                       109       1   0.036      120
                       110       0   0.000      120
                       111       0   0.000      120
                       112       0   0.000      120
                       113       0   0.000      120
                       114       1   0.036      120
                       115       1   0.072      120
                       116       4   1.225      120
                       117       4   1.063      120
                       118      21   4.703      120
                       119      23   6.234      120
                       120      13   3.063      120
                       121       2   0.360      120
                       122       2   0.054      120
                       123       0   0.000      120
                       124       0   0.000      120
                       125       0   0.000      120
                       126       0   0.000      120
                       127       0   0.000      120
                       128       0   0.000      120
                       129       0   0.000      120
                       130       0   0.000      120
                       131       0   0.000      120
                       132       0   0.000      120
                       133       0   0.000      120
                       134       0   0.000      120
                       135       0   0.000      120
                       136       0   0.000      120
                       137       0   0.000      120
                       138       0   0.000      120
                       139       0   0.000      120
                       140       0   0.000      120
                       141       0   0.000      120
                       142       0   0.000      120
                       143       0   0.000      120
                       144       0   0.000      120
                       145       0   0.000      120
                       146       0   0.000      120
                       147       0   0.000      120
                       148       0   0.000      120

Total tracks in x-direction: 27500, in y-direction: 17880

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 0
	Total used logic block area: 0

Routing area (in minimum width transistor areas)...
	Total routing area: 2.31673e+08, per logic tile: 13914.3

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      2 213070
                                                      Y      2 131120
                                                      Y      3 242572
                                                      X      4 290676
                                                      Y      4 166880
                                                      X     10 214148
                                                      Y     16  23108
                                                      X     24  23490

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             2     0.00151
                                             4    0.000444
                                            10    0.000196
                                            24     0.00873

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             2     0.00349
                                             3     0.00026
                                             4    0.000947
                                            16     0.00446

Segment occupancy by length: Length utilization
                             ------ -----------
                             L2         0.00226
                             L3         0.00026
                             L4        0.000627
                             L10        0.000196
                             L16         0.00446
                             L24         0.00873

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             H2    0     0.00151
                             H4    1    0.000444
                            H10    2    0.000196
                            H24    3     0.00873
                             V2    4     0.00349
                             V3    5     0.00026
                             V4    6    0.000947
                            V16    7     0.00446

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  8.9e-11:  3.3e-10)  4 (  3.1%) |*****
[  3.3e-10:  5.7e-10)  2 (  1.5%) |**
[  5.7e-10:  8.1e-10) 29 ( 22.1%) |*********************************
[  8.1e-10:    1e-09) 42 ( 32.1%) |************************************************
[    1e-09:  1.3e-09) 17 ( 13.0%) |*******************
[  1.3e-09:  1.5e-09)  8 (  6.1%) |*********
[  1.5e-09:  1.8e-09)  6 (  4.6%) |*******
[  1.8e-09:    2e-09) 14 ( 10.7%) |****************
[    2e-09:  2.2e-09)  7 (  5.3%) |********
[  2.2e-09:  2.5e-09)  2 (  1.5%) |**

Final critical path delay (least slack): 3.465 ns, Fmax: 288.6 MHz
Final setup Worst Negative Slack (sWNS): -3.465 ns
Final setup Total Negative Slack (sTNS): -274.142 ns

Final setup slack histogram:
[ -3.5e-09: -3.1e-09)  7 (  5.3%) |***********
[ -3.1e-09: -2.8e-09) 15 ( 11.5%) |***********************
[ -2.8e-09: -2.5e-09) 18 ( 13.7%) |****************************
[ -2.5e-09: -2.1e-09) 31 ( 23.7%) |************************************************
[ -2.1e-09: -1.8e-09) 25 ( 19.1%) |***************************************
[ -1.8e-09: -1.4e-09) 13 (  9.9%) |********************
[ -1.4e-09: -1.1e-09) 11 (  8.4%) |*****************
[ -1.1e-09: -7.6e-10)  3 (  2.3%) |*****
[ -7.6e-10: -4.3e-10)  3 (  2.3%) |*****
[ -4.3e-10: -8.9e-11)  5 (  3.8%) |********

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Incr Slack updates 1 in 6.101e-06 sec
Full Max Req/Worst Slack updates 1 in 3.176e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.1611e-05 sec
Flow timing analysis took 0.0378166 seconds (0.0355179 STA, 0.00229871 slack) (92 full updates: 82 setup, 0 hold, 10 combined).
VPR succeeded
The entire flow of VPR took 423.88 seconds (max_rss 1691.1 MiB)
Incr Slack updates 9 in 6.3219e-05 sec
Full Max Req/Worst Slack updates 1 in 3.376e-06 sec
Incr Max Req/Worst Slack updates 8 in 3.2431e-05 sec
Incr Criticality updates 7 in 8.8036e-05 sec
Full Criticality updates 2 in 2.6479e-05 sec
