{"Source Block": ["hdl/library/axi_ad9361/axi_ad9361_dev_if.v@364:378@HdlStmProcess", "    tx_n_frame <= tx_frame;\n    tx_n_data_p <= tx_data_p;\n    tx_n_data_n <= tx_data_n;\n  end\n\n  always @(posedge l_clk) begin\n    tx_p_frame <= tx_n_frame;\n    tx_p_data_p <= tx_n_data_p;\n    tx_p_data_n <= tx_n_data_n;\n  end\n\n  // receive data interface, ibuf -> idelay -> iddr\n\n  generate\n  for (l_inst = 0; l_inst <= 5; l_inst = l_inst + 1) begin: g_rx_data\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[373, "  always @(posedge up_clk) begin\n"], [373, "    up_enable_int <= up_enable;\n"], [373, "    up_txnrx_int <= up_txnrx;\n"], [373, "  end\n"], [373, "  always @(posedge clk or posedge rst) begin\n"], [373, "    if (rst == 1'b1) begin\n"], [373, "      enable_up_m1 <= 1'b0;\n"], [373, "      txnrx_up_m1 <= 1'b0;\n"], [373, "      enable_up <= 1'b0;\n"], [373, "      txnrx_up <= 1'b0;\n"], [373, "    end else begin\n"], [373, "      enable_up_m1 <= up_enable_int;\n"], [373, "      txnrx_up_m1 <= up_txnrx_int;\n"], [373, "      enable_up <= enable_up_m1;\n"], [373, "      txnrx_up <= txnrx_up_m1;\n"], [373, "    end\n"], [373, "  end\n"], [373, "  always @(posedge clk) begin\n"], [373, "    if (tdd_mode == 1'b1) begin\n"], [373, "      enable_int <= tdd_enable;\n"], [373, "      txnrx_int <= tdd_txnrx;\n"], [373, "    end else begin\n"], [373, "      enable_int <= enable_up;\n"], [373, "      txnrx_int <= txnrx_up;\n"], [373, "    end\n"], [373, "  end\n"], [373, "  always @(negedge clk) begin\n"], [373, "    enable_n_int <= enable_int;\n"], [373, "    txnrx_n_int <= txnrx_int;\n"], [373, "  end\n"], [373, "  always @(posedge l_clk) begin\n"], [373, "    enable_p_int <= enable_n_int;\n"], [373, "    txnrx_p_int <= txnrx_n_int;\n"], [373, "  end\n"]]}}