# 100DaysofVERILOG

The README.md file lists the contents of the design for each day.

'DAY 1' : Structural modelling of basic gates using universal gates
