\hypertarget{group___s_t_m32_f4xx___system___private___defines}{}\section{S\+T\+M32\+F4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Defines}
\label{group___s_t_m32_f4xx___system___private___defines}\index{S\+T\+M32\+F4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Defines@{S\+T\+M32\+F4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Defines}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___s_t_m32_f4xx___system___private___defines_ga40e1495541cbb4acbe3f1819bd87a9fe}{V\+E\+C\+T\+\_\+\+T\+A\+B\+\_\+\+O\+F\+F\+S\+ET}~0x00
\item 
\#define {\bfseries P\+L\+L\+\_\+M}~25\hypertarget{group___s_t_m32_f4xx___system___private___defines_ga0fa5a868f5cd056a04b1c42e454b9617}{}\label{group___s_t_m32_f4xx___system___private___defines_ga0fa5a868f5cd056a04b1c42e454b9617}

\item 
\#define {\bfseries P\+L\+L\+\_\+N}~336\hypertarget{group___s_t_m32_f4xx___system___private___defines_ga04586ea638d21afe558db4f2798c38a6}{}\label{group___s_t_m32_f4xx___system___private___defines_ga04586ea638d21afe558db4f2798c38a6}

\item 
\#define {\bfseries P\+L\+L\+\_\+P}~2\hypertarget{group___s_t_m32_f4xx___system___private___defines_ga290dcd27167e925d817e8334111c1c01}{}\label{group___s_t_m32_f4xx___system___private___defines_ga290dcd27167e925d817e8334111c1c01}

\item 
\#define {\bfseries P\+L\+L\+\_\+Q}~7\hypertarget{group___s_t_m32_f4xx___system___private___defines_gac958257ddb2537c539cffdb3a4543067}{}\label{group___s_t_m32_f4xx___system___private___defines_gac958257ddb2537c539cffdb3a4543067}

\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\index{S\+T\+M32\+F4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Defines@{S\+T\+M32\+F4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Defines}!V\+E\+C\+T\+\_\+\+T\+A\+B\+\_\+\+O\+F\+F\+S\+ET@{V\+E\+C\+T\+\_\+\+T\+A\+B\+\_\+\+O\+F\+F\+S\+ET}}
\index{V\+E\+C\+T\+\_\+\+T\+A\+B\+\_\+\+O\+F\+F\+S\+ET@{V\+E\+C\+T\+\_\+\+T\+A\+B\+\_\+\+O\+F\+F\+S\+ET}!S\+T\+M32\+F4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Defines@{S\+T\+M32\+F4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Defines}}
\subsubsection[{\texorpdfstring{V\+E\+C\+T\+\_\+\+T\+A\+B\+\_\+\+O\+F\+F\+S\+ET}{VECT_TAB_OFFSET}}]{\setlength{\rightskip}{0pt plus 5cm}\#define V\+E\+C\+T\+\_\+\+T\+A\+B\+\_\+\+O\+F\+F\+S\+ET~0x00}\hypertarget{group___s_t_m32_f4xx___system___private___defines_ga40e1495541cbb4acbe3f1819bd87a9fe}{}\label{group___s_t_m32_f4xx___system___private___defines_ga40e1495541cbb4acbe3f1819bd87a9fe}
$<$ Uncomment the following line if you need to use external S\+R\+AM mounted on S\+T\+M324x\+G\+\_\+\+E\+V\+AL board as data memory

$<$ Uncomment the following line if you need to relocate your vector Table in Internal S\+R\+AM. Vector Table base offset field. This value must be a multiple of 0x200. 