[2025-02-04 21:16:29.888131] |==============================================================================|
[2025-02-04 21:16:29.889908] |=========                      OpenRAM v1.2.48                       =========|
[2025-02-04 21:16:29.889971] |=========                                                            =========|
[2025-02-04 21:16:29.890016] |=========               VLSI Design and Automation Lab               =========|
[2025-02-04 21:16:29.890060] |=========        Computer Science and Engineering Department         =========|
[2025-02-04 21:16:29.890090] |=========            University of California Santa Cruz             =========|
[2025-02-04 21:16:29.890122] |=========                                                            =========|
[2025-02-04 21:16:29.890165] |=========          Usage help: openram-user-group@ucsc.edu           =========|
[2025-02-04 21:16:29.890207] |=========        Development help: openram-dev-group@ucsc.edu        =========|
[2025-02-04 21:16:29.890250] |=========                See LICENSE for license info                =========|
[2025-02-04 21:16:29.890279] |==============================================================================|
[2025-02-04 21:16:29.890348] ** Start: 02/04/2025 21:16:29
[2025-02-04 21:16:29.890410] Technology: freepdk45
[2025-02-04 21:16:29.890468] Total size: 32768 bits
[2025-02-04 21:16:29.890530] Word size: 32
Words: 1024
Banks: 1
[2025-02-04 21:16:29.890580] RW ports: 1
R-only ports: 0
W-only ports: 0
[2025-02-04 21:16:29.890626] DRC/LVS/PEX is only run on the top-level design to save run-time (inline_lvsdrc=True to do inline checking).
[2025-02-04 21:16:29.890685] DRC/LVS/PEX is disabled (check_lvsdrc=True to enable).
[2025-02-04 21:16:29.890730] Characterization is disabled (using analytical delay models) (analytical_delay=False to simulate).
[2025-02-04 21:16:29.890777] Words per row: None
[2025-02-04 21:16:29.890850] Output files are: 
[2025-02-04 21:16:29.890909] /home/ofi/OpenRam/OpenRAM-1.2.48/openram_output/sram_32b_1024_1rw_freepdk45.lvs
[2025-02-04 21:16:29.890955] /home/ofi/OpenRam/OpenRAM-1.2.48/openram_output/sram_32b_1024_1rw_freepdk45.sp
[2025-02-04 21:16:29.891013] /home/ofi/OpenRam/OpenRAM-1.2.48/openram_output/sram_32b_1024_1rw_freepdk45.v
[2025-02-04 21:16:29.891059] /home/ofi/OpenRam/OpenRAM-1.2.48/openram_output/sram_32b_1024_1rw_freepdk45.lib
[2025-02-04 21:16:29.891117] /home/ofi/OpenRam/OpenRAM-1.2.48/openram_output/sram_32b_1024_1rw_freepdk45.py
[2025-02-04 21:16:29.891162] /home/ofi/OpenRam/OpenRAM-1.2.48/openram_output/sram_32b_1024_1rw_freepdk45.html
[2025-02-04 21:16:29.891216] /home/ofi/OpenRam/OpenRAM-1.2.48/openram_output/sram_32b_1024_1rw_freepdk45.log
[2025-02-04 21:16:29.891262] /home/ofi/OpenRam/OpenRAM-1.2.48/openram_output/sram_32b_1024_1rw_freepdk45.lef
[2025-02-04 21:16:29.891308] /home/ofi/OpenRam/OpenRAM-1.2.48/openram_output/sram_32b_1024_1rw_freepdk45.gds
