$date
	Sat May 24 23:18:53 2008
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module main $end
$var reg 32 ! a [31:0] $end
$var reg 32 " b [31:0] $end
$upscope $end
$enddefinitions $end
