<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,  1916, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 19868, user unroll pragmas are applied</column>
            <column name="">(2) simplification,  8804, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,  8463, user inline pragmas are applied</column>
            <column name="">(4) simplification,  8463, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition,  9435, user array partition pragmas are applied</column>
            <column name="">(2) simplification,  9435, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,  9435, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,  9435, apply array reshape pragmas</column>
            <column name="">(5) access patterns,  9454, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,  9397, loop and instruction simplification</column>
            <column name="">(2) parallelization,  9397, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition, 58373, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification, 11179, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering, 12843, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations, 13520, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="forward" col1="ResMLP.cpp:413" col2="1916" col3="8463" col4="9454" col5="11179" col6="13520">
                    <row id="13" col0="node13" col1="ResMLP.cpp:394" col2="61" col3="1075" col4="819" col5="819" col6="1339"/>
                    <row id="7" col0="node12" col1="ResMLP.cpp:352" col2="172" col3="3015" col4="2039" col5="2189" col6="3002"/>
                    <row id="6" col0="node11" col1="ResMLP.cpp:328" col2="84" col3="91" col4="67" col5="67" col6="147"/>
                    <row id="1" col0="node10" col1="ResMLP.cpp:306" col2="74" col3="59" col4="43" col5="43" col6="99"/>
                    <row id="3" col0="node9" col1="ResMLP.cpp:287" col2="61" col3="283" col4="219" col5="219" col6="355"/>
                    <row id="5" col0="node8" col1="ResMLP.cpp:240" col2="207" col3="824" col4="661" col5="1161" col6="1384"/>
                    <row id="10" col0="node7" col1="ResMLP.cpp:212" col2="98" col3="115" col4="91" col5="91" col6="179"/>
                    <row id="12" col0="node6" col1="ResMLP.cpp:193" col2="61" col3="547" col4="419" col5="419" col6="683"/>
                    <row id="14" col0="node5" col1="ResMLP.cpp:146" col2="207" col3="1672" col4="1275" col5="2146" col6="2577"/>
                    <row id="8" col0="node4" col1="ResMLP.cpp:124" col2="75" col3="139" col4="107" col5="107" col6="227"/>
                    <row id="2" col0="node3" col1="ResMLP.cpp:105" col2="60" col3="91" col4="75" col5="75" col6="115"/>
                    <row id="4" col0="node2" col1="ResMLP.cpp:58" col2="200" col3="353" col4="321" col5="525" col6="590"/>
                    <row id="11" col0="node1" col1="ResMLP.cpp:36" col2="74" col3="18" col4="16" col5="16" col6="31"/>
                    <row id="9" col0="node0" col1="ResMLP.cpp:17" col2="61" col3="15" col4="14" col5="14" col6="24"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

