<stg><name>Self_attention_Pipeline_l_j6</name>


<trans_list>

<trans id="160" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %v72 = alloca i32 1

]]></Node>
<StgValue><ssdm name="v72"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j6"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:2 %trunc_ln11_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %trunc_ln11

]]></Node>
<StgValue><ssdm name="trunc_ln11_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:3 %sub_ln132_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sub_ln132

]]></Node>
<StgValue><ssdm name="sub_ln132_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:4 %zext_ln129_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln129

]]></Node>
<StgValue><ssdm name="zext_ln129_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %inp_sumRow_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %inp_sumRow_load

]]></Node>
<StgValue><ssdm name="inp_sumRow_load_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="4">
<![CDATA[
newFuncRoot:6 %zext_ln129_cast = zext i4 %zext_ln129_read

]]></Node>
<StgValue><ssdm name="zext_ln129_cast"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i4 0, i4 %j6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i32 %inp_sumRow_load_read, i32 %v72

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:9 %br_ln0 = br void %for.inc25.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc25.i:0 %j6_1 = load i4 %j6

]]></Node>
<StgValue><ssdm name="j6_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25.i:1 %inp_sumRow_addr = getelementptr i32 %inp_sumRow, i64 0, i64 %zext_ln129_cast

]]></Node>
<StgValue><ssdm name="inp_sumRow_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc25.i:2 %icmp_ln130 = icmp_eq  i4 %j6_1, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln130"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc25.i:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc25.i:4 %add_ln130 = add i4 %j6_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln130"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc25.i:5 %br_ln130 = br i1 %icmp_ln130, void %for.inc25.i.split, void %for.inc28.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="4">
<![CDATA[
for.inc25.i.split:0 %zext_ln132 = zext i4 %j6_1

]]></Node>
<StgValue><ssdm name="zext_ln132"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc25.i.split:1 %add_ln132 = add i6 %sub_ln132_read, i6 %zext_ln132

]]></Node>
<StgValue><ssdm name="add_ln132"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="6">
<![CDATA[
for.inc25.i.split:2 %zext_ln132_1 = zext i6 %add_ln132

]]></Node>
<StgValue><ssdm name="zext_ln132_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25.i.split:3 %v123_addr = getelementptr i32 %v123, i64 0, i64 %zext_ln132_1

]]></Node>
<StgValue><ssdm name="v123_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25.i.split:4 %v123_1_addr = getelementptr i32 %v123_1, i64 0, i64 %zext_ln132_1

]]></Node>
<StgValue><ssdm name="v123_1_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25.i.split:5 %v123_2_addr = getelementptr i32 %v123_2, i64 0, i64 %zext_ln132_1

]]></Node>
<StgValue><ssdm name="v123_2_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25.i.split:6 %v123_3_addr = getelementptr i32 %v123_3, i64 0, i64 %zext_ln132_1

]]></Node>
<StgValue><ssdm name="v123_3_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="6">
<![CDATA[
for.inc25.i.split:9 %v123_load = load i6 %v123_addr

]]></Node>
<StgValue><ssdm name="v123_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="6">
<![CDATA[
for.inc25.i.split:10 %v123_1_load = load i6 %v123_1_addr

]]></Node>
<StgValue><ssdm name="v123_1_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="6">
<![CDATA[
for.inc25.i.split:11 %v123_2_load = load i6 %v123_2_addr

]]></Node>
<StgValue><ssdm name="v123_2_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="6">
<![CDATA[
for.inc25.i.split:12 %v123_3_load = load i6 %v123_3_addr

]]></Node>
<StgValue><ssdm name="v123_3_load"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc25.i.split:15 %switch_ln134 = switch i2 %trunc_ln11_read, void %arrayidx123.i70.case.3, i2 0, void %arrayidx123.i70.case.0, i2 1, void %arrayidx123.i70.case.1, i2 2, void %arrayidx123.i70.case.2

]]></Node>
<StgValue><ssdm name="switch_ln134"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayidx123.i70.exit:2 %icmp_ln130_1 = icmp_eq  i4 %add_ln130, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln130_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx123.i70.exit:3 %br_ln130 = br i1 %icmp_ln130_1, void %ifFalse, void %ifTrue

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
ifFalse:0 %store_ln130 = store i4 %add_ln130, i4 %j6

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="52" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="6">
<![CDATA[
for.inc25.i.split:9 %v123_load = load i6 %v123_addr

]]></Node>
<StgValue><ssdm name="v123_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="6">
<![CDATA[
for.inc25.i.split:10 %v123_1_load = load i6 %v123_1_addr

]]></Node>
<StgValue><ssdm name="v123_1_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="6">
<![CDATA[
for.inc25.i.split:11 %v123_2_load = load i6 %v123_2_addr

]]></Node>
<StgValue><ssdm name="v123_2_load"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="6">
<![CDATA[
for.inc25.i.split:12 %v123_3_load = load i6 %v123_3_addr

]]></Node>
<StgValue><ssdm name="v123_3_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc25.i.split:13 %v69 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %v123_load, i32 %v123_1_load, i32 %v123_2_load, i32 %v123_3_load, i2 %trunc_ln11_read

]]></Node>
<StgValue><ssdm name="v69"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="57" st_id="3" stage="10" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25.i.split:14 %v71 = fexp i32 @llvm.exp.f32, i32 %v69

]]></Node>
<StgValue><ssdm name="v71"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="58" st_id="4" stage="9" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25.i.split:14 %v71 = fexp i32 @llvm.exp.f32, i32 %v69

]]></Node>
<StgValue><ssdm name="v71"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="59" st_id="5" stage="8" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25.i.split:14 %v71 = fexp i32 @llvm.exp.f32, i32 %v69

]]></Node>
<StgValue><ssdm name="v71"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="60" st_id="6" stage="7" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25.i.split:14 %v71 = fexp i32 @llvm.exp.f32, i32 %v69

]]></Node>
<StgValue><ssdm name="v71"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="61" st_id="7" stage="6" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25.i.split:14 %v71 = fexp i32 @llvm.exp.f32, i32 %v69

]]></Node>
<StgValue><ssdm name="v71"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="62" st_id="8" stage="5" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25.i.split:14 %v71 = fexp i32 @llvm.exp.f32, i32 %v69

]]></Node>
<StgValue><ssdm name="v71"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="63" st_id="9" stage="4" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25.i.split:14 %v71 = fexp i32 @llvm.exp.f32, i32 %v69

]]></Node>
<StgValue><ssdm name="v71"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="64" st_id="10" stage="3" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25.i.split:14 %v71 = fexp i32 @llvm.exp.f32, i32 %v69

]]></Node>
<StgValue><ssdm name="v71"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="65" st_id="11" stage="2" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25.i.split:14 %v71 = fexp i32 @llvm.exp.f32, i32 %v69

]]></Node>
<StgValue><ssdm name="v71"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="66" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc25.i.split:7 %specpipeline_ln131 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_43

]]></Node>
<StgValue><ssdm name="specpipeline_ln131"/></StgValue>
</operation>

<operation id="67" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc25.i.split:8 %specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln130"/></StgValue>
</operation>

<operation id="68" st_id="12" stage="1" lat="10">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc25.i.split:14 %v71 = fexp i32 @llvm.exp.f32, i32 %v69

]]></Node>
<StgValue><ssdm name="v71"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="69" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
arrayidx123.i70.case.2:0 %store_ln134 = store i32 %v71, i6 %v123_2_addr

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="70" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
arrayidx123.i70.case.2:1 %br_ln134 = br void %arrayidx123.i70.exit

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="71" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
arrayidx123.i70.case.1:0 %store_ln134 = store i32 %v71, i6 %v123_1_addr

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="72" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
arrayidx123.i70.case.1:1 %br_ln134 = br void %arrayidx123.i70.exit

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="73" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
arrayidx123.i70.case.0:0 %store_ln134 = store i32 %v71, i6 %v123_addr

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="74" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
arrayidx123.i70.case.0:1 %br_ln134 = br void %arrayidx123.i70.exit

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="75" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
arrayidx123.i70.case.3:0 %store_ln134 = store i32 %v71, i6 %v123_3_addr

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="76" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
arrayidx123.i70.case.3:1 %br_ln134 = br void %arrayidx123.i70.exit

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="77" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
arrayidx123.i70.exit:0 %v72_load = load i32 %v72

]]></Node>
<StgValue><ssdm name="v72_load"/></StgValue>
</operation>

<operation id="78" st_id="13" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx123.i70.exit:1 %v73 = fadd i32 %v72_load, i32 %v71

]]></Node>
<StgValue><ssdm name="v73"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="79" st_id="14" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx123.i70.exit:1 %v73 = fadd i32 %v72_load, i32 %v71

]]></Node>
<StgValue><ssdm name="v73"/></StgValue>
</operation>

<operation id="87" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0">
<![CDATA[
for.inc28.i.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="80" st_id="15" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx123.i70.exit:1 %v73 = fadd i32 %v72_load, i32 %v71

]]></Node>
<StgValue><ssdm name="v73"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="81" st_id="16" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx123.i70.exit:1 %v73 = fadd i32 %v72_load, i32 %v71

]]></Node>
<StgValue><ssdm name="v73"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="82" st_id="17" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx123.i70.exit:1 %v73 = fadd i32 %v72_load, i32 %v71

]]></Node>
<StgValue><ssdm name="v73"/></StgValue>
</operation>

<operation id="83" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
ifFalse:1 %store_ln137 = store i32 %v73, i32 %v72

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>

<operation id="84" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
ifFalse:2 %br_ln0 = br void %for.inc25.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="85" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
ifTrue:0 %store_ln136 = store i32 %v73, i4 %inp_sumRow_addr

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="86" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
ifTrue:1 %br_ln0 = br void %ifFalse

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="161" name="inp_sumRow_load" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="inp_sumRow_load"/></StgValue>
</port>
<port id="162" name="inp_sumRow" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="inp_sumRow"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="163" name="zext_ln129" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln129"/></StgValue>
</port>
<port id="164" name="sub_ln132" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sub_ln132"/></StgValue>
</port>
<port id="165" name="v123" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="v123"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="166" name="v123_1" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="v123_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="167" name="v123_2" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="v123_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="168" name="v123_3" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="v123_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="169" name="trunc_ln11" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="trunc_ln11"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="171" from="StgValue_170" to="v72" fromId="170" toId="21">
</dataflow>
<dataflow id="172" from="StgValue_170" to="j6" fromId="170" toId="22">
</dataflow>
<dataflow id="174" from="_ssdm_op_Read.ap_auto.i2" to="trunc_ln11_read" fromId="173" toId="23">
</dataflow>
<dataflow id="175" from="trunc_ln11" to="trunc_ln11_read" fromId="169" toId="23">
</dataflow>
<dataflow id="177" from="_ssdm_op_Read.ap_auto.i6" to="sub_ln132_read" fromId="176" toId="24">
</dataflow>
<dataflow id="178" from="sub_ln132" to="sub_ln132_read" fromId="164" toId="24">
</dataflow>
<dataflow id="180" from="_ssdm_op_Read.ap_auto.i4" to="zext_ln129_read" fromId="179" toId="25">
</dataflow>
<dataflow id="181" from="zext_ln129" to="zext_ln129_read" fromId="163" toId="25">
</dataflow>
<dataflow id="183" from="_ssdm_op_Read.ap_auto.float" to="inp_sumRow_load_read" fromId="182" toId="26">
</dataflow>
<dataflow id="184" from="inp_sumRow_load" to="inp_sumRow_load_read" fromId="161" toId="26">
</dataflow>
<dataflow id="185" from="zext_ln129_read" to="zext_ln129_cast" fromId="25" toId="27">
</dataflow>
<dataflow id="187" from="StgValue_186" to="store_ln0" fromId="186" toId="28">
</dataflow>
<dataflow id="188" from="j6" to="store_ln0" fromId="22" toId="28">
</dataflow>
<dataflow id="189" from="inp_sumRow_load_read" to="store_ln0" fromId="26" toId="29">
</dataflow>
<dataflow id="190" from="v72" to="store_ln0" fromId="21" toId="29">
</dataflow>
<dataflow id="191" from="j6" to="j6_1" fromId="22" toId="31">
</dataflow>
<dataflow id="192" from="inp_sumRow" to="inp_sumRow_addr" fromId="162" toId="32">
</dataflow>
<dataflow id="194" from="StgValue_193" to="inp_sumRow_addr" fromId="193" toId="32">
</dataflow>
<dataflow id="195" from="zext_ln129_cast" to="inp_sumRow_addr" fromId="27" toId="32">
</dataflow>
<dataflow id="196" from="j6_1" to="icmp_ln130" fromId="31" toId="33">
</dataflow>
<dataflow id="198" from="StgValue_197" to="icmp_ln130" fromId="197" toId="33">
</dataflow>
<dataflow id="200" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="199" toId="34">
</dataflow>
<dataflow id="202" from="StgValue_201" to="empty" fromId="201" toId="34">
</dataflow>
<dataflow id="203" from="StgValue_201" to="empty" fromId="201" toId="34">
</dataflow>
<dataflow id="204" from="StgValue_201" to="empty" fromId="201" toId="34">
</dataflow>
<dataflow id="205" from="j6_1" to="add_ln130" fromId="31" toId="35">
</dataflow>
<dataflow id="207" from="StgValue_206" to="add_ln130" fromId="206" toId="35">
</dataflow>
<dataflow id="208" from="icmp_ln130" to="br_ln130" fromId="33" toId="36">
</dataflow>
<dataflow id="209" from="j6_1" to="zext_ln132" fromId="31" toId="37">
</dataflow>
<dataflow id="210" from="sub_ln132_read" to="add_ln132" fromId="24" toId="38">
</dataflow>
<dataflow id="211" from="zext_ln132" to="add_ln132" fromId="37" toId="38">
</dataflow>
<dataflow id="212" from="add_ln132" to="zext_ln132_1" fromId="38" toId="39">
</dataflow>
<dataflow id="213" from="v123" to="v123_addr" fromId="165" toId="40">
</dataflow>
<dataflow id="214" from="StgValue_193" to="v123_addr" fromId="193" toId="40">
</dataflow>
<dataflow id="215" from="zext_ln132_1" to="v123_addr" fromId="39" toId="40">
</dataflow>
<dataflow id="216" from="v123_1" to="v123_1_addr" fromId="166" toId="41">
</dataflow>
<dataflow id="217" from="StgValue_193" to="v123_1_addr" fromId="193" toId="41">
</dataflow>
<dataflow id="218" from="zext_ln132_1" to="v123_1_addr" fromId="39" toId="41">
</dataflow>
<dataflow id="219" from="v123_2" to="v123_2_addr" fromId="167" toId="42">
</dataflow>
<dataflow id="220" from="StgValue_193" to="v123_2_addr" fromId="193" toId="42">
</dataflow>
<dataflow id="221" from="zext_ln132_1" to="v123_2_addr" fromId="39" toId="42">
</dataflow>
<dataflow id="222" from="v123_3" to="v123_3_addr" fromId="168" toId="43">
</dataflow>
<dataflow id="223" from="StgValue_193" to="v123_3_addr" fromId="193" toId="43">
</dataflow>
<dataflow id="224" from="zext_ln132_1" to="v123_3_addr" fromId="39" toId="43">
</dataflow>
<dataflow id="225" from="v123_addr" to="v123_load" fromId="40" toId="44">
</dataflow>
<dataflow id="226" from="v123_1_addr" to="v123_1_load" fromId="41" toId="45">
</dataflow>
<dataflow id="227" from="v123_2_addr" to="v123_2_load" fromId="42" toId="46">
</dataflow>
<dataflow id="228" from="v123_3_addr" to="v123_3_load" fromId="43" toId="47">
</dataflow>
<dataflow id="229" from="trunc_ln11_read" to="switch_ln134" fromId="23" toId="48">
</dataflow>
<dataflow id="231" from="StgValue_230" to="switch_ln134" fromId="230" toId="48">
</dataflow>
<dataflow id="233" from="StgValue_232" to="switch_ln134" fromId="232" toId="48">
</dataflow>
<dataflow id="235" from="StgValue_234" to="switch_ln134" fromId="234" toId="48">
</dataflow>
<dataflow id="236" from="add_ln130" to="icmp_ln130_1" fromId="35" toId="49">
</dataflow>
<dataflow id="237" from="StgValue_197" to="icmp_ln130_1" fromId="197" toId="49">
</dataflow>
<dataflow id="238" from="icmp_ln130_1" to="br_ln130" fromId="49" toId="50">
</dataflow>
<dataflow id="239" from="add_ln130" to="store_ln130" fromId="35" toId="51">
</dataflow>
<dataflow id="240" from="j6" to="store_ln130" fromId="22" toId="51">
</dataflow>
<dataflow id="241" from="v123_addr" to="v123_load" fromId="40" toId="52">
</dataflow>
<dataflow id="242" from="v123_1_addr" to="v123_1_load" fromId="41" toId="53">
</dataflow>
<dataflow id="243" from="v123_2_addr" to="v123_2_load" fromId="42" toId="54">
</dataflow>
<dataflow id="244" from="v123_3_addr" to="v123_3_load" fromId="43" toId="55">
</dataflow>
<dataflow id="246" from="_ssdm_op_Mux.ap_auto.4float.i2" to="v69" fromId="245" toId="56">
</dataflow>
<dataflow id="247" from="v123_load" to="v69" fromId="52" toId="56">
</dataflow>
<dataflow id="248" from="v123_1_load" to="v69" fromId="53" toId="56">
</dataflow>
<dataflow id="249" from="v123_2_load" to="v69" fromId="54" toId="56">
</dataflow>
<dataflow id="250" from="v123_3_load" to="v69" fromId="55" toId="56">
</dataflow>
<dataflow id="251" from="trunc_ln11_read" to="v69" fromId="23" toId="56">
</dataflow>
<dataflow id="253" from="llvm.exp.f32" to="v71" fromId="252" toId="57">
</dataflow>
<dataflow id="254" from="v69" to="v71" fromId="56" toId="57">
</dataflow>
<dataflow id="255" from="llvm.exp.f32" to="v71" fromId="252" toId="58">
</dataflow>
<dataflow id="256" from="v69" to="v71" fromId="56" toId="58">
</dataflow>
<dataflow id="257" from="llvm.exp.f32" to="v71" fromId="252" toId="59">
</dataflow>
<dataflow id="258" from="v69" to="v71" fromId="56" toId="59">
</dataflow>
<dataflow id="259" from="llvm.exp.f32" to="v71" fromId="252" toId="60">
</dataflow>
<dataflow id="260" from="v69" to="v71" fromId="56" toId="60">
</dataflow>
<dataflow id="261" from="llvm.exp.f32" to="v71" fromId="252" toId="61">
</dataflow>
<dataflow id="262" from="v69" to="v71" fromId="56" toId="61">
</dataflow>
<dataflow id="263" from="llvm.exp.f32" to="v71" fromId="252" toId="62">
</dataflow>
<dataflow id="264" from="v69" to="v71" fromId="56" toId="62">
</dataflow>
<dataflow id="265" from="llvm.exp.f32" to="v71" fromId="252" toId="63">
</dataflow>
<dataflow id="266" from="v69" to="v71" fromId="56" toId="63">
</dataflow>
<dataflow id="267" from="llvm.exp.f32" to="v71" fromId="252" toId="64">
</dataflow>
<dataflow id="268" from="v69" to="v71" fromId="56" toId="64">
</dataflow>
<dataflow id="269" from="llvm.exp.f32" to="v71" fromId="252" toId="65">
</dataflow>
<dataflow id="270" from="v69" to="v71" fromId="56" toId="65">
</dataflow>
<dataflow id="272" from="_ssdm_op_SpecPipeline" to="specpipeline_ln131" fromId="271" toId="66">
</dataflow>
<dataflow id="273" from="StgValue_170" to="specpipeline_ln131" fromId="170" toId="66">
</dataflow>
<dataflow id="275" from="StgValue_274" to="specpipeline_ln131" fromId="274" toId="66">
</dataflow>
<dataflow id="276" from="StgValue_274" to="specpipeline_ln131" fromId="274" toId="66">
</dataflow>
<dataflow id="277" from="StgValue_274" to="specpipeline_ln131" fromId="274" toId="66">
</dataflow>
<dataflow id="279" from="empty_43" to="specpipeline_ln131" fromId="278" toId="66">
</dataflow>
<dataflow id="281" from="_ssdm_op_SpecLoopName" to="specloopname_ln130" fromId="280" toId="67">
</dataflow>
<dataflow id="283" from="empty_12" to="specloopname_ln130" fromId="282" toId="67">
</dataflow>
<dataflow id="284" from="llvm.exp.f32" to="v71" fromId="252" toId="68">
</dataflow>
<dataflow id="285" from="v69" to="v71" fromId="56" toId="68">
</dataflow>
<dataflow id="286" from="v71" to="store_ln134" fromId="68" toId="69">
</dataflow>
<dataflow id="287" from="v123_2_addr" to="store_ln134" fromId="42" toId="69">
</dataflow>
<dataflow id="288" from="v71" to="store_ln134" fromId="68" toId="71">
</dataflow>
<dataflow id="289" from="v123_1_addr" to="store_ln134" fromId="41" toId="71">
</dataflow>
<dataflow id="290" from="v71" to="store_ln134" fromId="68" toId="73">
</dataflow>
<dataflow id="291" from="v123_addr" to="store_ln134" fromId="40" toId="73">
</dataflow>
<dataflow id="292" from="v71" to="store_ln134" fromId="68" toId="75">
</dataflow>
<dataflow id="293" from="v123_3_addr" to="store_ln134" fromId="43" toId="75">
</dataflow>
<dataflow id="294" from="v72" to="v72_load" fromId="21" toId="77">
</dataflow>
<dataflow id="295" from="v72_load" to="v73" fromId="77" toId="78">
</dataflow>
<dataflow id="296" from="v71" to="v73" fromId="68" toId="78">
</dataflow>
<dataflow id="297" from="v72_load" to="v73" fromId="77" toId="79">
</dataflow>
<dataflow id="298" from="v71" to="v73" fromId="68" toId="79">
</dataflow>
<dataflow id="299" from="v72_load" to="v73" fromId="77" toId="80">
</dataflow>
<dataflow id="300" from="v71" to="v73" fromId="68" toId="80">
</dataflow>
<dataflow id="301" from="v72_load" to="v73" fromId="77" toId="81">
</dataflow>
<dataflow id="302" from="v71" to="v73" fromId="68" toId="81">
</dataflow>
<dataflow id="303" from="v72_load" to="v73" fromId="77" toId="82">
</dataflow>
<dataflow id="304" from="v71" to="v73" fromId="68" toId="82">
</dataflow>
<dataflow id="305" from="v73" to="store_ln137" fromId="82" toId="83">
</dataflow>
<dataflow id="306" from="v72" to="store_ln137" fromId="21" toId="83">
</dataflow>
<dataflow id="307" from="v73" to="store_ln136" fromId="82" toId="85">
</dataflow>
<dataflow id="308" from="inp_sumRow_addr" to="store_ln136" fromId="32" toId="85">
</dataflow>
<dataflow id="309" from="icmp_ln130" to="StgValue_2" fromId="33" toId="2">
</dataflow>
<dataflow id="310" from="icmp_ln130" to="StgValue_3" fromId="33" toId="3">
</dataflow>
<dataflow id="311" from="icmp_ln130" to="StgValue_4" fromId="33" toId="4">
</dataflow>
<dataflow id="312" from="icmp_ln130" to="StgValue_5" fromId="33" toId="5">
</dataflow>
<dataflow id="313" from="trunc_ln11_read" to="StgValue_14" fromId="23" toId="14">
</dataflow>
<dataflow id="314" from="icmp_ln130_1" to="StgValue_19" fromId="49" toId="19">
</dataflow>
<dataflow id="315" from="icmp_ln130" to="StgValue_15" fromId="33" toId="15">
</dataflow>
</dataflows>


</stg>
