-- VHDL for IBM SMS ALD page 12.13.02.1
-- Title: I CYCLE CONTROL-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 7/2/2020 4:31:03 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_12_13_02_1_I_CYCLE_CONTROL_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_I_RING_OP_TIME:	 in STD_LOGIC;
		MS_LAST_INSN_RO_CYCLE:	 in STD_LOGIC;
		PS_I_RING_OP_TIME:	 in STD_LOGIC;
		PS_B_CYCLE_1:	 in STD_LOGIC;
		PS_INDEX_REQUIRED:	 in STD_LOGIC;
		MS_B_CH_Q_OP:	 in STD_LOGIC;
		PS_1401_MODE_1:	 in STD_LOGIC;
		PS_I_RING_5_OR_10_TIME:	 in STD_LOGIC;
		MS_1401_MODE_1:	 in STD_LOGIC;
		PS_B_CH_WM_BIT_2:	 in STD_LOGIC;
		PS_I_CYCLE:	 in STD_LOGIC;
		PS_B_CH_NOT_WM_BIT:	 in STD_LOGIC;
		PS_INDEX_NOT_REQUIRED:	 in STD_LOGIC;
		PS_I_RING_5_TIME:	 in STD_LOGIC;
		PS_I_RING_1_OR_2_OR_3_OR_4_TIME:	 in STD_LOGIC;
		PS_C_CYCLE_1:	 in STD_LOGIC;
		MS_INTERRUPT_DOT_B_CYCLE:	 in STD_LOGIC;
		PS_ADDR_TYPE_OP_CODES:	 in STD_LOGIC;
		MS_OP_MOD_TIME_DOT_NOT_1401:	 in STD_LOGIC;
		MS_ARS_NO_OP_DOT_I_CYCLE:	 in STD_LOGIC;
		PS_I_RING_6_OR_7_OR_8_OR_9_TIME:	 in STD_LOGIC;
		PS_TWO_ADDRESS_OP_CODES:	 in STD_LOGIC;
		MS_SET_I_CYCLE_CTRL_NO_OP:	 in STD_LOGIC;
		PS_I_RING_10_TIME:	 in STD_LOGIC;
		PS_D_CYCLE:	 in STD_LOGIC;
		PS_STORAGE_SCAN_ROUTINE:	 in STD_LOGIC;
		PS_SET_I_CYCLE_CTRL:	 out STD_LOGIC;
		MS_1401_B_CYCLE_I_RING_OP:	 out STD_LOGIC);
end ALD_12_13_02_1_I_CYCLE_CONTROL_ACC;

architecture behavioral of ALD_12_13_02_1_I_CYCLE_CONTROL_ACC is 

	signal OUT_2A_D: STD_LOGIC;
	signal OUT_1A_C: STD_LOGIC;
	signal OUT_4B_D: STD_LOGIC;
	signal OUT_3B_G: STD_LOGIC;
	signal OUT_2B_D: STD_LOGIC;
	signal OUT_5C_C: STD_LOGIC;
	signal OUT_4C_P: STD_LOGIC;
	signal OUT_4D_NoPin: STD_LOGIC;
	signal OUT_1D_D: STD_LOGIC;
	signal OUT_4E_NoPin: STD_LOGIC;
	signal OUT_4F_NoPin: STD_LOGIC;
	signal OUT_2F_F: STD_LOGIC;
	signal OUT_4G_K: STD_LOGIC;
	signal OUT_3G_P: STD_LOGIC;
	signal OUT_1G_E: STD_LOGIC;
	signal OUT_4H_G: STD_LOGIC;
	signal OUT_1H_D: STD_LOGIC;
	signal OUT_4I_G: STD_LOGIC;
	signal OUT_2I_R: STD_LOGIC;
	signal OUT_1I_P: STD_LOGIC;
	signal OUT_DOT_2A: STD_LOGIC;
	signal OUT_DOT_1A: STD_LOGIC;
	signal OUT_DOT_2G: STD_LOGIC;
	signal OUT_DOT_4C: STD_LOGIC;
	signal OUT_DOT_2H: STD_LOGIC;

begin

	OUT_2A_D <= NOT(MS_LAST_INSN_RO_CYCLE AND PS_I_CYCLE AND MS_I_RING_OP_TIME );
	OUT_1A_C <= NOT(OUT_DOT_2A AND OUT_4B_D AND OUT_DOT_4C );
	OUT_4B_D <= NOT(PS_I_RING_OP_TIME AND PS_B_CYCLE_1 AND PS_1401_MODE_1 );
	OUT_3B_G <= NOT(PS_INDEX_REQUIRED AND PS_I_RING_5_OR_10_TIME );
	OUT_2B_D <= NOT(OUT_3B_G AND PS_B_CH_NOT_WM_BIT AND PS_1401_MODE_1 );
	OUT_5C_C <= NOT(PS_1401_MODE_1 AND PS_I_RING_OP_TIME );
	OUT_4C_P <= NOT(MS_B_CH_Q_OP AND PS_B_CH_WM_BIT_2 );
	OUT_4D_NoPin <= NOT(PS_I_RING_OP_TIME AND MS_1401_MODE_1 AND PS_B_CH_WM_BIT_2 );
	OUT_1D_D <= NOT(OUT_4D_NoPin AND OUT_4E_NoPin AND OUT_4F_NoPin );
	OUT_4E_NoPin <= NOT(PS_I_RING_5_OR_10_TIME AND PS_B_CH_NOT_WM_BIT AND PS_INDEX_NOT_REQUIRED );
	OUT_4F_NoPin <= NOT(PS_I_RING_5_TIME AND PS_C_CYCLE_1 );
	OUT_2F_F <= NOT PS_I_CYCLE;
	OUT_4G_K <= NOT(PS_B_CH_NOT_WM_BIT AND PS_ADDR_TYPE_OP_CODES );
	OUT_3G_P <= NOT(PS_I_CYCLE AND PS_I_RING_1_OR_2_OR_3_OR_4_TIME );
	OUT_1G_E <= NOT(MS_INTERRUPT_DOT_B_CYCLE AND MS_OP_MOD_TIME_DOT_NOT_1401 AND MS_ARS_NO_OP_DOT_I_CYCLE );
	OUT_4H_G <= NOT(PS_B_CH_NOT_WM_BIT AND PS_I_RING_6_OR_7_OR_8_OR_9_TIME AND PS_TWO_ADDRESS_OP_CODES );
	OUT_1H_D <= NOT(OUT_DOT_2H AND MS_SET_I_CYCLE_CTRL_NO_OP AND OUT_4I_G );
	OUT_4I_G <= NOT(PS_I_RING_10_TIME AND PS_D_CYCLE );
	OUT_2I_R <= NOT(PS_I_CYCLE AND PS_STORAGE_SCAN_ROUTINE );
	OUT_1I_P <= NOT(OUT_2I_R AND OUT_DOT_2G );
	OUT_DOT_2A <= OUT_2A_D OR OUT_2B_D;
	OUT_DOT_1A <= OUT_1A_C OR OUT_1D_D OR OUT_1G_E OR OUT_1H_D OR OUT_1I_P;
	OUT_DOT_2G <= OUT_4G_K OR OUT_3G_P;
	OUT_DOT_4C <= OUT_5C_C OR OUT_4C_P;
	OUT_DOT_2H <= OUT_2F_F OR OUT_4H_G;

	MS_1401_B_CYCLE_I_RING_OP <= OUT_4B_D;
	PS_SET_I_CYCLE_CTRL <= OUT_DOT_1A;


end;
