{
  "Top": "svd_top1",
  "RtlTop": "svd_top1",
  "RtlPrefix": "",
  "RtlSubPrefix": "svd_top1_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_chain",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu9p",
    "Package": "-flga2104",
    "Speed": "-2L-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "A": {
      "index": "0",
      "direction": "inout",
      "srcType": "float const *",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "A_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "A_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "S": {
      "index": "1",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "S_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "S_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "U": {
      "index": "2",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "U_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "U_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "V": {
      "index": "3",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "V_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "V_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "ReturnValue": {
    "srcType": "int",
    "srcSize": "32",
    "hwRefs": [{
        "type": "register",
        "interface": "s_axi_control",
        "name": "ap_return",
        "usage": "data",
        "direction": "out"
      }]
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_interface -s_axilite_data64=1",
      "config_export -description {SVD with 32x32 large depth}",
      "config_export -format=ip_catalog",
      "config_export -output=\/home\/ubuntu\/arm-cca\/gitlab\/fpga\/Vitis_HLS_2020.2\/ip\/svd_top1_32_large_depth.zip",
      "config_export -rtl=verilog",
      "config_export -version=1.0"
    ],
    "DirectiveTcl": ["set_directive_top svd_top1 -name svd_top1"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "svd_top1"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "318304"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "svd_top1",
    "Version": "1.0",
    "DisplayName": "Svd_top1",
    "Revision": "",
    "Description": "SVD with 32x32 large depth",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_svd_top1_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/..\/..\/..\/git\/HLS-Linear-Algebra-SVD\/code\/svd.cpp"],
    "Vhdl": [
      "impl\/vhdl\/svd_top1_a_i.vhd",
      "impl\/vhdl\/svd_top1_calc_angle_float_float_s.vhd",
      "impl\/vhdl\/svd_top1_control_s_axi.vhd",
      "impl\/vhdl\/svd_top1_fadd_32ns_32ns_32_3_full_dsp_1.vhd",
      "impl\/vhdl\/svd_top1_faddfsub_32ns_32ns_32_3_full_dsp_1.vhd",
      "impl\/vhdl\/svd_top1_fdiv_32ns_32ns_32_6_no_dsp_1.vhd",
      "impl\/vhdl\/svd_top1_fmul_32ns_32ns_32_2_max_dsp_1.vhd",
      "impl\/vhdl\/svd_top1_frsqrt_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/svd_top1_gmem_m_axi.vhd",
      "impl\/vhdl\/svd_top1_s_i.vhd",
      "impl\/vhdl\/svd_top1_svd_pairs_32_32_svd_traits_32_32_float_float_float_float_s.vhd",
      "impl\/vhdl\/svd_top1_svd_pairs_32_32_svd_traits_32_32_float_float_float_float_s_diag1_i.vhd",
      "impl\/vhdl\/svd_top1_svd_pairs_32_32_svd_traits_32_32_float_float_float_float_s_diag_w_out.vhd",
      "impl\/vhdl\/svd_top1_svd_pairs_32_32_svd_traits_32_32_float_float_float_float_s_s_col1.vhd",
      "impl\/vhdl\/svd_top1_svd_pairs_32_32_svd_traits_32_32_float_float_float_float_s_uw_new.vhd",
      "impl\/vhdl\/svd_top1.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/svd_top1_a_i.v",
      "impl\/verilog\/svd_top1_calc_angle_float_float_s.v",
      "impl\/verilog\/svd_top1_control_s_axi.v",
      "impl\/verilog\/svd_top1_fadd_32ns_32ns_32_3_full_dsp_1.v",
      "impl\/verilog\/svd_top1_faddfsub_32ns_32ns_32_3_full_dsp_1.v",
      "impl\/verilog\/svd_top1_fdiv_32ns_32ns_32_6_no_dsp_1.v",
      "impl\/verilog\/svd_top1_fmul_32ns_32ns_32_2_max_dsp_1.v",
      "impl\/verilog\/svd_top1_frsqrt_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/svd_top1_gmem_m_axi.v",
      "impl\/verilog\/svd_top1_s_i.v",
      "impl\/verilog\/svd_top1_svd_pairs_32_32_svd_traits_32_32_float_float_float_float_s.v",
      "impl\/verilog\/svd_top1_svd_pairs_32_32_svd_traits_32_32_float_float_float_float_s_diag1_i.v",
      "impl\/verilog\/svd_top1_svd_pairs_32_32_svd_traits_32_32_float_float_float_float_s_diag_w_out.v",
      "impl\/verilog\/svd_top1_svd_pairs_32_32_svd_traits_32_32_float_float_float_float_s_s_col1.v",
      "impl\/verilog\/svd_top1_svd_pairs_32_32_svd_traits_32_32_float_float_float_float_s_uw_new.v",
      "impl\/verilog\/svd_top1.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/svd_top1_v1_0\/data\/svd_top1.mdd",
      "impl\/misc\/drivers\/svd_top1_v1_0\/data\/svd_top1.tcl",
      "impl\/misc\/drivers\/svd_top1_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/svd_top1_v1_0\/src\/xsvd_top1.c",
      "impl\/misc\/drivers\/svd_top1_v1_0\/src\/xsvd_top1.h",
      "impl\/misc\/drivers\/svd_top1_v1_0\/src\/xsvd_top1_hw.h",
      "impl\/misc\/drivers\/svd_top1_v1_0\/src\/xsvd_top1_linux.c",
      "impl\/misc\/drivers\/svd_top1_v1_0\/src\/xsvd_top1_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/svd_top1_ap_fadd_1_full_dsp_32_ip.tcl",
      "impl\/misc\/svd_top1_ap_faddfsub_1_full_dsp_32_ip.tcl",
      "impl\/misc\/svd_top1_ap_fdiv_4_no_dsp_32_ip.tcl",
      "impl\/misc\/svd_top1_ap_fmul_0_max_dsp_32_ip.tcl",
      "impl\/misc\/svd_top1_ap_frsqrt_3_full_dsp_32_ip.tcl"
    ],
    "DesignXml": ".autopilot\/db\/svd_top1.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/home\/ubuntu\/arm-cca\/gitlab\/fpga\/Vitis_HLS_2020.2\/svd\/solution1\/.debug\/svd_top1.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "svd_top1_ap_fadd_1_full_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name svd_top1_ap_fadd_1_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "svd_top1_ap_faddfsub_1_full_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name svd_top1_ap_faddfsub_1_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "svd_top1_ap_fdiv_4_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name svd_top1_ap_fdiv_4_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "svd_top1_ap_fmul_0_max_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name svd_top1_ap_fmul_0_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "svd_top1_ap_frsqrt_3_full_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name svd_top1_ap_frsqrt_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Rec_Square_Root CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "A"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "A"
        }
      ]
    },
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "64",
      "addrWidth": "7",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_gmem",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "1",
              "name": "AP_CONTINUE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_continue'."
            },
            {
              "offset": "5",
              "width": "2",
              "name": "RESERVED_1",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "resetValue": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x20",
          "name": "ap_return",
          "access": "R",
          "resetValue": "0x0",
          "description": "Data signal of ap_return",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "ap_return",
              "access": "R",
              "resetValue": "0",
              "description": "Bit 31 to 0 of ap_return"
            }]
        },
        {
          "offset": "0x30",
          "name": "A_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of A",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "A",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of A"
            }]
        },
        {
          "offset": "0x34",
          "name": "A_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of A",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "A",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of A"
            }]
        },
        {
          "offset": "0x40",
          "name": "S_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of S",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "S",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of S"
            }]
        },
        {
          "offset": "0x44",
          "name": "S_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of S",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "S",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of S"
            }]
        },
        {
          "offset": "0x50",
          "name": "U_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of U",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "U",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of U"
            }]
        },
        {
          "offset": "0x54",
          "name": "U_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of U",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "U",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of U"
            }]
        },
        {
          "offset": "0x60",
          "name": "V_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of V",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "V",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of V"
            }]
        },
        {
          "offset": "0x64",
          "name": "V_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of V",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "V",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of V"
            }]
        }
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "48",
          "argName": "A"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "64"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "8"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "64"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "svd_top1",
      "Instances": [{
          "ModuleName": "svd_pairs_32_32_svd_traits_32_32_float_float_float_float_s",
          "InstanceName": "grp_svd_pairs_32_32_svd_traits_32_32_float_float_float_float_s_fu_404",
          "Instances": [{
              "ModuleName": "calc_angle_float_float_s",
              "InstanceName": "grp_calc_angle_float_float_s_fu_5484"
            }]
        }]
    },
    "Info": {
      "calc_angle_float_float_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "svd_pairs_32_32_svd_traits_32_32_float_float_float_float_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "svd_top1": {
        "FunctionProtocol": "ap_ctrl_chain",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "calc_angle_float_float_s": {
        "Latency": {
          "LatencyBest": "38",
          "LatencyAvg": "38",
          "LatencyWorst": "38",
          "PipelineII": "4",
          "PipelineDepth": "39",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.069"
        },
        "Area": {
          "DSP": "17",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "~0",
          "FF": "2057",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "1334",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "svd_pairs_32_32_svd_traits_32_32_float_float_float_float_s": {
        "Latency": {
          "LatencyBest": "314176",
          "LatencyAvg": "314176",
          "LatencyWorst": "314176",
          "PipelineII": "314176",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.410"
        },
        "Loops": [
          {
            "Name": "col_load",
            "TripCount": "16",
            "Latency": "560",
            "PipelineII": "",
            "PipelineDepth": "35",
            "Loops": [{
                "Name": "row_load",
                "TripCount": "32",
                "Latency": "32",
                "PipelineII": "1",
                "PipelineDepth": "2"
              }]
          },
          {
            "Name": "sweep_loop_step_loop",
            "TripCount": "310",
            "Latency": "313100",
            "PipelineII": "",
            "PipelineDepth": "1010",
            "Loops": [
              {
                "Name": "diag_index_update",
                "TripCount": "16",
                "Latency": "32",
                "PipelineII": "2",
                "PipelineDepth": "2"
              },
              {
                "Name": "diag_px",
                "TripCount": "16",
                "Latency": "195",
                "PipelineII": "8",
                "PipelineDepth": "76"
              },
              {
                "Name": "off_diag_px",
                "TripCount": "16",
                "Latency": "768",
                "PipelineII": "48",
                "PipelineDepth": "48"
              }
            ]
          },
          {
            "Name": "col_store_row_store",
            "TripCount": "512",
            "Latency": "512",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "BRAM_18K": "12",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "~0",
          "DSP": "81",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "1",
          "FF": "26281",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "1",
          "LUT": "41019",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "3",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "svd_top1": {
        "Latency": {
          "LatencyBest": "318304",
          "LatencyAvg": "318304",
          "LatencyWorst": "318304",
          "PipelineII": "318305",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.410"
        },
        "Loops": [
          {
            "Name": "a_row_loop_a_col_loop",
            "TripCount": "1024",
            "Latency": "1025",
            "PipelineII": "1",
            "PipelineDepth": "3"
          },
          {
            "Name": "s_row_loop_s_col_loop",
            "TripCount": "1024",
            "Latency": "1025",
            "PipelineII": "1",
            "PipelineDepth": "3"
          },
          {
            "Name": "u_row_loop_u_col_loop",
            "TripCount": "1024",
            "Latency": "1025",
            "PipelineII": "1",
            "PipelineDepth": "3"
          },
          {
            "Name": "v_row_loop_v_col_loop",
            "TripCount": "1024",
            "Latency": "1025",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }
        ],
        "Area": {
          "BRAM_18K": "22",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "~0",
          "DSP": "81",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "1",
          "FF": "27712",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "1",
          "LUT": "43286",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "3",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-04-27 00:02:32 CEST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
