
Spanner.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f214  0800018c  0800018c  0001018c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c4  0800f3a0  0800f3a0  0001f3a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f464  0800f464  000201f8  2**0
                  CONTENTS
  4 .ARM          00000008  0800f464  0800f464  0001f464  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f46c  0800f46c  000201f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800f46c  0800f46c  0001f46c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f474  0800f474  0001f474  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f8  20000000  0800f478  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001514  200001f8  0800f670  000201f8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000170c  0800f670  0002170c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002b8fb  00000000  00000000  00020228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006415  00000000  00000000  0004bb23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000020b8  00000000  00000000  00051f38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001dc0  00000000  00000000  00053ff0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025dcb  00000000  00000000  00055db0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00028d8a  00000000  00000000  0007bb7b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c6972  00000000  00000000  000a4905  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0016b277  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008be0  00000000  00000000  0016b2c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	; (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	200001f8 	.word	0x200001f8
 80001a8:	00000000 	.word	0x00000000
 80001ac:	0800f388 	.word	0x0800f388

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	; (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	; (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	; (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	200001fc 	.word	0x200001fc
 80001c8:	0800f388 	.word	0x0800f388

080001cc <__aeabi_uldivmod>:
 80001cc:	b953      	cbnz	r3, 80001e4 <__aeabi_uldivmod+0x18>
 80001ce:	b94a      	cbnz	r2, 80001e4 <__aeabi_uldivmod+0x18>
 80001d0:	2900      	cmp	r1, #0
 80001d2:	bf08      	it	eq
 80001d4:	2800      	cmpeq	r0, #0
 80001d6:	bf1c      	itt	ne
 80001d8:	f04f 31ff 	movne.w	r1, #4294967295
 80001dc:	f04f 30ff 	movne.w	r0, #4294967295
 80001e0:	f000 b974 	b.w	80004cc <__aeabi_idiv0>
 80001e4:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001ec:	f000 f806 	bl	80001fc <__udivmoddi4>
 80001f0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f8:	b004      	add	sp, #16
 80001fa:	4770      	bx	lr

080001fc <__udivmoddi4>:
 80001fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000200:	9d08      	ldr	r5, [sp, #32]
 8000202:	4604      	mov	r4, r0
 8000204:	468e      	mov	lr, r1
 8000206:	2b00      	cmp	r3, #0
 8000208:	d14d      	bne.n	80002a6 <__udivmoddi4+0xaa>
 800020a:	428a      	cmp	r2, r1
 800020c:	4694      	mov	ip, r2
 800020e:	d969      	bls.n	80002e4 <__udivmoddi4+0xe8>
 8000210:	fab2 f282 	clz	r2, r2
 8000214:	b152      	cbz	r2, 800022c <__udivmoddi4+0x30>
 8000216:	fa01 f302 	lsl.w	r3, r1, r2
 800021a:	f1c2 0120 	rsb	r1, r2, #32
 800021e:	fa20 f101 	lsr.w	r1, r0, r1
 8000222:	fa0c fc02 	lsl.w	ip, ip, r2
 8000226:	ea41 0e03 	orr.w	lr, r1, r3
 800022a:	4094      	lsls	r4, r2
 800022c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000230:	0c21      	lsrs	r1, r4, #16
 8000232:	fbbe f6f8 	udiv	r6, lr, r8
 8000236:	fa1f f78c 	uxth.w	r7, ip
 800023a:	fb08 e316 	mls	r3, r8, r6, lr
 800023e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000242:	fb06 f107 	mul.w	r1, r6, r7
 8000246:	4299      	cmp	r1, r3
 8000248:	d90a      	bls.n	8000260 <__udivmoddi4+0x64>
 800024a:	eb1c 0303 	adds.w	r3, ip, r3
 800024e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000252:	f080 811f 	bcs.w	8000494 <__udivmoddi4+0x298>
 8000256:	4299      	cmp	r1, r3
 8000258:	f240 811c 	bls.w	8000494 <__udivmoddi4+0x298>
 800025c:	3e02      	subs	r6, #2
 800025e:	4463      	add	r3, ip
 8000260:	1a5b      	subs	r3, r3, r1
 8000262:	b2a4      	uxth	r4, r4
 8000264:	fbb3 f0f8 	udiv	r0, r3, r8
 8000268:	fb08 3310 	mls	r3, r8, r0, r3
 800026c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000270:	fb00 f707 	mul.w	r7, r0, r7
 8000274:	42a7      	cmp	r7, r4
 8000276:	d90a      	bls.n	800028e <__udivmoddi4+0x92>
 8000278:	eb1c 0404 	adds.w	r4, ip, r4
 800027c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000280:	f080 810a 	bcs.w	8000498 <__udivmoddi4+0x29c>
 8000284:	42a7      	cmp	r7, r4
 8000286:	f240 8107 	bls.w	8000498 <__udivmoddi4+0x29c>
 800028a:	4464      	add	r4, ip
 800028c:	3802      	subs	r0, #2
 800028e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000292:	1be4      	subs	r4, r4, r7
 8000294:	2600      	movs	r6, #0
 8000296:	b11d      	cbz	r5, 80002a0 <__udivmoddi4+0xa4>
 8000298:	40d4      	lsrs	r4, r2
 800029a:	2300      	movs	r3, #0
 800029c:	e9c5 4300 	strd	r4, r3, [r5]
 80002a0:	4631      	mov	r1, r6
 80002a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d909      	bls.n	80002be <__udivmoddi4+0xc2>
 80002aa:	2d00      	cmp	r5, #0
 80002ac:	f000 80ef 	beq.w	800048e <__udivmoddi4+0x292>
 80002b0:	2600      	movs	r6, #0
 80002b2:	e9c5 0100 	strd	r0, r1, [r5]
 80002b6:	4630      	mov	r0, r6
 80002b8:	4631      	mov	r1, r6
 80002ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002be:	fab3 f683 	clz	r6, r3
 80002c2:	2e00      	cmp	r6, #0
 80002c4:	d14a      	bne.n	800035c <__udivmoddi4+0x160>
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d302      	bcc.n	80002d0 <__udivmoddi4+0xd4>
 80002ca:	4282      	cmp	r2, r0
 80002cc:	f200 80f9 	bhi.w	80004c2 <__udivmoddi4+0x2c6>
 80002d0:	1a84      	subs	r4, r0, r2
 80002d2:	eb61 0303 	sbc.w	r3, r1, r3
 80002d6:	2001      	movs	r0, #1
 80002d8:	469e      	mov	lr, r3
 80002da:	2d00      	cmp	r5, #0
 80002dc:	d0e0      	beq.n	80002a0 <__udivmoddi4+0xa4>
 80002de:	e9c5 4e00 	strd	r4, lr, [r5]
 80002e2:	e7dd      	b.n	80002a0 <__udivmoddi4+0xa4>
 80002e4:	b902      	cbnz	r2, 80002e8 <__udivmoddi4+0xec>
 80002e6:	deff      	udf	#255	; 0xff
 80002e8:	fab2 f282 	clz	r2, r2
 80002ec:	2a00      	cmp	r2, #0
 80002ee:	f040 8092 	bne.w	8000416 <__udivmoddi4+0x21a>
 80002f2:	eba1 010c 	sub.w	r1, r1, ip
 80002f6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002fa:	fa1f fe8c 	uxth.w	lr, ip
 80002fe:	2601      	movs	r6, #1
 8000300:	0c20      	lsrs	r0, r4, #16
 8000302:	fbb1 f3f7 	udiv	r3, r1, r7
 8000306:	fb07 1113 	mls	r1, r7, r3, r1
 800030a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800030e:	fb0e f003 	mul.w	r0, lr, r3
 8000312:	4288      	cmp	r0, r1
 8000314:	d908      	bls.n	8000328 <__udivmoddi4+0x12c>
 8000316:	eb1c 0101 	adds.w	r1, ip, r1
 800031a:	f103 38ff 	add.w	r8, r3, #4294967295
 800031e:	d202      	bcs.n	8000326 <__udivmoddi4+0x12a>
 8000320:	4288      	cmp	r0, r1
 8000322:	f200 80cb 	bhi.w	80004bc <__udivmoddi4+0x2c0>
 8000326:	4643      	mov	r3, r8
 8000328:	1a09      	subs	r1, r1, r0
 800032a:	b2a4      	uxth	r4, r4
 800032c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000330:	fb07 1110 	mls	r1, r7, r0, r1
 8000334:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000338:	fb0e fe00 	mul.w	lr, lr, r0
 800033c:	45a6      	cmp	lr, r4
 800033e:	d908      	bls.n	8000352 <__udivmoddi4+0x156>
 8000340:	eb1c 0404 	adds.w	r4, ip, r4
 8000344:	f100 31ff 	add.w	r1, r0, #4294967295
 8000348:	d202      	bcs.n	8000350 <__udivmoddi4+0x154>
 800034a:	45a6      	cmp	lr, r4
 800034c:	f200 80bb 	bhi.w	80004c6 <__udivmoddi4+0x2ca>
 8000350:	4608      	mov	r0, r1
 8000352:	eba4 040e 	sub.w	r4, r4, lr
 8000356:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800035a:	e79c      	b.n	8000296 <__udivmoddi4+0x9a>
 800035c:	f1c6 0720 	rsb	r7, r6, #32
 8000360:	40b3      	lsls	r3, r6
 8000362:	fa22 fc07 	lsr.w	ip, r2, r7
 8000366:	ea4c 0c03 	orr.w	ip, ip, r3
 800036a:	fa20 f407 	lsr.w	r4, r0, r7
 800036e:	fa01 f306 	lsl.w	r3, r1, r6
 8000372:	431c      	orrs	r4, r3
 8000374:	40f9      	lsrs	r1, r7
 8000376:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800037a:	fa00 f306 	lsl.w	r3, r0, r6
 800037e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000382:	0c20      	lsrs	r0, r4, #16
 8000384:	fa1f fe8c 	uxth.w	lr, ip
 8000388:	fb09 1118 	mls	r1, r9, r8, r1
 800038c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000390:	fb08 f00e 	mul.w	r0, r8, lr
 8000394:	4288      	cmp	r0, r1
 8000396:	fa02 f206 	lsl.w	r2, r2, r6
 800039a:	d90b      	bls.n	80003b4 <__udivmoddi4+0x1b8>
 800039c:	eb1c 0101 	adds.w	r1, ip, r1
 80003a0:	f108 3aff 	add.w	sl, r8, #4294967295
 80003a4:	f080 8088 	bcs.w	80004b8 <__udivmoddi4+0x2bc>
 80003a8:	4288      	cmp	r0, r1
 80003aa:	f240 8085 	bls.w	80004b8 <__udivmoddi4+0x2bc>
 80003ae:	f1a8 0802 	sub.w	r8, r8, #2
 80003b2:	4461      	add	r1, ip
 80003b4:	1a09      	subs	r1, r1, r0
 80003b6:	b2a4      	uxth	r4, r4
 80003b8:	fbb1 f0f9 	udiv	r0, r1, r9
 80003bc:	fb09 1110 	mls	r1, r9, r0, r1
 80003c0:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003c4:	fb00 fe0e 	mul.w	lr, r0, lr
 80003c8:	458e      	cmp	lr, r1
 80003ca:	d908      	bls.n	80003de <__udivmoddi4+0x1e2>
 80003cc:	eb1c 0101 	adds.w	r1, ip, r1
 80003d0:	f100 34ff 	add.w	r4, r0, #4294967295
 80003d4:	d26c      	bcs.n	80004b0 <__udivmoddi4+0x2b4>
 80003d6:	458e      	cmp	lr, r1
 80003d8:	d96a      	bls.n	80004b0 <__udivmoddi4+0x2b4>
 80003da:	3802      	subs	r0, #2
 80003dc:	4461      	add	r1, ip
 80003de:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003e2:	fba0 9402 	umull	r9, r4, r0, r2
 80003e6:	eba1 010e 	sub.w	r1, r1, lr
 80003ea:	42a1      	cmp	r1, r4
 80003ec:	46c8      	mov	r8, r9
 80003ee:	46a6      	mov	lr, r4
 80003f0:	d356      	bcc.n	80004a0 <__udivmoddi4+0x2a4>
 80003f2:	d053      	beq.n	800049c <__udivmoddi4+0x2a0>
 80003f4:	b15d      	cbz	r5, 800040e <__udivmoddi4+0x212>
 80003f6:	ebb3 0208 	subs.w	r2, r3, r8
 80003fa:	eb61 010e 	sbc.w	r1, r1, lr
 80003fe:	fa01 f707 	lsl.w	r7, r1, r7
 8000402:	fa22 f306 	lsr.w	r3, r2, r6
 8000406:	40f1      	lsrs	r1, r6
 8000408:	431f      	orrs	r7, r3
 800040a:	e9c5 7100 	strd	r7, r1, [r5]
 800040e:	2600      	movs	r6, #0
 8000410:	4631      	mov	r1, r6
 8000412:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000416:	f1c2 0320 	rsb	r3, r2, #32
 800041a:	40d8      	lsrs	r0, r3
 800041c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000420:	fa21 f303 	lsr.w	r3, r1, r3
 8000424:	4091      	lsls	r1, r2
 8000426:	4301      	orrs	r1, r0
 8000428:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800042c:	fa1f fe8c 	uxth.w	lr, ip
 8000430:	fbb3 f0f7 	udiv	r0, r3, r7
 8000434:	fb07 3610 	mls	r6, r7, r0, r3
 8000438:	0c0b      	lsrs	r3, r1, #16
 800043a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800043e:	fb00 f60e 	mul.w	r6, r0, lr
 8000442:	429e      	cmp	r6, r3
 8000444:	fa04 f402 	lsl.w	r4, r4, r2
 8000448:	d908      	bls.n	800045c <__udivmoddi4+0x260>
 800044a:	eb1c 0303 	adds.w	r3, ip, r3
 800044e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000452:	d22f      	bcs.n	80004b4 <__udivmoddi4+0x2b8>
 8000454:	429e      	cmp	r6, r3
 8000456:	d92d      	bls.n	80004b4 <__udivmoddi4+0x2b8>
 8000458:	3802      	subs	r0, #2
 800045a:	4463      	add	r3, ip
 800045c:	1b9b      	subs	r3, r3, r6
 800045e:	b289      	uxth	r1, r1
 8000460:	fbb3 f6f7 	udiv	r6, r3, r7
 8000464:	fb07 3316 	mls	r3, r7, r6, r3
 8000468:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800046c:	fb06 f30e 	mul.w	r3, r6, lr
 8000470:	428b      	cmp	r3, r1
 8000472:	d908      	bls.n	8000486 <__udivmoddi4+0x28a>
 8000474:	eb1c 0101 	adds.w	r1, ip, r1
 8000478:	f106 38ff 	add.w	r8, r6, #4294967295
 800047c:	d216      	bcs.n	80004ac <__udivmoddi4+0x2b0>
 800047e:	428b      	cmp	r3, r1
 8000480:	d914      	bls.n	80004ac <__udivmoddi4+0x2b0>
 8000482:	3e02      	subs	r6, #2
 8000484:	4461      	add	r1, ip
 8000486:	1ac9      	subs	r1, r1, r3
 8000488:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 800048c:	e738      	b.n	8000300 <__udivmoddi4+0x104>
 800048e:	462e      	mov	r6, r5
 8000490:	4628      	mov	r0, r5
 8000492:	e705      	b.n	80002a0 <__udivmoddi4+0xa4>
 8000494:	4606      	mov	r6, r0
 8000496:	e6e3      	b.n	8000260 <__udivmoddi4+0x64>
 8000498:	4618      	mov	r0, r3
 800049a:	e6f8      	b.n	800028e <__udivmoddi4+0x92>
 800049c:	454b      	cmp	r3, r9
 800049e:	d2a9      	bcs.n	80003f4 <__udivmoddi4+0x1f8>
 80004a0:	ebb9 0802 	subs.w	r8, r9, r2
 80004a4:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004a8:	3801      	subs	r0, #1
 80004aa:	e7a3      	b.n	80003f4 <__udivmoddi4+0x1f8>
 80004ac:	4646      	mov	r6, r8
 80004ae:	e7ea      	b.n	8000486 <__udivmoddi4+0x28a>
 80004b0:	4620      	mov	r0, r4
 80004b2:	e794      	b.n	80003de <__udivmoddi4+0x1e2>
 80004b4:	4640      	mov	r0, r8
 80004b6:	e7d1      	b.n	800045c <__udivmoddi4+0x260>
 80004b8:	46d0      	mov	r8, sl
 80004ba:	e77b      	b.n	80003b4 <__udivmoddi4+0x1b8>
 80004bc:	3b02      	subs	r3, #2
 80004be:	4461      	add	r1, ip
 80004c0:	e732      	b.n	8000328 <__udivmoddi4+0x12c>
 80004c2:	4630      	mov	r0, r6
 80004c4:	e709      	b.n	80002da <__udivmoddi4+0xde>
 80004c6:	4464      	add	r4, ip
 80004c8:	3802      	subs	r0, #2
 80004ca:	e742      	b.n	8000352 <__udivmoddi4+0x156>

080004cc <__aeabi_idiv0>:
 80004cc:	4770      	bx	lr
 80004ce:	bf00      	nop

080004d0 <_ZN4IComC1Ev>:
#ifndef SRC_COM_ICOM_H_
#define SRC_COM_ICOM_H_

#include "stddef.h"

class ICom{
 80004d0:	b480      	push	{r7}
 80004d2:	b083      	sub	sp, #12
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	6078      	str	r0, [r7, #4]
 80004d8:	4a04      	ldr	r2, [pc, #16]	; (80004ec <_ZN4IComC1Ev+0x1c>)
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	601a      	str	r2, [r3, #0]
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	4618      	mov	r0, r3
 80004e2:	370c      	adds	r7, #12
 80004e4:	46bd      	mov	sp, r7
 80004e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ea:	4770      	bx	lr
 80004ec:	0800f3f0 	.word	0x0800f3f0

080004f0 <_ZN8RFM95ComC1EP11DriveStatusP13DriveSettingsP12DriveCommandP10RFM95_LoRa>:


class RFM95Com :  public ICom, public BaseCOM
{
	public:
		RFM95Com(DriveStatus *driveStatus, DriveSettings *driveSettings,
 80004f0:	b580      	push	{r7, lr}
 80004f2:	b084      	sub	sp, #16
 80004f4:	af00      	add	r7, sp, #0
 80004f6:	60f8      	str	r0, [r7, #12]
 80004f8:	60b9      	str	r1, [r7, #8]
 80004fa:	607a      	str	r2, [r7, #4]
 80004fc:	603b      	str	r3, [r7, #0]
				DriveCommand *driveCommand, RFM95_LoRa *rfm95) :
				BaseCOM(driveStatus, driveSettings, driveCommand)
 80004fe:	68fb      	ldr	r3, [r7, #12]
 8000500:	4618      	mov	r0, r3
 8000502:	f7ff ffe5 	bl	80004d0 <_ZN4IComC1Ev>
 8000506:	68fb      	ldr	r3, [r7, #12]
 8000508:	1d18      	adds	r0, r3, #4
 800050a:	683b      	ldr	r3, [r7, #0]
 800050c:	687a      	ldr	r2, [r7, #4]
 800050e:	68b9      	ldr	r1, [r7, #8]
 8000510:	f000 fb68 	bl	8000be4 <_ZN7BaseCOMC1EP11DriveStatusP13DriveSettingsP12DriveCommand>
 8000514:	4a0c      	ldr	r2, [pc, #48]	; (8000548 <_ZN8RFM95ComC1EP11DriveStatusP13DriveSettingsP12DriveCommandP10RFM95_LoRa+0x58>)
 8000516:	68fb      	ldr	r3, [r7, #12]
 8000518:	601a      	str	r2, [r3, #0]
 800051a:	68fb      	ldr	r3, [r7, #12]
 800051c:	3328      	adds	r3, #40	; 0x28
 800051e:	2200      	movs	r2, #0
 8000520:	601a      	str	r2, [r3, #0]
 8000522:	f8c3 2003 	str.w	r2, [r3, #3]
		{
			this->rfm95 = rfm95;
 8000526:	68fb      	ldr	r3, [r7, #12]
 8000528:	69ba      	ldr	r2, [r7, #24]
 800052a:	619a      	str	r2, [r3, #24]
			this->driveCommand = driveCommand;
 800052c:	68fb      	ldr	r3, [r7, #12]
 800052e:	683a      	ldr	r2, [r7, #0]
 8000530:	625a      	str	r2, [r3, #36]	; 0x24
			this->driveStatus = driveStatus;
 8000532:	68fb      	ldr	r3, [r7, #12]
 8000534:	68ba      	ldr	r2, [r7, #8]
 8000536:	621a      	str	r2, [r3, #32]
			this->driveSettings = driveSettings;
 8000538:	68fb      	ldr	r3, [r7, #12]
 800053a:	687a      	ldr	r2, [r7, #4]
 800053c:	61da      	str	r2, [r3, #28]
		}
 800053e:	68fb      	ldr	r3, [r7, #12]
 8000540:	4618      	mov	r0, r3
 8000542:	3710      	adds	r7, #16
 8000544:	46bd      	mov	sp, r7
 8000546:	bd80      	pop	{r7, pc}
 8000548:	0800f400 	.word	0x0800f400

0800054c <_ZN11TaskHandlerC1Ev>:
#define SRC_STATUS_TASKHANDLER_H_

#include "stdint.h"


class TaskHandler{
 800054c:	b480      	push	{r7}
 800054e:	b083      	sub	sp, #12
 8000550:	af00      	add	r7, sp, #0
 8000552:	6078      	str	r0, [r7, #4]
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	2200      	movs	r2, #0
 8000558:	701a      	strb	r2, [r3, #0]
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	2200      	movs	r2, #0
 800055e:	705a      	strb	r2, [r3, #1]
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	2200      	movs	r2, #0
 8000564:	709a      	strb	r2, [r3, #2]
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	2200      	movs	r2, #0
 800056a:	70da      	strb	r2, [r3, #3]
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	2201      	movs	r2, #1
 8000570:	711a      	strb	r2, [r3, #4]
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	2201      	movs	r2, #1
 8000576:	715a      	strb	r2, [r3, #5]
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	2201      	movs	r2, #1
 800057c:	719a      	strb	r2, [r3, #6]
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	2201      	movs	r2, #1
 8000582:	71da      	strb	r2, [r3, #7]
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	4618      	mov	r0, r3
 8000588:	370c      	adds	r7, #12
 800058a:	46bd      	mov	sp, r7
 800058c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000590:	4770      	bx	lr

08000592 <_ZN13DriveSettingsC1Ev>:
#ifndef SRC_SETTINGS_DRIVESETTINGS_H_
#define SRC_SETTINGS_DRIVESETTINGS_H_

#include "stdint.h"

class DriveSettings{
 8000592:	b480      	push	{r7}
 8000594:	b083      	sub	sp, #12
 8000596:	af00      	add	r7, sp, #0
 8000598:	6078      	str	r0, [r7, #4]
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	2220      	movs	r2, #32
 800059e:	701a      	strb	r2, [r3, #0]
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	2200      	movs	r2, #0
 80005a4:	805a      	strh	r2, [r3, #2]
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	2200      	movs	r2, #0
 80005aa:	809a      	strh	r2, [r3, #4]
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	2200      	movs	r2, #0
 80005b0:	80da      	strh	r2, [r3, #6]
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	2200      	movs	r2, #0
 80005b6:	811a      	strh	r2, [r3, #8]
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	f44f 7216 	mov.w	r2, #600	; 0x258
 80005be:	815a      	strh	r2, [r3, #10]
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	2214      	movs	r2, #20
 80005c4:	819a      	strh	r2, [r3, #12]
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	2264      	movs	r2, #100	; 0x64
 80005ca:	81da      	strh	r2, [r3, #14]
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	f243 62b0 	movw	r2, #14000	; 0x36b0
 80005d2:	821a      	strh	r2, [r3, #16]
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	f642 62e0 	movw	r2, #12000	; 0x2ee0
 80005da:	825a      	strh	r2, [r3, #18]
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	2232      	movs	r2, #50	; 0x32
 80005e0:	829a      	strh	r2, [r3, #20]
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	2264      	movs	r2, #100	; 0x64
 80005e6:	82da      	strh	r2, [r3, #22]
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80005ee:	831a      	strh	r2, [r3, #24]
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	4618      	mov	r0, r3
 80005f4:	370c      	adds	r7, #12
 80005f6:	46bd      	mov	sp, r7
 80005f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fc:	4770      	bx	lr

080005fe <_ZN11DriveStatusC1Ev>:

#define ADC_2_VOLTAGE		2
#define ADC_2_CURRENT		2


class DriveStatus
 80005fe:	b480      	push	{r7}
 8000600:	b083      	sub	sp, #12
 8000602:	af00      	add	r7, sp, #0
 8000604:	6078      	str	r0, [r7, #4]
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	2200      	movs	r2, #0
 800060a:	741a      	strb	r2, [r3, #16]
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	2200      	movs	r2, #0
 8000610:	751a      	strb	r2, [r3, #20]
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	4618      	mov	r0, r3
 8000616:	370c      	adds	r7, #12
 8000618:	46bd      	mov	sp, r7
 800061a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061e:	4770      	bx	lr

08000620 <_ZN7AppMainC1Ev>:
extern TIM_HandleTypeDef htim1;
extern TIM_HandleTypeDef htim2;

extern ADC_HandleTypeDef hadc1;

AppMain::AppMain()
 8000620:	b5b0      	push	{r4, r5, r7, lr}
 8000622:	b084      	sub	sp, #16
 8000624:	af02      	add	r7, sp, #8
 8000626:	6078      	str	r0, [r7, #4]
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	2200      	movs	r2, #0
 800062c:	601a      	str	r2, [r3, #0]
 800062e:	605a      	str	r2, [r3, #4]
 8000630:	811a      	strh	r2, [r3, #8]
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	4618      	mov	r0, r3
 8000636:	f7ff ff89 	bl	800054c <_ZN11TaskHandlerC1Ev>
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	330c      	adds	r3, #12
 800063e:	4618      	mov	r0, r3
 8000640:	f001 fb8c 	bl	8001d5c <_ZN10RFM95_LoRaC1Ev>
 8000644:	687b      	ldr	r3, [r7, #4]
 8000646:	332c      	adds	r3, #44	; 0x2c
 8000648:	2200      	movs	r2, #0
 800064a:	601a      	str	r2, [r3, #0]
 800064c:	605a      	str	r2, [r3, #4]
 800064e:	609a      	str	r2, [r3, #8]
 8000650:	60da      	str	r2, [r3, #12]
 8000652:	611a      	str	r2, [r3, #16]
 8000654:	615a      	str	r2, [r3, #20]
 8000656:	831a      	strh	r2, [r3, #24]
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	332c      	adds	r3, #44	; 0x2c
 800065c:	4618      	mov	r0, r3
 800065e:	f7ff ff98 	bl	8000592 <_ZN13DriveSettingsC1Ev>
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	3346      	adds	r3, #70	; 0x46
 8000666:	2200      	movs	r2, #0
 8000668:	601a      	str	r2, [r3, #0]
 800066a:	605a      	str	r2, [r3, #4]
 800066c:	609a      	str	r2, [r3, #8]
 800066e:	60da      	str	r2, [r3, #12]
 8000670:	611a      	str	r2, [r3, #16]
 8000672:	829a      	strh	r2, [r3, #20]
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	3346      	adds	r3, #70	; 0x46
 8000678:	4618      	mov	r0, r3
 800067a:	f7ff ffc0 	bl	80005fe <_ZN11DriveStatusC1Ev>
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	335c      	adds	r3, #92	; 0x5c
 8000682:	4618      	mov	r0, r3
 8000684:	f002 f8d5 	bl	8002832 <_ZN12DriveCommandC1Ev>
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	f103 0264 	add.w	r2, r3, #100	; 0x64
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	3346      	adds	r3, #70	; 0x46
 8000692:	4619      	mov	r1, r3
 8000694:	4610      	mov	r0, r2
 8000696:	f001 f9f1 	bl	8001a7c <_ZN7EncoderC1EP11DriveStatus>
 800069a:	2030      	movs	r0, #48	; 0x30
 800069c:	f00e fd0d 	bl	800f0ba <_Znwj>
 80006a0:	4603      	mov	r3, r0
 80006a2:	461c      	mov	r4, r3
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	f103 0146 	add.w	r1, r3, #70	; 0x46
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	f103 022c 	add.w	r2, r3, #44	; 0x2c
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	f103 005c 	add.w	r0, r3, #92	; 0x5c
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	330c      	adds	r3, #12
 80006ba:	9300      	str	r3, [sp, #0]
 80006bc:	4603      	mov	r3, r0
 80006be:	4620      	mov	r0, r4
 80006c0:	f7ff ff16 	bl	80004f0 <_ZN8RFM95ComC1EP11DriveStatusP13DriveSettingsP12DriveCommandP10RFM95_LoRa>
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	679c      	str	r4, [r3, #120]	; 0x78
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	f103 007c 	add.w	r0, r3, #124	; 0x7c
 80006ce:	2300      	movs	r3, #0
 80006d0:	2280      	movs	r2, #128	; 0x80
 80006d2:	4922      	ldr	r1, [pc, #136]	; (800075c <_ZN7AppMainC1Ev+0x13c>)
 80006d4:	f001 fadc 	bl	8001c90 <_ZN3LEDC1EP12GPIO_TypeDeftb>
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	f103 0084 	add.w	r0, r3, #132	; 0x84
 80006de:	2300      	movs	r3, #0
 80006e0:	2210      	movs	r2, #16
 80006e2:	491e      	ldr	r1, [pc, #120]	; (800075c <_ZN7AppMainC1Ev+0x13c>)
 80006e4:	f001 fad4 	bl	8001c90 <_ZN3LEDC1EP12GPIO_TypeDeftb>
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	f103 008c 	add.w	r0, r3, #140	; 0x8c
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	f103 012c 	add.w	r1, r3, #44	; 0x2c
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	f103 0446 	add.w	r4, r3, #70	; 0x46
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	f103 055c 	add.w	r5, r3, #92	; 0x5c
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	3364      	adds	r3, #100	; 0x64
 8000704:	687a      	ldr	r2, [r7, #4]
 8000706:	327c      	adds	r2, #124	; 0x7c
 8000708:	9201      	str	r2, [sp, #4]
 800070a:	9300      	str	r3, [sp, #0]
 800070c:	462b      	mov	r3, r5
 800070e:	4622      	mov	r2, r4
 8000710:	f000 ff76 	bl	8001600 <_ZN5DriveC1EP13DriveSettingsP11DriveStatusP12DriveCommandP7EncoderP3LED>
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	f103 00a8 	add.w	r0, r3, #168	; 0xa8
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	f103 0184 	add.w	r1, r3, #132	; 0x84
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	3346      	adds	r3, #70	; 0x46
 8000724:	461a      	mov	r2, r3
 8000726:	f001 fa31 	bl	8001b8c <_ZN5ErrorC1EP3LEDP11DriveStatus>
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	2201      	movs	r2, #1
 800072e:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	2200      	movs	r2, #0
 8000736:	f8a3 20b6 	strh.w	r2, [r3, #182]	; 0xb6
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	2200      	movs	r2, #0
 800073e:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	2200      	movs	r2, #0
 8000746:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	2200      	movs	r2, #0
 800074e:	f883 20d8 	strb.w	r2, [r3, #216]	; 0xd8
{

}
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	4618      	mov	r0, r3
 8000756:	3708      	adds	r7, #8
 8000758:	46bd      	mov	sp, r7
 800075a:	bdb0      	pop	{r4, r5, r7, pc}
 800075c:	48000400 	.word	0x48000400

08000760 <_ZN7AppMain7StartupEv>:

void AppMain::Startup()
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b082      	sub	sp, #8
 8000764:	af00      	add	r7, sp, #0
 8000766:	6078      	str	r0, [r7, #4]
	//Set "self power on" to turn on the external Mosfet.
	HAL_GPIO_WritePin(POWER_SWITCH_GPIO_Port, POWER_SWITCH_Pin, GPIO_PIN_SET);
 8000768:	2201      	movs	r2, #1
 800076a:	2101      	movs	r1, #1
 800076c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000770:	f005 fb1a 	bl	8005da8 <HAL_GPIO_WritePin>
	//turn ext led on
	ledExt.ON();
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	3384      	adds	r3, #132	; 0x84
 8000778:	4618      	mov	r0, r3
 800077a:	f001 faa4 	bl	8001cc6 <_ZN3LED2ONEv>

	//inti SPI
	HAL_SPI_MspInit(&hspi1);
 800077e:	4826      	ldr	r0, [pc, #152]	; (8000818 <_ZN7AppMain7StartupEv+0xb8>)
 8000780:	f002 fe90 	bl	80034a4 <HAL_SPI_MspInit>

	//init and start Timer
	HAL_TIM_PWM_MspInit(&htim2);	//PWM timer
 8000784:	4825      	ldr	r0, [pc, #148]	; (800081c <_ZN7AppMain7StartupEv+0xbc>)
 8000786:	f003 f91b 	bl	80039c0 <HAL_TIM_PWM_MspInit>
	HAL_TIM_Base_MspInit(&htim16);	//task handler timer
 800078a:	4825      	ldr	r0, [pc, #148]	; (8000820 <_ZN7AppMain7StartupEv+0xc0>)
 800078c:	f003 f936 	bl	80039fc <HAL_TIM_Base_MspInit>
	HAL_TIM_Base_MspInit(&htim6);	//ADC trigger timer
 8000790:	4824      	ldr	r0, [pc, #144]	; (8000824 <_ZN7AppMain7StartupEv+0xc4>)
 8000792:	f003 f933 	bl	80039fc <HAL_TIM_Base_MspInit>

	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);	//start PWM CH2
 8000796:	2104      	movs	r1, #4
 8000798:	4820      	ldr	r0, [pc, #128]	; (800081c <_ZN7AppMain7StartupEv+0xbc>)
 800079a:	f008 ff97 	bl	80096cc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);	//start PWM CH1
 800079e:	2100      	movs	r1, #0
 80007a0:	481e      	ldr	r0, [pc, #120]	; (800081c <_ZN7AppMain7StartupEv+0xbc>)
 80007a2:	f008 ff93 	bl	80096cc <HAL_TIM_PWM_Start>
	HAL_TIM_Base_Start_IT(&htim16);				//start task handler in IT mode
 80007a6:	481e      	ldr	r0, [pc, #120]	; (8000820 <_ZN7AppMain7StartupEv+0xc0>)
 80007a8:	f008 fee4 	bl	8009574 <HAL_TIM_Base_Start_IT>

	//init and start ADC
	HAL_ADC_MspInit(&hadc1);
 80007ac:	481e      	ldr	r0, [pc, #120]	; (8000828 <_ZN7AppMain7StartupEv+0xc8>)
 80007ae:	f002 fc2d 	bl	800300c <HAL_ADC_MspInit>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc1Buffer, BUFFER_SIZE_ADC1);
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	33b8      	adds	r3, #184	; 0xb8
 80007b6:	2202      	movs	r2, #2
 80007b8:	4619      	mov	r1, r3
 80007ba:	481b      	ldr	r0, [pc, #108]	; (8000828 <_ZN7AppMain7StartupEv+0xc8>)
 80007bc:	f003 fdfc 	bl	80043b8 <HAL_ADC_Start_DMA>
	HAL_TIM_Base_Start_IT(&htim6);
 80007c0:	4818      	ldr	r0, [pc, #96]	; (8000824 <_ZN7AppMain7StartupEv+0xc4>)
 80007c2:	f008 fed7 	bl	8009574 <HAL_TIM_Base_Start_IT>


	if (!rfm95.InitRFM())
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	330c      	adds	r3, #12
 80007ca:	4618      	mov	r0, r3
 80007cc:	f001 feca 	bl	8002564 <_ZN10RFM95_LoRa7InitRFMEv>
 80007d0:	4603      	mov	r3, r0
 80007d2:	f083 0301 	eor.w	r3, r3, #1
 80007d6:	b2db      	uxtb	r3, r3
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d00a      	beq.n	80007f2 <_ZN7AppMain7StartupEv+0x92>
	{
		driveStatus.setError(DriveStatus::E_COM_ERROR);
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	3346      	adds	r3, #70	; 0x46
 80007e0:	2102      	movs	r1, #2
 80007e2:	4618      	mov	r0, r3
 80007e4:	f002 f9b6 	bl	8002b54 <_ZN11DriveStatus8setErrorENS_6_ERRORE>
		taskHandler.setDriveTaskEnable(false);
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	2100      	movs	r1, #0
 80007ec:	4618      	mov	r0, r3
 80007ee:	f002 fb3a 	bl	8002e66 <_ZN11TaskHandler18setDriveTaskEnableEb>
	}
	rfm95.receive(0);
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	330c      	adds	r3, #12
 80007f6:	2100      	movs	r1, #0
 80007f8:	4618      	mov	r0, r3
 80007fa:	f001 fcf1 	bl	80021e0 <_ZN10RFM95_LoRa7receiveEi>
	encoder.init();
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	3364      	adds	r3, #100	; 0x64
 8000802:	4618      	mov	r0, r3
 8000804:	f001 f952 	bl	8001aac <_ZN7Encoder4initEv>

	Main();
 8000808:	6878      	ldr	r0, [r7, #4]
 800080a:	f000 f859 	bl	80008c0 <_ZN7AppMain4MainEv>
}
 800080e:	bf00      	nop
 8000810:	3708      	adds	r7, #8
 8000812:	46bd      	mov	sp, r7
 8000814:	bd80      	pop	{r7, pc}
 8000816:	bf00      	nop
 8000818:	2000039c 	.word	0x2000039c
 800081c:	20000450 	.word	0x20000450
 8000820:	200004e8 	.word	0x200004e8
 8000824:	2000049c 	.word	0x2000049c
 8000828:	20000214 	.word	0x20000214

0800082c <_ZN7AppMain5ResetEv>:



void AppMain::Reset()
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b082      	sub	sp, #8
 8000830:	af00      	add	r7, sp, #0
 8000832:	6078      	str	r0, [r7, #4]

	taskHandler.setComTaskEnable(true);
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	2101      	movs	r1, #1
 8000838:	4618      	mov	r0, r3
 800083a:	f002 fb05 	bl	8002e48 <_ZN11TaskHandler16setComTaskEnableEb>
	taskHandler.setDriveTaskEnable(true);
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	2101      	movs	r1, #1
 8000842:	4618      	mov	r0, r3
 8000844:	f002 fb0f 	bl	8002e66 <_ZN11TaskHandler18setDriveTaskEnableEb>
	taskHandler.setErrorTaskEnable(true);
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	2101      	movs	r1, #1
 800084c:	4618      	mov	r0, r3
 800084e:	f002 fb19 	bl	8002e84 <_ZN11TaskHandler18setErrorTaskEnableEb>

	TIM2->CCR1 = 3600;
 8000852:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000856:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 800085a:	635a      	str	r2, [r3, #52]	; 0x34

	driveCommand.setTeach(false);
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	335c      	adds	r3, #92	; 0x5c
 8000860:	2100      	movs	r1, #0
 8000862:	4618      	mov	r0, r3
 8000864:	f002 f889 	bl	800297a <_ZN12DriveCommand8setTeachEb>
	driveCommand.setClose(false);
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	335c      	adds	r3, #92	; 0x5c
 800086c:	2100      	movs	r1, #0
 800086e:	4618      	mov	r0, r3
 8000870:	f002 f808 	bl	8002884 <_ZN12DriveCommand8setCloseEb>
	driveCommand.setOpen(false);
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	335c      	adds	r3, #92	; 0x5c
 8000878:	2100      	movs	r1, #0
 800087a:	4618      	mov	r0, r3
 800087c:	f002 f81d 	bl	80028ba <_ZN12DriveCommand7setOpenEb>
	driveCommand.setEnable(false);
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	335c      	adds	r3, #92	; 0x5c
 8000884:	2100      	movs	r1, #0
 8000886:	4618      	mov	r0, r3
 8000888:	f002 f832 	bl	80028f0 <_ZN12DriveCommand9setEnableEb>
	driveCommand.setStop(false);
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	335c      	adds	r3, #92	; 0x5c
 8000890:	2100      	movs	r1, #0
 8000892:	4618      	mov	r0, r3
 8000894:	f002 f862 	bl	800295c <_ZN12DriveCommand7setStopEb>
	driveCommand.setReset(false);
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	335c      	adds	r3, #92	; 0x5c
 800089c:	2100      	movs	r1, #0
 800089e:	4618      	mov	r0, r3
 80008a0:	f002 f841 	bl	8002926 <_ZN12DriveCommand8setResetEb>

	driveStatus.setError(DriveStatus::E_NO_ERROR);
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	3346      	adds	r3, #70	; 0x46
 80008a8:	2100      	movs	r1, #0
 80008aa:	4618      	mov	r0, r3
 80008ac:	f002 f952 	bl	8002b54 <_ZN11DriveStatus8setErrorENS_6_ERRORE>
	comLoseCounter = 0;
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	2200      	movs	r2, #0
 80008b4:	f8a3 20b6 	strh.w	r2, [r3, #182]	; 0xb6
}
 80008b8:	bf00      	nop
 80008ba:	3708      	adds	r7, #8
 80008bc:	46bd      	mov	sp, r7
 80008be:	bd80      	pop	{r7, pc}

080008c0 <_ZN7AppMain4MainEv>:


void AppMain::Main()
{
 80008c0:	b590      	push	{r4, r7, lr}
 80008c2:	b083      	sub	sp, #12
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	6078      	str	r0, [r7, #4]

	taskHandler.setDriveTaskEnable(false);
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	2100      	movs	r1, #0
 80008cc:	4618      	mov	r0, r3
 80008ce:	f002 faca 	bl	8002e66 <_ZN11TaskHandler18setDriveTaskEnableEb>

	while (1)
	{
		//Reset task
		if (driveCommand.isReset())
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	335c      	adds	r3, #92	; 0x5c
 80008d6:	4618      	mov	r0, r3
 80008d8:	f002 f819 	bl	800290e <_ZN12DriveCommand7isResetEv>
 80008dc:	4603      	mov	r3, r0
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d002      	beq.n	80008e8 <_ZN7AppMain4MainEv+0x28>
		{
			Reset();
 80008e2:	6878      	ldr	r0, [r7, #4]
 80008e4:	f7ff ffa2 	bl	800082c <_ZN7AppMain5ResetEv>
		}


		//RFM Communication task
		if (taskHandler.isComTask())
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	4618      	mov	r0, r3
 80008ec:	f002 fa48 	bl	8002d80 <_ZN11TaskHandler9isComTaskEv>
 80008f0:	4603      	mov	r3, r0
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d039      	beq.n	800096a <_ZN7AppMain4MainEv+0xaa>
		{
			if (!rfm95COM->Receive())
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	6f98      	ldr	r0, [r3, #120]	; 0x78
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	3304      	adds	r3, #4
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	2200      	movs	r2, #0
 8000906:	2100      	movs	r1, #0
 8000908:	4798      	blx	r3
 800090a:	4603      	mov	r3, r0
 800090c:	f083 0301 	eor.w	r3, r3, #1
 8000910:	b2db      	uxtb	r3, r3
 8000912:	2b00      	cmp	r3, #0
 8000914:	d00d      	beq.n	8000932 <_ZN7AppMain4MainEv+0x72>
			{
				comLoseCounter++;
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	f8b3 30b6 	ldrh.w	r3, [r3, #182]	; 0xb6
 800091c:	3301      	adds	r3, #1
 800091e:	b29a      	uxth	r2, r3
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	f8a3 20b6 	strh.w	r2, [r3, #182]	; 0xb6
				drive.Stop();
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	338c      	adds	r3, #140	; 0x8c
 800092a:	4618      	mov	r0, r3
 800092c:	f000 ff97 	bl	800185e <_ZN5Drive4StopEv>
 8000930:	e003      	b.n	800093a <_ZN7AppMain4MainEv+0x7a>
			}
			else
			{
				comLoseCounter = 0;
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	2200      	movs	r2, #0
 8000936:	f8a3 20b6 	strh.w	r2, [r3, #182]	; 0xb6
			}

			if (comLoseCounter == (driveSettings.getSelfShutdownDelay() * 4))
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	f8b3 30b6 	ldrh.w	r3, [r3, #182]	; 0xb6
 8000940:	461c      	mov	r4, r3
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	332c      	adds	r3, #44	; 0x2c
 8000946:	4618      	mov	r0, r3
 8000948:	f001 feec 	bl	8002724 <_ZNK13DriveSettings20getSelfShutdownDelayEv>
 800094c:	4603      	mov	r3, r0
 800094e:	009b      	lsls	r3, r3, #2
 8000950:	429c      	cmp	r4, r3
 8000952:	bf0c      	ite	eq
 8000954:	2301      	moveq	r3, #1
 8000956:	2300      	movne	r3, #0
 8000958:	b2db      	uxtb	r3, r3
 800095a:	2b00      	cmp	r3, #0
 800095c:	d005      	beq.n	800096a <_ZN7AppMain4MainEv+0xaa>
			{
				//Self-shutdown when the delay time for self-shutdown has elapsed
				HAL_GPIO_WritePin(POWER_SWITCH_GPIO_Port, POWER_SWITCH_Pin, GPIO_PIN_RESET);
 800095e:	2200      	movs	r2, #0
 8000960:	2101      	movs	r1, #1
 8000962:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000966:	f005 fa1f 	bl	8005da8 <HAL_GPIO_WritePin>
			}
		}

		//Drive Task
		if (taskHandler.isDriveTask())
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	4618      	mov	r0, r3
 800096e:	f002 fa20 	bl	8002db2 <_ZN11TaskHandler11isDriveTaskEv>
 8000972:	4603      	mov	r3, r0
 8000974:	2b00      	cmp	r3, #0
 8000976:	d009      	beq.n	800098c <_ZN7AppMain4MainEv+0xcc>
		{
			encoder.update();
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	3364      	adds	r3, #100	; 0x64
 800097c:	4618      	mov	r0, r3
 800097e:	f001 f8c1 	bl	8001b04 <_ZN7Encoder6updateEv>
			drive.updateDrive();
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	338c      	adds	r3, #140	; 0x8c
 8000986:	4618      	mov	r0, r3
 8000988:	f000 fe60 	bl	800164c <_ZN5Drive11updateDriveEv>
		}

		//Error Task
		if (taskHandler.isErrorTask())
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	4618      	mov	r0, r3
 8000990:	f002 fa28 	bl	8002de4 <_ZN11TaskHandler11isErrorTaskEv>
 8000994:	4603      	mov	r3, r0
 8000996:	2b00      	cmp	r3, #0
 8000998:	f000 8089 	beq.w	8000aae <_ZN7AppMain4MainEv+0x1ee>
		{
			if(driveStatus.getVoltage() < driveSettings.getUnderVoltageWarning()){
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	3346      	adds	r3, #70	; 0x46
 80009a0:	4618      	mov	r0, r3
 80009a2:	f002 f943 	bl	8002c2c <_ZNK11DriveStatus10getVoltageEv>
 80009a6:	4603      	mov	r3, r0
 80009a8:	461c      	mov	r4, r3
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	332c      	adds	r3, #44	; 0x2c
 80009ae:	4618      	mov	r0, r3
 80009b0:	f001 ff24 	bl	80027fc <_ZNK13DriveSettings22getUnderVoltageWarningEv>
 80009b4:	4603      	mov	r3, r0
 80009b6:	429c      	cmp	r4, r3
 80009b8:	bf34      	ite	cc
 80009ba:	2301      	movcc	r3, #1
 80009bc:	2300      	movcs	r3, #0
 80009be:	b2db      	uxtb	r3, r3
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d005      	beq.n	80009d0 <_ZN7AppMain4MainEv+0x110>
				driveStatus.setError(DriveStatus::E_UNDERVOLTAGE_WARNING);
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	3346      	adds	r3, #70	; 0x46
 80009c8:	2108      	movs	r1, #8
 80009ca:	4618      	mov	r0, r3
 80009cc:	f002 f8c2 	bl	8002b54 <_ZN11DriveStatus8setErrorENS_6_ERRORE>
			}

			if(driveStatus.getVoltage() < driveSettings.getUnderVoltageError()){
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	3346      	adds	r3, #70	; 0x46
 80009d4:	4618      	mov	r0, r3
 80009d6:	f002 f929 	bl	8002c2c <_ZNK11DriveStatus10getVoltageEv>
 80009da:	4603      	mov	r3, r0
 80009dc:	461c      	mov	r4, r3
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	332c      	adds	r3, #44	; 0x2c
 80009e2:	4618      	mov	r0, r3
 80009e4:	f001 feef 	bl	80027c6 <_ZNK13DriveSettings20getUnderVoltageErrorEv>
 80009e8:	4603      	mov	r3, r0
 80009ea:	429c      	cmp	r4, r3
 80009ec:	bf34      	ite	cc
 80009ee:	2301      	movcc	r3, #1
 80009f0:	2300      	movcs	r3, #0
 80009f2:	b2db      	uxtb	r3, r3
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d005      	beq.n	8000a04 <_ZN7AppMain4MainEv+0x144>
				driveStatus.setError(DriveStatus::E_UNDERVOLTAGE_ERROR);
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	3346      	adds	r3, #70	; 0x46
 80009fc:	2104      	movs	r1, #4
 80009fe:	4618      	mov	r0, r3
 8000a00:	f002 f8a8 	bl	8002b54 <_ZN11DriveStatus8setErrorENS_6_ERRORE>
			}

			if(driveStatus.getCurrent() > driveSettings.getOverCurrentWarning())
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	3346      	adds	r3, #70	; 0x46
 8000a08:	4618      	mov	r0, r3
 8000a0a:	f002 f8df 	bl	8002bcc <_ZNK11DriveStatus10getCurrentEv>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	461c      	mov	r4, r3
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	332c      	adds	r3, #44	; 0x2c
 8000a16:	4618      	mov	r0, r3
 8000a18:	f001 fe4e 	bl	80026b8 <_ZNK13DriveSettings21getOverCurrentWarningEv>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	429c      	cmp	r4, r3
 8000a20:	bf8c      	ite	hi
 8000a22:	2301      	movhi	r3, #1
 8000a24:	2300      	movls	r3, #0
 8000a26:	b2db      	uxtb	r3, r3
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d005      	beq.n	8000a38 <_ZN7AppMain4MainEv+0x178>
			{
				driveStatus.setError(DriveStatus::E_OVERCURRENT_WARNING);
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	3346      	adds	r3, #70	; 0x46
 8000a30:	2110      	movs	r1, #16
 8000a32:	4618      	mov	r0, r3
 8000a34:	f002 f88e 	bl	8002b54 <_ZN11DriveStatus8setErrorENS_6_ERRORE>
			}

			if(driveStatus.getCurrent() > driveSettings.getOverCurrentError())
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	3346      	adds	r3, #70	; 0x46
 8000a3c:	4618      	mov	r0, r3
 8000a3e:	f002 f8c5 	bl	8002bcc <_ZNK11DriveStatus10getCurrentEv>
 8000a42:	4603      	mov	r3, r0
 8000a44:	461c      	mov	r4, r3
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	332c      	adds	r3, #44	; 0x2c
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	f001 fe4f 	bl	80026ee <_ZNK13DriveSettings19getOverCurrentErrorEv>
 8000a50:	4603      	mov	r3, r0
 8000a52:	429c      	cmp	r4, r3
 8000a54:	bf8c      	ite	hi
 8000a56:	2301      	movhi	r3, #1
 8000a58:	2300      	movls	r3, #0
 8000a5a:	b2db      	uxtb	r3, r3
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d005      	beq.n	8000a6c <_ZN7AppMain4MainEv+0x1ac>
			{
				driveStatus.setError(DriveStatus::E_OVERCURRENT_ERROR);
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	3346      	adds	r3, #70	; 0x46
 8000a64:	2120      	movs	r1, #32
 8000a66:	4618      	mov	r0, r3
 8000a68:	f002 f874 	bl	8002b54 <_ZN11DriveStatus8setErrorENS_6_ERRORE>
			}

			if (driveStatus.getError() != DriveStatus::E_NO_ERROR)
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	3346      	adds	r3, #70	; 0x46
 8000a70:	4618      	mov	r0, r3
 8000a72:	f002 f863 	bl	8002b3c <_ZN11DriveStatus8getErrorEv>
 8000a76:	4603      	mov	r3, r0
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	bf14      	ite	ne
 8000a7c:	2301      	movne	r3, #1
 8000a7e:	2300      	moveq	r3, #0
 8000a80:	b2db      	uxtb	r3, r3
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d013      	beq.n	8000aae <_ZN7AppMain4MainEv+0x1ee>
			{
				drive.Stop();
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	338c      	adds	r3, #140	; 0x8c
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	f000 fee7 	bl	800185e <_ZN5Drive4StopEv>
				taskHandler.setDriveTaskEnable(false);
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	2100      	movs	r1, #0
 8000a94:	4618      	mov	r0, r3
 8000a96:	f002 f9e6 	bl	8002e66 <_ZN11TaskHandler18setDriveTaskEnableEb>
				taskHandler.setLEDTaskEnable(false);
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	2100      	movs	r1, #0
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	f002 f9ff 	bl	8002ea2 <_ZN11TaskHandler16setLEDTaskEnableEb>
				error.error2LED();
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	33a8      	adds	r3, #168	; 0xa8
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	f001 f885 	bl	8001bb8 <_ZN5Error9error2LEDEv>
			}
		}


		if (taskHandler.isLEDTask())
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	4618      	mov	r0, r3
 8000ab2:	f002 f9b0 	bl	8002e16 <_ZN11TaskHandler9isLEDTaskEv>
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	f43f af0a 	beq.w	80008d2 <_ZN7AppMain4MainEv+0x12>
		{
			led.Toggle();
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	337c      	adds	r3, #124	; 0x7c
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	f001 f939 	bl	8001d3a <_ZN3LED6ToggleEv>
			ledExt.Toggle();
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	3384      	adds	r3, #132	; 0x84
 8000acc:	4618      	mov	r0, r3
 8000ace:	f001 f934 	bl	8001d3a <_ZN3LED6ToggleEv>
		if (driveCommand.isReset())
 8000ad2:	e6fe      	b.n	80008d2 <_ZN7AppMain4MainEv+0x12>

08000ad4 <_ZN7AppMain7ADCReadEP17ADC_HandleTypeDef>:




void AppMain::ADCRead(ADC_HandleTypeDef *hadc)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b082      	sub	sp, #8
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
 8000adc:	6039      	str	r1, [r7, #0]
    currentSum = currentSum - currentArray[staticCounter] + adc1Buffer[0];
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	f893 30d8 	ldrb.w	r3, [r3, #216]	; 0xd8
 8000aea:	6879      	ldr	r1, [r7, #4]
 8000aec:	335c      	adds	r3, #92	; 0x5c
 8000aee:	005b      	lsls	r3, r3, #1
 8000af0:	440b      	add	r3, r1
 8000af2:	889b      	ldrh	r3, [r3, #4]
 8000af4:	1ad3      	subs	r3, r2, r3
 8000af6:	687a      	ldr	r2, [r7, #4]
 8000af8:	f8b2 20b8 	ldrh.w	r2, [r2, #184]	; 0xb8
 8000afc:	b212      	sxth	r2, r2
 8000afe:	441a      	add	r2, r3
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
    currentArray[staticCounter] = adc1Buffer[0];
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	f8b3 30b8 	ldrh.w	r3, [r3, #184]	; 0xb8
 8000b0c:	b21a      	sxth	r2, r3
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	f893 30d8 	ldrb.w	r3, [r3, #216]	; 0xd8
 8000b14:	b291      	uxth	r1, r2
 8000b16:	687a      	ldr	r2, [r7, #4]
 8000b18:	335c      	adds	r3, #92	; 0x5c
 8000b1a:	005b      	lsls	r3, r3, #1
 8000b1c:	4413      	add	r3, r2
 8000b1e:	460a      	mov	r2, r1
 8000b20:	809a      	strh	r2, [r3, #4]

    voltageSum = voltageSum - voltageArray[staticCounter] + adc1Buffer[1];
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	f893 30d8 	ldrb.w	r3, [r3, #216]	; 0xd8
 8000b2e:	6879      	ldr	r1, [r7, #4]
 8000b30:	3360      	adds	r3, #96	; 0x60
 8000b32:	005b      	lsls	r3, r3, #1
 8000b34:	440b      	add	r3, r1
 8000b36:	88db      	ldrh	r3, [r3, #6]
 8000b38:	1ad3      	subs	r3, r2, r3
 8000b3a:	687a      	ldr	r2, [r7, #4]
 8000b3c:	f8b2 20ba 	ldrh.w	r2, [r2, #186]	; 0xba
 8000b40:	b212      	sxth	r2, r2
 8000b42:	441a      	add	r2, r3
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
    voltageArray[staticCounter] = adc1Buffer[1];
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	f8b3 30ba 	ldrh.w	r3, [r3, #186]	; 0xba
 8000b50:	b21a      	sxth	r2, r3
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	f893 30d8 	ldrb.w	r3, [r3, #216]	; 0xd8
 8000b58:	b291      	uxth	r1, r2
 8000b5a:	687a      	ldr	r2, [r7, #4]
 8000b5c:	3360      	adds	r3, #96	; 0x60
 8000b5e:	005b      	lsls	r3, r3, #1
 8000b60:	4413      	add	r3, r2
 8000b62:	460a      	mov	r2, r1
 8000b64:	80da      	strh	r2, [r3, #6]


    if (staticCounter == MEAN_VALUE_SIZE-1)
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	f893 30d8 	ldrb.w	r3, [r3, #216]	; 0xd8
 8000b6c:	2b04      	cmp	r3, #4
 8000b6e:	d104      	bne.n	8000b7a <_ZN7AppMain7ADCReadEP17ADC_HandleTypeDef+0xa6>
    {
        staticCounter = 0;
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	2200      	movs	r2, #0
 8000b74:	f883 20d8 	strb.w	r2, [r3, #216]	; 0xd8
 8000b78:	e007      	b.n	8000b8a <_ZN7AppMain7ADCReadEP17ADC_HandleTypeDef+0xb6>
    }
    else
    {
        staticCounter++;
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	f893 30d8 	ldrb.w	r3, [r3, #216]	; 0xd8
 8000b80:	3301      	adds	r3, #1
 8000b82:	b2da      	uxtb	r2, r3
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	f883 20d8 	strb.w	r2, [r3, #216]	; 0xd8
    }


	driveStatus.setCurrent(currentSum/MEAN_VALUE_SIZE);
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	f103 0246 	add.w	r2, r3, #70	; 0x46
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 8000b96:	4911      	ldr	r1, [pc, #68]	; (8000bdc <_ZN7AppMain7ADCReadEP17ADC_HandleTypeDef+0x108>)
 8000b98:	fba1 1303 	umull	r1, r3, r1, r3
 8000b9c:	089b      	lsrs	r3, r3, #2
 8000b9e:	b29b      	uxth	r3, r3
 8000ba0:	4619      	mov	r1, r3
 8000ba2:	4610      	mov	r0, r2
 8000ba4:	f002 f833 	bl	8002c0e <_ZN11DriveStatus10setCurrentEt>
	driveStatus.setVoltage(voltageSum/MEAN_VALUE_SIZE);
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	f103 0246 	add.w	r2, r3, #70	; 0x46
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8000bb4:	4909      	ldr	r1, [pc, #36]	; (8000bdc <_ZN7AppMain7ADCReadEP17ADC_HandleTypeDef+0x108>)
 8000bb6:	fba1 1303 	umull	r1, r3, r1, r3
 8000bba:	089b      	lsrs	r3, r3, #2
 8000bbc:	b29b      	uxth	r3, r3
 8000bbe:	4619      	mov	r1, r3
 8000bc0:	4610      	mov	r0, r2
 8000bc2:	f002 f841 	bl	8002c48 <_ZN11DriveStatus10setVoltageEt>

	//restart ADC DMA Conversion
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc1Buffer, BUFFER_SIZE_ADC1);
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	33b8      	adds	r3, #184	; 0xb8
 8000bca:	2202      	movs	r2, #2
 8000bcc:	4619      	mov	r1, r3
 8000bce:	4804      	ldr	r0, [pc, #16]	; (8000be0 <_ZN7AppMain7ADCReadEP17ADC_HandleTypeDef+0x10c>)
 8000bd0:	f003 fbf2 	bl	80043b8 <HAL_ADC_Start_DMA>
}
 8000bd4:	bf00      	nop
 8000bd6:	3708      	adds	r7, #8
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	bd80      	pop	{r7, pc}
 8000bdc:	cccccccd 	.word	0xcccccccd
 8000be0:	20000214 	.word	0x20000214

08000be4 <_ZN7BaseCOMC1EP11DriveStatusP13DriveSettingsP12DriveCommand>:

#include "BaseCOM.h"
#include "../AppMain/Defines.h"
#include "../Tools/TypeConverter.h"

BaseCOM::BaseCOM(DriveStatus *driveStatus, DriveSettings *driveSettings,
 8000be4:	b480      	push	{r7}
 8000be6:	b085      	sub	sp, #20
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	60f8      	str	r0, [r7, #12]
 8000bec:	60b9      	str	r1, [r7, #8]
 8000bee:	607a      	str	r2, [r7, #4]
 8000bf0:	603b      	str	r3, [r7, #0]
		DriveCommand *driveCommand)
{
	this->driveSettings = driveSettings;
 8000bf2:	68fb      	ldr	r3, [r7, #12]
 8000bf4:	687a      	ldr	r2, [r7, #4]
 8000bf6:	601a      	str	r2, [r3, #0]
	this->driveStatus = driveStatus;
 8000bf8:	68fb      	ldr	r3, [r7, #12]
 8000bfa:	68ba      	ldr	r2, [r7, #8]
 8000bfc:	605a      	str	r2, [r3, #4]
	this->driveCommand = driveCommand;
 8000bfe:	68fb      	ldr	r3, [r7, #12]
 8000c00:	683a      	ldr	r2, [r7, #0]
 8000c02:	609a      	str	r2, [r3, #8]
}
 8000c04:	68fb      	ldr	r3, [r7, #12]
 8000c06:	4618      	mov	r0, r3
 8000c08:	3714      	adds	r7, #20
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c10:	4770      	bx	lr
	...

08000c14 <_ZN7BaseCOM11GetSettingsEh>:


uint8_t* BaseCOM::GetSettings(uint8_t addr)
{
 8000c14:	b590      	push	{r4, r7, lr}
 8000c16:	b083      	sub	sp, #12
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
 8000c1c:	460b      	mov	r3, r1
 8000c1e:	70fb      	strb	r3, [r7, #3]

	data2send[0] = 0x1F;
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	221f      	movs	r2, #31
 8000c24:	731a      	strb	r2, [r3, #12]
	data2send[1] = driveSettings->getDeviceAddress();
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	f001 fd02 	bl	8002634 <_ZNK13DriveSettings16getDeviceAddressEv>
 8000c30:	4603      	mov	r3, r0
 8000c32:	461a      	mov	r2, r3
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	735a      	strb	r2, [r3, #13]
	data2send[2] = GET_COMMAND;
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	2212      	movs	r2, #18
 8000c3c:	739a      	strb	r2, [r3, #14]
	data2send[3] = addr;
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	78fa      	ldrb	r2, [r7, #3]
 8000c42:	73da      	strb	r2, [r3, #15]

	switch (addr)
 8000c44:	78fb      	ldrb	r3, [r7, #3]
 8000c46:	3b10      	subs	r3, #16
 8000c48:	2b10      	cmp	r3, #16
 8000c4a:	f200 80d3 	bhi.w	8000df4 <_ZN7BaseCOM11GetSettingsEh+0x1e0>
 8000c4e:	a201      	add	r2, pc, #4	; (adr r2, 8000c54 <_ZN7BaseCOM11GetSettingsEh+0x40>)
 8000c50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c54:	08000c99 	.word	0x08000c99
 8000c58:	08000cb7 	.word	0x08000cb7
 8000c5c:	08000cd5 	.word	0x08000cd5
 8000c60:	08000cf3 	.word	0x08000cf3
 8000c64:	08000d11 	.word	0x08000d11
 8000c68:	08000d2f 	.word	0x08000d2f
 8000c6c:	08000d4b 	.word	0x08000d4b
 8000c70:	08000d69 	.word	0x08000d69
 8000c74:	08000d87 	.word	0x08000d87
 8000c78:	08000da5 	.word	0x08000da5
 8000c7c:	08000dc3 	.word	0x08000dc3
 8000c80:	08000df5 	.word	0x08000df5
 8000c84:	08000df5 	.word	0x08000df5
 8000c88:	08000df5 	.word	0x08000df5
 8000c8c:	08000df5 	.word	0x08000df5
 8000c90:	08000df5 	.word	0x08000df5
 8000c94:	08000de1 	.word	0x08000de1
	{
		case TEACH_TORQUE_ADDR:
			TypeConverter::uint16ToByte(data2send,
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	f103 040c 	add.w	r4, r3, #12
					driveSettings->getTeachTroque(), 4);
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	681b      	ldr	r3, [r3, #0]
			TypeConverter::uint16ToByte(data2send,
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	f001 fd74 	bl	8002790 <_ZNK13DriveSettings14getTeachTroqueEv>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	2204      	movs	r2, #4
 8000cac:	4619      	mov	r1, r3
 8000cae:	4620      	mov	r0, r4
 8000cb0:	f002 f906 	bl	8002ec0 <_ZN13TypeConverter12uint16ToByteEPhth>
			break;
 8000cb4:	e0a2      	b.n	8000dfc <_ZN7BaseCOM11GetSettingsEh+0x1e8>
		case TEACH_SPEED_ADDR:
			TypeConverter::uint16ToByte(data2send,
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	f103 040c 	add.w	r4, r3, #12
					driveSettings->getTeachSpeed(), 4);
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	681b      	ldr	r3, [r3, #0]
			TypeConverter::uint16ToByte(data2send,
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	f001 fd4a 	bl	800275a <_ZNK13DriveSettings13getTeachSpeedEv>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	2204      	movs	r2, #4
 8000cca:	4619      	mov	r1, r3
 8000ccc:	4620      	mov	r0, r4
 8000cce:	f002 f8f7 	bl	8002ec0 <_ZN13TypeConverter12uint16ToByteEPhth>
			break;
 8000cd2:	e093      	b.n	8000dfc <_ZN7BaseCOM11GetSettingsEh+0x1e8>
		case CLAMPING_TORQUE_ADDR:
			TypeConverter::uint16ToByte(data2send,
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	f103 040c 	add.w	r4, r3, #12
					driveSettings->getClampingTorque(), 4);
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	681b      	ldr	r3, [r3, #0]
			TypeConverter::uint16ToByte(data2send,
 8000cde:	4618      	mov	r0, r3
 8000ce0:	f001 fc8d 	bl	80025fe <_ZNK13DriveSettings17getClampingTorqueEv>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	2204      	movs	r2, #4
 8000ce8:	4619      	mov	r1, r3
 8000cea:	4620      	mov	r0, r4
 8000cec:	f002 f8e8 	bl	8002ec0 <_ZN13TypeConverter12uint16ToByteEPhth>
			break;
 8000cf0:	e084      	b.n	8000dfc <_ZN7BaseCOM11GetSettingsEh+0x1e8>
		case CLAMPING_SPEED_ADDR:
			TypeConverter::uint16ToByte(data2send,
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	f103 040c 	add.w	r4, r3, #12
					driveSettings->getClampingSpeed(), 4);
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	681b      	ldr	r3, [r3, #0]
			TypeConverter::uint16ToByte(data2send,
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	f001 fc63 	bl	80025c8 <_ZNK13DriveSettings16getClampingSpeedEv>
 8000d02:	4603      	mov	r3, r0
 8000d04:	2204      	movs	r2, #4
 8000d06:	4619      	mov	r1, r3
 8000d08:	4620      	mov	r0, r4
 8000d0a:	f002 f8d9 	bl	8002ec0 <_ZN13TypeConverter12uint16ToByteEPhth>
			break;
 8000d0e:	e075      	b.n	8000dfc <_ZN7BaseCOM11GetSettingsEh+0x1e8>
		case SELF_SHUTDOWN_DELAY_ADDR:
			TypeConverter::uint16ToByte(data2send,
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	f103 040c 	add.w	r4, r3, #12
					driveSettings->getSelfShutdownDelay(), 4);
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	681b      	ldr	r3, [r3, #0]
			TypeConverter::uint16ToByte(data2send,
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	f001 fd02 	bl	8002724 <_ZNK13DriveSettings20getSelfShutdownDelayEv>
 8000d20:	4603      	mov	r3, r0
 8000d22:	2204      	movs	r2, #4
 8000d24:	4619      	mov	r1, r3
 8000d26:	4620      	mov	r0, r4
 8000d28:	f002 f8ca 	bl	8002ec0 <_ZN13TypeConverter12uint16ToByteEPhth>
			break;
 8000d2c:	e066      	b.n	8000dfc <_ZN7BaseCOM11GetSettingsEh+0x1e8>
		case IN_POS_DIFF_ADDR:
			TypeConverter::uint16ToByte(data2send,
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	f103 040c 	add.w	r4, r3, #12
					driveSettings->getInPosDiff(), 4);
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	681b      	ldr	r3, [r3, #0]
			TypeConverter::uint16ToByte(data2send,
 8000d38:	4618      	mov	r0, r3
 8000d3a:	f001 fc87 	bl	800264c <_ZNK13DriveSettings12getInPosDiffEv>
 8000d3e:	4603      	mov	r3, r0
 8000d40:	2204      	movs	r2, #4
 8000d42:	4619      	mov	r1, r3
 8000d44:	4620      	mov	r0, r4
 8000d46:	f002 f8bb 	bl	8002ec0 <_ZN13TypeConverter12uint16ToByteEPhth>
		case OPENING_DISTANCE_ADDR:
			TypeConverter::uint16ToByte(data2send,
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	f103 040c 	add.w	r4, r3, #12
					driveSettings->getOpeningDistance(), 4);
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	681b      	ldr	r3, [r3, #0]
			TypeConverter::uint16ToByte(data2send,
 8000d54:	4618      	mov	r0, r3
 8000d56:	f001 fc94 	bl	8002682 <_ZNK13DriveSettings18getOpeningDistanceEv>
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	2204      	movs	r2, #4
 8000d5e:	4619      	mov	r1, r3
 8000d60:	4620      	mov	r0, r4
 8000d62:	f002 f8ad 	bl	8002ec0 <_ZN13TypeConverter12uint16ToByteEPhth>
			break;
 8000d66:	e049      	b.n	8000dfc <_ZN7BaseCOM11GetSettingsEh+0x1e8>
		case UNDERVOLTAGE_WARNING_ADDR:
			TypeConverter::uint16ToByte(data2send,
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	f103 040c 	add.w	r4, r3, #12
					driveSettings->getUnderVoltageWarning(),4);
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	681b      	ldr	r3, [r3, #0]
			TypeConverter::uint16ToByte(data2send,
 8000d72:	4618      	mov	r0, r3
 8000d74:	f001 fd42 	bl	80027fc <_ZNK13DriveSettings22getUnderVoltageWarningEv>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	2204      	movs	r2, #4
 8000d7c:	4619      	mov	r1, r3
 8000d7e:	4620      	mov	r0, r4
 8000d80:	f002 f89e 	bl	8002ec0 <_ZN13TypeConverter12uint16ToByteEPhth>
			break;
 8000d84:	e03a      	b.n	8000dfc <_ZN7BaseCOM11GetSettingsEh+0x1e8>
		case UNDERVOLTAGE_ERROR_ADDR:
			TypeConverter::uint16ToByte(data2send,
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	f103 040c 	add.w	r4, r3, #12
					driveSettings->getUnderVoltageError(), 4);
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	681b      	ldr	r3, [r3, #0]
			TypeConverter::uint16ToByte(data2send,
 8000d90:	4618      	mov	r0, r3
 8000d92:	f001 fd18 	bl	80027c6 <_ZNK13DriveSettings20getUnderVoltageErrorEv>
 8000d96:	4603      	mov	r3, r0
 8000d98:	2204      	movs	r2, #4
 8000d9a:	4619      	mov	r1, r3
 8000d9c:	4620      	mov	r0, r4
 8000d9e:	f002 f88f 	bl	8002ec0 <_ZN13TypeConverter12uint16ToByteEPhth>
			break;
 8000da2:	e02b      	b.n	8000dfc <_ZN7BaseCOM11GetSettingsEh+0x1e8>
		case OVER_CURRENT_WARNING_ADDR:
			TypeConverter::uint16ToByte(data2send,
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	f103 040c 	add.w	r4, r3, #12
					driveSettings->getOverCurrentWarning(), 4);
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	681b      	ldr	r3, [r3, #0]
			TypeConverter::uint16ToByte(data2send,
 8000dae:	4618      	mov	r0, r3
 8000db0:	f001 fc82 	bl	80026b8 <_ZNK13DriveSettings21getOverCurrentWarningEv>
 8000db4:	4603      	mov	r3, r0
 8000db6:	2204      	movs	r2, #4
 8000db8:	4619      	mov	r1, r3
 8000dba:	4620      	mov	r0, r4
 8000dbc:	f002 f880 	bl	8002ec0 <_ZN13TypeConverter12uint16ToByteEPhth>
			break;
 8000dc0:	e01c      	b.n	8000dfc <_ZN7BaseCOM11GetSettingsEh+0x1e8>
		case OVER_CURRENT_ERROR_ADDR:
			TypeConverter::uint16ToByte(data2send,
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	f103 040c 	add.w	r4, r3, #12
					driveSettings->getOverCurrentError(), 4);
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	681b      	ldr	r3, [r3, #0]
			TypeConverter::uint16ToByte(data2send,
 8000dcc:	4618      	mov	r0, r3
 8000dce:	f001 fc8e 	bl	80026ee <_ZNK13DriveSettings19getOverCurrentErrorEv>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2204      	movs	r2, #4
 8000dd6:	4619      	mov	r1, r3
 8000dd8:	4620      	mov	r0, r4
 8000dda:	f002 f871 	bl	8002ec0 <_ZN13TypeConverter12uint16ToByteEPhth>
			break;
 8000dde:	e00d      	b.n	8000dfc <_ZN7BaseCOM11GetSettingsEh+0x1e8>
		case DEVICE_ADDRESS_ADDR:
			data2send[4] = driveSettings->getDeviceAddress();
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	4618      	mov	r0, r3
 8000de6:	f001 fc25 	bl	8002634 <_ZNK13DriveSettings16getDeviceAddressEv>
 8000dea:	4603      	mov	r3, r0
 8000dec:	461a      	mov	r2, r3
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	741a      	strb	r2, [r3, #16]
			break;
 8000df2:	e003      	b.n	8000dfc <_ZN7BaseCOM11GetSettingsEh+0x1e8>
		default:
			data2send[1] = 0x1D;
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	221d      	movs	r2, #29
 8000df8:	735a      	strb	r2, [r3, #13]
			break;
 8000dfa:	bf00      	nop
	}
	data2send[6] = CRC8(data2send, 6);
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	330c      	adds	r3, #12
 8000e00:	2206      	movs	r2, #6
 8000e02:	4619      	mov	r1, r3
 8000e04:	6878      	ldr	r0, [r7, #4]
 8000e06:	f000 faa3 	bl	8001350 <_ZN7BaseCOM4CRC8EPhh>
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	461a      	mov	r2, r3
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	749a      	strb	r2, [r3, #18]
	return data2send;
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	330c      	adds	r3, #12
}
 8000e16:	4618      	mov	r0, r3
 8000e18:	370c      	adds	r7, #12
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bd90      	pop	{r4, r7, pc}
 8000e1e:	bf00      	nop

08000e20 <_ZN7BaseCOM9GetStatusEh>:


uint8_t* BaseCOM::GetStatus(uint8_t addr)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b082      	sub	sp, #8
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
 8000e28:	460b      	mov	r3, r1
 8000e2a:	70fb      	strb	r3, [r7, #3]

	data2send[0] = 0x1F;
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	221f      	movs	r2, #31
 8000e30:	731a      	strb	r2, [r3, #12]
	data2send[1] = driveSettings->getDeviceAddress();
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	4618      	mov	r0, r3
 8000e38:	f001 fbfc 	bl	8002634 <_ZNK13DriveSettings16getDeviceAddressEv>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	461a      	mov	r2, r3
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	735a      	strb	r2, [r3, #13]
	data2send[2] = GET_STATUS;
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	2213      	movs	r2, #19
 8000e48:	739a      	strb	r2, [r3, #14]
	data2send[3] = addr;
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	78fa      	ldrb	r2, [r7, #3]
 8000e4e:	73da      	strb	r2, [r3, #15]

	switch (addr)
 8000e50:	78fb      	ldrb	r3, [r7, #3]
 8000e52:	3b01      	subs	r3, #1
 8000e54:	2b08      	cmp	r3, #8
 8000e56:	d864      	bhi.n	8000f22 <_ZN7BaseCOM9GetStatusEh+0x102>
 8000e58:	a201      	add	r2, pc, #4	; (adr r2, 8000e60 <_ZN7BaseCOM9GetStatusEh+0x40>)
 8000e5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e5e:	bf00      	nop
 8000e60:	08000e85 	.word	0x08000e85
 8000e64:	08000e99 	.word	0x08000e99
 8000e68:	08000ead 	.word	0x08000ead
 8000e6c:	08000ec1 	.word	0x08000ec1
 8000e70:	08000ed5 	.word	0x08000ed5
 8000e74:	08000f23 	.word	0x08000f23
 8000e78:	08000ee9 	.word	0x08000ee9
 8000e7c:	08000efd 	.word	0x08000efd
 8000e80:	08000f11 	.word	0x08000f11
	{
		case CLOSE_ADDR:
			data2send[4] = driveStatus->isClose();
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	685b      	ldr	r3, [r3, #4]
 8000e88:	4618      	mov	r0, r3
 8000e8a:	f001 fd85 	bl	8002998 <_ZN11DriveStatus7isCloseEv>
 8000e8e:	4603      	mov	r3, r0
 8000e90:	461a      	mov	r2, r3
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	741a      	strb	r2, [r3, #16]
			break;
 8000e96:	e048      	b.n	8000f2a <_ZN7BaseCOM9GetStatusEh+0x10a>
		case OPEN_ADDR:
			data2send[4] = driveStatus->isOpen();
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	685b      	ldr	r3, [r3, #4]
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	f001 fd9e 	bl	80029de <_ZN11DriveStatus6isOpenEv>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	461a      	mov	r2, r3
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	741a      	strb	r2, [r3, #16]
			break;
 8000eaa:	e03e      	b.n	8000f2a <_ZN7BaseCOM9GetStatusEh+0x10a>
		case TEACH_ADDR:
			data2send[4] = driveStatus->isTeach();
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	685b      	ldr	r3, [r3, #4]
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	f001 fe20 	bl	8002af6 <_ZN11DriveStatus7isTeachEv>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	461a      	mov	r2, r3
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	741a      	strb	r2, [r3, #16]
			break;
 8000ebe:	e034      	b.n	8000f2a <_ZN7BaseCOM9GetStatusEh+0x10a>
		case RESET_ADDR:
			data2send[4] = driveStatus->isReset();
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	685b      	ldr	r3, [r3, #4]
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	f001 fdd0 	bl	8002a6a <_ZN11DriveStatus7isResetEv>
 8000eca:	4603      	mov	r3, r0
 8000ecc:	461a      	mov	r2, r3
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	741a      	strb	r2, [r3, #16]
			break;
 8000ed2:	e02a      	b.n	8000f2a <_ZN7BaseCOM9GetStatusEh+0x10a>
		case ENABLE_ADDR:
			data2send[4] = driveStatus->isEnable();
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	685b      	ldr	r3, [r3, #4]
 8000ed8:	4618      	mov	r0, r3
 8000eda:	f001 fda3 	bl	8002a24 <_ZN11DriveStatus8isEnableEv>
 8000ede:	4603      	mov	r3, r0
 8000ee0:	461a      	mov	r2, r3
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	741a      	strb	r2, [r3, #16]
			break;
 8000ee6:	e020      	b.n	8000f2a <_ZN7BaseCOM9GetStatusEh+0x10a>
		case STOP_ADDR:
			data2send[4] = driveStatus->isStop();
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	685b      	ldr	r3, [r3, #4]
 8000eec:	4618      	mov	r0, r3
 8000eee:	f001 fddf 	bl	8002ab0 <_ZN11DriveStatus6isStopEv>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	461a      	mov	r2, r3
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	741a      	strb	r2, [r3, #16]
			break;
 8000efa:	e016      	b.n	8000f2a <_ZN7BaseCOM9GetStatusEh+0x10a>
		case ERROR_ADDR:
			data2send[4] = driveStatus->getError();
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	685b      	ldr	r3, [r3, #4]
 8000f00:	4618      	mov	r0, r3
 8000f02:	f001 fe1b 	bl	8002b3c <_ZN11DriveStatus8getErrorEv>
 8000f06:	4603      	mov	r3, r0
 8000f08:	461a      	mov	r2, r3
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	741a      	strb	r2, [r3, #16]
			break;
 8000f0e:	e00c      	b.n	8000f2a <_ZN7BaseCOM9GetStatusEh+0x10a>
		case STATUS_ADDR:
			data2send[4] = driveStatus->getStatus();
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	685b      	ldr	r3, [r3, #4]
 8000f14:	4618      	mov	r0, r3
 8000f16:	f001 fe31 	bl	8002b7c <_ZNK11DriveStatus9getStatusEv>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	461a      	mov	r2, r3
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	741a      	strb	r2, [r3, #16]
		default:
			data2send[0] = 0x1D;
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	221d      	movs	r2, #29
 8000f26:	731a      	strb	r2, [r3, #12]
			break;
 8000f28:	bf00      	nop
	}
	data2send[6] = CRC8(data2send, 6);
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	330c      	adds	r3, #12
 8000f2e:	2206      	movs	r2, #6
 8000f30:	4619      	mov	r1, r3
 8000f32:	6878      	ldr	r0, [r7, #4]
 8000f34:	f000 fa0c 	bl	8001350 <_ZN7BaseCOM4CRC8EPhh>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	461a      	mov	r2, r3
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	749a      	strb	r2, [r3, #18]

	return data2send;
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	330c      	adds	r3, #12
}
 8000f44:	4618      	mov	r0, r3
 8000f46:	3708      	adds	r7, #8
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	bd80      	pop	{r7, pc}

08000f4c <_ZN7BaseCOM11SetSettingsEPh>:
}



void BaseCOM::SetSettings(uint8_t *data)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b084      	sub	sp, #16
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
 8000f54:	6039      	str	r1, [r7, #0]
	//data[2] = command (readCommand, readSettings, readStatus, writeCommand...)
	//data[3] = reg addr (close, open, setTeach...)
	//data[4..n] = Payload
	//data[6] = crc

	uint16_t value = 0;
 8000f56:	2300      	movs	r3, #0
 8000f58:	81fb      	strh	r3, [r7, #14]
	switch (data[3])
 8000f5a:	683b      	ldr	r3, [r7, #0]
 8000f5c:	3303      	adds	r3, #3
 8000f5e:	781b      	ldrb	r3, [r3, #0]
 8000f60:	3b10      	subs	r3, #16
 8000f62:	2b0a      	cmp	r3, #10
 8000f64:	f200 80f6 	bhi.w	8001154 <_ZN7BaseCOM11SetSettingsEPh+0x208>
 8000f68:	a201      	add	r2, pc, #4	; (adr r2, 8000f70 <_ZN7BaseCOM11SetSettingsEPh+0x24>)
 8000f6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f6e:	bf00      	nop
 8000f70:	08000f9d 	.word	0x08000f9d
 8000f74:	08000fc5 	.word	0x08000fc5
 8000f78:	08000fed 	.word	0x08000fed
 8000f7c:	08001015 	.word	0x08001015
 8000f80:	080010dd 	.word	0x080010dd
 8000f84:	0800103d 	.word	0x0800103d
 8000f88:	08001065 	.word	0x08001065
 8000f8c:	08001105 	.word	0x08001105
 8000f90:	0800112d 	.word	0x0800112d
 8000f94:	0800108d 	.word	0x0800108d
 8000f98:	080010b5 	.word	0x080010b5
	{
		case TEACH_TORQUE_ADDR:
			value = ((uint16_t) data[5]) << 7 | data[4];
 8000f9c:	683b      	ldr	r3, [r7, #0]
 8000f9e:	3305      	adds	r3, #5
 8000fa0:	781b      	ldrb	r3, [r3, #0]
 8000fa2:	01db      	lsls	r3, r3, #7
 8000fa4:	b21a      	sxth	r2, r3
 8000fa6:	683b      	ldr	r3, [r7, #0]
 8000fa8:	3304      	adds	r3, #4
 8000faa:	781b      	ldrb	r3, [r3, #0]
 8000fac:	b21b      	sxth	r3, r3
 8000fae:	4313      	orrs	r3, r2
 8000fb0:	b21b      	sxth	r3, r3
 8000fb2:	81fb      	strh	r3, [r7, #14]
			driveSettings->setTeachTroque(value);
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	89fa      	ldrh	r2, [r7, #14]
 8000fba:	4611      	mov	r1, r2
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	f001 fbf3 	bl	80027a8 <_ZN13DriveSettings14setTeachTroqueEt>
			break;
 8000fc2:	e0c8      	b.n	8001156 <_ZN7BaseCOM11SetSettingsEPh+0x20a>
		case TEACH_SPEED_ADDR:
			value = ((uint16_t) data[5]) << 7 | data[4];
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	3305      	adds	r3, #5
 8000fc8:	781b      	ldrb	r3, [r3, #0]
 8000fca:	01db      	lsls	r3, r3, #7
 8000fcc:	b21a      	sxth	r2, r3
 8000fce:	683b      	ldr	r3, [r7, #0]
 8000fd0:	3304      	adds	r3, #4
 8000fd2:	781b      	ldrb	r3, [r3, #0]
 8000fd4:	b21b      	sxth	r3, r3
 8000fd6:	4313      	orrs	r3, r2
 8000fd8:	b21b      	sxth	r3, r3
 8000fda:	81fb      	strh	r3, [r7, #14]
			driveSettings->setTeachSpeed(value);
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	89fa      	ldrh	r2, [r7, #14]
 8000fe2:	4611      	mov	r1, r2
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	f001 fbc4 	bl	8002772 <_ZN13DriveSettings13setTeachSpeedEt>
			break;
 8000fea:	e0b4      	b.n	8001156 <_ZN7BaseCOM11SetSettingsEPh+0x20a>
		case CLAMPING_TORQUE_ADDR:
			value = ((uint16_t) data[5]) << 7 | data[4];
 8000fec:	683b      	ldr	r3, [r7, #0]
 8000fee:	3305      	adds	r3, #5
 8000ff0:	781b      	ldrb	r3, [r3, #0]
 8000ff2:	01db      	lsls	r3, r3, #7
 8000ff4:	b21a      	sxth	r2, r3
 8000ff6:	683b      	ldr	r3, [r7, #0]
 8000ff8:	3304      	adds	r3, #4
 8000ffa:	781b      	ldrb	r3, [r3, #0]
 8000ffc:	b21b      	sxth	r3, r3
 8000ffe:	4313      	orrs	r3, r2
 8001000:	b21b      	sxth	r3, r3
 8001002:	81fb      	strh	r3, [r7, #14]
			driveSettings->setClampingTorque(value);
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	89fa      	ldrh	r2, [r7, #14]
 800100a:	4611      	mov	r1, r2
 800100c:	4618      	mov	r0, r3
 800100e:	f001 fb02 	bl	8002616 <_ZN13DriveSettings17setClampingTorqueEt>
			break;
 8001012:	e0a0      	b.n	8001156 <_ZN7BaseCOM11SetSettingsEPh+0x20a>
		case CLAMPING_SPEED_ADDR:
			value = ((uint16_t) data[5]) << 7 | data[4];
 8001014:	683b      	ldr	r3, [r7, #0]
 8001016:	3305      	adds	r3, #5
 8001018:	781b      	ldrb	r3, [r3, #0]
 800101a:	01db      	lsls	r3, r3, #7
 800101c:	b21a      	sxth	r2, r3
 800101e:	683b      	ldr	r3, [r7, #0]
 8001020:	3304      	adds	r3, #4
 8001022:	781b      	ldrb	r3, [r3, #0]
 8001024:	b21b      	sxth	r3, r3
 8001026:	4313      	orrs	r3, r2
 8001028:	b21b      	sxth	r3, r3
 800102a:	81fb      	strh	r3, [r7, #14]
			driveSettings->setClampingSpeed(value);
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	89fa      	ldrh	r2, [r7, #14]
 8001032:	4611      	mov	r1, r2
 8001034:	4618      	mov	r0, r3
 8001036:	f001 fad3 	bl	80025e0 <_ZN13DriveSettings16setClampingSpeedEt>
			break;
 800103a:	e08c      	b.n	8001156 <_ZN7BaseCOM11SetSettingsEPh+0x20a>
		case IN_POS_DIFF_ADDR:
			value = ((uint16_t) data[5]) << 7 | data[4];
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	3305      	adds	r3, #5
 8001040:	781b      	ldrb	r3, [r3, #0]
 8001042:	01db      	lsls	r3, r3, #7
 8001044:	b21a      	sxth	r2, r3
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	3304      	adds	r3, #4
 800104a:	781b      	ldrb	r3, [r3, #0]
 800104c:	b21b      	sxth	r3, r3
 800104e:	4313      	orrs	r3, r2
 8001050:	b21b      	sxth	r3, r3
 8001052:	81fb      	strh	r3, [r7, #14]
			driveSettings->setInPosDiff(value);
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	89fa      	ldrh	r2, [r7, #14]
 800105a:	4611      	mov	r1, r2
 800105c:	4618      	mov	r0, r3
 800105e:	f001 fb01 	bl	8002664 <_ZN13DriveSettings12setInPosDiffEt>
			break;
 8001062:	e078      	b.n	8001156 <_ZN7BaseCOM11SetSettingsEPh+0x20a>
		case OPENING_DISTANCE_ADDR:
			value = ((uint16_t) data[5]) << 7 | data[4];
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	3305      	adds	r3, #5
 8001068:	781b      	ldrb	r3, [r3, #0]
 800106a:	01db      	lsls	r3, r3, #7
 800106c:	b21a      	sxth	r2, r3
 800106e:	683b      	ldr	r3, [r7, #0]
 8001070:	3304      	adds	r3, #4
 8001072:	781b      	ldrb	r3, [r3, #0]
 8001074:	b21b      	sxth	r3, r3
 8001076:	4313      	orrs	r3, r2
 8001078:	b21b      	sxth	r3, r3
 800107a:	81fb      	strh	r3, [r7, #14]
			driveSettings->setOpeningDistance(value);
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	89fa      	ldrh	r2, [r7, #14]
 8001082:	4611      	mov	r1, r2
 8001084:	4618      	mov	r0, r3
 8001086:	f001 fb08 	bl	800269a <_ZN13DriveSettings18setOpeningDistanceEt>
			break;
 800108a:	e064      	b.n	8001156 <_ZN7BaseCOM11SetSettingsEPh+0x20a>
		case OVER_CURRENT_WARNING_ADDR:
			value = ((uint16_t) data[5]) << 7 | data[4];
 800108c:	683b      	ldr	r3, [r7, #0]
 800108e:	3305      	adds	r3, #5
 8001090:	781b      	ldrb	r3, [r3, #0]
 8001092:	01db      	lsls	r3, r3, #7
 8001094:	b21a      	sxth	r2, r3
 8001096:	683b      	ldr	r3, [r7, #0]
 8001098:	3304      	adds	r3, #4
 800109a:	781b      	ldrb	r3, [r3, #0]
 800109c:	b21b      	sxth	r3, r3
 800109e:	4313      	orrs	r3, r2
 80010a0:	b21b      	sxth	r3, r3
 80010a2:	81fb      	strh	r3, [r7, #14]
			driveSettings->setOverCurrentWarning(value);
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	89fa      	ldrh	r2, [r7, #14]
 80010aa:	4611      	mov	r1, r2
 80010ac:	4618      	mov	r0, r3
 80010ae:	f001 fb0f 	bl	80026d0 <_ZN13DriveSettings21setOverCurrentWarningEt>
			break;
 80010b2:	e050      	b.n	8001156 <_ZN7BaseCOM11SetSettingsEPh+0x20a>
		case OVER_CURRENT_ERROR_ADDR:
			value = ((uint16_t) data[5]) << 7 | data[4];
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	3305      	adds	r3, #5
 80010b8:	781b      	ldrb	r3, [r3, #0]
 80010ba:	01db      	lsls	r3, r3, #7
 80010bc:	b21a      	sxth	r2, r3
 80010be:	683b      	ldr	r3, [r7, #0]
 80010c0:	3304      	adds	r3, #4
 80010c2:	781b      	ldrb	r3, [r3, #0]
 80010c4:	b21b      	sxth	r3, r3
 80010c6:	4313      	orrs	r3, r2
 80010c8:	b21b      	sxth	r3, r3
 80010ca:	81fb      	strh	r3, [r7, #14]
			driveSettings->setOverCurrentError(value);
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	89fa      	ldrh	r2, [r7, #14]
 80010d2:	4611      	mov	r1, r2
 80010d4:	4618      	mov	r0, r3
 80010d6:	f001 fb16 	bl	8002706 <_ZN13DriveSettings19setOverCurrentErrorEt>
			break;
 80010da:	e03c      	b.n	8001156 <_ZN7BaseCOM11SetSettingsEPh+0x20a>
		case SELF_SHUTDOWN_DELAY_ADDR:
			value = ((uint16_t) data[5]) << 7 | data[4];
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	3305      	adds	r3, #5
 80010e0:	781b      	ldrb	r3, [r3, #0]
 80010e2:	01db      	lsls	r3, r3, #7
 80010e4:	b21a      	sxth	r2, r3
 80010e6:	683b      	ldr	r3, [r7, #0]
 80010e8:	3304      	adds	r3, #4
 80010ea:	781b      	ldrb	r3, [r3, #0]
 80010ec:	b21b      	sxth	r3, r3
 80010ee:	4313      	orrs	r3, r2
 80010f0:	b21b      	sxth	r3, r3
 80010f2:	81fb      	strh	r3, [r7, #14]
			driveSettings->setSelfShutdownDelay(value);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	89fa      	ldrh	r2, [r7, #14]
 80010fa:	4611      	mov	r1, r2
 80010fc:	4618      	mov	r0, r3
 80010fe:	f001 fb1d 	bl	800273c <_ZN13DriveSettings20setSelfShutdownDelayEt>
			break;
 8001102:	e028      	b.n	8001156 <_ZN7BaseCOM11SetSettingsEPh+0x20a>
		case UNDERVOLTAGE_WARNING_ADDR:
			value = ((uint16_t) data[5]) << 7 | data[4];
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	3305      	adds	r3, #5
 8001108:	781b      	ldrb	r3, [r3, #0]
 800110a:	01db      	lsls	r3, r3, #7
 800110c:	b21a      	sxth	r2, r3
 800110e:	683b      	ldr	r3, [r7, #0]
 8001110:	3304      	adds	r3, #4
 8001112:	781b      	ldrb	r3, [r3, #0]
 8001114:	b21b      	sxth	r3, r3
 8001116:	4313      	orrs	r3, r2
 8001118:	b21b      	sxth	r3, r3
 800111a:	81fb      	strh	r3, [r7, #14]
			driveSettings->setUnderVoltageWarning(value);
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	89fa      	ldrh	r2, [r7, #14]
 8001122:	4611      	mov	r1, r2
 8001124:	4618      	mov	r0, r3
 8001126:	f001 fb75 	bl	8002814 <_ZN13DriveSettings22setUnderVoltageWarningEt>
			break;
 800112a:	e014      	b.n	8001156 <_ZN7BaseCOM11SetSettingsEPh+0x20a>
		case UNDERVOLTAGE_ERROR_ADDR:
			value = ((uint16_t) data[5]) << 7 | data[4];
 800112c:	683b      	ldr	r3, [r7, #0]
 800112e:	3305      	adds	r3, #5
 8001130:	781b      	ldrb	r3, [r3, #0]
 8001132:	01db      	lsls	r3, r3, #7
 8001134:	b21a      	sxth	r2, r3
 8001136:	683b      	ldr	r3, [r7, #0]
 8001138:	3304      	adds	r3, #4
 800113a:	781b      	ldrb	r3, [r3, #0]
 800113c:	b21b      	sxth	r3, r3
 800113e:	4313      	orrs	r3, r2
 8001140:	b21b      	sxth	r3, r3
 8001142:	81fb      	strh	r3, [r7, #14]
			driveSettings->setUnderVoltageError(value);
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	89fa      	ldrh	r2, [r7, #14]
 800114a:	4611      	mov	r1, r2
 800114c:	4618      	mov	r0, r3
 800114e:	f001 fb46 	bl	80027de <_ZN13DriveSettings20setUnderVoltageErrorEt>
			break;
 8001152:	e000      	b.n	8001156 <_ZN7BaseCOM11SetSettingsEPh+0x20a>
		default:
			break;
 8001154:	bf00      	nop
	}
}
 8001156:	bf00      	nop
 8001158:	3710      	adds	r7, #16
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop

08001160 <_ZN7BaseCOM9SetStatusEPh>:

void BaseCOM::SetStatus(uint8_t *data)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b082      	sub	sp, #8
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
 8001168:	6039      	str	r1, [r7, #0]
	//data[2] = command (readCommand, readSettings, readStatus, writeCommand...)
	//data[3] = reg addr (close, open, setTeach...)
	//data[4..n] = Payload
	//data[6] = crc

	switch (data[3])
 800116a:	683b      	ldr	r3, [r7, #0]
 800116c:	3303      	adds	r3, #3
 800116e:	781b      	ldrb	r3, [r3, #0]
 8001170:	3b01      	subs	r3, #1
 8001172:	2b06      	cmp	r3, #6
 8001174:	d86a      	bhi.n	800124c <_ZN7BaseCOM9SetStatusEPh+0xec>
 8001176:	a201      	add	r2, pc, #4	; (adr r2, 800117c <_ZN7BaseCOM9SetStatusEPh+0x1c>)
 8001178:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800117c:	08001199 	.word	0x08001199
 8001180:	080011b7 	.word	0x080011b7
 8001184:	080011d5 	.word	0x080011d5
 8001188:	080011f3 	.word	0x080011f3
 800118c:	08001211 	.word	0x08001211
 8001190:	0800124d 	.word	0x0800124d
 8001194:	0800122f 	.word	0x0800122f
	{
		case CLOSE_ADDR:
			driveStatus->setClose(data[4] == 0x01);
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	685a      	ldr	r2, [r3, #4]
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	3304      	adds	r3, #4
 80011a0:	781b      	ldrb	r3, [r3, #0]
 80011a2:	2b01      	cmp	r3, #1
 80011a4:	bf0c      	ite	eq
 80011a6:	2301      	moveq	r3, #1
 80011a8:	2300      	movne	r3, #0
 80011aa:	b2db      	uxtb	r3, r3
 80011ac:	4619      	mov	r1, r3
 80011ae:	4610      	mov	r0, r2
 80011b0:	f001 fbfe 	bl	80029b0 <_ZN11DriveStatus8setCloseEb>
			break;
 80011b4:	e04b      	b.n	800124e <_ZN7BaseCOM9SetStatusEPh+0xee>
		case OPEN_ADDR:
			driveStatus->setOpen(data[4] == 0x01);
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	685a      	ldr	r2, [r3, #4]
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	3304      	adds	r3, #4
 80011be:	781b      	ldrb	r3, [r3, #0]
 80011c0:	2b01      	cmp	r3, #1
 80011c2:	bf0c      	ite	eq
 80011c4:	2301      	moveq	r3, #1
 80011c6:	2300      	movne	r3, #0
 80011c8:	b2db      	uxtb	r3, r3
 80011ca:	4619      	mov	r1, r3
 80011cc:	4610      	mov	r0, r2
 80011ce:	f001 fc12 	bl	80029f6 <_ZN11DriveStatus7setOpenEb>
			break;
 80011d2:	e03c      	b.n	800124e <_ZN7BaseCOM9SetStatusEPh+0xee>
		case TEACH_ADDR:
			driveStatus->setTeach(data[4] == 0x01);
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	685a      	ldr	r2, [r3, #4]
 80011d8:	683b      	ldr	r3, [r7, #0]
 80011da:	3304      	adds	r3, #4
 80011dc:	781b      	ldrb	r3, [r3, #0]
 80011de:	2b01      	cmp	r3, #1
 80011e0:	bf0c      	ite	eq
 80011e2:	2301      	moveq	r3, #1
 80011e4:	2300      	movne	r3, #0
 80011e6:	b2db      	uxtb	r3, r3
 80011e8:	4619      	mov	r1, r3
 80011ea:	4610      	mov	r0, r2
 80011ec:	f001 fc8f 	bl	8002b0e <_ZN11DriveStatus8setTeachEb>
			break;
 80011f0:	e02d      	b.n	800124e <_ZN7BaseCOM9SetStatusEPh+0xee>
		case RESET_ADDR:
			driveStatus->setReset(data[4] == 0x01);
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	685a      	ldr	r2, [r3, #4]
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	3304      	adds	r3, #4
 80011fa:	781b      	ldrb	r3, [r3, #0]
 80011fc:	2b01      	cmp	r3, #1
 80011fe:	bf0c      	ite	eq
 8001200:	2301      	moveq	r3, #1
 8001202:	2300      	movne	r3, #0
 8001204:	b2db      	uxtb	r3, r3
 8001206:	4619      	mov	r1, r3
 8001208:	4610      	mov	r0, r2
 800120a:	f001 fc3a 	bl	8002a82 <_ZN11DriveStatus8setResetEb>
			break;
 800120e:	e01e      	b.n	800124e <_ZN7BaseCOM9SetStatusEPh+0xee>
		case ENABLE_ADDR:
			driveStatus->setEnable(data[4] == 0x01);
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	685a      	ldr	r2, [r3, #4]
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	3304      	adds	r3, #4
 8001218:	781b      	ldrb	r3, [r3, #0]
 800121a:	2b01      	cmp	r3, #1
 800121c:	bf0c      	ite	eq
 800121e:	2301      	moveq	r3, #1
 8001220:	2300      	movne	r3, #0
 8001222:	b2db      	uxtb	r3, r3
 8001224:	4619      	mov	r1, r3
 8001226:	4610      	mov	r0, r2
 8001228:	f001 fc08 	bl	8002a3c <_ZN11DriveStatus9setEnableEb>
			break;
 800122c:	e00f      	b.n	800124e <_ZN7BaseCOM9SetStatusEPh+0xee>
		case STOP_ADDR:
			driveStatus->setStop(data[4] == 0x01);
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	685a      	ldr	r2, [r3, #4]
 8001232:	683b      	ldr	r3, [r7, #0]
 8001234:	3304      	adds	r3, #4
 8001236:	781b      	ldrb	r3, [r3, #0]
 8001238:	2b01      	cmp	r3, #1
 800123a:	bf0c      	ite	eq
 800123c:	2301      	moveq	r3, #1
 800123e:	2300      	movne	r3, #0
 8001240:	b2db      	uxtb	r3, r3
 8001242:	4619      	mov	r1, r3
 8001244:	4610      	mov	r0, r2
 8001246:	f001 fc3f 	bl	8002ac8 <_ZN11DriveStatus7setStopEb>
			break;
 800124a:	e000      	b.n	800124e <_ZN7BaseCOM9SetStatusEPh+0xee>
		default:
			break;
 800124c:	bf00      	nop
	}
}
 800124e:	bf00      	nop
 8001250:	3708      	adds	r7, #8
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop

08001258 <_ZN7BaseCOM10SetCommandEPh>:

void BaseCOM::SetCommand(uint8_t *data)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b082      	sub	sp, #8
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
 8001260:	6039      	str	r1, [r7, #0]
	//data[2] = command (readCommand, readSettings, readStatus, writeCommand...)
	//data[3] = reg addr (close, open, setTeach...)
	//data[4..n] = Payload
	//data[6] = crc

	switch (data[3])
 8001262:	683b      	ldr	r3, [r7, #0]
 8001264:	3303      	adds	r3, #3
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	3b01      	subs	r3, #1
 800126a:	2b06      	cmp	r3, #6
 800126c:	d86a      	bhi.n	8001344 <_ZN7BaseCOM10SetCommandEPh+0xec>
 800126e:	a201      	add	r2, pc, #4	; (adr r2, 8001274 <_ZN7BaseCOM10SetCommandEPh+0x1c>)
 8001270:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001274:	08001291 	.word	0x08001291
 8001278:	080012af 	.word	0x080012af
 800127c:	080012cd 	.word	0x080012cd
 8001280:	080012eb 	.word	0x080012eb
 8001284:	08001309 	.word	0x08001309
 8001288:	08001345 	.word	0x08001345
 800128c:	08001327 	.word	0x08001327
	{
		case CLOSE_ADDR:
			driveCommand->setClose(data[4] == 0x01);
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	689a      	ldr	r2, [r3, #8]
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	3304      	adds	r3, #4
 8001298:	781b      	ldrb	r3, [r3, #0]
 800129a:	2b01      	cmp	r3, #1
 800129c:	bf0c      	ite	eq
 800129e:	2301      	moveq	r3, #1
 80012a0:	2300      	movne	r3, #0
 80012a2:	b2db      	uxtb	r3, r3
 80012a4:	4619      	mov	r1, r3
 80012a6:	4610      	mov	r0, r2
 80012a8:	f001 faec 	bl	8002884 <_ZN12DriveCommand8setCloseEb>
			break;
 80012ac:	e04b      	b.n	8001346 <_ZN7BaseCOM10SetCommandEPh+0xee>
		case OPEN_ADDR:
			driveCommand->setOpen(data[4] == 0x01);
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	689a      	ldr	r2, [r3, #8]
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	3304      	adds	r3, #4
 80012b6:	781b      	ldrb	r3, [r3, #0]
 80012b8:	2b01      	cmp	r3, #1
 80012ba:	bf0c      	ite	eq
 80012bc:	2301      	moveq	r3, #1
 80012be:	2300      	movne	r3, #0
 80012c0:	b2db      	uxtb	r3, r3
 80012c2:	4619      	mov	r1, r3
 80012c4:	4610      	mov	r0, r2
 80012c6:	f001 faf8 	bl	80028ba <_ZN12DriveCommand7setOpenEb>
			break;
 80012ca:	e03c      	b.n	8001346 <_ZN7BaseCOM10SetCommandEPh+0xee>
		case TEACH_ADDR:
			driveCommand->setTeach(data[4] == 0x01);
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	689a      	ldr	r2, [r3, #8]
 80012d0:	683b      	ldr	r3, [r7, #0]
 80012d2:	3304      	adds	r3, #4
 80012d4:	781b      	ldrb	r3, [r3, #0]
 80012d6:	2b01      	cmp	r3, #1
 80012d8:	bf0c      	ite	eq
 80012da:	2301      	moveq	r3, #1
 80012dc:	2300      	movne	r3, #0
 80012de:	b2db      	uxtb	r3, r3
 80012e0:	4619      	mov	r1, r3
 80012e2:	4610      	mov	r0, r2
 80012e4:	f001 fb49 	bl	800297a <_ZN12DriveCommand8setTeachEb>
			break;
 80012e8:	e02d      	b.n	8001346 <_ZN7BaseCOM10SetCommandEPh+0xee>
		case RESET_ADDR:
			driveCommand->setReset(data[4] == 0x01);
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	689a      	ldr	r2, [r3, #8]
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	3304      	adds	r3, #4
 80012f2:	781b      	ldrb	r3, [r3, #0]
 80012f4:	2b01      	cmp	r3, #1
 80012f6:	bf0c      	ite	eq
 80012f8:	2301      	moveq	r3, #1
 80012fa:	2300      	movne	r3, #0
 80012fc:	b2db      	uxtb	r3, r3
 80012fe:	4619      	mov	r1, r3
 8001300:	4610      	mov	r0, r2
 8001302:	f001 fb10 	bl	8002926 <_ZN12DriveCommand8setResetEb>
			break;
 8001306:	e01e      	b.n	8001346 <_ZN7BaseCOM10SetCommandEPh+0xee>
		case ENABLE_ADDR:
			driveCommand->setEnable(data[4] == 0x01);
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	689a      	ldr	r2, [r3, #8]
 800130c:	683b      	ldr	r3, [r7, #0]
 800130e:	3304      	adds	r3, #4
 8001310:	781b      	ldrb	r3, [r3, #0]
 8001312:	2b01      	cmp	r3, #1
 8001314:	bf0c      	ite	eq
 8001316:	2301      	moveq	r3, #1
 8001318:	2300      	movne	r3, #0
 800131a:	b2db      	uxtb	r3, r3
 800131c:	4619      	mov	r1, r3
 800131e:	4610      	mov	r0, r2
 8001320:	f001 fae6 	bl	80028f0 <_ZN12DriveCommand9setEnableEb>
			break;
 8001324:	e00f      	b.n	8001346 <_ZN7BaseCOM10SetCommandEPh+0xee>
		case STOP_ADDR:
			driveCommand->setStop(data[4] == 0x01);
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	689a      	ldr	r2, [r3, #8]
 800132a:	683b      	ldr	r3, [r7, #0]
 800132c:	3304      	adds	r3, #4
 800132e:	781b      	ldrb	r3, [r3, #0]
 8001330:	2b01      	cmp	r3, #1
 8001332:	bf0c      	ite	eq
 8001334:	2301      	moveq	r3, #1
 8001336:	2300      	movne	r3, #0
 8001338:	b2db      	uxtb	r3, r3
 800133a:	4619      	mov	r1, r3
 800133c:	4610      	mov	r0, r2
 800133e:	f001 fb0d 	bl	800295c <_ZN12DriveCommand7setStopEb>
			break;
 8001342:	e000      	b.n	8001346 <_ZN7BaseCOM10SetCommandEPh+0xee>
		default:
			break;
 8001344:	bf00      	nop
	}
}
 8001346:	bf00      	nop
 8001348:	3708      	adds	r7, #8
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop

08001350 <_ZN7BaseCOM4CRC8EPhh>:




uint8_t BaseCOM::CRC8(uint8_t *data, uint8_t length)
{
 8001350:	b480      	push	{r7}
 8001352:	b089      	sub	sp, #36	; 0x24
 8001354:	af00      	add	r7, sp, #0
 8001356:	60f8      	str	r0, [r7, #12]
 8001358:	60b9      	str	r1, [r7, #8]
 800135a:	4613      	mov	r3, r2
 800135c:	71fb      	strb	r3, [r7, #7]
	uint8_t crc = 0xff;
 800135e:	23ff      	movs	r3, #255	; 0xff
 8001360:	77fb      	strb	r3, [r7, #31]
	size_t i, j;
	for (i = 0; i < length; i++)
 8001362:	2300      	movs	r3, #0
 8001364:	61bb      	str	r3, [r7, #24]
 8001366:	79fb      	ldrb	r3, [r7, #7]
 8001368:	69ba      	ldr	r2, [r7, #24]
 800136a:	429a      	cmp	r2, r3
 800136c:	d222      	bcs.n	80013b4 <_ZN7BaseCOM4CRC8EPhh+0x64>
	{
		crc ^= data[i];
 800136e:	68ba      	ldr	r2, [r7, #8]
 8001370:	69bb      	ldr	r3, [r7, #24]
 8001372:	4413      	add	r3, r2
 8001374:	781a      	ldrb	r2, [r3, #0]
 8001376:	7ffb      	ldrb	r3, [r7, #31]
 8001378:	4053      	eors	r3, r2
 800137a:	77fb      	strb	r3, [r7, #31]
		for (j = 0; j < 8; j++)
 800137c:	2300      	movs	r3, #0
 800137e:	617b      	str	r3, [r7, #20]
 8001380:	697b      	ldr	r3, [r7, #20]
 8001382:	2b07      	cmp	r3, #7
 8001384:	d812      	bhi.n	80013ac <_ZN7BaseCOM4CRC8EPhh+0x5c>
		{
			if ((crc & 0x80) != 0)
 8001386:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800138a:	2b00      	cmp	r3, #0
 800138c:	da07      	bge.n	800139e <_ZN7BaseCOM4CRC8EPhh+0x4e>
				crc = (uint8_t) ((crc << 1) ^ 0x31);
 800138e:	7ffb      	ldrb	r3, [r7, #31]
 8001390:	005b      	lsls	r3, r3, #1
 8001392:	b25b      	sxtb	r3, r3
 8001394:	f083 0331 	eor.w	r3, r3, #49	; 0x31
 8001398:	b25b      	sxtb	r3, r3
 800139a:	77fb      	strb	r3, [r7, #31]
 800139c:	e002      	b.n	80013a4 <_ZN7BaseCOM4CRC8EPhh+0x54>
			else
				crc <<= 1;
 800139e:	7ffb      	ldrb	r3, [r7, #31]
 80013a0:	005b      	lsls	r3, r3, #1
 80013a2:	77fb      	strb	r3, [r7, #31]
		for (j = 0; j < 8; j++)
 80013a4:	697b      	ldr	r3, [r7, #20]
 80013a6:	3301      	adds	r3, #1
 80013a8:	617b      	str	r3, [r7, #20]
 80013aa:	e7e9      	b.n	8001380 <_ZN7BaseCOM4CRC8EPhh+0x30>
	for (i = 0; i < length; i++)
 80013ac:	69bb      	ldr	r3, [r7, #24]
 80013ae:	3301      	adds	r3, #1
 80013b0:	61bb      	str	r3, [r7, #24]
 80013b2:	e7d8      	b.n	8001366 <_ZN7BaseCOM4CRC8EPhh+0x16>
		}
	}
	return crc;
 80013b4:	7ffb      	ldrb	r3, [r7, #31]
}
 80013b6:	4618      	mov	r0, r3
 80013b8:	3724      	adds	r7, #36	; 0x24
 80013ba:	46bd      	mov	sp, r7
 80013bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c0:	4770      	bx	lr

080013c2 <_ZN8RFM95Com9TransmittEPhh>:

#include "RFM95Com.h"
#include "../AppMain/Defines.h"

bool RFM95Com::Transmitt(uint8_t *data, uint8_t length)
{
 80013c2:	b580      	push	{r7, lr}
 80013c4:	b084      	sub	sp, #16
 80013c6:	af00      	add	r7, sp, #0
 80013c8:	60f8      	str	r0, [r7, #12]
 80013ca:	60b9      	str	r1, [r7, #8]
 80013cc:	4613      	mov	r3, r2
 80013ce:	71fb      	strb	r3, [r7, #7]
	if(data == NULL){
 80013d0:	68bb      	ldr	r3, [r7, #8]
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d101      	bne.n	80013da <_ZN8RFM95Com9TransmittEPhh+0x18>
		return false;
 80013d6:	2300      	movs	r3, #0
 80013d8:	e015      	b.n	8001406 <_ZN8RFM95Com9TransmittEPhh+0x44>
	}

	rfm95->beginPacket();
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	699b      	ldr	r3, [r3, #24]
 80013de:	2100      	movs	r1, #0
 80013e0:	4618      	mov	r0, r3
 80013e2:	f000 fda2 	bl	8001f2a <_ZN10RFM95_LoRa11beginPacketEi>
	rfm95->write(data, 7);
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	6998      	ldr	r0, [r3, #24]
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	699b      	ldr	r3, [r3, #24]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	3304      	adds	r3, #4
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	2207      	movs	r2, #7
 80013f6:	68b9      	ldr	r1, [r7, #8]
 80013f8:	4798      	blx	r3
	rfm95->endPacket();
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	699b      	ldr	r3, [r3, #24]
 80013fe:	4618      	mov	r0, r3
 8001400:	f000 fdb4 	bl	8001f6c <_ZN10RFM95_LoRa9endPacketEv>
	return true;
 8001404:	2301      	movs	r3, #1
}
 8001406:	4618      	mov	r0, r3
 8001408:	3710      	adds	r7, #16
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}
	...

08001410 <_ZN8RFM95Com7ReceiveEPhh>:

bool RFM95Com::Receive(uint8_t *data, uint8_t length)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b08a      	sub	sp, #40	; 0x28
 8001414:	af00      	add	r7, sp, #0
 8001416:	60f8      	str	r0, [r7, #12]
 8001418:	60b9      	str	r1, [r7, #8]
 800141a:	4613      	mov	r3, r2
 800141c:	71fb      	strb	r3, [r7, #7]

	uint8_t* txDataTemp;

	uint8_t rxData[7];

	uint8_t packetSize = rfm95->parsePacket();
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	699b      	ldr	r3, [r3, #24]
 8001422:	2100      	movs	r1, #0
 8001424:	4618      	mov	r0, r3
 8001426:	f000 fdc3 	bl	8001fb0 <_ZN10RFM95_LoRa11parsePacketEi>
 800142a:	4603      	mov	r3, r0
 800142c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	if (packetSize != 0)
 8001430:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8001434:	2b00      	cmp	r3, #0
 8001436:	f000 80dd 	beq.w	80015f4 <_ZN8RFM95Com7ReceiveEPhh+0x1e4>
	{
		uint8_t counter = 0;
 800143a:	2300      	movs	r3, #0
 800143c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		while (rfm95->available())
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	699a      	ldr	r2, [r3, #24]
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	699b      	ldr	r3, [r3, #24]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	3308      	adds	r3, #8
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	4610      	mov	r0, r2
 8001450:	4798      	blx	r3
 8001452:	4603      	mov	r3, r0
 8001454:	2b00      	cmp	r3, #0
 8001456:	bf14      	ite	ne
 8001458:	2301      	movne	r3, #1
 800145a:	2300      	moveq	r3, #0
 800145c:	b2db      	uxtb	r3, r3
 800145e:	2b00      	cmp	r3, #0
 8001460:	d01c      	beq.n	800149c <_ZN8RFM95Com7ReceiveEPhh+0x8c>
		{
			rxData[counter] = rfm95->read();
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	699a      	ldr	r2, [r3, #24]
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	699b      	ldr	r3, [r3, #24]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	330c      	adds	r3, #12
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	4610      	mov	r0, r2
 8001472:	4798      	blx	r3
 8001474:	4602      	mov	r2, r0
 8001476:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800147a:	b2d2      	uxtb	r2, r2
 800147c:	3328      	adds	r3, #40	; 0x28
 800147e:	443b      	add	r3, r7
 8001480:	f803 2c10 	strb.w	r2, [r3, #-16]
			if (counter > MAX_PACKET_2_RECEIVE)
 8001484:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001488:	2b07      	cmp	r3, #7
 800148a:	d901      	bls.n	8001490 <_ZN8RFM95Com7ReceiveEPhh+0x80>
			{
				return false;
 800148c:	2300      	movs	r3, #0
 800148e:	e0b2      	b.n	80015f6 <_ZN8RFM95Com7ReceiveEPhh+0x1e6>
			}
			counter++;
 8001490:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001494:	3301      	adds	r3, #1
 8001496:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		while (rfm95->available())
 800149a:	e7d1      	b.n	8001440 <_ZN8RFM95Com7ReceiveEPhh+0x30>
		}

		//check CRC
		if (CRC8(rxData, 6) != rxData[6])
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	3304      	adds	r3, #4
 80014a0:	f107 0118 	add.w	r1, r7, #24
 80014a4:	2206      	movs	r2, #6
 80014a6:	4618      	mov	r0, r3
 80014a8:	f7ff ff52 	bl	8001350 <_ZN7BaseCOM4CRC8EPhh>
 80014ac:	4603      	mov	r3, r0
 80014ae:	461a      	mov	r2, r3
 80014b0:	7fbb      	ldrb	r3, [r7, #30]
 80014b2:	429a      	cmp	r2, r3
 80014b4:	bf14      	ite	ne
 80014b6:	2301      	movne	r3, #1
 80014b8:	2300      	moveq	r3, #0
 80014ba:	b2db      	uxtb	r3, r3
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d007      	beq.n	80014d0 <_ZN8RFM95Com7ReceiveEPhh+0xc0>
		{
			//error crc
			driveStatus->setError(DriveStatus::E_CRC_ERROR);
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	6a1b      	ldr	r3, [r3, #32]
 80014c4:	2140      	movs	r1, #64	; 0x40
 80014c6:	4618      	mov	r0, r3
 80014c8:	f001 fb44 	bl	8002b54 <_ZN11DriveStatus8setErrorENS_6_ERRORE>
			return false;
 80014cc:	2300      	movs	r3, #0
 80014ce:	e092      	b.n	80015f6 <_ZN8RFM95Com7ReceiveEPhh+0x1e6>
		}

		uint8_t txData[] =
 80014d0:	f107 0310 	add.w	r3, r7, #16
 80014d4:	2200      	movs	r2, #0
 80014d6:	601a      	str	r2, [r3, #0]
 80014d8:	f8c3 2003 	str.w	r2, [r3, #3]
 80014dc:	231f      	movs	r3, #31
 80014de:	743b      	strb	r3, [r7, #16]
 80014e0:	2301      	movs	r3, #1
 80014e2:	753b      	strb	r3, [r7, #20]
 80014e4:	2301      	movs	r3, #1
 80014e6:	757b      	strb	r3, [r7, #21]
		{
				0x1F,
				driveSettings->getDeviceAddress(),
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	69db      	ldr	r3, [r3, #28]
 80014ec:	4618      	mov	r0, r3
 80014ee:	f001 f8a1 	bl	8002634 <_ZNK13DriveSettings16getDeviceAddressEv>
 80014f2:	4603      	mov	r3, r0
				rxData[2],
				rxData[3],
				0x01,
				0x01,
				0x00
		};
 80014f4:	747b      	strb	r3, [r7, #17]
				rxData[2],
 80014f6:	7ebb      	ldrb	r3, [r7, #26]
		};
 80014f8:	74bb      	strb	r3, [r7, #18]
				rxData[3],
 80014fa:	7efb      	ldrb	r3, [r7, #27]
		};
 80014fc:	74fb      	strb	r3, [r7, #19]
		txData[6] = CRC8(txData, 6);
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	3304      	adds	r3, #4
 8001502:	f107 0110 	add.w	r1, r7, #16
 8001506:	2206      	movs	r2, #6
 8001508:	4618      	mov	r0, r3
 800150a:	f7ff ff21 	bl	8001350 <_ZN7BaseCOM4CRC8EPhh>
 800150e:	4603      	mov	r3, r0
 8001510:	75bb      	strb	r3, [r7, #22]

		switch (rxData[2])
 8001512:	7ebb      	ldrb	r3, [r7, #26]
 8001514:	3b01      	subs	r3, #1
 8001516:	2b12      	cmp	r3, #18
 8001518:	d85e      	bhi.n	80015d8 <_ZN8RFM95Com7ReceiveEPhh+0x1c8>
 800151a:	a201      	add	r2, pc, #4	; (adr r2, 8001520 <_ZN8RFM95Com7ReceiveEPhh+0x110>)
 800151c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001520:	0800156d 	.word	0x0800156d
 8001524:	08001585 	.word	0x08001585
 8001528:	0800159d 	.word	0x0800159d
 800152c:	080015d9 	.word	0x080015d9
 8001530:	080015d9 	.word	0x080015d9
 8001534:	080015d9 	.word	0x080015d9
 8001538:	080015d9 	.word	0x080015d9
 800153c:	080015d9 	.word	0x080015d9
 8001540:	080015d9 	.word	0x080015d9
 8001544:	080015d9 	.word	0x080015d9
 8001548:	080015d9 	.word	0x080015d9
 800154c:	080015d9 	.word	0x080015d9
 8001550:	080015d9 	.word	0x080015d9
 8001554:	080015d9 	.word	0x080015d9
 8001558:	080015d9 	.word	0x080015d9
 800155c:	080015d9 	.word	0x080015d9
 8001560:	080015b5 	.word	0x080015b5
 8001564:	080015d9 	.word	0x080015d9
 8001568:	080015c7 	.word	0x080015c7
		{
			case SEND_SETTINGS:
				this->SetSettings(rxData);
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	3304      	adds	r3, #4
 8001570:	f107 0218 	add.w	r2, r7, #24
 8001574:	4611      	mov	r1, r2
 8001576:	4618      	mov	r0, r3
 8001578:	f7ff fce8 	bl	8000f4c <_ZN7BaseCOM11SetSettingsEPh>
				txDataTemp = txData;
 800157c:	f107 0310 	add.w	r3, r7, #16
 8001580:	627b      	str	r3, [r7, #36]	; 0x24
				break;
 8001582:	e02e      	b.n	80015e2 <_ZN8RFM95Com7ReceiveEPhh+0x1d2>
			case SEND_COMMAND:
				this->SetCommand(rxData);
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	3304      	adds	r3, #4
 8001588:	f107 0218 	add.w	r2, r7, #24
 800158c:	4611      	mov	r1, r2
 800158e:	4618      	mov	r0, r3
 8001590:	f7ff fe62 	bl	8001258 <_ZN7BaseCOM10SetCommandEPh>
				txDataTemp = txData;
 8001594:	f107 0310 	add.w	r3, r7, #16
 8001598:	627b      	str	r3, [r7, #36]	; 0x24
				break;
 800159a:	e022      	b.n	80015e2 <_ZN8RFM95Com7ReceiveEPhh+0x1d2>
			case SEND_STATUS:
				this->SetStatus(rxData);
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	3304      	adds	r3, #4
 80015a0:	f107 0218 	add.w	r2, r7, #24
 80015a4:	4611      	mov	r1, r2
 80015a6:	4618      	mov	r0, r3
 80015a8:	f7ff fdda 	bl	8001160 <_ZN7BaseCOM9SetStatusEPh>
				txDataTemp = txData;
 80015ac:	f107 0310 	add.w	r3, r7, #16
 80015b0:	627b      	str	r3, [r7, #36]	; 0x24
				break;
 80015b2:	e016      	b.n	80015e2 <_ZN8RFM95Com7ReceiveEPhh+0x1d2>
			case GET_SETTINGS:
				txDataTemp = this->GetSettings(rxData[3]);
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	3304      	adds	r3, #4
 80015b8:	7efa      	ldrb	r2, [r7, #27]
 80015ba:	4611      	mov	r1, r2
 80015bc:	4618      	mov	r0, r3
 80015be:	f7ff fb29 	bl	8000c14 <_ZN7BaseCOM11GetSettingsEh>
 80015c2:	6278      	str	r0, [r7, #36]	; 0x24
				break;
 80015c4:	e00d      	b.n	80015e2 <_ZN8RFM95Com7ReceiveEPhh+0x1d2>
			case GET_STATUS:
				txDataTemp = this->GetStatus(rxData[3]);
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	3304      	adds	r3, #4
 80015ca:	7efa      	ldrb	r2, [r7, #27]
 80015cc:	4611      	mov	r1, r2
 80015ce:	4618      	mov	r0, r3
 80015d0:	f7ff fc26 	bl	8000e20 <_ZN7BaseCOM9GetStatusEh>
 80015d4:	6278      	str	r0, [r7, #36]	; 0x24
				break;
 80015d6:	e004      	b.n	80015e2 <_ZN8RFM95Com7ReceiveEPhh+0x1d2>
			default:
				//not sported command
				txData[4] = 0;
 80015d8:	2300      	movs	r3, #0
 80015da:	753b      	strb	r3, [r7, #20]
				txData[5] = 0;
 80015dc:	2300      	movs	r3, #0
 80015de:	757b      	strb	r3, [r7, #21]
				break;
 80015e0:	bf00      	nop
		}


		Transmitt(txDataTemp , 7);
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	2207      	movs	r2, #7
 80015ea:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80015ec:	68f8      	ldr	r0, [r7, #12]
 80015ee:	4798      	blx	r3
		return true;
 80015f0:	2301      	movs	r3, #1
 80015f2:	e000      	b.n	80015f6 <_ZN8RFM95Com7ReceiveEPhh+0x1e6>
	}
	return false;
 80015f4:	2300      	movs	r3, #0
}
 80015f6:	4618      	mov	r0, r3
 80015f8:	3728      	adds	r7, #40	; 0x28
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	bf00      	nop

08001600 <_ZN5DriveC1EP13DriveSettingsP11DriveStatusP12DriveCommandP7EncoderP3LED>:
 *      Author: marce
 */

#include "Drive.h"

Drive::Drive(DriveSettings *driveSettings, DriveStatus *driveStatus,DriveCommand *driveCommand, Encoder *encoder, LED *led)
 8001600:	b480      	push	{r7}
 8001602:	b085      	sub	sp, #20
 8001604:	af00      	add	r7, sp, #0
 8001606:	60f8      	str	r0, [r7, #12]
 8001608:	60b9      	str	r1, [r7, #8]
 800160a:	607a      	str	r2, [r7, #4]
 800160c:	603b      	str	r3, [r7, #0]
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	2200      	movs	r2, #0
 8001612:	755a      	strb	r2, [r3, #21]
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	2200      	movs	r2, #0
 8001618:	75da      	strb	r2, [r3, #23]
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	2200      	movs	r2, #0
 800161e:	761a      	strb	r2, [r3, #24]
{
	this->driveSettings = driveSettings;
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	68ba      	ldr	r2, [r7, #8]
 8001624:	601a      	str	r2, [r3, #0]
	this->driveStatus = driveStatus;
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	687a      	ldr	r2, [r7, #4]
 800162a:	605a      	str	r2, [r3, #4]
	this->driveCommand = driveCommand;
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	683a      	ldr	r2, [r7, #0]
 8001630:	609a      	str	r2, [r3, #8]
	this->encoder = encoder;
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	69ba      	ldr	r2, [r7, #24]
 8001636:	60da      	str	r2, [r3, #12]
	this->led = led;
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	69fa      	ldr	r2, [r7, #28]
 800163c:	611a      	str	r2, [r3, #16]
}
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	4618      	mov	r0, r3
 8001642:	3714      	adds	r7, #20
 8001644:	46bd      	mov	sp, r7
 8001646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164a:	4770      	bx	lr

0800164c <_ZN5Drive11updateDriveEv>:



void Drive::updateDrive()
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b082      	sub	sp, #8
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
	if(!driveCommand->isEnable() || driveCommand->isStop()){
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	689b      	ldr	r3, [r3, #8]
 8001658:	4618      	mov	r0, r3
 800165a:	f001 f93d 	bl	80028d8 <_ZN12DriveCommand8isEnableEv>
 800165e:	4603      	mov	r3, r0
 8001660:	f083 0301 	eor.w	r3, r3, #1
 8001664:	b2db      	uxtb	r3, r3
 8001666:	2b00      	cmp	r3, #0
 8001668:	d107      	bne.n	800167a <_ZN5Drive11updateDriveEv+0x2e>
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	689b      	ldr	r3, [r3, #8]
 800166e:	4618      	mov	r0, r3
 8001670:	f001 f968 	bl	8002944 <_ZN12DriveCommand6isStopEv>
 8001674:	4603      	mov	r3, r0
 8001676:	2b00      	cmp	r3, #0
 8001678:	d001      	beq.n	800167e <_ZN5Drive11updateDriveEv+0x32>
 800167a:	2301      	movs	r3, #1
 800167c:	e000      	b.n	8001680 <_ZN5Drive11updateDriveEv+0x34>
 800167e:	2300      	movs	r3, #0
 8001680:	2b00      	cmp	r3, #0
 8001682:	d003      	beq.n	800168c <_ZN5Drive11updateDriveEv+0x40>
		Stop();
 8001684:	6878      	ldr	r0, [r7, #4]
 8001686:	f000 f8ea 	bl	800185e <_ZN5Drive4StopEv>
		return;
 800168a:	e010      	b.n	80016ae <_ZN5Drive11updateDriveEv+0x62>
	}

	switch (driveMode)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	7d1b      	ldrb	r3, [r3, #20]
 8001690:	2b00      	cmp	r3, #0
 8001692:	d005      	beq.n	80016a0 <_ZN5Drive11updateDriveEv+0x54>
 8001694:	2b01      	cmp	r3, #1
 8001696:	d106      	bne.n	80016a6 <_ZN5Drive11updateDriveEv+0x5a>
	{
		case Drive::OP_MODE:
			OpMode();
 8001698:	6878      	ldr	r0, [r7, #4]
 800169a:	f000 f80b 	bl	80016b4 <_ZN5Drive6OpModeEv>
			break;
 800169e:	e006      	b.n	80016ae <_ZN5Drive11updateDriveEv+0x62>
		case Drive::TEACH_MODE:
			TeachMode();
 80016a0:	6878      	ldr	r0, [r7, #4]
 80016a2:	f000 f8eb 	bl	800187c <_ZN5Drive9TeachModeEv>
		default:
			Stop();
 80016a6:	6878      	ldr	r0, [r7, #4]
 80016a8:	f000 f8d9 	bl	800185e <_ZN5Drive4StopEv>
			break;
 80016ac:	bf00      	nop
	}
}
 80016ae:	3708      	adds	r7, #8
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bd80      	pop	{r7, pc}

080016b4 <_ZN5Drive6OpModeEv>:

void Drive::OpMode()
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b082      	sub	sp, #8
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
	if (driveCommand->isClose())
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	689b      	ldr	r3, [r3, #8]
 80016c0:	4618      	mov	r0, r3
 80016c2:	f001 f8d3 	bl	800286c <_ZN12DriveCommand7isCloseEv>
 80016c6:	4603      	mov	r3, r0
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d003      	beq.n	80016d4 <_ZN5Drive6OpModeEv+0x20>
	{
		Close();
 80016cc:	6878      	ldr	r0, [r7, #4]
 80016ce:	f000 f810 	bl	80016f2 <_ZN5Drive5CloseEv>
	}
	else if (driveCommand->isOpen())
	{
		Open();
	}
}
 80016d2:	e00a      	b.n	80016ea <_ZN5Drive6OpModeEv+0x36>
	else if (driveCommand->isOpen())
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	689b      	ldr	r3, [r3, #8]
 80016d8:	4618      	mov	r0, r3
 80016da:	f001 f8e2 	bl	80028a2 <_ZN12DriveCommand6isOpenEv>
 80016de:	4603      	mov	r3, r0
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d002      	beq.n	80016ea <_ZN5Drive6OpModeEv+0x36>
		Open();
 80016e4:	6878      	ldr	r0, [r7, #4]
 80016e6:	f000 f82d 	bl	8001744 <_ZN5Drive4OpenEv>
}
 80016ea:	bf00      	nop
 80016ec:	3708      	adds	r7, #8
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}

080016f2 <_ZN5Drive5CloseEv>:


void Drive::Close(){
 80016f2:	b590      	push	{r4, r7, lr}
 80016f4:	b083      	sub	sp, #12
 80016f6:	af00      	add	r7, sp, #0
 80016f8:	6078      	str	r0, [r7, #4]
	if(MoveDrive(DIRECTION::IN, driveSettings->getClampingTorque(), driveSettings->getClampingSpeed()))
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	4618      	mov	r0, r3
 8001700:	f000 ff7d 	bl	80025fe <_ZNK13DriveSettings17getClampingTorqueEv>
 8001704:	4603      	mov	r3, r0
 8001706:	461c      	mov	r4, r3
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	4618      	mov	r0, r3
 800170e:	f000 ff5b 	bl	80025c8 <_ZNK13DriveSettings16getClampingSpeedEv>
 8001712:	4603      	mov	r3, r0
 8001714:	4622      	mov	r2, r4
 8001716:	2100      	movs	r1, #0
 8001718:	6878      	ldr	r0, [r7, #4]
 800171a:	f000 f961 	bl	80019e0 <_ZN5Drive9MoveDriveENS_9DIRECTIONEtt>
 800171e:	4603      	mov	r3, r0
 8001720:	2b00      	cmp	r3, #0
 8001722:	d00b      	beq.n	800173c <_ZN5Drive5CloseEv+0x4a>
	{
		driveStatus->setInPos(true);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	685b      	ldr	r3, [r3, #4]
 8001728:	2101      	movs	r1, #1
 800172a:	4618      	mov	r0, r3
 800172c:	f001 fab7 	bl	8002c9e <_ZN11DriveStatus8setInPosEb>
		driveCommand->setClose(false);
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	689b      	ldr	r3, [r3, #8]
 8001734:	2100      	movs	r1, #0
 8001736:	4618      	mov	r0, r3
 8001738:	f001 f8a4 	bl	8002884 <_ZN12DriveCommand8setCloseEb>
	}
}
 800173c:	bf00      	nop
 800173e:	370c      	adds	r7, #12
 8001740:	46bd      	mov	sp, r7
 8001742:	bd90      	pop	{r4, r7, pc}

08001744 <_ZN5Drive4OpenEv>:

void Drive::Open(){
 8001744:	b590      	push	{r4, r7, lr}
 8001746:	b085      	sub	sp, #20
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]

	auto posOut = driveSettings->getOpeningDistance() + driveSettings->getInPosDiff();
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	4618      	mov	r0, r3
 8001752:	f000 ff96 	bl	8002682 <_ZNK13DriveSettings18getOpeningDistanceEv>
 8001756:	4603      	mov	r3, r0
 8001758:	461c      	mov	r4, r3
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	4618      	mov	r0, r3
 8001760:	f000 ff74 	bl	800264c <_ZNK13DriveSettings12getInPosDiffEv>
 8001764:	4603      	mov	r3, r0
 8001766:	4423      	add	r3, r4
 8001768:	60fb      	str	r3, [r7, #12]
	auto posIn = driveSettings->getOpeningDistance() - driveSettings->getInPosDiff();
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	4618      	mov	r0, r3
 8001770:	f000 ff87 	bl	8002682 <_ZNK13DriveSettings18getOpeningDistanceEv>
 8001774:	4603      	mov	r3, r0
 8001776:	461c      	mov	r4, r3
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	4618      	mov	r0, r3
 800177e:	f000 ff65 	bl	800264c <_ZNK13DriveSettings12getInPosDiffEv>
 8001782:	4603      	mov	r3, r0
 8001784:	1ae3      	subs	r3, r4, r3
 8001786:	60bb      	str	r3, [r7, #8]


	if(driveStatus->getPosition() < posIn)
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	685b      	ldr	r3, [r3, #4]
 800178c:	4618      	mov	r0, r3
 800178e:	f001 fa6b 	bl	8002c68 <_ZNK11DriveStatus11getPositionEv>
 8001792:	4603      	mov	r3, r0
 8001794:	461a      	mov	r2, r3
 8001796:	68bb      	ldr	r3, [r7, #8]
 8001798:	4293      	cmp	r3, r2
 800179a:	bfcc      	ite	gt
 800179c:	2301      	movgt	r3, #1
 800179e:	2300      	movle	r3, #0
 80017a0:	b2db      	uxtb	r3, r3
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d011      	beq.n	80017ca <_ZN5Drive4OpenEv+0x86>
	{
		MoveDrive(DIRECTION::OUT, driveSettings->getClampingTorque(), driveSettings->getClampingSpeed());
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	4618      	mov	r0, r3
 80017ac:	f000 ff27 	bl	80025fe <_ZNK13DriveSettings17getClampingTorqueEv>
 80017b0:	4603      	mov	r3, r0
 80017b2:	461c      	mov	r4, r3
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	4618      	mov	r0, r3
 80017ba:	f000 ff05 	bl	80025c8 <_ZNK13DriveSettings16getClampingSpeedEv>
 80017be:	4603      	mov	r3, r0
 80017c0:	4622      	mov	r2, r4
 80017c2:	2101      	movs	r1, #1
 80017c4:	6878      	ldr	r0, [r7, #4]
 80017c6:	f000 f90b 	bl	80019e0 <_ZN5Drive9MoveDriveENS_9DIRECTIONEtt>
	}

	if(driveStatus->getPosition() > posOut){
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	685b      	ldr	r3, [r3, #4]
 80017ce:	4618      	mov	r0, r3
 80017d0:	f001 fa4a 	bl	8002c68 <_ZNK11DriveStatus11getPositionEv>
 80017d4:	4603      	mov	r3, r0
 80017d6:	461a      	mov	r2, r3
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	4293      	cmp	r3, r2
 80017dc:	bfb4      	ite	lt
 80017de:	2301      	movlt	r3, #1
 80017e0:	2300      	movge	r3, #0
 80017e2:	b2db      	uxtb	r3, r3
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d011      	beq.n	800180c <_ZN5Drive4OpenEv+0xc8>
		MoveDrive(DIRECTION::IN, driveSettings->getClampingTorque(), driveSettings->getClampingSpeed());
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	4618      	mov	r0, r3
 80017ee:	f000 ff06 	bl	80025fe <_ZNK13DriveSettings17getClampingTorqueEv>
 80017f2:	4603      	mov	r3, r0
 80017f4:	461c      	mov	r4, r3
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	4618      	mov	r0, r3
 80017fc:	f000 fee4 	bl	80025c8 <_ZNK13DriveSettings16getClampingSpeedEv>
 8001800:	4603      	mov	r3, r0
 8001802:	4622      	mov	r2, r4
 8001804:	2100      	movs	r1, #0
 8001806:	6878      	ldr	r0, [r7, #4]
 8001808:	f000 f8ea 	bl	80019e0 <_ZN5Drive9MoveDriveENS_9DIRECTIONEtt>
	}

	if(driveStatus->getPosition() < posOut && driveStatus->getPosition() > posIn)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	685b      	ldr	r3, [r3, #4]
 8001810:	4618      	mov	r0, r3
 8001812:	f001 fa29 	bl	8002c68 <_ZNK11DriveStatus11getPositionEv>
 8001816:	4603      	mov	r3, r0
 8001818:	461a      	mov	r2, r3
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	4293      	cmp	r3, r2
 800181e:	dd0b      	ble.n	8001838 <_ZN5Drive4OpenEv+0xf4>
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	685b      	ldr	r3, [r3, #4]
 8001824:	4618      	mov	r0, r3
 8001826:	f001 fa1f 	bl	8002c68 <_ZNK11DriveStatus11getPositionEv>
 800182a:	4603      	mov	r3, r0
 800182c:	461a      	mov	r2, r3
 800182e:	68bb      	ldr	r3, [r7, #8]
 8001830:	4293      	cmp	r3, r2
 8001832:	da01      	bge.n	8001838 <_ZN5Drive4OpenEv+0xf4>
 8001834:	2301      	movs	r3, #1
 8001836:	e000      	b.n	800183a <_ZN5Drive4OpenEv+0xf6>
 8001838:	2300      	movs	r3, #0
 800183a:	2b00      	cmp	r3, #0
 800183c:	d00b      	beq.n	8001856 <_ZN5Drive4OpenEv+0x112>
	{
		driveStatus->setInPos(true);
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	685b      	ldr	r3, [r3, #4]
 8001842:	2101      	movs	r1, #1
 8001844:	4618      	mov	r0, r3
 8001846:	f001 fa2a 	bl	8002c9e <_ZN11DriveStatus8setInPosEb>
		driveCommand->setOpen(false);
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	689b      	ldr	r3, [r3, #8]
 800184e:	2100      	movs	r1, #0
 8001850:	4618      	mov	r0, r3
 8001852:	f001 f832 	bl	80028ba <_ZN12DriveCommand7setOpenEb>
	}
}
 8001856:	bf00      	nop
 8001858:	3714      	adds	r7, #20
 800185a:	46bd      	mov	sp, r7
 800185c:	bd90      	pop	{r4, r7, pc}

0800185e <_ZN5Drive4StopEv>:



void Drive::Stop()
{
 800185e:	b480      	push	{r7}
 8001860:	b083      	sub	sp, #12
 8001862:	af00      	add	r7, sp, #0
 8001864:	6078      	str	r0, [r7, #4]
	TIM2->CCR1 = 3200; //3200-6400
 8001866:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800186a:	f44f 6248 	mov.w	r2, #3200	; 0xc80
 800186e:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001870:	bf00      	nop
 8001872:	370c      	adds	r7, #12
 8001874:	46bd      	mov	sp, r7
 8001876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187a:	4770      	bx	lr

0800187c <_ZN5Drive9TeachModeEv>:

void Drive::TeachMode()
{
 800187c:	b590      	push	{r4, r7, lr}
 800187e:	b083      	sub	sp, #12
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
	currentState = nextState;
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	7d9a      	ldrb	r2, [r3, #22]
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	755a      	strb	r2, [r3, #21]

	switch (currentState)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	7d5b      	ldrb	r3, [r3, #21]
 8001890:	2b04      	cmp	r3, #4
 8001892:	f200 8095 	bhi.w	80019c0 <_ZN5Drive9TeachModeEv+0x144>
 8001896:	a201      	add	r2, pc, #4	; (adr r2, 800189c <_ZN5Drive9TeachModeEv+0x20>)
 8001898:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800189c:	080018b1 	.word	0x080018b1
 80018a0:	080018d1 	.word	0x080018d1
 80018a4:	08001941 	.word	0x08001941
 80018a8:	080018f1 	.word	0x080018f1
 80018ac:	080019a9 	.word	0x080019a9
	{
		case TEACH_MODE_ENTER:
			if (IS_EXT_SWITCH == false)
 80018b0:	2120      	movs	r1, #32
 80018b2:	484a      	ldr	r0, [pc, #296]	; (80019dc <_ZN5Drive9TeachModeEv+0x160>)
 80018b4:	f004 fa60 	bl	8005d78 <HAL_GPIO_ReadPin>
 80018b8:	4603      	mov	r3, r0
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	bf0c      	ite	eq
 80018be:	2301      	moveq	r3, #1
 80018c0:	2300      	movne	r3, #0
 80018c2:	b2db      	uxtb	r3, r3
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d07d      	beq.n	80019c4 <_ZN5Drive9TeachModeEv+0x148>
			{
				nextState = TEACH_RDY;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	2201      	movs	r2, #1
 80018cc:	759a      	strb	r2, [r3, #22]
			}
			break;
 80018ce:	e079      	b.n	80019c4 <_ZN5Drive9TeachModeEv+0x148>
		case TEACH_RDY:
			if (IS_EXT_SWITCH == true)
 80018d0:	2120      	movs	r1, #32
 80018d2:	4842      	ldr	r0, [pc, #264]	; (80019dc <_ZN5Drive9TeachModeEv+0x160>)
 80018d4:	f004 fa50 	bl	8005d78 <HAL_GPIO_ReadPin>
 80018d8:	4603      	mov	r3, r0
 80018da:	2b01      	cmp	r3, #1
 80018dc:	bf0c      	ite	eq
 80018de:	2301      	moveq	r3, #1
 80018e0:	2300      	movne	r3, #0
 80018e2:	b2db      	uxtb	r3, r3
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d06f      	beq.n	80019c8 <_ZN5Drive9TeachModeEv+0x14c>
			{
				nextState = DRIVE_OUT;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	2202      	movs	r2, #2
 80018ec:	759a      	strb	r2, [r3, #22]
			}
			break;
 80018ee:	e06b      	b.n	80019c8 <_ZN5Drive9TeachModeEv+0x14c>
		case DRIVE_IN:
			//move drive in
			if(MoveDrive(IN, driveSettings->getTeachTroque(),driveSettings->getTeachSpeed()))
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	4618      	mov	r0, r3
 80018f6:	f000 ff4b 	bl	8002790 <_ZNK13DriveSettings14getTeachTroqueEv>
 80018fa:	4603      	mov	r3, r0
 80018fc:	461c      	mov	r4, r3
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	4618      	mov	r0, r3
 8001904:	f000 ff29 	bl	800275a <_ZNK13DriveSettings13getTeachSpeedEv>
 8001908:	4603      	mov	r3, r0
 800190a:	4622      	mov	r2, r4
 800190c:	2100      	movs	r1, #0
 800190e:	6878      	ldr	r0, [r7, #4]
 8001910:	f000 f866 	bl	80019e0 <_ZN5Drive9MoveDriveENS_9DIRECTIONEtt>
 8001914:	4603      	mov	r3, r0
 8001916:	2b00      	cmp	r3, #0
 8001918:	d002      	beq.n	8001920 <_ZN5Drive9TeachModeEv+0xa4>
			{
				nextState = TEACH_END;
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	2204      	movs	r2, #4
 800191e:	759a      	strb	r2, [r3, #22]
			}

			if(IS_EXT_SWITCH)
 8001920:	2120      	movs	r1, #32
 8001922:	482e      	ldr	r0, [pc, #184]	; (80019dc <_ZN5Drive9TeachModeEv+0x160>)
 8001924:	f004 fa28 	bl	8005d78 <HAL_GPIO_ReadPin>
 8001928:	4603      	mov	r3, r0
 800192a:	2b00      	cmp	r3, #0
 800192c:	bf14      	ite	ne
 800192e:	2301      	movne	r3, #1
 8001930:	2300      	moveq	r3, #0
 8001932:	b2db      	uxtb	r3, r3
 8001934:	2b00      	cmp	r3, #0
 8001936:	d049      	beq.n	80019cc <_ZN5Drive9TeachModeEv+0x150>
			{
				nextState = DRIVE_OUT;
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	2202      	movs	r2, #2
 800193c:	759a      	strb	r2, [r3, #22]
			}
			break;
 800193e:	e045      	b.n	80019cc <_ZN5Drive9TeachModeEv+0x150>
		case DRIVE_OUT:
			//move drive out
			if(MoveDrive(OUT, driveSettings->getTeachTroque(), driveSettings->getTeachSpeed()) || torqueOutReached)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	4618      	mov	r0, r3
 8001946:	f000 ff23 	bl	8002790 <_ZNK13DriveSettings14getTeachTroqueEv>
 800194a:	4603      	mov	r3, r0
 800194c:	461c      	mov	r4, r3
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	4618      	mov	r0, r3
 8001954:	f000 ff01 	bl	800275a <_ZNK13DriveSettings13getTeachSpeedEv>
 8001958:	4603      	mov	r3, r0
 800195a:	4622      	mov	r2, r4
 800195c:	2101      	movs	r1, #1
 800195e:	6878      	ldr	r0, [r7, #4]
 8001960:	f000 f83e 	bl	80019e0 <_ZN5Drive9MoveDriveENS_9DIRECTIONEtt>
 8001964:	4603      	mov	r3, r0
 8001966:	2b00      	cmp	r3, #0
 8001968:	d103      	bne.n	8001972 <_ZN5Drive9TeachModeEv+0xf6>
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	7e1b      	ldrb	r3, [r3, #24]
 800196e:	2b00      	cmp	r3, #0
 8001970:	d001      	beq.n	8001976 <_ZN5Drive9TeachModeEv+0xfa>
 8001972:	2301      	movs	r3, #1
 8001974:	e000      	b.n	8001978 <_ZN5Drive9TeachModeEv+0xfc>
 8001976:	2300      	movs	r3, #0
 8001978:	2b00      	cmp	r3, #0
 800197a:	d002      	beq.n	8001982 <_ZN5Drive9TeachModeEv+0x106>
			{
				torqueOutReached = true;
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	2201      	movs	r2, #1
 8001980:	761a      	strb	r2, [r3, #24]
			}

			if(!IS_EXT_SWITCH)
 8001982:	2120      	movs	r1, #32
 8001984:	4815      	ldr	r0, [pc, #84]	; (80019dc <_ZN5Drive9TeachModeEv+0x160>)
 8001986:	f004 f9f7 	bl	8005d78 <HAL_GPIO_ReadPin>
 800198a:	4603      	mov	r3, r0
 800198c:	2b00      	cmp	r3, #0
 800198e:	bf0c      	ite	eq
 8001990:	2301      	moveq	r3, #1
 8001992:	2300      	movne	r3, #0
 8001994:	b2db      	uxtb	r3, r3
 8001996:	2b00      	cmp	r3, #0
 8001998:	d01a      	beq.n	80019d0 <_ZN5Drive9TeachModeEv+0x154>
			{
				nextState = DRIVE_IN;
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	2203      	movs	r2, #3
 800199e:	759a      	strb	r2, [r3, #22]
				torqueOutReached = false;
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	2200      	movs	r2, #0
 80019a4:	761a      	strb	r2, [r3, #24]
			}
			break;
 80019a6:	e013      	b.n	80019d0 <_ZN5Drive9TeachModeEv+0x154>
		case TEACH_END:
			//reset TTL counter
			encoder->ResetEncoder();
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	68db      	ldr	r3, [r3, #12]
 80019ac:	4618      	mov	r0, r3
 80019ae:	f000 f89b 	bl	8001ae8 <_ZN7Encoder12ResetEncoderEv>
			driveCommand->setTeach(false);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	689b      	ldr	r3, [r3, #8]
 80019b6:	2100      	movs	r1, #0
 80019b8:	4618      	mov	r0, r3
 80019ba:	f000 ffde 	bl	800297a <_ZN12DriveCommand8setTeachEb>
			break;
 80019be:	e008      	b.n	80019d2 <_ZN5Drive9TeachModeEv+0x156>
		default:
			break;
 80019c0:	bf00      	nop
 80019c2:	e006      	b.n	80019d2 <_ZN5Drive9TeachModeEv+0x156>
			break;
 80019c4:	bf00      	nop
 80019c6:	e004      	b.n	80019d2 <_ZN5Drive9TeachModeEv+0x156>
			break;
 80019c8:	bf00      	nop
 80019ca:	e002      	b.n	80019d2 <_ZN5Drive9TeachModeEv+0x156>
			break;
 80019cc:	bf00      	nop
 80019ce:	e000      	b.n	80019d2 <_ZN5Drive9TeachModeEv+0x156>
			break;
 80019d0:	bf00      	nop
	}

}
 80019d2:	bf00      	nop
 80019d4:	370c      	adds	r7, #12
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd90      	pop	{r4, r7, pc}
 80019da:	bf00      	nop
 80019dc:	48000400 	.word	0x48000400

080019e0 <_ZN5Drive9MoveDriveENS_9DIRECTIONEtt>:
{
	this->driveMode = driveMode;
}

bool Drive::MoveDrive(DIRECTION direction, uint16_t torque, uint16_t speed)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b084      	sub	sp, #16
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	60f8      	str	r0, [r7, #12]
 80019e8:	4608      	mov	r0, r1
 80019ea:	4611      	mov	r1, r2
 80019ec:	461a      	mov	r2, r3
 80019ee:	4603      	mov	r3, r0
 80019f0:	72fb      	strb	r3, [r7, #11]
 80019f2:	460b      	mov	r3, r1
 80019f4:	813b      	strh	r3, [r7, #8]
 80019f6:	4613      	mov	r3, r2
 80019f8:	80fb      	strh	r3, [r7, #6]
	if(driveStatus->getCurrent() * CURRENT_2_TORQUE > torque){
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	685b      	ldr	r3, [r3, #4]
 80019fe:	4618      	mov	r0, r3
 8001a00:	f001 f8e4 	bl	8002bcc <_ZNK11DriveStatus10getCurrentEv>
 8001a04:	4603      	mov	r3, r0
 8001a06:	461a      	mov	r2, r3
 8001a08:	893b      	ldrh	r3, [r7, #8]
 8001a0a:	4293      	cmp	r3, r2
 8001a0c:	bf34      	ite	cc
 8001a0e:	2301      	movcc	r3, #1
 8001a10:	2300      	movcs	r3, #0
 8001a12:	b2db      	uxtb	r3, r3
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d004      	beq.n	8001a22 <_ZN5Drive9MoveDriveENS_9DIRECTIONEtt+0x42>
		Stop();
 8001a18:	68f8      	ldr	r0, [r7, #12]
 8001a1a:	f7ff ff20 	bl	800185e <_ZN5Drive4StopEv>
		return true;
 8001a1e:	2301      	movs	r3, #1
 8001a20:	e028      	b.n	8001a74 <_ZN5Drive9MoveDriveENS_9DIRECTIONEtt+0x94>
	}

	switch (direction)
 8001a22:	7afb      	ldrb	r3, [r7, #11]
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d002      	beq.n	8001a2e <_ZN5Drive9MoveDriveENS_9DIRECTIONEtt+0x4e>
 8001a28:	2b01      	cmp	r3, #1
 8001a2a:	d00f      	beq.n	8001a4c <_ZN5Drive9MoveDriveENS_9DIRECTIONEtt+0x6c>
 8001a2c:	e01d      	b.n	8001a6a <_ZN5Drive9MoveDriveENS_9DIRECTIONEtt+0x8a>
	{
		case DIRECTION::IN:
			TIM2->CCR2 = DIRECTION_IN;	//direction
 8001a2e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001a32:	f44f 6248 	mov.w	r2, #3200	; 0xc80
 8001a36:	639a      	str	r2, [r3, #56]	; 0x38
			TIM2->CCR1 = speed; //4000;	//speed
 8001a38:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001a3c:	88fb      	ldrh	r3, [r7, #6]
 8001a3e:	6353      	str	r3, [r2, #52]	; 0x34
			led->ON();
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	691b      	ldr	r3, [r3, #16]
 8001a44:	4618      	mov	r0, r3
 8001a46:	f000 f93e 	bl	8001cc6 <_ZN3LED2ONEv>
			break;
 8001a4a:	e012      	b.n	8001a72 <_ZN5Drive9MoveDriveENS_9DIRECTIONEtt+0x92>
		case DIRECTION::OUT:
			TIM2->CCR2 = DIRECTION_OUT;	//direction
 8001a4c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001a50:	f44f 52c8 	mov.w	r2, #6400	; 0x1900
 8001a54:	639a      	str	r2, [r3, #56]	; 0x38
			TIM2->CCR1 = speed; //4000; //speed
 8001a56:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001a5a:	88fb      	ldrh	r3, [r7, #6]
 8001a5c:	6353      	str	r3, [r2, #52]	; 0x34
			led->ON();
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	691b      	ldr	r3, [r3, #16]
 8001a62:	4618      	mov	r0, r3
 8001a64:	f000 f92f 	bl	8001cc6 <_ZN3LED2ONEv>
			break;
 8001a68:	e003      	b.n	8001a72 <_ZN5Drive9MoveDriveENS_9DIRECTIONEtt+0x92>
		default:
			Stop();
 8001a6a:	68f8      	ldr	r0, [r7, #12]
 8001a6c:	f7ff fef7 	bl	800185e <_ZN5Drive4StopEv>
			break;
 8001a70:	bf00      	nop
	}
	return false;
 8001a72:	2300      	movs	r3, #0
}
 8001a74:	4618      	mov	r0, r3
 8001a76:	3710      	adds	r7, #16
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bd80      	pop	{r7, pc}

08001a7c <_ZN7EncoderC1EP11DriveStatus>:
 *      Author: marce
 */

#include "Encoder.h"

Encoder::Encoder(DriveStatus *driveStatus)
 8001a7c:	b480      	push	{r7}
 8001a7e:	b083      	sub	sp, #12
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
 8001a84:	6039      	str	r1, [r7, #0]
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	2200      	movs	r2, #0
 8001a8a:	605a      	str	r2, [r3, #4]
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	2200      	movs	r2, #0
 8001a90:	609a      	str	r2, [r3, #8]
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	2200      	movs	r2, #0
 8001a96:	60da      	str	r2, [r3, #12]
{
	this->driveStatus = driveStatus;
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	683a      	ldr	r2, [r7, #0]
 8001a9c:	601a      	str	r2, [r3, #0]
}
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	370c      	adds	r7, #12
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aaa:	4770      	bx	lr

08001aac <_ZN7Encoder4initEv>:

bool Encoder::init()
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b082      	sub	sp, #8
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
	HAL_TIM_Encoder_MspInit(&htim1);
 8001ab4:	480b      	ldr	r0, [pc, #44]	; (8001ae4 <_ZN7Encoder4initEv+0x38>)
 8001ab6:	f001 ff37 	bl	8003928 <HAL_TIM_Encoder_MspInit>
	HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_2 | TIM_CHANNEL_1);
 8001aba:	2104      	movs	r1, #4
 8001abc:	4809      	ldr	r0, [pc, #36]	; (8001ae4 <_ZN7Encoder4initEv+0x38>)
 8001abe:	f007 ff89 	bl	80099d4 <HAL_TIM_Encoder_Start>

	cValue = 0;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	605a      	str	r2, [r3, #4]
	lValue = 0;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	2200      	movs	r2, #0
 8001acc:	609a      	str	r2, [r3, #8]
	deltaValue = 0;
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	60da      	str	r2, [r3, #12]
	encoderValue = 0;
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	611a      	str	r2, [r3, #16]
	return true;
 8001ada:	2301      	movs	r3, #1
}
 8001adc:	4618      	mov	r0, r3
 8001ade:	3708      	adds	r7, #8
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	20000404 	.word	0x20000404

08001ae8 <_ZN7Encoder12ResetEncoderEv>:

void Encoder::ResetEncoder()
{
 8001ae8:	b480      	push	{r7}
 8001aea:	b083      	sub	sp, #12
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
	encoderValue = 0;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	2200      	movs	r2, #0
 8001af4:	611a      	str	r2, [r3, #16]
}
 8001af6:	bf00      	nop
 8001af8:	370c      	adds	r7, #12
 8001afa:	46bd      	mov	sp, r7
 8001afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b00:	4770      	bx	lr
	...

08001b04 <_ZN7Encoder6updateEv>:
{
	return this->encoderValue;
}

bool Encoder::update()
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b082      	sub	sp, #8
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]

	cValue = TIM1->CNT;				//Read out value from timer register
 8001b0c:	4b1e      	ldr	r3, [pc, #120]	; (8001b88 <_ZN7Encoder6updateEv+0x84>)
 8001b0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b10:	461a      	mov	r2, r3
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	605a      	str	r2, [r3, #4]
	deltaValue = cValue - lValue;//Calculate the difference to the previous value
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	685a      	ldr	r2, [r3, #4]
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	689b      	ldr	r3, [r3, #8]
 8001b1e:	1ad2      	subs	r2, r2, r3
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	60da      	str	r2, [r3, #12]

	//forward overflow
	if (deltaValue < -32768)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	68db      	ldr	r3, [r3, #12]
 8001b28:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 8001b2c:	da06      	bge.n	8001b3c <_ZN7Encoder6updateEv+0x38>
	{				//Check whether a timer overflow has occurred forwards
		deltaValue = (deltaValue + 65535);	//Overflow correction
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	68db      	ldr	r3, [r3, #12]
 8001b32:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8001b36:	33ff      	adds	r3, #255	; 0xff
 8001b38:	687a      	ldr	r2, [r7, #4]
 8001b3a:	60d3      	str	r3, [r2, #12]
	}

	//backwards overflow
	if (deltaValue > 32768)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	68db      	ldr	r3, [r3, #12]
 8001b40:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001b44:	dd06      	ble.n	8001b54 <_ZN7Encoder6updateEv+0x50>
	{				//Check whether a timer overflow has occurred backwards
		deltaValue = (deltaValue - 65535);	//overflow correction
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	68db      	ldr	r3, [r3, #12]
 8001b4a:	f5a3 437f 	sub.w	r3, r3, #65280	; 0xff00
 8001b4e:	3bff      	subs	r3, #255	; 0xff
 8001b50:	687a      	ldr	r2, [r7, #4]
 8001b52:	60d3      	str	r3, [r2, #12]
	}

	encoderValue += deltaValue;	//Increase the encoder value by the difference
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	691a      	ldr	r2, [r3, #16]
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	68db      	ldr	r3, [r3, #12]
 8001b5c:	441a      	add	r2, r3
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	611a      	str	r2, [r3, #16]
	lValue = cValue;						//previous value = current value
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	685a      	ldr	r2, [r3, #4]
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	609a      	str	r2, [r3, #8]

	driveStatus->setPosition(encoderValue * GEAR_RATIO);
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681a      	ldr	r2, [r3, #0]
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	691b      	ldr	r3, [r3, #16]
 8001b72:	b29b      	uxth	r3, r3
 8001b74:	4619      	mov	r1, r3
 8001b76:	4610      	mov	r0, r2
 8001b78:	f001 f882 	bl	8002c80 <_ZN11DriveStatus11setPositionEt>

	return true;
 8001b7c:	2301      	movs	r3, #1
}
 8001b7e:	4618      	mov	r0, r3
 8001b80:	3708      	adds	r7, #8
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bd80      	pop	{r7, pc}
 8001b86:	bf00      	nop
 8001b88:	40012c00 	.word	0x40012c00

08001b8c <_ZN5ErrorC1EP3LEDP11DriveStatus>:

#include "Error.h"
#include "main.h"
#include "gpio.h"

Error::Error(LED* led, DriveStatus *driveStatus){
 8001b8c:	b480      	push	{r7}
 8001b8e:	b085      	sub	sp, #20
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	60f8      	str	r0, [r7, #12]
 8001b94:	60b9      	str	r1, [r7, #8]
 8001b96:	607a      	str	r2, [r7, #4]
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	815a      	strh	r2, [r3, #10]
	this->led = led;
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	68ba      	ldr	r2, [r7, #8]
 8001ba2:	601a      	str	r2, [r3, #0]
	this->driveStatus = driveStatus;
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	687a      	ldr	r2, [r7, #4]
 8001ba8:	605a      	str	r2, [r3, #4]
}
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	4618      	mov	r0, r3
 8001bae:	3714      	adds	r7, #20
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb6:	4770      	bx	lr

08001bb8 <_ZN5Error9error2LEDEv>:


void Error::error2LED() {
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b082      	sub	sp, #8
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
	//function should be call every 100ms

	if (driveStatus->getError() != DriveStatus::E_NO_ERROR) {
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f000 ffb9 	bl	8002b3c <_ZN11DriveStatus8getErrorEv>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	bf14      	ite	ne
 8001bd0:	2301      	movne	r3, #1
 8001bd2:	2300      	moveq	r3, #0
 8001bd4:	b2db      	uxtb	r3, r3
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d054      	beq.n	8001c84 <_ZN5Error9error2LEDEv+0xcc>
		if (this->LEDerrorCounter == 1) {
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	895b      	ldrh	r3, [r3, #10]
 8001bde:	2b01      	cmp	r3, #1
 8001be0:	d108      	bne.n	8001bf4 <_ZN5Error9error2LEDEv+0x3c>
			this->errorCode = (uint8_t)driveStatus->getError();		//Errorcode vom DriveStatus bei Zyklus 1 einlesen
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	4618      	mov	r0, r3
 8001be8:	f000 ffa8 	bl	8002b3c <_ZN11DriveStatus8getErrorEv>
 8001bec:	4603      	mov	r3, r0
 8001bee:	461a      	mov	r2, r3
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	721a      	strb	r2, [r3, #8]
		}

		if (LEDerrorCounter <= errorCode * 6) {
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	895b      	ldrh	r3, [r3, #10]
 8001bf8:	4619      	mov	r1, r3
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	7a1b      	ldrb	r3, [r3, #8]
 8001bfe:	461a      	mov	r2, r3
 8001c00:	4613      	mov	r3, r2
 8001c02:	005b      	lsls	r3, r3, #1
 8001c04:	4413      	add	r3, r2
 8001c06:	005b      	lsls	r3, r3, #1
 8001c08:	4299      	cmp	r1, r3
 8001c0a:	dc1f      	bgt.n	8001c4c <_ZN5Error9error2LEDEv+0x94>
			//Error Code Ausgeben
			if (LEDerrorCounter % 6 == 0) {
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	895a      	ldrh	r2, [r3, #10]
 8001c10:	4b1e      	ldr	r3, [pc, #120]	; (8001c8c <_ZN5Error9error2LEDEv+0xd4>)
 8001c12:	fba3 1302 	umull	r1, r3, r3, r2
 8001c16:	0899      	lsrs	r1, r3, #2
 8001c18:	460b      	mov	r3, r1
 8001c1a:	005b      	lsls	r3, r3, #1
 8001c1c:	440b      	add	r3, r1
 8001c1e:	005b      	lsls	r3, r3, #1
 8001c20:	1ad3      	subs	r3, r2, r3
 8001c22:	b29b      	uxth	r3, r3
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d105      	bne.n	8001c34 <_ZN5Error9error2LEDEv+0x7c>
				led->ON();
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f000 f84a 	bl	8001cc6 <_ZN3LED2ONEv>
 8001c32:	e004      	b.n	8001c3e <_ZN5Error9error2LEDEv+0x86>
			} else {
				led->OFF();
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4618      	mov	r0, r3
 8001c3a:	f000 f861 	bl	8001d00 <_ZN3LED3OFFEv>
			}
			LEDerrorCounter++;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	895b      	ldrh	r3, [r3, #10]
 8001c42:	3301      	adds	r3, #1
 8001c44:	b29a      	uxth	r2, r3
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	815a      	strh	r2, [r3, #10]
			//Nach 4 Pause Widerholen
			LEDerrorCounter = 1;
		}
	}

}
 8001c4a:	e01b      	b.n	8001c84 <_ZN5Error9error2LEDEv+0xcc>
		} else if (LEDerrorCounter <= errorCode * 6 + 15) {
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	895b      	ldrh	r3, [r3, #10]
 8001c50:	4619      	mov	r1, r3
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	7a1b      	ldrb	r3, [r3, #8]
 8001c56:	461a      	mov	r2, r3
 8001c58:	4613      	mov	r3, r2
 8001c5a:	005b      	lsls	r3, r3, #1
 8001c5c:	4413      	add	r3, r2
 8001c5e:	005b      	lsls	r3, r3, #1
 8001c60:	330f      	adds	r3, #15
 8001c62:	4299      	cmp	r1, r3
 8001c64:	dc0b      	bgt.n	8001c7e <_ZN5Error9error2LEDEv+0xc6>
			led->OFF();
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f000 f848 	bl	8001d00 <_ZN3LED3OFFEv>
			LEDerrorCounter++;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	895b      	ldrh	r3, [r3, #10]
 8001c74:	3301      	adds	r3, #1
 8001c76:	b29a      	uxth	r2, r3
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	815a      	strh	r2, [r3, #10]
}
 8001c7c:	e002      	b.n	8001c84 <_ZN5Error9error2LEDEv+0xcc>
			LEDerrorCounter = 1;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	2201      	movs	r2, #1
 8001c82:	815a      	strh	r2, [r3, #10]
}
 8001c84:	bf00      	nop
 8001c86:	3708      	adds	r7, #8
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	bd80      	pop	{r7, pc}
 8001c8c:	aaaaaaab 	.word	0xaaaaaaab

08001c90 <_ZN3LEDC1EP12GPIO_TypeDeftb>:


#include "LED.h"


LED::LED(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, bool outputInverted) {
 8001c90:	b480      	push	{r7}
 8001c92:	b085      	sub	sp, #20
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	60f8      	str	r0, [r7, #12]
 8001c98:	60b9      	str	r1, [r7, #8]
 8001c9a:	4611      	mov	r1, r2
 8001c9c:	461a      	mov	r2, r3
 8001c9e:	460b      	mov	r3, r1
 8001ca0:	80fb      	strh	r3, [r7, #6]
 8001ca2:	4613      	mov	r3, r2
 8001ca4:	717b      	strb	r3, [r7, #5]

	this->GPIO_Pin = GPIO_Pin;
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	88fa      	ldrh	r2, [r7, #6]
 8001caa:	809a      	strh	r2, [r3, #4]
	this->GPIOx = GPIOx;
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	68ba      	ldr	r2, [r7, #8]
 8001cb0:	601a      	str	r2, [r3, #0]
	this->outputInverted = outputInverted;
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	797a      	ldrb	r2, [r7, #5]
 8001cb6:	719a      	strb	r2, [r3, #6]
}
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	4618      	mov	r0, r3
 8001cbc:	3714      	adds	r7, #20
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc4:	4770      	bx	lr

08001cc6 <_ZN3LED2ONEv>:

/*
 * LED ON method
 */
void LED::ON() {
 8001cc6:	b580      	push	{r7, lr}
 8001cc8:	b082      	sub	sp, #8
 8001cca:	af00      	add	r7, sp, #0
 8001ccc:	6078      	str	r0, [r7, #4]
	//check if output is inverted
	if(outputInverted){
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	799b      	ldrb	r3, [r3, #6]
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d008      	beq.n	8001ce8 <_ZN3LED2ONEv+0x22>
		//clear output
		HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_RESET);
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	6818      	ldr	r0, [r3, #0]
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	889b      	ldrh	r3, [r3, #4]
 8001cde:	2200      	movs	r2, #0
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	f004 f861 	bl	8005da8 <HAL_GPIO_WritePin>
	}else{
		//write output
		HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_SET);
	}
}
 8001ce6:	e007      	b.n	8001cf8 <_ZN3LED2ONEv+0x32>
		HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_SET);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6818      	ldr	r0, [r3, #0]
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	889b      	ldrh	r3, [r3, #4]
 8001cf0:	2201      	movs	r2, #1
 8001cf2:	4619      	mov	r1, r3
 8001cf4:	f004 f858 	bl	8005da8 <HAL_GPIO_WritePin>
}
 8001cf8:	bf00      	nop
 8001cfa:	3708      	adds	r7, #8
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bd80      	pop	{r7, pc}

08001d00 <_ZN3LED3OFFEv>:

/*
 * LED OFF method
 */
void LED::OFF() {
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b082      	sub	sp, #8
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
	//check if output is inverted
	if(outputInverted){
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	799b      	ldrb	r3, [r3, #6]
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d008      	beq.n	8001d22 <_ZN3LED3OFFEv+0x22>
		//clear output
		HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_SET);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	6818      	ldr	r0, [r3, #0]
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	889b      	ldrh	r3, [r3, #4]
 8001d18:	2201      	movs	r2, #1
 8001d1a:	4619      	mov	r1, r3
 8001d1c:	f004 f844 	bl	8005da8 <HAL_GPIO_WritePin>
	}else{
		//write output
		HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_RESET);
	}
}
 8001d20:	e007      	b.n	8001d32 <_ZN3LED3OFFEv+0x32>
		HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_RESET);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	6818      	ldr	r0, [r3, #0]
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	889b      	ldrh	r3, [r3, #4]
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	4619      	mov	r1, r3
 8001d2e:	f004 f83b 	bl	8005da8 <HAL_GPIO_WritePin>
}
 8001d32:	bf00      	nop
 8001d34:	3708      	adds	r7, #8
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}

08001d3a <_ZN3LED6ToggleEv>:

/*
 * LED Toggle method
 */
void LED::Toggle() {
 8001d3a:	b580      	push	{r7, lr}
 8001d3c:	b082      	sub	sp, #8
 8001d3e:	af00      	add	r7, sp, #0
 8001d40:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(GPIOx, GPIO_Pin);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681a      	ldr	r2, [r3, #0]
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	889b      	ldrh	r3, [r3, #4]
 8001d4a:	4619      	mov	r1, r3
 8001d4c:	4610      	mov	r0, r2
 8001d4e:	f004 f843 	bl	8005dd8 <HAL_GPIO_TogglePin>
}
 8001d52:	bf00      	nop
 8001d54:	3708      	adds	r7, #8
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}
	...

08001d5c <_ZN10RFM95_LoRaC1Ev>:
 */

#include "RFM95.h"
#include "../AppMain/AppMain.h"

RFM95_LoRa::RFM95_LoRa() :
 8001d5c:	b480      	push	{r7}
 8001d5e:	b083      	sub	sp, #12
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  _frequency(0),
  _packetIndex(0),
  _implicitHeaderMode(0),
  _onReceive(0)
 8001d64:	4a0a      	ldr	r2, [pc, #40]	; (8001d90 <_ZN10RFM95_LoRaC1Ev+0x34>)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	601a      	str	r2, [r3, #0]
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	611a      	str	r2, [r3, #16]
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	2200      	movs	r2, #0
 8001d74:	615a      	str	r2, [r3, #20]
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	2200      	movs	r2, #0
 8001d7a:	619a      	str	r2, [r3, #24]
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	2200      	movs	r2, #0
 8001d80:	61da      	str	r2, [r3, #28]
{

}
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	4618      	mov	r0, r3
 8001d86:	370c      	adds	r7, #12
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8e:	4770      	bx	lr
 8001d90:	0800f410 	.word	0x0800f410

08001d94 <_ZN10RFM95_LoRa9selectRFMEv>:
 * @brief RFM95 chip select
 *
 * @param none
 * @return none
 */
void RFM95_LoRa::selectRFM(){
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b082      	sub	sp, #8
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(RFM_NSS_GPIO_Port,RFM_NSS_Pin, GPIO_PIN_RESET);
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	2110      	movs	r1, #16
 8001da0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001da4:	f004 f800 	bl	8005da8 <HAL_GPIO_WritePin>
}
 8001da8:	bf00      	nop
 8001daa:	3708      	adds	r7, #8
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bd80      	pop	{r7, pc}

08001db0 <_ZN10RFM95_LoRa11deselectRFMEv>:
 * @brief RFM95 chip deselect
 *
 * @param none
 * @return none
 */
void RFM95_LoRa::deselectRFM(){
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b082      	sub	sp, #8
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(RFM_NSS_GPIO_Port,RFM_NSS_Pin, GPIO_PIN_SET);
 8001db8:	2201      	movs	r2, #1
 8001dba:	2110      	movs	r1, #16
 8001dbc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001dc0:	f003 fff2 	bl	8005da8 <HAL_GPIO_WritePin>
}
 8001dc4:	bf00      	nop
 8001dc6:	3708      	adds	r7, #8
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bd80      	pop	{r7, pc}

08001dcc <_ZN10RFM95_LoRa8resetRFMEv>:

void RFM95_LoRa::resetRFM(){
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b082      	sub	sp, #8
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(RFM_RST_GPIO_Port, RFM_RST_Pin, GPIO_PIN_RESET);
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	2108      	movs	r1, #8
 8001dd8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ddc:	f003 ffe4 	bl	8005da8 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8001de0:	2001      	movs	r0, #1
 8001de2:	f001 ff3f 	bl	8003c64 <HAL_Delay>
	HAL_GPIO_WritePin(RFM_RST_GPIO_Port, RFM_RST_Pin, GPIO_PIN_SET);
 8001de6:	2201      	movs	r2, #1
 8001de8:	2108      	movs	r1, #8
 8001dea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001dee:	f003 ffdb 	bl	8005da8 <HAL_GPIO_WritePin>
	HAL_Delay(5);
 8001df2:	2005      	movs	r0, #5
 8001df4:	f001 ff36 	bl	8003c64 <HAL_Delay>
}
 8001df8:	bf00      	nop
 8001dfa:	3708      	adds	r7, #8
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bd80      	pop	{r7, pc}

08001e00 <_ZN10RFM95_LoRa13writeRegisterEhh>:

bool RFM95_LoRa::writeRegister(uint8_t addr, uint8_t data){
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b084      	sub	sp, #16
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
 8001e08:	460b      	mov	r3, r1
 8001e0a:	70fb      	strb	r3, [r7, #3]
 8001e0c:	4613      	mov	r3, r2
 8001e0e:	70bb      	strb	r3, [r7, #2]
	uint8_t buff[2] = {(uint8_t)(addr | 0x80), data};
 8001e10:	78fb      	ldrb	r3, [r7, #3]
 8001e12:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001e16:	b2db      	uxtb	r3, r3
 8001e18:	733b      	strb	r3, [r7, #12]
 8001e1a:	78bb      	ldrb	r3, [r7, #2]
 8001e1c:	737b      	strb	r3, [r7, #13]
	selectRFM();
 8001e1e:	6878      	ldr	r0, [r7, #4]
 8001e20:	f7ff ffb8 	bl	8001d94 <_ZN10RFM95_LoRa9selectRFMEv>
	if(HAL_SPI_Transmit(&hspi1, (uint8_t*)buff, 2, 100) != HAL_OK){
 8001e24:	f107 010c 	add.w	r1, r7, #12
 8001e28:	2364      	movs	r3, #100	; 0x64
 8001e2a:	2202      	movs	r2, #2
 8001e2c:	480b      	ldr	r0, [pc, #44]	; (8001e5c <_ZN10RFM95_LoRa13writeRegisterEhh+0x5c>)
 8001e2e:	f006 fe64 	bl	8008afa <HAL_SPI_Transmit>
 8001e32:	4603      	mov	r3, r0
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	bf14      	ite	ne
 8001e38:	2301      	movne	r3, #1
 8001e3a:	2300      	moveq	r3, #0
 8001e3c:	b2db      	uxtb	r3, r3
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d004      	beq.n	8001e4c <_ZN10RFM95_LoRa13writeRegisterEhh+0x4c>
		deselectRFM();
 8001e42:	6878      	ldr	r0, [r7, #4]
 8001e44:	f7ff ffb4 	bl	8001db0 <_ZN10RFM95_LoRa11deselectRFMEv>
		return false;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	e003      	b.n	8001e54 <_ZN10RFM95_LoRa13writeRegisterEhh+0x54>
	}
	deselectRFM();
 8001e4c:	6878      	ldr	r0, [r7, #4]
 8001e4e:	f7ff ffaf 	bl	8001db0 <_ZN10RFM95_LoRa11deselectRFMEv>
	return true;
 8001e52:	2301      	movs	r3, #1
}
 8001e54:	4618      	mov	r0, r3
 8001e56:	3710      	adds	r7, #16
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd80      	pop	{r7, pc}
 8001e5c:	2000039c 	.word	0x2000039c

08001e60 <_ZN10RFM95_LoRa12readRegisterEh>:

uint8_t RFM95_LoRa::readRegister(uint8_t addr){
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b086      	sub	sp, #24
 8001e64:	af02      	add	r7, sp, #8
 8001e66:	6078      	str	r0, [r7, #4]
 8001e68:	460b      	mov	r3, r1
 8001e6a:	70fb      	strb	r3, [r7, #3]
	uint8_t rxData[2] = {0,0};
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	81bb      	strh	r3, [r7, #12]
	uint8_t txData[1] = {addr};
 8001e70:	78fb      	ldrb	r3, [r7, #3]
 8001e72:	723b      	strb	r3, [r7, #8]

	selectRFM();
 8001e74:	6878      	ldr	r0, [r7, #4]
 8001e76:	f7ff ff8d 	bl	8001d94 <_ZN10RFM95_LoRa9selectRFMEv>
		HAL_SPI_TransmitReceive(&hspi1,(uint8_t*)txData,(uint8_t*)rxData,2,100);
 8001e7a:	f107 020c 	add.w	r2, r7, #12
 8001e7e:	f107 0108 	add.w	r1, r7, #8
 8001e82:	2364      	movs	r3, #100	; 0x64
 8001e84:	9300      	str	r3, [sp, #0]
 8001e86:	2302      	movs	r3, #2
 8001e88:	4805      	ldr	r0, [pc, #20]	; (8001ea0 <_ZN10RFM95_LoRa12readRegisterEh+0x40>)
 8001e8a:	f006 ffa4 	bl	8008dd6 <HAL_SPI_TransmitReceive>
	deselectRFM();
 8001e8e:	6878      	ldr	r0, [r7, #4]
 8001e90:	f7ff ff8e 	bl	8001db0 <_ZN10RFM95_LoRa11deselectRFMEv>
	return rxData[1];
 8001e94:	7b7b      	ldrb	r3, [r7, #13]
}
 8001e96:	4618      	mov	r0, r3
 8001e98:	3710      	adds	r7, #16
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	2000039c 	.word	0x2000039c

08001ea4 <_ZN10RFM95_LoRa5beginEl>:


int RFM95_LoRa::begin(long frequency){
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b084      	sub	sp, #16
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
 8001eac:	6039      	str	r1, [r7, #0]
 resetRFM();
 8001eae:	6878      	ldr	r0, [r7, #4]
 8001eb0:	f7ff ff8c 	bl	8001dcc <_ZN10RFM95_LoRa8resetRFMEv>
  // check version
  uint8_t version = readRegister(REG_VERSION);
 8001eb4:	2142      	movs	r1, #66	; 0x42
 8001eb6:	6878      	ldr	r0, [r7, #4]
 8001eb8:	f7ff ffd2 	bl	8001e60 <_ZN10RFM95_LoRa12readRegisterEh>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	73fb      	strb	r3, [r7, #15]
  if (version != 0x12) {
 8001ec0:	7bfb      	ldrb	r3, [r7, #15]
 8001ec2:	2b12      	cmp	r3, #18
 8001ec4:	d001      	beq.n	8001eca <_ZN10RFM95_LoRa5beginEl+0x26>
    return 0;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	e02b      	b.n	8001f22 <_ZN10RFM95_LoRa5beginEl+0x7e>
  }
  // put in sleep mode
  sleep();
 8001eca:	6878      	ldr	r0, [r7, #4]
 8001ecc:	f000 f9b4 	bl	8002238 <_ZN10RFM95_LoRa5sleepEv>
  // set frequency
  setFrequency(frequency);
 8001ed0:	6839      	ldr	r1, [r7, #0]
 8001ed2:	6878      	ldr	r0, [r7, #4]
 8001ed4:	f000 f9fa 	bl	80022cc <_ZN10RFM95_LoRa12setFrequencyEl>
  // set base addresses
  writeRegister(REG_FIFO_TX_BASE_ADDR, 0);
 8001ed8:	2200      	movs	r2, #0
 8001eda:	210e      	movs	r1, #14
 8001edc:	6878      	ldr	r0, [r7, #4]
 8001ede:	f7ff ff8f 	bl	8001e00 <_ZN10RFM95_LoRa13writeRegisterEhh>
  writeRegister(REG_FIFO_RX_BASE_ADDR, 0);
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	210f      	movs	r1, #15
 8001ee6:	6878      	ldr	r0, [r7, #4]
 8001ee8:	f7ff ff8a 	bl	8001e00 <_ZN10RFM95_LoRa13writeRegisterEhh>
  // set LNA boost
  writeRegister(REG_LNA, readRegister(REG_LNA) | 0x03);
 8001eec:	210c      	movs	r1, #12
 8001eee:	6878      	ldr	r0, [r7, #4]
 8001ef0:	f7ff ffb6 	bl	8001e60 <_ZN10RFM95_LoRa12readRegisterEh>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	f043 0303 	orr.w	r3, r3, #3
 8001efa:	b2db      	uxtb	r3, r3
 8001efc:	461a      	mov	r2, r3
 8001efe:	210c      	movs	r1, #12
 8001f00:	6878      	ldr	r0, [r7, #4]
 8001f02:	f7ff ff7d 	bl	8001e00 <_ZN10RFM95_LoRa13writeRegisterEhh>
  // set auto AGC
  writeRegister(REG_MODEM_CONFIG_3, 0x04);
 8001f06:	2204      	movs	r2, #4
 8001f08:	2126      	movs	r1, #38	; 0x26
 8001f0a:	6878      	ldr	r0, [r7, #4]
 8001f0c:	f7ff ff78 	bl	8001e00 <_ZN10RFM95_LoRa13writeRegisterEhh>
  // set output power to 17 dBm
  setTxPower(20);
 8001f10:	2201      	movs	r2, #1
 8001f12:	2114      	movs	r1, #20
 8001f14:	6878      	ldr	r0, [r7, #4]
 8001f16:	f000 f99c 	bl	8002252 <_ZN10RFM95_LoRa10setTxPowerEii>
  // put in standby mode
  idle();
 8001f1a:	6878      	ldr	r0, [r7, #4]
 8001f1c:	f000 f97f 	bl	800221e <_ZN10RFM95_LoRa4idleEv>
  return 1;
 8001f20:	2301      	movs	r3, #1
}
 8001f22:	4618      	mov	r0, r3
 8001f24:	3710      	adds	r7, #16
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bd80      	pop	{r7, pc}

08001f2a <_ZN10RFM95_LoRa11beginPacketEi>:
  sleep();
}



int RFM95_LoRa::beginPacket(int implicitHeader){
 8001f2a:	b580      	push	{r7, lr}
 8001f2c:	b082      	sub	sp, #8
 8001f2e:	af00      	add	r7, sp, #0
 8001f30:	6078      	str	r0, [r7, #4]
 8001f32:	6039      	str	r1, [r7, #0]
  // put in standby mode
  idle();
 8001f34:	6878      	ldr	r0, [r7, #4]
 8001f36:	f000 f972 	bl	800221e <_ZN10RFM95_LoRa4idleEv>

  if (implicitHeader) {
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d003      	beq.n	8001f48 <_ZN10RFM95_LoRa11beginPacketEi+0x1e>
    implicitHeaderMode();
 8001f40:	6878      	ldr	r0, [r7, #4]
 8001f42:	f000 faf6 	bl	8002532 <_ZN10RFM95_LoRa18implicitHeaderModeEv>
 8001f46:	e002      	b.n	8001f4e <_ZN10RFM95_LoRa11beginPacketEi+0x24>
  } else {
    explicitHeaderMode();
 8001f48:	6878      	ldr	r0, [r7, #4]
 8001f4a:	f000 fada 	bl	8002502 <_ZN10RFM95_LoRa18explicitHeaderModeEv>
  }

  // reset FIFO address and paload length
  writeRegister(REG_FIFO_ADDR_PTR, 0);
 8001f4e:	2200      	movs	r2, #0
 8001f50:	210d      	movs	r1, #13
 8001f52:	6878      	ldr	r0, [r7, #4]
 8001f54:	f7ff ff54 	bl	8001e00 <_ZN10RFM95_LoRa13writeRegisterEhh>
  writeRegister(REG_PAYLOAD_LENGTH, 0);
 8001f58:	2200      	movs	r2, #0
 8001f5a:	2122      	movs	r1, #34	; 0x22
 8001f5c:	6878      	ldr	r0, [r7, #4]
 8001f5e:	f7ff ff4f 	bl	8001e00 <_ZN10RFM95_LoRa13writeRegisterEhh>
  return 1;
 8001f62:	2301      	movs	r3, #1
}
 8001f64:	4618      	mov	r0, r3
 8001f66:	3708      	adds	r7, #8
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	bd80      	pop	{r7, pc}

08001f6c <_ZN10RFM95_LoRa9endPacketEv>:



int RFM95_LoRa::endPacket(){
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b082      	sub	sp, #8
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
  // put in TX mode
  writeRegister(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_TX);
 8001f74:	2283      	movs	r2, #131	; 0x83
 8001f76:	2101      	movs	r1, #1
 8001f78:	6878      	ldr	r0, [r7, #4]
 8001f7a:	f7ff ff41 	bl	8001e00 <_ZN10RFM95_LoRa13writeRegisterEhh>
  // wait for TX done
  while ((readRegister(REG_IRQ_FLAGS) & IRQ_TX_DONE_MASK) == 0) {
 8001f7e:	2112      	movs	r1, #18
 8001f80:	6878      	ldr	r0, [r7, #4]
 8001f82:	f7ff ff6d 	bl	8001e60 <_ZN10RFM95_LoRa12readRegisterEh>
 8001f86:	4603      	mov	r3, r0
 8001f88:	f003 0308 	and.w	r3, r3, #8
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	bf0c      	ite	eq
 8001f90:	2301      	moveq	r3, #1
 8001f92:	2300      	movne	r3, #0
 8001f94:	b2db      	uxtb	r3, r3
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d000      	beq.n	8001f9c <_ZN10RFM95_LoRa9endPacketEv+0x30>
 8001f9a:	e7f0      	b.n	8001f7e <_ZN10RFM95_LoRa9endPacketEv+0x12>

  }

  // clear IRQ's
  writeRegister(REG_IRQ_FLAGS, IRQ_TX_DONE_MASK);
 8001f9c:	2208      	movs	r2, #8
 8001f9e:	2112      	movs	r1, #18
 8001fa0:	6878      	ldr	r0, [r7, #4]
 8001fa2:	f7ff ff2d 	bl	8001e00 <_ZN10RFM95_LoRa13writeRegisterEhh>
  return 1;
 8001fa6:	2301      	movs	r3, #1
}
 8001fa8:	4618      	mov	r0, r3
 8001faa:	3708      	adds	r7, #8
 8001fac:	46bd      	mov	sp, r7
 8001fae:	bd80      	pop	{r7, pc}

08001fb0 <_ZN10RFM95_LoRa11parsePacketEi>:



int RFM95_LoRa::parsePacket(int size)

{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b084      	sub	sp, #16
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
 8001fb8:	6039      	str	r1, [r7, #0]
  int packetLength = 0;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	60fb      	str	r3, [r7, #12]
  int irqFlags = readRegister(REG_IRQ_FLAGS);
 8001fbe:	2112      	movs	r1, #18
 8001fc0:	6878      	ldr	r0, [r7, #4]
 8001fc2:	f7ff ff4d 	bl	8001e60 <_ZN10RFM95_LoRa12readRegisterEh>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	60bb      	str	r3, [r7, #8]
  if (size > 0) {
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	dd0a      	ble.n	8001fe6 <_ZN10RFM95_LoRa11parsePacketEi+0x36>
    implicitHeaderMode();
 8001fd0:	6878      	ldr	r0, [r7, #4]
 8001fd2:	f000 faae 	bl	8002532 <_ZN10RFM95_LoRa18implicitHeaderModeEv>
    writeRegister(REG_PAYLOAD_LENGTH, size & 0xff);
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	b2db      	uxtb	r3, r3
 8001fda:	461a      	mov	r2, r3
 8001fdc:	2122      	movs	r1, #34	; 0x22
 8001fde:	6878      	ldr	r0, [r7, #4]
 8001fe0:	f7ff ff0e 	bl	8001e00 <_ZN10RFM95_LoRa13writeRegisterEhh>
 8001fe4:	e002      	b.n	8001fec <_ZN10RFM95_LoRa11parsePacketEi+0x3c>
  } else {
    explicitHeaderMode();
 8001fe6:	6878      	ldr	r0, [r7, #4]
 8001fe8:	f000 fa8b 	bl	8002502 <_ZN10RFM95_LoRa18explicitHeaderModeEv>
  }

  // clear IRQ's
  writeRegister(REG_IRQ_FLAGS, irqFlags);
 8001fec:	68bb      	ldr	r3, [r7, #8]
 8001fee:	b2db      	uxtb	r3, r3
 8001ff0:	461a      	mov	r2, r3
 8001ff2:	2112      	movs	r1, #18
 8001ff4:	6878      	ldr	r0, [r7, #4]
 8001ff6:	f7ff ff03 	bl	8001e00 <_ZN10RFM95_LoRa13writeRegisterEhh>
  if ((irqFlags & IRQ_RX_DONE_MASK) && (irqFlags & IRQ_PAYLOAD_CRC_ERROR_MASK) == 0) {
 8001ffa:	68bb      	ldr	r3, [r7, #8]
 8001ffc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002000:	2b00      	cmp	r3, #0
 8002002:	d026      	beq.n	8002052 <_ZN10RFM95_LoRa11parsePacketEi+0xa2>
 8002004:	68bb      	ldr	r3, [r7, #8]
 8002006:	f003 0320 	and.w	r3, r3, #32
 800200a:	2b00      	cmp	r3, #0
 800200c:	d121      	bne.n	8002052 <_ZN10RFM95_LoRa11parsePacketEi+0xa2>
    // received a packet
    _packetIndex = 0;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	2200      	movs	r2, #0
 8002012:	615a      	str	r2, [r3, #20]
    // read packet length
    if (_implicitHeaderMode) {
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	699b      	ldr	r3, [r3, #24]
 8002018:	2b00      	cmp	r3, #0
 800201a:	d006      	beq.n	800202a <_ZN10RFM95_LoRa11parsePacketEi+0x7a>
      packetLength = readRegister(REG_PAYLOAD_LENGTH);
 800201c:	2122      	movs	r1, #34	; 0x22
 800201e:	6878      	ldr	r0, [r7, #4]
 8002020:	f7ff ff1e 	bl	8001e60 <_ZN10RFM95_LoRa12readRegisterEh>
 8002024:	4603      	mov	r3, r0
 8002026:	60fb      	str	r3, [r7, #12]
 8002028:	e005      	b.n	8002036 <_ZN10RFM95_LoRa11parsePacketEi+0x86>
    } else {
      packetLength = readRegister(REG_RX_NB_BYTES);
 800202a:	2113      	movs	r1, #19
 800202c:	6878      	ldr	r0, [r7, #4]
 800202e:	f7ff ff17 	bl	8001e60 <_ZN10RFM95_LoRa12readRegisterEh>
 8002032:	4603      	mov	r3, r0
 8002034:	60fb      	str	r3, [r7, #12]
    }
    // set FIFO address to current RX address
    writeRegister(REG_FIFO_ADDR_PTR, readRegister(REG_FIFO_RX_CURRENT_ADDR));
 8002036:	2110      	movs	r1, #16
 8002038:	6878      	ldr	r0, [r7, #4]
 800203a:	f7ff ff11 	bl	8001e60 <_ZN10RFM95_LoRa12readRegisterEh>
 800203e:	4603      	mov	r3, r0
 8002040:	461a      	mov	r2, r3
 8002042:	210d      	movs	r1, #13
 8002044:	6878      	ldr	r0, [r7, #4]
 8002046:	f7ff fedb 	bl	8001e00 <_ZN10RFM95_LoRa13writeRegisterEhh>
    // put in standby mode
    idle();
 800204a:	6878      	ldr	r0, [r7, #4]
 800204c:	f000 f8e7 	bl	800221e <_ZN10RFM95_LoRa4idleEv>
 8002050:	e015      	b.n	800207e <_ZN10RFM95_LoRa11parsePacketEi+0xce>
  } else if (readRegister(REG_OP_MODE) != (MODE_LONG_RANGE_MODE | MODE_RX_SINGLE)) {
 8002052:	2101      	movs	r1, #1
 8002054:	6878      	ldr	r0, [r7, #4]
 8002056:	f7ff ff03 	bl	8001e60 <_ZN10RFM95_LoRa12readRegisterEh>
 800205a:	4603      	mov	r3, r0
 800205c:	2b86      	cmp	r3, #134	; 0x86
 800205e:	bf14      	ite	ne
 8002060:	2301      	movne	r3, #1
 8002062:	2300      	moveq	r3, #0
 8002064:	b2db      	uxtb	r3, r3
 8002066:	2b00      	cmp	r3, #0
 8002068:	d009      	beq.n	800207e <_ZN10RFM95_LoRa11parsePacketEi+0xce>
    // not currently in RX mode
    // reset FIFO address
    writeRegister(REG_FIFO_ADDR_PTR, 0);
 800206a:	2200      	movs	r2, #0
 800206c:	210d      	movs	r1, #13
 800206e:	6878      	ldr	r0, [r7, #4]
 8002070:	f7ff fec6 	bl	8001e00 <_ZN10RFM95_LoRa13writeRegisterEhh>
    // put in single RX mode
    writeRegister(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_RX_SINGLE);
 8002074:	2286      	movs	r2, #134	; 0x86
 8002076:	2101      	movs	r1, #1
 8002078:	6878      	ldr	r0, [r7, #4]
 800207a:	f7ff fec1 	bl	8001e00 <_ZN10RFM95_LoRa13writeRegisterEhh>
  }
  return packetLength;
 800207e:	68fb      	ldr	r3, [r7, #12]
}
 8002080:	4618      	mov	r0, r3
 8002082:	3710      	adds	r7, #16
 8002084:	46bd      	mov	sp, r7
 8002086:	bd80      	pop	{r7, pc}

08002088 <_ZN10RFM95_LoRa5writeEh>:

float RFM95_LoRa::packetSnr(){
  return ((int8_t)readRegister(REG_PKT_SNR_VALUE)) * 0.25;
}

size_t RFM95_LoRa::write(uint8_t byte){
 8002088:	b580      	push	{r7, lr}
 800208a:	b082      	sub	sp, #8
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
 8002090:	460b      	mov	r3, r1
 8002092:	70fb      	strb	r3, [r7, #3]
  return write(&byte, sizeof(byte));
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	3304      	adds	r3, #4
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	1cf9      	adds	r1, r7, #3
 800209e:	2201      	movs	r2, #1
 80020a0:	6878      	ldr	r0, [r7, #4]
 80020a2:	4798      	blx	r3
 80020a4:	4603      	mov	r3, r0
}
 80020a6:	4618      	mov	r0, r3
 80020a8:	3708      	adds	r7, #8
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bd80      	pop	{r7, pc}

080020ae <_ZN10RFM95_LoRa5writeEPKhj>:



size_t RFM95_LoRa::write(const uint8_t *buffer, size_t size){
 80020ae:	b580      	push	{r7, lr}
 80020b0:	b086      	sub	sp, #24
 80020b2:	af00      	add	r7, sp, #0
 80020b4:	60f8      	str	r0, [r7, #12]
 80020b6:	60b9      	str	r1, [r7, #8]
 80020b8:	607a      	str	r2, [r7, #4]
  int currentLength = readRegister(REG_PAYLOAD_LENGTH);
 80020ba:	2122      	movs	r1, #34	; 0x22
 80020bc:	68f8      	ldr	r0, [r7, #12]
 80020be:	f7ff fecf 	bl	8001e60 <_ZN10RFM95_LoRa12readRegisterEh>
 80020c2:	4603      	mov	r3, r0
 80020c4:	613b      	str	r3, [r7, #16]
  // check size
  if ((currentLength + size) > MAX_PKT_LENGTH) {
 80020c6:	693a      	ldr	r2, [r7, #16]
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	4413      	add	r3, r2
 80020cc:	2bff      	cmp	r3, #255	; 0xff
 80020ce:	d903      	bls.n	80020d8 <_ZN10RFM95_LoRa5writeEPKhj+0x2a>
    size = MAX_PKT_LENGTH - currentLength;
 80020d0:	693b      	ldr	r3, [r7, #16]
 80020d2:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 80020d6:	607b      	str	r3, [r7, #4]
  }
  // write data
  for (size_t i = 0; i < size; i++) {
 80020d8:	2300      	movs	r3, #0
 80020da:	617b      	str	r3, [r7, #20]
 80020dc:	697a      	ldr	r2, [r7, #20]
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	429a      	cmp	r2, r3
 80020e2:	d20c      	bcs.n	80020fe <_ZN10RFM95_LoRa5writeEPKhj+0x50>
    writeRegister(REG_FIFO, buffer[i]);
 80020e4:	68ba      	ldr	r2, [r7, #8]
 80020e6:	697b      	ldr	r3, [r7, #20]
 80020e8:	4413      	add	r3, r2
 80020ea:	781b      	ldrb	r3, [r3, #0]
 80020ec:	461a      	mov	r2, r3
 80020ee:	2100      	movs	r1, #0
 80020f0:	68f8      	ldr	r0, [r7, #12]
 80020f2:	f7ff fe85 	bl	8001e00 <_ZN10RFM95_LoRa13writeRegisterEhh>
  for (size_t i = 0; i < size; i++) {
 80020f6:	697b      	ldr	r3, [r7, #20]
 80020f8:	3301      	adds	r3, #1
 80020fa:	617b      	str	r3, [r7, #20]
 80020fc:	e7ee      	b.n	80020dc <_ZN10RFM95_LoRa5writeEPKhj+0x2e>
  }

  // update length
  writeRegister(REG_PAYLOAD_LENGTH, currentLength + size);
 80020fe:	693b      	ldr	r3, [r7, #16]
 8002100:	b2da      	uxtb	r2, r3
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	b2db      	uxtb	r3, r3
 8002106:	4413      	add	r3, r2
 8002108:	b2db      	uxtb	r3, r3
 800210a:	461a      	mov	r2, r3
 800210c:	2122      	movs	r1, #34	; 0x22
 800210e:	68f8      	ldr	r0, [r7, #12]
 8002110:	f7ff fe76 	bl	8001e00 <_ZN10RFM95_LoRa13writeRegisterEhh>
  return size;
 8002114:	687b      	ldr	r3, [r7, #4]
}
 8002116:	4618      	mov	r0, r3
 8002118:	3718      	adds	r7, #24
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}

0800211e <_ZN10RFM95_LoRa9availableEv>:


int RFM95_LoRa::available()
{
 800211e:	b580      	push	{r7, lr}
 8002120:	b082      	sub	sp, #8
 8002122:	af00      	add	r7, sp, #0
 8002124:	6078      	str	r0, [r7, #4]
  return (readRegister(REG_RX_NB_BYTES) - _packetIndex);
 8002126:	2113      	movs	r1, #19
 8002128:	6878      	ldr	r0, [r7, #4]
 800212a:	f7ff fe99 	bl	8001e60 <_ZN10RFM95_LoRa12readRegisterEh>
 800212e:	4603      	mov	r3, r0
 8002130:	461a      	mov	r2, r3
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	695b      	ldr	r3, [r3, #20]
 8002136:	1ad3      	subs	r3, r2, r3
}
 8002138:	4618      	mov	r0, r3
 800213a:	3708      	adds	r7, #8
 800213c:	46bd      	mov	sp, r7
 800213e:	bd80      	pop	{r7, pc}

08002140 <_ZN10RFM95_LoRa4readEv>:



int RFM95_LoRa::read(){
 8002140:	b580      	push	{r7, lr}
 8002142:	b082      	sub	sp, #8
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
  if (!available()) {
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	3308      	adds	r3, #8
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	6878      	ldr	r0, [r7, #4]
 8002152:	4798      	blx	r3
 8002154:	4603      	mov	r3, r0
 8002156:	2b00      	cmp	r3, #0
 8002158:	bf0c      	ite	eq
 800215a:	2301      	moveq	r3, #1
 800215c:	2300      	movne	r3, #0
 800215e:	b2db      	uxtb	r3, r3
 8002160:	2b00      	cmp	r3, #0
 8002162:	d002      	beq.n	800216a <_ZN10RFM95_LoRa4readEv+0x2a>
    return -1;
 8002164:	f04f 33ff 	mov.w	r3, #4294967295
 8002168:	e009      	b.n	800217e <_ZN10RFM95_LoRa4readEv+0x3e>
  }
  _packetIndex++;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	695b      	ldr	r3, [r3, #20]
 800216e:	1c5a      	adds	r2, r3, #1
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	615a      	str	r2, [r3, #20]
  return readRegister(REG_FIFO);
 8002174:	2100      	movs	r1, #0
 8002176:	6878      	ldr	r0, [r7, #4]
 8002178:	f7ff fe72 	bl	8001e60 <_ZN10RFM95_LoRa12readRegisterEh>
 800217c:	4603      	mov	r3, r0
}
 800217e:	4618      	mov	r0, r3
 8002180:	3708      	adds	r7, #8
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}

08002186 <_ZN10RFM95_LoRa4peekEv>:



int RFM95_LoRa::peek(){
 8002186:	b580      	push	{r7, lr}
 8002188:	b084      	sub	sp, #16
 800218a:	af00      	add	r7, sp, #0
 800218c:	6078      	str	r0, [r7, #4]
  if (!available()) {
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	3308      	adds	r3, #8
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	6878      	ldr	r0, [r7, #4]
 8002198:	4798      	blx	r3
 800219a:	4603      	mov	r3, r0
 800219c:	2b00      	cmp	r3, #0
 800219e:	bf0c      	ite	eq
 80021a0:	2301      	moveq	r3, #1
 80021a2:	2300      	movne	r3, #0
 80021a4:	b2db      	uxtb	r3, r3
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d002      	beq.n	80021b0 <_ZN10RFM95_LoRa4peekEv+0x2a>
    return -1;
 80021aa:	f04f 33ff 	mov.w	r3, #4294967295
 80021ae:	e013      	b.n	80021d8 <_ZN10RFM95_LoRa4peekEv+0x52>
  }
  // store current FIFO address
  int currentAddress = readRegister(REG_FIFO_ADDR_PTR);
 80021b0:	210d      	movs	r1, #13
 80021b2:	6878      	ldr	r0, [r7, #4]
 80021b4:	f7ff fe54 	bl	8001e60 <_ZN10RFM95_LoRa12readRegisterEh>
 80021b8:	4603      	mov	r3, r0
 80021ba:	60fb      	str	r3, [r7, #12]
  // read
  uint8_t b = readRegister(REG_FIFO);
 80021bc:	2100      	movs	r1, #0
 80021be:	6878      	ldr	r0, [r7, #4]
 80021c0:	f7ff fe4e 	bl	8001e60 <_ZN10RFM95_LoRa12readRegisterEh>
 80021c4:	4603      	mov	r3, r0
 80021c6:	72fb      	strb	r3, [r7, #11]
  // restore FIFO address
  writeRegister(REG_FIFO_ADDR_PTR, currentAddress);
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	b2db      	uxtb	r3, r3
 80021cc:	461a      	mov	r2, r3
 80021ce:	210d      	movs	r1, #13
 80021d0:	6878      	ldr	r0, [r7, #4]
 80021d2:	f7ff fe15 	bl	8001e00 <_ZN10RFM95_LoRa13writeRegisterEhh>
  return b;
 80021d6:	7afb      	ldrb	r3, [r7, #11]
}
 80021d8:	4618      	mov	r0, r3
 80021da:	3710      	adds	r7, #16
 80021dc:	46bd      	mov	sp, r7
 80021de:	bd80      	pop	{r7, pc}

080021e0 <_ZN10RFM95_LoRa7receiveEi>:


void RFM95_LoRa::receive(int size){
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b082      	sub	sp, #8
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
 80021e8:	6039      	str	r1, [r7, #0]
  if (size > 0) {
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	dd0a      	ble.n	8002206 <_ZN10RFM95_LoRa7receiveEi+0x26>
    implicitHeaderMode();
 80021f0:	6878      	ldr	r0, [r7, #4]
 80021f2:	f000 f99e 	bl	8002532 <_ZN10RFM95_LoRa18implicitHeaderModeEv>
    writeRegister(REG_PAYLOAD_LENGTH, size & 0xff);
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	b2db      	uxtb	r3, r3
 80021fa:	461a      	mov	r2, r3
 80021fc:	2122      	movs	r1, #34	; 0x22
 80021fe:	6878      	ldr	r0, [r7, #4]
 8002200:	f7ff fdfe 	bl	8001e00 <_ZN10RFM95_LoRa13writeRegisterEhh>
 8002204:	e002      	b.n	800220c <_ZN10RFM95_LoRa7receiveEi+0x2c>
  } else {
    explicitHeaderMode();
 8002206:	6878      	ldr	r0, [r7, #4]
 8002208:	f000 f97b 	bl	8002502 <_ZN10RFM95_LoRa18explicitHeaderModeEv>
  }
  writeRegister(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_RX_CONTINUOUS);
 800220c:	2285      	movs	r2, #133	; 0x85
 800220e:	2101      	movs	r1, #1
 8002210:	6878      	ldr	r0, [r7, #4]
 8002212:	f7ff fdf5 	bl	8001e00 <_ZN10RFM95_LoRa13writeRegisterEhh>
}
 8002216:	bf00      	nop
 8002218:	3708      	adds	r7, #8
 800221a:	46bd      	mov	sp, r7
 800221c:	bd80      	pop	{r7, pc}

0800221e <_ZN10RFM95_LoRa4idleEv>:

void RFM95_LoRa::idle(){
 800221e:	b580      	push	{r7, lr}
 8002220:	b082      	sub	sp, #8
 8002222:	af00      	add	r7, sp, #0
 8002224:	6078      	str	r0, [r7, #4]
  writeRegister(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_STDBY);
 8002226:	2281      	movs	r2, #129	; 0x81
 8002228:	2101      	movs	r1, #1
 800222a:	6878      	ldr	r0, [r7, #4]
 800222c:	f7ff fde8 	bl	8001e00 <_ZN10RFM95_LoRa13writeRegisterEhh>
}
 8002230:	bf00      	nop
 8002232:	3708      	adds	r7, #8
 8002234:	46bd      	mov	sp, r7
 8002236:	bd80      	pop	{r7, pc}

08002238 <_ZN10RFM95_LoRa5sleepEv>:
void RFM95_LoRa::rxMode(){
	writeRegister(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_RX_SINGLE);
}


void RFM95_LoRa::sleep(){
 8002238:	b580      	push	{r7, lr}
 800223a:	b082      	sub	sp, #8
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  writeRegister(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_SLEEP);
 8002240:	2280      	movs	r2, #128	; 0x80
 8002242:	2101      	movs	r1, #1
 8002244:	6878      	ldr	r0, [r7, #4]
 8002246:	f7ff fddb 	bl	8001e00 <_ZN10RFM95_LoRa13writeRegisterEhh>
}
 800224a:	bf00      	nop
 800224c:	3708      	adds	r7, #8
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}

08002252 <_ZN10RFM95_LoRa10setTxPowerEii>:



void RFM95_LoRa::setTxPower(int level, int outputPin){
 8002252:	b580      	push	{r7, lr}
 8002254:	b084      	sub	sp, #16
 8002256:	af00      	add	r7, sp, #0
 8002258:	60f8      	str	r0, [r7, #12]
 800225a:	60b9      	str	r1, [r7, #8]
 800225c:	607a      	str	r2, [r7, #4]
  if (PA_OUTPUT_RFO_PIN == outputPin) {
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	2b00      	cmp	r3, #0
 8002262:	d116      	bne.n	8002292 <_ZN10RFM95_LoRa10setTxPowerEii+0x40>
    // RFO
    if (level < 0) {
 8002264:	68bb      	ldr	r3, [r7, #8]
 8002266:	2b00      	cmp	r3, #0
 8002268:	da02      	bge.n	8002270 <_ZN10RFM95_LoRa10setTxPowerEii+0x1e>
      level = 0;
 800226a:	2300      	movs	r3, #0
 800226c:	60bb      	str	r3, [r7, #8]
 800226e:	e004      	b.n	800227a <_ZN10RFM95_LoRa10setTxPowerEii+0x28>
    } else if (level > 14) {
 8002270:	68bb      	ldr	r3, [r7, #8]
 8002272:	2b0e      	cmp	r3, #14
 8002274:	dd01      	ble.n	800227a <_ZN10RFM95_LoRa10setTxPowerEii+0x28>
      level = 14;
 8002276:	230e      	movs	r3, #14
 8002278:	60bb      	str	r3, [r7, #8]
    }
    writeRegister(REG_PA_CONFIG, 0x70 | level);
 800227a:	68bb      	ldr	r3, [r7, #8]
 800227c:	b25b      	sxtb	r3, r3
 800227e:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8002282:	b25b      	sxtb	r3, r3
 8002284:	b2db      	uxtb	r3, r3
 8002286:	461a      	mov	r2, r3
 8002288:	2109      	movs	r1, #9
 800228a:	68f8      	ldr	r0, [r7, #12]
 800228c:	f7ff fdb8 	bl	8001e00 <_ZN10RFM95_LoRa13writeRegisterEhh>
    } else if (level > 17) {
      level = 17;
    }
    writeRegister(REG_PA_CONFIG, PA_BOOST | (level - 2));
  }
}
 8002290:	e018      	b.n	80022c4 <_ZN10RFM95_LoRa10setTxPowerEii+0x72>
    if (level < 2) {
 8002292:	68bb      	ldr	r3, [r7, #8]
 8002294:	2b01      	cmp	r3, #1
 8002296:	dc02      	bgt.n	800229e <_ZN10RFM95_LoRa10setTxPowerEii+0x4c>
      level = 2;
 8002298:	2302      	movs	r3, #2
 800229a:	60bb      	str	r3, [r7, #8]
 800229c:	e004      	b.n	80022a8 <_ZN10RFM95_LoRa10setTxPowerEii+0x56>
    } else if (level > 17) {
 800229e:	68bb      	ldr	r3, [r7, #8]
 80022a0:	2b11      	cmp	r3, #17
 80022a2:	dd01      	ble.n	80022a8 <_ZN10RFM95_LoRa10setTxPowerEii+0x56>
      level = 17;
 80022a4:	2311      	movs	r3, #17
 80022a6:	60bb      	str	r3, [r7, #8]
    writeRegister(REG_PA_CONFIG, PA_BOOST | (level - 2));
 80022a8:	68bb      	ldr	r3, [r7, #8]
 80022aa:	b2db      	uxtb	r3, r3
 80022ac:	3b02      	subs	r3, #2
 80022ae:	b2db      	uxtb	r3, r3
 80022b0:	b25b      	sxtb	r3, r3
 80022b2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80022b6:	b25b      	sxtb	r3, r3
 80022b8:	b2db      	uxtb	r3, r3
 80022ba:	461a      	mov	r2, r3
 80022bc:	2109      	movs	r1, #9
 80022be:	68f8      	ldr	r0, [r7, #12]
 80022c0:	f7ff fd9e 	bl	8001e00 <_ZN10RFM95_LoRa13writeRegisterEhh>
}
 80022c4:	bf00      	nop
 80022c6:	3710      	adds	r7, #16
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}

080022cc <_ZN10RFM95_LoRa12setFrequencyEl>:



void RFM95_LoRa::setFrequency(long frequency){
 80022cc:	b5b0      	push	{r4, r5, r7, lr}
 80022ce:	b084      	sub	sp, #16
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
 80022d4:	6039      	str	r1, [r7, #0]
  _frequency = frequency;
 80022d6:	6879      	ldr	r1, [r7, #4]
 80022d8:	6838      	ldr	r0, [r7, #0]
 80022da:	6108      	str	r0, [r1, #16]
  uint64_t frf = ((uint64_t)frequency << 19) / 32000000;
 80022dc:	6839      	ldr	r1, [r7, #0]
 80022de:	17c8      	asrs	r0, r1, #31
 80022e0:	460a      	mov	r2, r1
 80022e2:	4603      	mov	r3, r0
 80022e4:	1355      	asrs	r5, r2, #13
 80022e6:	04d4      	lsls	r4, r2, #19
 80022e8:	4a1a      	ldr	r2, [pc, #104]	; (8002354 <_ZN10RFM95_LoRa12setFrequencyEl+0x88>)
 80022ea:	f04f 0300 	mov.w	r3, #0
 80022ee:	4620      	mov	r0, r4
 80022f0:	4629      	mov	r1, r5
 80022f2:	f7fd ff6b 	bl	80001cc <__aeabi_uldivmod>
 80022f6:	4602      	mov	r2, r0
 80022f8:	460b      	mov	r3, r1
 80022fa:	e9c7 2302 	strd	r2, r3, [r7, #8]
  writeRegister(REG_FRF_MSB, (uint8_t)(frf >> 16));
 80022fe:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002302:	f04f 0200 	mov.w	r2, #0
 8002306:	f04f 0300 	mov.w	r3, #0
 800230a:	0c02      	lsrs	r2, r0, #16
 800230c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8002310:	0c0b      	lsrs	r3, r1, #16
 8002312:	b2d3      	uxtb	r3, r2
 8002314:	461a      	mov	r2, r3
 8002316:	2106      	movs	r1, #6
 8002318:	6878      	ldr	r0, [r7, #4]
 800231a:	f7ff fd71 	bl	8001e00 <_ZN10RFM95_LoRa13writeRegisterEhh>
  writeRegister(REG_FRF_MID, (uint8_t)(frf >> 8));
 800231e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002322:	f04f 0200 	mov.w	r2, #0
 8002326:	f04f 0300 	mov.w	r3, #0
 800232a:	0a02      	lsrs	r2, r0, #8
 800232c:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8002330:	0a0b      	lsrs	r3, r1, #8
 8002332:	b2d3      	uxtb	r3, r2
 8002334:	461a      	mov	r2, r3
 8002336:	2107      	movs	r1, #7
 8002338:	6878      	ldr	r0, [r7, #4]
 800233a:	f7ff fd61 	bl	8001e00 <_ZN10RFM95_LoRa13writeRegisterEhh>
  writeRegister(REG_FRF_LSB, (uint8_t)(frf >> 0));
 800233e:	7a3b      	ldrb	r3, [r7, #8]
 8002340:	461a      	mov	r2, r3
 8002342:	2108      	movs	r1, #8
 8002344:	6878      	ldr	r0, [r7, #4]
 8002346:	f7ff fd5b 	bl	8001e00 <_ZN10RFM95_LoRa13writeRegisterEhh>
}
 800234a:	bf00      	nop
 800234c:	3710      	adds	r7, #16
 800234e:	46bd      	mov	sp, r7
 8002350:	bdb0      	pop	{r4, r5, r7, pc}
 8002352:	bf00      	nop
 8002354:	01e84800 	.word	0x01e84800

08002358 <_ZN10RFM95_LoRa18setSpreadingFactorEi>:



void RFM95_LoRa::setSpreadingFactor(int sf){
 8002358:	b580      	push	{r7, lr}
 800235a:	b082      	sub	sp, #8
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
 8002360:	6039      	str	r1, [r7, #0]
  if (sf < 6) {
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	2b05      	cmp	r3, #5
 8002366:	dc02      	bgt.n	800236e <_ZN10RFM95_LoRa18setSpreadingFactorEi+0x16>
    sf = 6;
 8002368:	2306      	movs	r3, #6
 800236a:	603b      	str	r3, [r7, #0]
 800236c:	e004      	b.n	8002378 <_ZN10RFM95_LoRa18setSpreadingFactorEi+0x20>
  } else if (sf > 12) {
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	2b0c      	cmp	r3, #12
 8002372:	dd01      	ble.n	8002378 <_ZN10RFM95_LoRa18setSpreadingFactorEi+0x20>
    sf = 12;
 8002374:	230c      	movs	r3, #12
 8002376:	603b      	str	r3, [r7, #0]
  }

  if (sf == 6) {
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	2b06      	cmp	r3, #6
 800237c:	d10a      	bne.n	8002394 <_ZN10RFM95_LoRa18setSpreadingFactorEi+0x3c>
    writeRegister(REG_DETECTION_OPTIMIZE, 0xc5);
 800237e:	22c5      	movs	r2, #197	; 0xc5
 8002380:	2131      	movs	r1, #49	; 0x31
 8002382:	6878      	ldr	r0, [r7, #4]
 8002384:	f7ff fd3c 	bl	8001e00 <_ZN10RFM95_LoRa13writeRegisterEhh>
    writeRegister(REG_DETECTION_THRESHOLD, 0x0c);
 8002388:	220c      	movs	r2, #12
 800238a:	2137      	movs	r1, #55	; 0x37
 800238c:	6878      	ldr	r0, [r7, #4]
 800238e:	f7ff fd37 	bl	8001e00 <_ZN10RFM95_LoRa13writeRegisterEhh>
 8002392:	e009      	b.n	80023a8 <_ZN10RFM95_LoRa18setSpreadingFactorEi+0x50>
  } else {
    writeRegister(REG_DETECTION_OPTIMIZE, 0xc3);
 8002394:	22c3      	movs	r2, #195	; 0xc3
 8002396:	2131      	movs	r1, #49	; 0x31
 8002398:	6878      	ldr	r0, [r7, #4]
 800239a:	f7ff fd31 	bl	8001e00 <_ZN10RFM95_LoRa13writeRegisterEhh>
    writeRegister(REG_DETECTION_THRESHOLD, 0x0a);
 800239e:	220a      	movs	r2, #10
 80023a0:	2137      	movs	r1, #55	; 0x37
 80023a2:	6878      	ldr	r0, [r7, #4]
 80023a4:	f7ff fd2c 	bl	8001e00 <_ZN10RFM95_LoRa13writeRegisterEhh>
  }
  writeRegister(REG_MODEM_CONFIG_2, (readRegister(REG_MODEM_CONFIG_2) & 0x0f) | ((sf << 4) & 0xf0));
 80023a8:	211e      	movs	r1, #30
 80023aa:	6878      	ldr	r0, [r7, #4]
 80023ac:	f7ff fd58 	bl	8001e60 <_ZN10RFM95_LoRa12readRegisterEh>
 80023b0:	4603      	mov	r3, r0
 80023b2:	b25b      	sxtb	r3, r3
 80023b4:	f003 030f 	and.w	r3, r3, #15
 80023b8:	b25a      	sxtb	r2, r3
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	011b      	lsls	r3, r3, #4
 80023be:	b25b      	sxtb	r3, r3
 80023c0:	4313      	orrs	r3, r2
 80023c2:	b25b      	sxtb	r3, r3
 80023c4:	b2db      	uxtb	r3, r3
 80023c6:	461a      	mov	r2, r3
 80023c8:	211e      	movs	r1, #30
 80023ca:	6878      	ldr	r0, [r7, #4]
 80023cc:	f7ff fd18 	bl	8001e00 <_ZN10RFM95_LoRa13writeRegisterEhh>
}
 80023d0:	bf00      	nop
 80023d2:	3708      	adds	r7, #8
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bd80      	pop	{r7, pc}

080023d8 <_ZN10RFM95_LoRa18setSignalBandwidthEl>:


void RFM95_LoRa::setSignalBandwidth(long sbw){
 80023d8:	b580      	push	{r7, lr}
 80023da:	b084      	sub	sp, #16
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
 80023e0:	6039      	str	r1, [r7, #0]
  int bw;
  if (sbw <= 7.8E3) {
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	f641 6278 	movw	r2, #7800	; 0x1e78
 80023e8:	4293      	cmp	r3, r2
 80023ea:	dc02      	bgt.n	80023f2 <_ZN10RFM95_LoRa18setSignalBandwidthEl+0x1a>
    bw = 0;
 80023ec:	2300      	movs	r3, #0
 80023ee:	60fb      	str	r3, [r7, #12]
 80023f0:	e03f      	b.n	8002472 <_ZN10RFM95_LoRa18setSignalBandwidthEl+0x9a>
  } else if (sbw <= 10.4E3) {
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	f642 02a0 	movw	r2, #10400	; 0x28a0
 80023f8:	4293      	cmp	r3, r2
 80023fa:	dc02      	bgt.n	8002402 <_ZN10RFM95_LoRa18setSignalBandwidthEl+0x2a>
    bw = 1;
 80023fc:	2301      	movs	r3, #1
 80023fe:	60fb      	str	r3, [r7, #12]
 8002400:	e037      	b.n	8002472 <_ZN10RFM95_LoRa18setSignalBandwidthEl+0x9a>
  } else if (sbw <= 15.6E3) {
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	f643 42f0 	movw	r2, #15600	; 0x3cf0
 8002408:	4293      	cmp	r3, r2
 800240a:	dc02      	bgt.n	8002412 <_ZN10RFM95_LoRa18setSignalBandwidthEl+0x3a>
    bw = 2;
 800240c:	2302      	movs	r3, #2
 800240e:	60fb      	str	r3, [r7, #12]
 8002410:	e02f      	b.n	8002472 <_ZN10RFM95_LoRa18setSignalBandwidthEl+0x9a>
  } else if (sbw <= 20.8E3) {
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	f245 1240 	movw	r2, #20800	; 0x5140
 8002418:	4293      	cmp	r3, r2
 800241a:	dc02      	bgt.n	8002422 <_ZN10RFM95_LoRa18setSignalBandwidthEl+0x4a>
    bw = 3;
 800241c:	2303      	movs	r3, #3
 800241e:	60fb      	str	r3, [r7, #12]
 8002420:	e027      	b.n	8002472 <_ZN10RFM95_LoRa18setSignalBandwidthEl+0x9a>
  } else if (sbw <= 31.25E3) {
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	f647 2212 	movw	r2, #31250	; 0x7a12
 8002428:	4293      	cmp	r3, r2
 800242a:	dc02      	bgt.n	8002432 <_ZN10RFM95_LoRa18setSignalBandwidthEl+0x5a>
    bw = 4;
 800242c:	2304      	movs	r3, #4
 800242e:	60fb      	str	r3, [r7, #12]
 8002430:	e01f      	b.n	8002472 <_ZN10RFM95_LoRa18setSignalBandwidthEl+0x9a>
  } else if (sbw <= 41.7E3) {
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	f24a 22e4 	movw	r2, #41700	; 0xa2e4
 8002438:	4293      	cmp	r3, r2
 800243a:	dc02      	bgt.n	8002442 <_ZN10RFM95_LoRa18setSignalBandwidthEl+0x6a>
    bw = 5;
 800243c:	2305      	movs	r3, #5
 800243e:	60fb      	str	r3, [r7, #12]
 8002440:	e017      	b.n	8002472 <_ZN10RFM95_LoRa18setSignalBandwidthEl+0x9a>
  } else if (sbw <= 62.5E3) {
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	f24f 4224 	movw	r2, #62500	; 0xf424
 8002448:	4293      	cmp	r3, r2
 800244a:	dc02      	bgt.n	8002452 <_ZN10RFM95_LoRa18setSignalBandwidthEl+0x7a>
    bw = 6;
 800244c:	2306      	movs	r3, #6
 800244e:	60fb      	str	r3, [r7, #12]
 8002450:	e00f      	b.n	8002472 <_ZN10RFM95_LoRa18setSignalBandwidthEl+0x9a>
  } else if (sbw <= 125E3) {
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	4a13      	ldr	r2, [pc, #76]	; (80024a4 <_ZN10RFM95_LoRa18setSignalBandwidthEl+0xcc>)
 8002456:	4293      	cmp	r3, r2
 8002458:	dc02      	bgt.n	8002460 <_ZN10RFM95_LoRa18setSignalBandwidthEl+0x88>
    bw = 7;
 800245a:	2307      	movs	r3, #7
 800245c:	60fb      	str	r3, [r7, #12]
 800245e:	e008      	b.n	8002472 <_ZN10RFM95_LoRa18setSignalBandwidthEl+0x9a>
  } else if (sbw <= 250E3) {
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	4a11      	ldr	r2, [pc, #68]	; (80024a8 <_ZN10RFM95_LoRa18setSignalBandwidthEl+0xd0>)
 8002464:	4293      	cmp	r3, r2
 8002466:	dc02      	bgt.n	800246e <_ZN10RFM95_LoRa18setSignalBandwidthEl+0x96>
    bw = 8;
 8002468:	2308      	movs	r3, #8
 800246a:	60fb      	str	r3, [r7, #12]
 800246c:	e001      	b.n	8002472 <_ZN10RFM95_LoRa18setSignalBandwidthEl+0x9a>
  } else /*if (sbw <= 250E3)*/ {
    bw = 9;
 800246e:	2309      	movs	r3, #9
 8002470:	60fb      	str	r3, [r7, #12]
  }

  writeRegister(REG_MODEM_CONFIG_1, (readRegister(REG_MODEM_CONFIG_1) & 0x0f) | (bw << 4));
 8002472:	211d      	movs	r1, #29
 8002474:	6878      	ldr	r0, [r7, #4]
 8002476:	f7ff fcf3 	bl	8001e60 <_ZN10RFM95_LoRa12readRegisterEh>
 800247a:	4603      	mov	r3, r0
 800247c:	b25b      	sxtb	r3, r3
 800247e:	f003 030f 	and.w	r3, r3, #15
 8002482:	b25a      	sxtb	r2, r3
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	011b      	lsls	r3, r3, #4
 8002488:	b25b      	sxtb	r3, r3
 800248a:	4313      	orrs	r3, r2
 800248c:	b25b      	sxtb	r3, r3
 800248e:	b2db      	uxtb	r3, r3
 8002490:	461a      	mov	r2, r3
 8002492:	211d      	movs	r1, #29
 8002494:	6878      	ldr	r0, [r7, #4]
 8002496:	f7ff fcb3 	bl	8001e00 <_ZN10RFM95_LoRa13writeRegisterEhh>
}
 800249a:	bf00      	nop
 800249c:	3710      	adds	r7, #16
 800249e:	46bd      	mov	sp, r7
 80024a0:	bd80      	pop	{r7, pc}
 80024a2:	bf00      	nop
 80024a4:	0001e848 	.word	0x0001e848
 80024a8:	0003d090 	.word	0x0003d090

080024ac <_ZN10RFM95_LoRa14setCodingRate4Ei>:



void RFM95_LoRa::setCodingRate4(int denominator){
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b084      	sub	sp, #16
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
 80024b4:	6039      	str	r1, [r7, #0]
  if (denominator < 5) {
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	2b04      	cmp	r3, #4
 80024ba:	dc02      	bgt.n	80024c2 <_ZN10RFM95_LoRa14setCodingRate4Ei+0x16>
    denominator = 5;
 80024bc:	2305      	movs	r3, #5
 80024be:	603b      	str	r3, [r7, #0]
 80024c0:	e004      	b.n	80024cc <_ZN10RFM95_LoRa14setCodingRate4Ei+0x20>
  } else if (denominator > 8) {
 80024c2:	683b      	ldr	r3, [r7, #0]
 80024c4:	2b08      	cmp	r3, #8
 80024c6:	dd01      	ble.n	80024cc <_ZN10RFM95_LoRa14setCodingRate4Ei+0x20>
	  denominator = 8;
 80024c8:	2308      	movs	r3, #8
 80024ca:	603b      	str	r3, [r7, #0]
  }
  int cr = denominator - 4;
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	3b04      	subs	r3, #4
 80024d0:	60fb      	str	r3, [r7, #12]
  writeRegister(REG_MODEM_CONFIG_1, (readRegister(REG_MODEM_CONFIG_1) & 0xf1) | (cr << 1));
 80024d2:	211d      	movs	r1, #29
 80024d4:	6878      	ldr	r0, [r7, #4]
 80024d6:	f7ff fcc3 	bl	8001e60 <_ZN10RFM95_LoRa12readRegisterEh>
 80024da:	4603      	mov	r3, r0
 80024dc:	b25b      	sxtb	r3, r3
 80024de:	f023 030e 	bic.w	r3, r3, #14
 80024e2:	b25a      	sxtb	r2, r3
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	005b      	lsls	r3, r3, #1
 80024e8:	b25b      	sxtb	r3, r3
 80024ea:	4313      	orrs	r3, r2
 80024ec:	b25b      	sxtb	r3, r3
 80024ee:	b2db      	uxtb	r3, r3
 80024f0:	461a      	mov	r2, r3
 80024f2:	211d      	movs	r1, #29
 80024f4:	6878      	ldr	r0, [r7, #4]
 80024f6:	f7ff fc83 	bl	8001e00 <_ZN10RFM95_LoRa13writeRegisterEhh>
}
 80024fa:	bf00      	nop
 80024fc:	3710      	adds	r7, #16
 80024fe:	46bd      	mov	sp, r7
 8002500:	bd80      	pop	{r7, pc}

08002502 <_ZN10RFM95_LoRa18explicitHeaderModeEv>:
uint8_t RFM95_LoRa::random(){
  return readRegister(REG_RSSI_WIDEBAND);
}


void RFM95_LoRa::explicitHeaderMode(){
 8002502:	b580      	push	{r7, lr}
 8002504:	b082      	sub	sp, #8
 8002506:	af00      	add	r7, sp, #0
 8002508:	6078      	str	r0, [r7, #4]
  _implicitHeaderMode = 0;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	2200      	movs	r2, #0
 800250e:	619a      	str	r2, [r3, #24]
  writeRegister(REG_MODEM_CONFIG_1, readRegister(REG_MODEM_CONFIG_1) & 0xfe);
 8002510:	211d      	movs	r1, #29
 8002512:	6878      	ldr	r0, [r7, #4]
 8002514:	f7ff fca4 	bl	8001e60 <_ZN10RFM95_LoRa12readRegisterEh>
 8002518:	4603      	mov	r3, r0
 800251a:	f023 0301 	bic.w	r3, r3, #1
 800251e:	b2db      	uxtb	r3, r3
 8002520:	461a      	mov	r2, r3
 8002522:	211d      	movs	r1, #29
 8002524:	6878      	ldr	r0, [r7, #4]
 8002526:	f7ff fc6b 	bl	8001e00 <_ZN10RFM95_LoRa13writeRegisterEhh>
}
 800252a:	bf00      	nop
 800252c:	3708      	adds	r7, #8
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}

08002532 <_ZN10RFM95_LoRa18implicitHeaderModeEv>:


void RFM95_LoRa::implicitHeaderMode(){
 8002532:	b580      	push	{r7, lr}
 8002534:	b082      	sub	sp, #8
 8002536:	af00      	add	r7, sp, #0
 8002538:	6078      	str	r0, [r7, #4]
  _implicitHeaderMode = 1;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	2201      	movs	r2, #1
 800253e:	619a      	str	r2, [r3, #24]
  writeRegister(REG_MODEM_CONFIG_1, readRegister(REG_MODEM_CONFIG_1) | 0x01);
 8002540:	211d      	movs	r1, #29
 8002542:	6878      	ldr	r0, [r7, #4]
 8002544:	f7ff fc8c 	bl	8001e60 <_ZN10RFM95_LoRa12readRegisterEh>
 8002548:	4603      	mov	r3, r0
 800254a:	f043 0301 	orr.w	r3, r3, #1
 800254e:	b2db      	uxtb	r3, r3
 8002550:	461a      	mov	r2, r3
 8002552:	211d      	movs	r1, #29
 8002554:	6878      	ldr	r0, [r7, #4]
 8002556:	f7ff fc53 	bl	8001e00 <_ZN10RFM95_LoRa13writeRegisterEhh>
}
 800255a:	bf00      	nop
 800255c:	3708      	adds	r7, #8
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}
	...

08002564 <_ZN10RFM95_LoRa7InitRFMEv>:
    writeRegister(REG_FIFO_ADDR_PTR, 0);
  }
}


bool RFM95_LoRa::InitRFM(){
 8002564:	b580      	push	{r7, lr}
 8002566:	b082      	sub	sp, #8
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]

	setFrequency(868000000);
 800256c:	4914      	ldr	r1, [pc, #80]	; (80025c0 <_ZN10RFM95_LoRa7InitRFMEv+0x5c>)
 800256e:	6878      	ldr	r0, [r7, #4]
 8002570:	f7ff feac 	bl	80022cc <_ZN10RFM95_LoRa12setFrequencyEl>
	setTxPower(17, PA_OUTPUT_PA_BOOST_PIN);
 8002574:	2201      	movs	r2, #1
 8002576:	2111      	movs	r1, #17
 8002578:	6878      	ldr	r0, [r7, #4]
 800257a:	f7ff fe6a 	bl	8002252 <_ZN10RFM95_LoRa10setTxPowerEii>
	setSignalBandwidth(31.25E3);
 800257e:	f647 2112 	movw	r1, #31250	; 0x7a12
 8002582:	6878      	ldr	r0, [r7, #4]
 8002584:	f7ff ff28 	bl	80023d8 <_ZN10RFM95_LoRa18setSignalBandwidthEl>
	setSpreadingFactor(12);
 8002588:	210c      	movs	r1, #12
 800258a:	6878      	ldr	r0, [r7, #4]
 800258c:	f7ff fee4 	bl	8002358 <_ZN10RFM95_LoRa18setSpreadingFactorEi>
	setCodingRate4(5);
 8002590:	2105      	movs	r1, #5
 8002592:	6878      	ldr	r0, [r7, #4]
 8002594:	f7ff ff8a 	bl	80024ac <_ZN10RFM95_LoRa14setCodingRate4Ei>
	if (!begin(866E6)) {
 8002598:	490a      	ldr	r1, [pc, #40]	; (80025c4 <_ZN10RFM95_LoRa7InitRFMEv+0x60>)
 800259a:	6878      	ldr	r0, [r7, #4]
 800259c:	f7ff fc82 	bl	8001ea4 <_ZN10RFM95_LoRa5beginEl>
 80025a0:	4603      	mov	r3, r0
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	bf0c      	ite	eq
 80025a6:	2301      	moveq	r3, #1
 80025a8:	2300      	movne	r3, #0
 80025aa:	b2db      	uxtb	r3, r3
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d001      	beq.n	80025b4 <_ZN10RFM95_LoRa7InitRFMEv+0x50>
		return false;
 80025b0:	2300      	movs	r3, #0
 80025b2:	e000      	b.n	80025b6 <_ZN10RFM95_LoRa7InitRFMEv+0x52>
	}
	return true;
 80025b4:	2301      	movs	r3, #1
}
 80025b6:	4618      	mov	r0, r3
 80025b8:	3708      	adds	r7, #8
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bd80      	pop	{r7, pc}
 80025be:	bf00      	nop
 80025c0:	33bca100 	.word	0x33bca100
 80025c4:	339e1c80 	.word	0x339e1c80

080025c8 <_ZNK13DriveSettings16getClampingSpeedEv>:
 *  Created on: 22.10.2022
 *      Author: marce
 */
#include "DriveSettings.h"

uint16_t DriveSettings::getClampingSpeed() const {
 80025c8:	b480      	push	{r7}
 80025ca:	b083      	sub	sp, #12
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
	return clampingSpeed;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	891b      	ldrh	r3, [r3, #8]
}
 80025d4:	4618      	mov	r0, r3
 80025d6:	370c      	adds	r7, #12
 80025d8:	46bd      	mov	sp, r7
 80025da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025de:	4770      	bx	lr

080025e0 <_ZN13DriveSettings16setClampingSpeedEt>:

void DriveSettings::setClampingSpeed(uint16_t clampingSpeed) {
 80025e0:	b480      	push	{r7}
 80025e2:	b083      	sub	sp, #12
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
 80025e8:	460b      	mov	r3, r1
 80025ea:	807b      	strh	r3, [r7, #2]
	this->clampingSpeed = clampingSpeed;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	887a      	ldrh	r2, [r7, #2]
 80025f0:	811a      	strh	r2, [r3, #8]
}
 80025f2:	bf00      	nop
 80025f4:	370c      	adds	r7, #12
 80025f6:	46bd      	mov	sp, r7
 80025f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fc:	4770      	bx	lr

080025fe <_ZNK13DriveSettings17getClampingTorqueEv>:



uint16_t DriveSettings::getClampingTorque() const {
 80025fe:	b480      	push	{r7}
 8002600:	b083      	sub	sp, #12
 8002602:	af00      	add	r7, sp, #0
 8002604:	6078      	str	r0, [r7, #4]
	return clampingTorque;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	889b      	ldrh	r3, [r3, #4]
}
 800260a:	4618      	mov	r0, r3
 800260c:	370c      	adds	r7, #12
 800260e:	46bd      	mov	sp, r7
 8002610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002614:	4770      	bx	lr

08002616 <_ZN13DriveSettings17setClampingTorqueEt>:

void DriveSettings::setClampingTorque(uint16_t clampingTorque) {
 8002616:	b480      	push	{r7}
 8002618:	b083      	sub	sp, #12
 800261a:	af00      	add	r7, sp, #0
 800261c:	6078      	str	r0, [r7, #4]
 800261e:	460b      	mov	r3, r1
 8002620:	807b      	strh	r3, [r7, #2]
	this->clampingTorque = clampingTorque;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	887a      	ldrh	r2, [r7, #2]
 8002626:	809a      	strh	r2, [r3, #4]
}
 8002628:	bf00      	nop
 800262a:	370c      	adds	r7, #12
 800262c:	46bd      	mov	sp, r7
 800262e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002632:	4770      	bx	lr

08002634 <_ZNK13DriveSettings16getDeviceAddressEv>:



uint8_t DriveSettings::getDeviceAddress() const {
 8002634:	b480      	push	{r7}
 8002636:	b083      	sub	sp, #12
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
	return deviceAddress;
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	781b      	ldrb	r3, [r3, #0]
}
 8002640:	4618      	mov	r0, r3
 8002642:	370c      	adds	r7, #12
 8002644:	46bd      	mov	sp, r7
 8002646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264a:	4770      	bx	lr

0800264c <_ZNK13DriveSettings12getInPosDiffEv>:
	this->deviceAddress = deviceAddress;
}



uint16_t DriveSettings::getInPosDiff() const {
 800264c:	b480      	push	{r7}
 800264e:	b083      	sub	sp, #12
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
	return inPosDiff;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	899b      	ldrh	r3, [r3, #12]
}
 8002658:	4618      	mov	r0, r3
 800265a:	370c      	adds	r7, #12
 800265c:	46bd      	mov	sp, r7
 800265e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002662:	4770      	bx	lr

08002664 <_ZN13DriveSettings12setInPosDiffEt>:

void DriveSettings::setInPosDiff(uint16_t inPosDiff ) {
 8002664:	b480      	push	{r7}
 8002666:	b083      	sub	sp, #12
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
 800266c:	460b      	mov	r3, r1
 800266e:	807b      	strh	r3, [r7, #2]
	this->inPosDiff = inPosDiff;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	887a      	ldrh	r2, [r7, #2]
 8002674:	819a      	strh	r2, [r3, #12]
}
 8002676:	bf00      	nop
 8002678:	370c      	adds	r7, #12
 800267a:	46bd      	mov	sp, r7
 800267c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002680:	4770      	bx	lr

08002682 <_ZNK13DriveSettings18getOpeningDistanceEv>:



uint16_t DriveSettings::getOpeningDistance() const {
 8002682:	b480      	push	{r7}
 8002684:	b083      	sub	sp, #12
 8002686:	af00      	add	r7, sp, #0
 8002688:	6078      	str	r0, [r7, #4]
	return openingDistance;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	89db      	ldrh	r3, [r3, #14]
}
 800268e:	4618      	mov	r0, r3
 8002690:	370c      	adds	r7, #12
 8002692:	46bd      	mov	sp, r7
 8002694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002698:	4770      	bx	lr

0800269a <_ZN13DriveSettings18setOpeningDistanceEt>:

void DriveSettings::setOpeningDistance(uint16_t openingDistance ) {
 800269a:	b480      	push	{r7}
 800269c:	b083      	sub	sp, #12
 800269e:	af00      	add	r7, sp, #0
 80026a0:	6078      	str	r0, [r7, #4]
 80026a2:	460b      	mov	r3, r1
 80026a4:	807b      	strh	r3, [r7, #2]
	this->openingDistance = openingDistance;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	887a      	ldrh	r2, [r7, #2]
 80026aa:	81da      	strh	r2, [r3, #14]
}
 80026ac:	bf00      	nop
 80026ae:	370c      	adds	r7, #12
 80026b0:	46bd      	mov	sp, r7
 80026b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b6:	4770      	bx	lr

080026b8 <_ZNK13DriveSettings21getOverCurrentWarningEv>:
void DriveSettings::setOverCurrentTimeThreshold(
		uint16_t overCurrentTimeThreshold) {
	this->overCurrentTimeThreshold = overCurrentTimeThreshold;
}

uint16_t DriveSettings::getOverCurrentWarning() const {
 80026b8:	b480      	push	{r7}
 80026ba:	b083      	sub	sp, #12
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
	return overCurrentWarning;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	8a9b      	ldrh	r3, [r3, #20]
}
 80026c4:	4618      	mov	r0, r3
 80026c6:	370c      	adds	r7, #12
 80026c8:	46bd      	mov	sp, r7
 80026ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ce:	4770      	bx	lr

080026d0 <_ZN13DriveSettings21setOverCurrentWarningEt>:

void DriveSettings::setOverCurrentWarning(uint16_t overCurrentWarning) {
 80026d0:	b480      	push	{r7}
 80026d2:	b083      	sub	sp, #12
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
 80026d8:	460b      	mov	r3, r1
 80026da:	807b      	strh	r3, [r7, #2]
	this->overCurrentWarning = overCurrentWarning;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	887a      	ldrh	r2, [r7, #2]
 80026e0:	829a      	strh	r2, [r3, #20]
}
 80026e2:	bf00      	nop
 80026e4:	370c      	adds	r7, #12
 80026e6:	46bd      	mov	sp, r7
 80026e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ec:	4770      	bx	lr

080026ee <_ZNK13DriveSettings19getOverCurrentErrorEv>:

uint16_t DriveSettings::getOverCurrentError() const{
 80026ee:	b480      	push	{r7}
 80026f0:	b083      	sub	sp, #12
 80026f2:	af00      	add	r7, sp, #0
 80026f4:	6078      	str	r0, [r7, #4]
	return this->overCurrentError;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	8adb      	ldrh	r3, [r3, #22]
}
 80026fa:	4618      	mov	r0, r3
 80026fc:	370c      	adds	r7, #12
 80026fe:	46bd      	mov	sp, r7
 8002700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002704:	4770      	bx	lr

08002706 <_ZN13DriveSettings19setOverCurrentErrorEt>:
void DriveSettings::setOverCurrentError(uint16_t overCurrentError){
 8002706:	b480      	push	{r7}
 8002708:	b083      	sub	sp, #12
 800270a:	af00      	add	r7, sp, #0
 800270c:	6078      	str	r0, [r7, #4]
 800270e:	460b      	mov	r3, r1
 8002710:	807b      	strh	r3, [r7, #2]
	this->overCurrentError = overCurrentError;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	887a      	ldrh	r2, [r7, #2]
 8002716:	82da      	strh	r2, [r3, #22]
}
 8002718:	bf00      	nop
 800271a:	370c      	adds	r7, #12
 800271c:	46bd      	mov	sp, r7
 800271e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002722:	4770      	bx	lr

08002724 <_ZNK13DriveSettings20getSelfShutdownDelayEv>:


uint16_t DriveSettings::getSelfShutdownDelay() const {
 8002724:	b480      	push	{r7}
 8002726:	b083      	sub	sp, #12
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
	return selfShutdownDelay;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	895b      	ldrh	r3, [r3, #10]
}
 8002730:	4618      	mov	r0, r3
 8002732:	370c      	adds	r7, #12
 8002734:	46bd      	mov	sp, r7
 8002736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273a:	4770      	bx	lr

0800273c <_ZN13DriveSettings20setSelfShutdownDelayEt>:

void DriveSettings::setSelfShutdownDelay(uint16_t selfShutdownDelay) {
 800273c:	b480      	push	{r7}
 800273e:	b083      	sub	sp, #12
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
 8002744:	460b      	mov	r3, r1
 8002746:	807b      	strh	r3, [r7, #2]
	this->selfShutdownDelay = selfShutdownDelay;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	887a      	ldrh	r2, [r7, #2]
 800274c:	815a      	strh	r2, [r3, #10]
}
 800274e:	bf00      	nop
 8002750:	370c      	adds	r7, #12
 8002752:	46bd      	mov	sp, r7
 8002754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002758:	4770      	bx	lr

0800275a <_ZNK13DriveSettings13getTeachSpeedEv>:

uint16_t DriveSettings::getTeachSpeed() const {
 800275a:	b480      	push	{r7}
 800275c:	b083      	sub	sp, #12
 800275e:	af00      	add	r7, sp, #0
 8002760:	6078      	str	r0, [r7, #4]
	return teachSpeed;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	88db      	ldrh	r3, [r3, #6]
}
 8002766:	4618      	mov	r0, r3
 8002768:	370c      	adds	r7, #12
 800276a:	46bd      	mov	sp, r7
 800276c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002770:	4770      	bx	lr

08002772 <_ZN13DriveSettings13setTeachSpeedEt>:

void DriveSettings::setTeachSpeed(uint16_t teachSpeed ) {
 8002772:	b480      	push	{r7}
 8002774:	b083      	sub	sp, #12
 8002776:	af00      	add	r7, sp, #0
 8002778:	6078      	str	r0, [r7, #4]
 800277a:	460b      	mov	r3, r1
 800277c:	807b      	strh	r3, [r7, #2]
	this->teachSpeed = teachSpeed;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	887a      	ldrh	r2, [r7, #2]
 8002782:	80da      	strh	r2, [r3, #6]
}
 8002784:	bf00      	nop
 8002786:	370c      	adds	r7, #12
 8002788:	46bd      	mov	sp, r7
 800278a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278e:	4770      	bx	lr

08002790 <_ZNK13DriveSettings14getTeachTroqueEv>:

uint16_t DriveSettings::getTeachTroque() const {
 8002790:	b480      	push	{r7}
 8002792:	b083      	sub	sp, #12
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
	return teachTroque;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	885b      	ldrh	r3, [r3, #2]
}
 800279c:	4618      	mov	r0, r3
 800279e:	370c      	adds	r7, #12
 80027a0:	46bd      	mov	sp, r7
 80027a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a6:	4770      	bx	lr

080027a8 <_ZN13DriveSettings14setTeachTroqueEt>:

void DriveSettings::setTeachTroque(uint16_t teachTroque) {
 80027a8:	b480      	push	{r7}
 80027aa:	b083      	sub	sp, #12
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
 80027b0:	460b      	mov	r3, r1
 80027b2:	807b      	strh	r3, [r7, #2]
	this->teachTroque = teachTroque;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	887a      	ldrh	r2, [r7, #2]
 80027b8:	805a      	strh	r2, [r3, #2]
}
 80027ba:	bf00      	nop
 80027bc:	370c      	adds	r7, #12
 80027be:	46bd      	mov	sp, r7
 80027c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c4:	4770      	bx	lr

080027c6 <_ZNK13DriveSettings20getUnderVoltageErrorEv>:

uint16_t DriveSettings::getUnderVoltageError() const {
 80027c6:	b480      	push	{r7}
 80027c8:	b083      	sub	sp, #12
 80027ca:	af00      	add	r7, sp, #0
 80027cc:	6078      	str	r0, [r7, #4]
	return underVoltageError;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	8a5b      	ldrh	r3, [r3, #18]
}
 80027d2:	4618      	mov	r0, r3
 80027d4:	370c      	adds	r7, #12
 80027d6:	46bd      	mov	sp, r7
 80027d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027dc:	4770      	bx	lr

080027de <_ZN13DriveSettings20setUnderVoltageErrorEt>:

void DriveSettings::setUnderVoltageError(uint16_t underVoltageError) {
 80027de:	b480      	push	{r7}
 80027e0:	b083      	sub	sp, #12
 80027e2:	af00      	add	r7, sp, #0
 80027e4:	6078      	str	r0, [r7, #4]
 80027e6:	460b      	mov	r3, r1
 80027e8:	807b      	strh	r3, [r7, #2]
	this->underVoltageError = underVoltageError;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	887a      	ldrh	r2, [r7, #2]
 80027ee:	825a      	strh	r2, [r3, #18]
}
 80027f0:	bf00      	nop
 80027f2:	370c      	adds	r7, #12
 80027f4:	46bd      	mov	sp, r7
 80027f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fa:	4770      	bx	lr

080027fc <_ZNK13DriveSettings22getUnderVoltageWarningEv>:

uint16_t DriveSettings::getUnderVoltageWarning() const {
 80027fc:	b480      	push	{r7}
 80027fe:	b083      	sub	sp, #12
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
	return underVoltageWarning;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	8a1b      	ldrh	r3, [r3, #16]
}
 8002808:	4618      	mov	r0, r3
 800280a:	370c      	adds	r7, #12
 800280c:	46bd      	mov	sp, r7
 800280e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002812:	4770      	bx	lr

08002814 <_ZN13DriveSettings22setUnderVoltageWarningEt>:

void DriveSettings::setUnderVoltageWarning(
		uint16_t underVoltageWarning) {
 8002814:	b480      	push	{r7}
 8002816:	b083      	sub	sp, #12
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
 800281c:	460b      	mov	r3, r1
 800281e:	807b      	strh	r3, [r7, #2]
	this->underVoltageWarning = underVoltageWarning;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	887a      	ldrh	r2, [r7, #2]
 8002824:	821a      	strh	r2, [r3, #16]
}
 8002826:	bf00      	nop
 8002828:	370c      	adds	r7, #12
 800282a:	46bd      	mov	sp, r7
 800282c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002830:	4770      	bx	lr

08002832 <_ZN12DriveCommandC1Ev>:
 *      Author: marce
 */

#include "DriveCommand.h"

DriveCommand::DriveCommand()
 8002832:	b480      	push	{r7}
 8002834:	b083      	sub	sp, #12
 8002836:	af00      	add	r7, sp, #0
 8002838:	6078      	str	r0, [r7, #4]
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	2200      	movs	r2, #0
 800283e:	701a      	strb	r2, [r3, #0]
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2200      	movs	r2, #0
 8002844:	705a      	strb	r2, [r3, #1]
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	2200      	movs	r2, #0
 800284a:	709a      	strb	r2, [r3, #2]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2200      	movs	r2, #0
 8002850:	70da      	strb	r2, [r3, #3]
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	2200      	movs	r2, #0
 8002856:	711a      	strb	r2, [r3, #4]
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2200      	movs	r2, #0
 800285c:	715a      	strb	r2, [r3, #5]
{
}
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	4618      	mov	r0, r3
 8002862:	370c      	adds	r7, #12
 8002864:	46bd      	mov	sp, r7
 8002866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286a:	4770      	bx	lr

0800286c <_ZN12DriveCommand7isCloseEv>:

/****************************************************************************************
 / * 	close get/set (read reset)
 ****************************************************************************************/
bool DriveCommand::isClose()
{
 800286c:	b480      	push	{r7}
 800286e:	b083      	sub	sp, #12
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
	return close;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	781b      	ldrb	r3, [r3, #0]
}
 8002878:	4618      	mov	r0, r3
 800287a:	370c      	adds	r7, #12
 800287c:	46bd      	mov	sp, r7
 800287e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002882:	4770      	bx	lr

08002884 <_ZN12DriveCommand8setCloseEb>:

void DriveCommand::setClose(bool close)
{
 8002884:	b480      	push	{r7}
 8002886:	b083      	sub	sp, #12
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
 800288c:	460b      	mov	r3, r1
 800288e:	70fb      	strb	r3, [r7, #3]
	this->close = close;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	78fa      	ldrb	r2, [r7, #3]
 8002894:	701a      	strb	r2, [r3, #0]
}
 8002896:	bf00      	nop
 8002898:	370c      	adds	r7, #12
 800289a:	46bd      	mov	sp, r7
 800289c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a0:	4770      	bx	lr

080028a2 <_ZN12DriveCommand6isOpenEv>:

/****************************************************************************************
 / * 	open get/set (read reset)
 ****************************************************************************************/
bool DriveCommand::isOpen()
{
 80028a2:	b480      	push	{r7}
 80028a4:	b083      	sub	sp, #12
 80028a6:	af00      	add	r7, sp, #0
 80028a8:	6078      	str	r0, [r7, #4]
	return open;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	785b      	ldrb	r3, [r3, #1]
}
 80028ae:	4618      	mov	r0, r3
 80028b0:	370c      	adds	r7, #12
 80028b2:	46bd      	mov	sp, r7
 80028b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b8:	4770      	bx	lr

080028ba <_ZN12DriveCommand7setOpenEb>:

void DriveCommand::setOpen(bool open)
{
 80028ba:	b480      	push	{r7}
 80028bc:	b083      	sub	sp, #12
 80028be:	af00      	add	r7, sp, #0
 80028c0:	6078      	str	r0, [r7, #4]
 80028c2:	460b      	mov	r3, r1
 80028c4:	70fb      	strb	r3, [r7, #3]
	this->open = open;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	78fa      	ldrb	r2, [r7, #3]
 80028ca:	705a      	strb	r2, [r3, #1]
}
 80028cc:	bf00      	nop
 80028ce:	370c      	adds	r7, #12
 80028d0:	46bd      	mov	sp, r7
 80028d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d6:	4770      	bx	lr

080028d8 <_ZN12DriveCommand8isEnableEv>:

/****************************************************************************************
 / * 	enable get/set (read reset)
 ****************************************************************************************/
bool DriveCommand::isEnable()
{
 80028d8:	b480      	push	{r7}
 80028da:	b083      	sub	sp, #12
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
	return enable;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	791b      	ldrb	r3, [r3, #4]
}
 80028e4:	4618      	mov	r0, r3
 80028e6:	370c      	adds	r7, #12
 80028e8:	46bd      	mov	sp, r7
 80028ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ee:	4770      	bx	lr

080028f0 <_ZN12DriveCommand9setEnableEb>:

void DriveCommand::setEnable(bool enable)
{
 80028f0:	b480      	push	{r7}
 80028f2:	b083      	sub	sp, #12
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
 80028f8:	460b      	mov	r3, r1
 80028fa:	70fb      	strb	r3, [r7, #3]
	this->enable = enable;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	78fa      	ldrb	r2, [r7, #3]
 8002900:	711a      	strb	r2, [r3, #4]
}
 8002902:	bf00      	nop
 8002904:	370c      	adds	r7, #12
 8002906:	46bd      	mov	sp, r7
 8002908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290c:	4770      	bx	lr

0800290e <_ZN12DriveCommand7isResetEv>:

/****************************************************************************************
 / * 	reset get/set (read reset)
 ****************************************************************************************/
bool DriveCommand::isReset()
{
 800290e:	b480      	push	{r7}
 8002910:	b083      	sub	sp, #12
 8002912:	af00      	add	r7, sp, #0
 8002914:	6078      	str	r0, [r7, #4]
	return reset;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	78db      	ldrb	r3, [r3, #3]
}
 800291a:	4618      	mov	r0, r3
 800291c:	370c      	adds	r7, #12
 800291e:	46bd      	mov	sp, r7
 8002920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002924:	4770      	bx	lr

08002926 <_ZN12DriveCommand8setResetEb>:

void DriveCommand::setReset(bool reset)
{
 8002926:	b480      	push	{r7}
 8002928:	b083      	sub	sp, #12
 800292a:	af00      	add	r7, sp, #0
 800292c:	6078      	str	r0, [r7, #4]
 800292e:	460b      	mov	r3, r1
 8002930:	70fb      	strb	r3, [r7, #3]
	this->reset = reset;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	78fa      	ldrb	r2, [r7, #3]
 8002936:	70da      	strb	r2, [r3, #3]
}
 8002938:	bf00      	nop
 800293a:	370c      	adds	r7, #12
 800293c:	46bd      	mov	sp, r7
 800293e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002942:	4770      	bx	lr

08002944 <_ZN12DriveCommand6isStopEv>:

/****************************************************************************************
 * 	stop get/set (read reset)
 ****************************************************************************************/
bool DriveCommand::isStop()
{
 8002944:	b480      	push	{r7}
 8002946:	b083      	sub	sp, #12
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
	return stop;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	795b      	ldrb	r3, [r3, #5]
}
 8002950:	4618      	mov	r0, r3
 8002952:	370c      	adds	r7, #12
 8002954:	46bd      	mov	sp, r7
 8002956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295a:	4770      	bx	lr

0800295c <_ZN12DriveCommand7setStopEb>:

void DriveCommand::setStop(bool stop)
{
 800295c:	b480      	push	{r7}
 800295e:	b083      	sub	sp, #12
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
 8002964:	460b      	mov	r3, r1
 8002966:	70fb      	strb	r3, [r7, #3]
	this->stop = stop;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	78fa      	ldrb	r2, [r7, #3]
 800296c:	715a      	strb	r2, [r3, #5]
}
 800296e:	bf00      	nop
 8002970:	370c      	adds	r7, #12
 8002972:	46bd      	mov	sp, r7
 8002974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002978:	4770      	bx	lr

0800297a <_ZN12DriveCommand8setTeachEb>:
{
	return teach;
}

void DriveCommand::setTeach(bool teach)
{
 800297a:	b480      	push	{r7}
 800297c:	b083      	sub	sp, #12
 800297e:	af00      	add	r7, sp, #0
 8002980:	6078      	str	r0, [r7, #4]
 8002982:	460b      	mov	r3, r1
 8002984:	70fb      	strb	r3, [r7, #3]
		this->teach = teach;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	78fa      	ldrb	r2, [r7, #3]
 800298a:	709a      	strb	r2, [r3, #2]
}
 800298c:	bf00      	nop
 800298e:	370c      	adds	r7, #12
 8002990:	46bd      	mov	sp, r7
 8002992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002996:	4770      	bx	lr

08002998 <_ZN11DriveStatus7isCloseEv>:

/****************************************************************************************
 / * 	close get/set
 ****************************************************************************************/
bool DriveStatus::isClose()
{
 8002998:	b480      	push	{r7}
 800299a:	b083      	sub	sp, #12
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
	return close;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	785b      	ldrb	r3, [r3, #1]
}
 80029a4:	4618      	mov	r0, r3
 80029a6:	370c      	adds	r7, #12
 80029a8:	46bd      	mov	sp, r7
 80029aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ae:	4770      	bx	lr

080029b0 <_ZN11DriveStatus8setCloseEb>:

void DriveStatus::setClose(bool close)
{
 80029b0:	b480      	push	{r7}
 80029b2:	b083      	sub	sp, #12
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
 80029b8:	460b      	mov	r3, r1
 80029ba:	70fb      	strb	r3, [r7, #3]
	if (this->close != close)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	785b      	ldrb	r3, [r3, #1]
 80029c0:	78fa      	ldrb	r2, [r7, #3]
 80029c2:	429a      	cmp	r2, r3
 80029c4:	d005      	beq.n	80029d2 <_ZN11DriveStatus8setCloseEb+0x22>
	{
		this->close = close;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	78fa      	ldrb	r2, [r7, #3]
 80029ca:	705a      	strb	r2, [r3, #1]
		statusChanged = true;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2201      	movs	r2, #1
 80029d0:	751a      	strb	r2, [r3, #20]
	}
}
 80029d2:	bf00      	nop
 80029d4:	370c      	adds	r7, #12
 80029d6:	46bd      	mov	sp, r7
 80029d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029dc:	4770      	bx	lr

080029de <_ZN11DriveStatus6isOpenEv>:

/****************************************************************************************
 / * 	open get/set
 ****************************************************************************************/
bool DriveStatus::isOpen()
{
 80029de:	b480      	push	{r7}
 80029e0:	b083      	sub	sp, #12
 80029e2:	af00      	add	r7, sp, #0
 80029e4:	6078      	str	r0, [r7, #4]
	return open;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	789b      	ldrb	r3, [r3, #2]
}
 80029ea:	4618      	mov	r0, r3
 80029ec:	370c      	adds	r7, #12
 80029ee:	46bd      	mov	sp, r7
 80029f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f4:	4770      	bx	lr

080029f6 <_ZN11DriveStatus7setOpenEb>:

void DriveStatus::setOpen(bool open)
{
 80029f6:	b480      	push	{r7}
 80029f8:	b083      	sub	sp, #12
 80029fa:	af00      	add	r7, sp, #0
 80029fc:	6078      	str	r0, [r7, #4]
 80029fe:	460b      	mov	r3, r1
 8002a00:	70fb      	strb	r3, [r7, #3]
	if (this->open != open)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	789b      	ldrb	r3, [r3, #2]
 8002a06:	78fa      	ldrb	r2, [r7, #3]
 8002a08:	429a      	cmp	r2, r3
 8002a0a:	d005      	beq.n	8002a18 <_ZN11DriveStatus7setOpenEb+0x22>
	{
		this->open = open;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	78fa      	ldrb	r2, [r7, #3]
 8002a10:	709a      	strb	r2, [r3, #2]
		statusChanged = true;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2201      	movs	r2, #1
 8002a16:	751a      	strb	r2, [r3, #20]
	}
}
 8002a18:	bf00      	nop
 8002a1a:	370c      	adds	r7, #12
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a22:	4770      	bx	lr

08002a24 <_ZN11DriveStatus8isEnableEv>:

/****************************************************************************************
 / * 	enable get/set
 ****************************************************************************************/
bool DriveStatus::isEnable()
{
 8002a24:	b480      	push	{r7}
 8002a26:	b083      	sub	sp, #12
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
	return enable;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	795b      	ldrb	r3, [r3, #5]
}
 8002a30:	4618      	mov	r0, r3
 8002a32:	370c      	adds	r7, #12
 8002a34:	46bd      	mov	sp, r7
 8002a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3a:	4770      	bx	lr

08002a3c <_ZN11DriveStatus9setEnableEb>:

void DriveStatus::setEnable(bool enable)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	b083      	sub	sp, #12
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
 8002a44:	460b      	mov	r3, r1
 8002a46:	70fb      	strb	r3, [r7, #3]
	if (this->enable != enable)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	795b      	ldrb	r3, [r3, #5]
 8002a4c:	78fa      	ldrb	r2, [r7, #3]
 8002a4e:	429a      	cmp	r2, r3
 8002a50:	d005      	beq.n	8002a5e <_ZN11DriveStatus9setEnableEb+0x22>
	{
		this->enable = enable;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	78fa      	ldrb	r2, [r7, #3]
 8002a56:	715a      	strb	r2, [r3, #5]
		statusChanged = true;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2201      	movs	r2, #1
 8002a5c:	751a      	strb	r2, [r3, #20]
	}
}
 8002a5e:	bf00      	nop
 8002a60:	370c      	adds	r7, #12
 8002a62:	46bd      	mov	sp, r7
 8002a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a68:	4770      	bx	lr

08002a6a <_ZN11DriveStatus7isResetEv>:

/****************************************************************************************
 / * 	reset get/set
 ****************************************************************************************/
bool DriveStatus::isReset()
{
 8002a6a:	b480      	push	{r7}
 8002a6c:	b083      	sub	sp, #12
 8002a6e:	af00      	add	r7, sp, #0
 8002a70:	6078      	str	r0, [r7, #4]
	return reset;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	791b      	ldrb	r3, [r3, #4]
}
 8002a76:	4618      	mov	r0, r3
 8002a78:	370c      	adds	r7, #12
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a80:	4770      	bx	lr

08002a82 <_ZN11DriveStatus8setResetEb>:

void DriveStatus::setReset(bool reset)
{
 8002a82:	b480      	push	{r7}
 8002a84:	b083      	sub	sp, #12
 8002a86:	af00      	add	r7, sp, #0
 8002a88:	6078      	str	r0, [r7, #4]
 8002a8a:	460b      	mov	r3, r1
 8002a8c:	70fb      	strb	r3, [r7, #3]
	if (this->reset != reset)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	791b      	ldrb	r3, [r3, #4]
 8002a92:	78fa      	ldrb	r2, [r7, #3]
 8002a94:	429a      	cmp	r2, r3
 8002a96:	d005      	beq.n	8002aa4 <_ZN11DriveStatus8setResetEb+0x22>
	{
		this->reset = reset;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	78fa      	ldrb	r2, [r7, #3]
 8002a9c:	711a      	strb	r2, [r3, #4]
		statusChanged = true;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	2201      	movs	r2, #1
 8002aa2:	751a      	strb	r2, [r3, #20]
	}
}
 8002aa4:	bf00      	nop
 8002aa6:	370c      	adds	r7, #12
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aae:	4770      	bx	lr

08002ab0 <_ZN11DriveStatus6isStopEv>:

/****************************************************************************************
 / * 	stop get/set
 ****************************************************************************************/
bool DriveStatus::isStop()
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	b083      	sub	sp, #12
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
	return stop;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	799b      	ldrb	r3, [r3, #6]
}
 8002abc:	4618      	mov	r0, r3
 8002abe:	370c      	adds	r7, #12
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac6:	4770      	bx	lr

08002ac8 <_ZN11DriveStatus7setStopEb>:

void DriveStatus::setStop(bool stop)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	b083      	sub	sp, #12
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
 8002ad0:	460b      	mov	r3, r1
 8002ad2:	70fb      	strb	r3, [r7, #3]
	if (this->stop != stop)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	799b      	ldrb	r3, [r3, #6]
 8002ad8:	78fa      	ldrb	r2, [r7, #3]
 8002ada:	429a      	cmp	r2, r3
 8002adc:	d005      	beq.n	8002aea <_ZN11DriveStatus7setStopEb+0x22>
	{
		this->stop = stop;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	78fa      	ldrb	r2, [r7, #3]
 8002ae2:	719a      	strb	r2, [r3, #6]
		statusChanged = true;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	751a      	strb	r2, [r3, #20]
	}
}
 8002aea:	bf00      	nop
 8002aec:	370c      	adds	r7, #12
 8002aee:	46bd      	mov	sp, r7
 8002af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af4:	4770      	bx	lr

08002af6 <_ZN11DriveStatus7isTeachEv>:

/****************************************************************************************
 / * 	teach get/set
 /****************************************************************************************/
bool DriveStatus::isTeach()
{
 8002af6:	b480      	push	{r7}
 8002af8:	b083      	sub	sp, #12
 8002afa:	af00      	add	r7, sp, #0
 8002afc:	6078      	str	r0, [r7, #4]
	return teach;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	78db      	ldrb	r3, [r3, #3]
}
 8002b02:	4618      	mov	r0, r3
 8002b04:	370c      	adds	r7, #12
 8002b06:	46bd      	mov	sp, r7
 8002b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0c:	4770      	bx	lr

08002b0e <_ZN11DriveStatus8setTeachEb>:

void DriveStatus::setTeach(bool teach)
{
 8002b0e:	b480      	push	{r7}
 8002b10:	b083      	sub	sp, #12
 8002b12:	af00      	add	r7, sp, #0
 8002b14:	6078      	str	r0, [r7, #4]
 8002b16:	460b      	mov	r3, r1
 8002b18:	70fb      	strb	r3, [r7, #3]
	if (this->teach != teach)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	78db      	ldrb	r3, [r3, #3]
 8002b1e:	78fa      	ldrb	r2, [r7, #3]
 8002b20:	429a      	cmp	r2, r3
 8002b22:	d005      	beq.n	8002b30 <_ZN11DriveStatus8setTeachEb+0x22>
	{
		this->teach = teach;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	78fa      	ldrb	r2, [r7, #3]
 8002b28:	70da      	strb	r2, [r3, #3]
		statusChanged = true;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	2201      	movs	r2, #1
 8002b2e:	751a      	strb	r2, [r3, #20]
	}
}
 8002b30:	bf00      	nop
 8002b32:	370c      	adds	r7, #12
 8002b34:	46bd      	mov	sp, r7
 8002b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3a:	4770      	bx	lr

08002b3c <_ZN11DriveStatus8getErrorEv>:

/****************************************************************************************
 / * 	write config get/set
 ****************************************************************************************/
DriveStatus::_ERROR DriveStatus::getError()
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	b083      	sub	sp, #12
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
	return this->error;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	781b      	ldrb	r3, [r3, #0]
}
 8002b48:	4618      	mov	r0, r3
 8002b4a:	370c      	adds	r7, #12
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b52:	4770      	bx	lr

08002b54 <_ZN11DriveStatus8setErrorENS_6_ERRORE>:

void DriveStatus::setError(_ERROR error)
{
 8002b54:	b480      	push	{r7}
 8002b56:	b083      	sub	sp, #12
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
 8002b5c:	460b      	mov	r3, r1
 8002b5e:	70fb      	strb	r3, [r7, #3]
	if (this->error != error)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	781b      	ldrb	r3, [r3, #0]
 8002b64:	78fa      	ldrb	r2, [r7, #3]
 8002b66:	429a      	cmp	r2, r3
 8002b68:	d002      	beq.n	8002b70 <_ZN11DriveStatus8setErrorENS_6_ERRORE+0x1c>
	{
		statusChanged = true;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	2201      	movs	r2, #1
 8002b6e:	751a      	strb	r2, [r3, #20]
	}
}
 8002b70:	bf00      	nop
 8002b72:	370c      	adds	r7, #12
 8002b74:	46bd      	mov	sp, r7
 8002b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7a:	4770      	bx	lr

08002b7c <_ZNK11DriveStatus9getStatusEv>:

uint8_t DriveStatus::getStatus() const
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	b085      	sub	sp, #20
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
	uint8_t result = (uint8_t) enable << 7 | (uint8_t) open << 6
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	795b      	ldrb	r3, [r3, #5]
 8002b88:	01db      	lsls	r3, r3, #7
 8002b8a:	b25a      	sxtb	r2, r3
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	789b      	ldrb	r3, [r3, #2]
 8002b90:	019b      	lsls	r3, r3, #6
 8002b92:	b25b      	sxtb	r3, r3
 8002b94:	4313      	orrs	r3, r2
 8002b96:	b25a      	sxtb	r2, r3
			| (uint8_t) close << 5 | (uint8_t) teach << 4 | (uint8_t) stop << 3;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	785b      	ldrb	r3, [r3, #1]
 8002b9c:	015b      	lsls	r3, r3, #5
 8002b9e:	b25b      	sxtb	r3, r3
 8002ba0:	4313      	orrs	r3, r2
 8002ba2:	b25a      	sxtb	r2, r3
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	78db      	ldrb	r3, [r3, #3]
 8002ba8:	011b      	lsls	r3, r3, #4
 8002baa:	b25b      	sxtb	r3, r3
 8002bac:	4313      	orrs	r3, r2
 8002bae:	b25a      	sxtb	r2, r3
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	799b      	ldrb	r3, [r3, #6]
 8002bb4:	00db      	lsls	r3, r3, #3
 8002bb6:	b25b      	sxtb	r3, r3
 8002bb8:	4313      	orrs	r3, r2
 8002bba:	b25b      	sxtb	r3, r3
	uint8_t result = (uint8_t) enable << 7 | (uint8_t) open << 6
 8002bbc:	73fb      	strb	r3, [r7, #15]

	return result;
 8002bbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	3714      	adds	r7, #20
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bca:	4770      	bx	lr

08002bcc <_ZNK11DriveStatus10getCurrentEv>:
/*******************************************************************
 * Current settings
 ******************************************************************/

uint16_t DriveStatus::getCurrent() const
{
 8002bcc:	b480      	push	{r7}
 8002bce:	b083      	sub	sp, #12
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
	if (zeroCurrentValue > current)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	895a      	ldrh	r2, [r3, #10]
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	891b      	ldrh	r3, [r3, #8]
 8002bdc:	429a      	cmp	r2, r3
 8002bde:	d908      	bls.n	8002bf2 <_ZNK11DriveStatus10getCurrentEv+0x26>
	{
		return (zeroCurrentValue - current) * ADC_2_CURRENT;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	895a      	ldrh	r2, [r3, #10]
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	891b      	ldrh	r3, [r3, #8]
 8002be8:	1ad3      	subs	r3, r2, r3
 8002bea:	b29b      	uxth	r3, r3
 8002bec:	005b      	lsls	r3, r3, #1
 8002bee:	b29b      	uxth	r3, r3
 8002bf0:	e007      	b.n	8002c02 <_ZNK11DriveStatus10getCurrentEv+0x36>
	}
	else
	{
		return (current - zeroCurrentValue) * ADC_2_CURRENT;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	891a      	ldrh	r2, [r3, #8]
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	895b      	ldrh	r3, [r3, #10]
 8002bfa:	1ad3      	subs	r3, r2, r3
 8002bfc:	b29b      	uxth	r3, r3
 8002bfe:	005b      	lsls	r3, r3, #1
 8002c00:	b29b      	uxth	r3, r3
	}
}
 8002c02:	4618      	mov	r0, r3
 8002c04:	370c      	adds	r7, #12
 8002c06:	46bd      	mov	sp, r7
 8002c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0c:	4770      	bx	lr

08002c0e <_ZN11DriveStatus10setCurrentEt>:

void DriveStatus::setCurrent(uint16_t current)
{
 8002c0e:	b480      	push	{r7}
 8002c10:	b083      	sub	sp, #12
 8002c12:	af00      	add	r7, sp, #0
 8002c14:	6078      	str	r0, [r7, #4]
 8002c16:	460b      	mov	r3, r1
 8002c18:	807b      	strh	r3, [r7, #2]
	this->current = current;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	887a      	ldrh	r2, [r7, #2]
 8002c1e:	811a      	strh	r2, [r3, #8]
}
 8002c20:	bf00      	nop
 8002c22:	370c      	adds	r7, #12
 8002c24:	46bd      	mov	sp, r7
 8002c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2a:	4770      	bx	lr

08002c2c <_ZNK11DriveStatus10getVoltageEv>:
/*******************************************************************
 * Voltage settings
 ******************************************************************/

uint16_t DriveStatus::getVoltage() const
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	b083      	sub	sp, #12
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
	return voltage * ADC_2_VOLTAGE;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	899b      	ldrh	r3, [r3, #12]
 8002c38:	005b      	lsls	r3, r3, #1
 8002c3a:	b29b      	uxth	r3, r3
}
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	370c      	adds	r7, #12
 8002c40:	46bd      	mov	sp, r7
 8002c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c46:	4770      	bx	lr

08002c48 <_ZN11DriveStatus10setVoltageEt>:

void DriveStatus::setVoltage(uint16_t voltageADC)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	b083      	sub	sp, #12
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
 8002c50:	460b      	mov	r3, r1
 8002c52:	807b      	strh	r3, [r7, #2]
	this->voltage = voltage;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	899a      	ldrh	r2, [r3, #12]
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	819a      	strh	r2, [r3, #12]
}
 8002c5c:	bf00      	nop
 8002c5e:	370c      	adds	r7, #12
 8002c60:	46bd      	mov	sp, r7
 8002c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c66:	4770      	bx	lr

08002c68 <_ZNK11DriveStatus11getPositionEv>:
/*******************************************************************
 * Position settings
 ******************************************************************/

uint16_t DriveStatus::getPosition() const
{
 8002c68:	b480      	push	{r7}
 8002c6a:	b083      	sub	sp, #12
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
	return position;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	89db      	ldrh	r3, [r3, #14]
}
 8002c74:	4618      	mov	r0, r3
 8002c76:	370c      	adds	r7, #12
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7e:	4770      	bx	lr

08002c80 <_ZN11DriveStatus11setPositionEt>:

void DriveStatus::setPosition(uint16_t position)
{
 8002c80:	b480      	push	{r7}
 8002c82:	b083      	sub	sp, #12
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
 8002c88:	460b      	mov	r3, r1
 8002c8a:	807b      	strh	r3, [r7, #2]
	this->position = position;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	887a      	ldrh	r2, [r7, #2]
 8002c90:	81da      	strh	r2, [r3, #14]
}
 8002c92:	bf00      	nop
 8002c94:	370c      	adds	r7, #12
 8002c96:	46bd      	mov	sp, r7
 8002c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9c:	4770      	bx	lr

08002c9e <_ZN11DriveStatus8setInPosEb>:
{
	return this->inPos;
}

void DriveStatus::setInPos(bool flag)
{
 8002c9e:	b480      	push	{r7}
 8002ca0:	b083      	sub	sp, #12
 8002ca2:	af00      	add	r7, sp, #0
 8002ca4:	6078      	str	r0, [r7, #4]
 8002ca6:	460b      	mov	r3, r1
 8002ca8:	70fb      	strb	r3, [r7, #3]
	this->inPos = flag;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	78fa      	ldrb	r2, [r7, #3]
 8002cae:	741a      	strb	r2, [r3, #16]
}
 8002cb0:	bf00      	nop
 8002cb2:	370c      	adds	r7, #12
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cba:	4770      	bx	lr

08002cbc <_ZN11TaskHandler11UpdateTasksEv>:
#include "TaskHandler.h"
#include "main.h"


//update tasks, should be called every 1ms
void TaskHandler::UpdateTasks() {
 8002cbc:	b480      	push	{r7}
 8002cbe:	b083      	sub	sp, #12
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]


	//15ms
	if(counter % 15 == 0){
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	891a      	ldrh	r2, [r3, #8]
 8002cc8:	4b2a      	ldr	r3, [pc, #168]	; (8002d74 <_ZN11TaskHandler11UpdateTasksEv+0xb8>)
 8002cca:	fba3 1302 	umull	r1, r3, r3, r2
 8002cce:	08d9      	lsrs	r1, r3, #3
 8002cd0:	460b      	mov	r3, r1
 8002cd2:	011b      	lsls	r3, r3, #4
 8002cd4:	1a5b      	subs	r3, r3, r1
 8002cd6:	1ad3      	subs	r3, r2, r3
 8002cd8:	b29b      	uxth	r3, r3
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d102      	bne.n	8002ce4 <_ZN11TaskHandler11UpdateTasksEv+0x28>
		driveTask = true;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2201      	movs	r2, #1
 8002ce2:	709a      	strb	r2, [r3, #2]
	}

	//100ms
	if(counter % 100 == 0){
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	891b      	ldrh	r3, [r3, #8]
 8002ce8:	4a23      	ldr	r2, [pc, #140]	; (8002d78 <_ZN11TaskHandler11UpdateTasksEv+0xbc>)
 8002cea:	fba2 1203 	umull	r1, r2, r2, r3
 8002cee:	0952      	lsrs	r2, r2, #5
 8002cf0:	2164      	movs	r1, #100	; 0x64
 8002cf2:	fb01 f202 	mul.w	r2, r1, r2
 8002cf6:	1a9b      	subs	r3, r3, r2
 8002cf8:	b29b      	uxth	r3, r3
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d102      	bne.n	8002d04 <_ZN11TaskHandler11UpdateTasksEv+0x48>
		errorTask = true;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2201      	movs	r2, #1
 8002d02:	701a      	strb	r2, [r3, #0]
	}

	//250ms
	if(counter % 250 == 0){
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	891b      	ldrh	r3, [r3, #8]
 8002d08:	4a1c      	ldr	r2, [pc, #112]	; (8002d7c <_ZN11TaskHandler11UpdateTasksEv+0xc0>)
 8002d0a:	fba2 1203 	umull	r1, r2, r2, r3
 8002d0e:	0912      	lsrs	r2, r2, #4
 8002d10:	21fa      	movs	r1, #250	; 0xfa
 8002d12:	fb01 f202 	mul.w	r2, r1, r2
 8002d16:	1a9b      	subs	r3, r3, r2
 8002d18:	b29b      	uxth	r3, r3
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d102      	bne.n	8002d24 <_ZN11TaskHandler11UpdateTasksEv+0x68>
		comTask = true;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	2201      	movs	r2, #1
 8002d22:	705a      	strb	r2, [r3, #1]
	}

	if(counter % 500 == 0){
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	891b      	ldrh	r3, [r3, #8]
 8002d28:	4a14      	ldr	r2, [pc, #80]	; (8002d7c <_ZN11TaskHandler11UpdateTasksEv+0xc0>)
 8002d2a:	fba2 1203 	umull	r1, r2, r2, r3
 8002d2e:	0952      	lsrs	r2, r2, #5
 8002d30:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8002d34:	fb01 f202 	mul.w	r2, r1, r2
 8002d38:	1a9b      	subs	r3, r3, r2
 8002d3a:	b29b      	uxth	r3, r3
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d102      	bne.n	8002d46 <_ZN11TaskHandler11UpdateTasksEv+0x8a>
		ledTask = true;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2201      	movs	r2, #1
 8002d44:	70da      	strb	r2, [r3, #3]
	}

	//increment counter
	if(counter > 2999){
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	891b      	ldrh	r3, [r3, #8]
 8002d4a:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8002d4e:	4293      	cmp	r3, r2
 8002d50:	d903      	bls.n	8002d5a <_ZN11TaskHandler11UpdateTasksEv+0x9e>
		counter = 1;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2201      	movs	r2, #1
 8002d56:	811a      	strh	r2, [r3, #8]
	}else{
		counter++;
	}

}
 8002d58:	e005      	b.n	8002d66 <_ZN11TaskHandler11UpdateTasksEv+0xaa>
		counter++;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	891b      	ldrh	r3, [r3, #8]
 8002d5e:	3301      	adds	r3, #1
 8002d60:	b29a      	uxth	r2, r3
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	811a      	strh	r2, [r3, #8]
}
 8002d66:	bf00      	nop
 8002d68:	370c      	adds	r7, #12
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d70:	4770      	bx	lr
 8002d72:	bf00      	nop
 8002d74:	88888889 	.word	0x88888889
 8002d78:	51eb851f 	.word	0x51eb851f
 8002d7c:	10624dd3 	.word	0x10624dd3

08002d80 <_ZN11TaskHandler9isComTaskEv>:



bool TaskHandler::isComTask()  {
 8002d80:	b480      	push	{r7}
 8002d82:	b085      	sub	sp, #20
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
	bool comTaskTemp = (comTask & comTaskEnable);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	785b      	ldrb	r3, [r3, #1]
 8002d8c:	461a      	mov	r2, r3
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	795b      	ldrb	r3, [r3, #5]
 8002d92:	4013      	ands	r3, r2
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	bf14      	ite	ne
 8002d98:	2301      	movne	r3, #1
 8002d9a:	2300      	moveq	r3, #0
 8002d9c:	73fb      	strb	r3, [r7, #15]
	comTask = false;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	2200      	movs	r2, #0
 8002da2:	705a      	strb	r2, [r3, #1]
	return comTaskTemp;
 8002da4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002da6:	4618      	mov	r0, r3
 8002da8:	3714      	adds	r7, #20
 8002daa:	46bd      	mov	sp, r7
 8002dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db0:	4770      	bx	lr

08002db2 <_ZN11TaskHandler11isDriveTaskEv>:

bool TaskHandler::isDriveTask()  {
 8002db2:	b480      	push	{r7}
 8002db4:	b085      	sub	sp, #20
 8002db6:	af00      	add	r7, sp, #0
 8002db8:	6078      	str	r0, [r7, #4]
	bool driveTaskTemp = (driveTask & driveTaskEnable);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	789b      	ldrb	r3, [r3, #2]
 8002dbe:	461a      	mov	r2, r3
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	799b      	ldrb	r3, [r3, #6]
 8002dc4:	4013      	ands	r3, r2
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	bf14      	ite	ne
 8002dca:	2301      	movne	r3, #1
 8002dcc:	2300      	moveq	r3, #0
 8002dce:	73fb      	strb	r3, [r7, #15]
	driveTask = false;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	709a      	strb	r2, [r3, #2]
	return driveTaskTemp;
 8002dd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dd8:	4618      	mov	r0, r3
 8002dda:	3714      	adds	r7, #20
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de2:	4770      	bx	lr

08002de4 <_ZN11TaskHandler11isErrorTaskEv>:

bool TaskHandler::isErrorTask()  {
 8002de4:	b480      	push	{r7}
 8002de6:	b085      	sub	sp, #20
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
	bool errorTaskTemp = (errorTask & errorTaskEnable);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	781b      	ldrb	r3, [r3, #0]
 8002df0:	461a      	mov	r2, r3
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	791b      	ldrb	r3, [r3, #4]
 8002df6:	4013      	ands	r3, r2
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	bf14      	ite	ne
 8002dfc:	2301      	movne	r3, #1
 8002dfe:	2300      	moveq	r3, #0
 8002e00:	73fb      	strb	r3, [r7, #15]
	errorTask = false;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2200      	movs	r2, #0
 8002e06:	701a      	strb	r2, [r3, #0]
	return errorTaskTemp;
 8002e08:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	3714      	adds	r7, #20
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e14:	4770      	bx	lr

08002e16 <_ZN11TaskHandler9isLEDTaskEv>:


bool TaskHandler::isLEDTask(){
 8002e16:	b480      	push	{r7}
 8002e18:	b085      	sub	sp, #20
 8002e1a:	af00      	add	r7, sp, #0
 8002e1c:	6078      	str	r0, [r7, #4]
	bool ledTaskTemp = (ledTask & ledTaskEnable);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	78db      	ldrb	r3, [r3, #3]
 8002e22:	461a      	mov	r2, r3
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	79db      	ldrb	r3, [r3, #7]
 8002e28:	4013      	ands	r3, r2
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	bf14      	ite	ne
 8002e2e:	2301      	movne	r3, #1
 8002e30:	2300      	moveq	r3, #0
 8002e32:	73fb      	strb	r3, [r7, #15]
	ledTask = false;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2200      	movs	r2, #0
 8002e38:	70da      	strb	r2, [r3, #3]
	return ledTaskTemp;
 8002e3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	3714      	adds	r7, #20
 8002e40:	46bd      	mov	sp, r7
 8002e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e46:	4770      	bx	lr

08002e48 <_ZN11TaskHandler16setComTaskEnableEb>:





void TaskHandler::setComTaskEnable(bool comTaskEnable ) {
 8002e48:	b480      	push	{r7}
 8002e4a:	b083      	sub	sp, #12
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
 8002e50:	460b      	mov	r3, r1
 8002e52:	70fb      	strb	r3, [r7, #3]
	this->comTaskEnable = comTaskEnable;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	78fa      	ldrb	r2, [r7, #3]
 8002e58:	715a      	strb	r2, [r3, #5]
}
 8002e5a:	bf00      	nop
 8002e5c:	370c      	adds	r7, #12
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e64:	4770      	bx	lr

08002e66 <_ZN11TaskHandler18setDriveTaskEnableEb>:


void TaskHandler::setDriveTaskEnable(bool driveTaskEnable ) {
 8002e66:	b480      	push	{r7}
 8002e68:	b083      	sub	sp, #12
 8002e6a:	af00      	add	r7, sp, #0
 8002e6c:	6078      	str	r0, [r7, #4]
 8002e6e:	460b      	mov	r3, r1
 8002e70:	70fb      	strb	r3, [r7, #3]
	this->driveTaskEnable = driveTaskEnable;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	78fa      	ldrb	r2, [r7, #3]
 8002e76:	719a      	strb	r2, [r3, #6]
}
 8002e78:	bf00      	nop
 8002e7a:	370c      	adds	r7, #12
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e82:	4770      	bx	lr

08002e84 <_ZN11TaskHandler18setErrorTaskEnableEb>:


void TaskHandler::setErrorTaskEnable(bool errorTaskEnable ) {
 8002e84:	b480      	push	{r7}
 8002e86:	b083      	sub	sp, #12
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
 8002e8c:	460b      	mov	r3, r1
 8002e8e:	70fb      	strb	r3, [r7, #3]
	this->errorTaskEnable = errorTaskEnable;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	78fa      	ldrb	r2, [r7, #3]
 8002e94:	711a      	strb	r2, [r3, #4]
}
 8002e96:	bf00      	nop
 8002e98:	370c      	adds	r7, #12
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea0:	4770      	bx	lr

08002ea2 <_ZN11TaskHandler16setLEDTaskEnableEb>:



void TaskHandler::setLEDTaskEnable(bool ledTaskEnable){
 8002ea2:	b480      	push	{r7}
 8002ea4:	b083      	sub	sp, #12
 8002ea6:	af00      	add	r7, sp, #0
 8002ea8:	6078      	str	r0, [r7, #4]
 8002eaa:	460b      	mov	r3, r1
 8002eac:	70fb      	strb	r3, [r7, #3]
	this->ledTaskEnable = ledTaskEnable;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	78fa      	ldrb	r2, [r7, #3]
 8002eb2:	71da      	strb	r2, [r3, #7]
}
 8002eb4:	bf00      	nop
 8002eb6:	370c      	adds	r7, #12
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ebe:	4770      	bx	lr

08002ec0 <_ZN13TypeConverter12uint16ToByteEPhth>:
	int16_t byte2 = byteArray[1]<<8;
	return(byte1 + byte2);
}


void TypeConverter::uint16ToByte(uint8_t* byteArray, uint16_t data, uint8_t offset){
 8002ec0:	b480      	push	{r7}
 8002ec2:	b083      	sub	sp, #12
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
 8002ec8:	460b      	mov	r3, r1
 8002eca:	807b      	strh	r3, [r7, #2]
 8002ecc:	4613      	mov	r3, r2
 8002ece:	707b      	strb	r3, [r7, #1]
	byteArray[offset] = data;
 8002ed0:	787b      	ldrb	r3, [r7, #1]
 8002ed2:	687a      	ldr	r2, [r7, #4]
 8002ed4:	4413      	add	r3, r2
 8002ed6:	887a      	ldrh	r2, [r7, #2]
 8002ed8:	b2d2      	uxtb	r2, r2
 8002eda:	701a      	strb	r2, [r3, #0]
	byteArray[offset+1] = data>>8;
 8002edc:	887b      	ldrh	r3, [r7, #2]
 8002ede:	0a1b      	lsrs	r3, r3, #8
 8002ee0:	b299      	uxth	r1, r3
 8002ee2:	787b      	ldrb	r3, [r7, #1]
 8002ee4:	3301      	adds	r3, #1
 8002ee6:	687a      	ldr	r2, [r7, #4]
 8002ee8:	4413      	add	r3, r2
 8002eea:	b2ca      	uxtb	r2, r1
 8002eec:	701a      	strb	r2, [r3, #0]
}
 8002eee:	bf00      	nop
 8002ef0:	370c      	adds	r7, #12
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef8:	4770      	bx	lr
	...

08002efc <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b08a      	sub	sp, #40	; 0x28
 8002f00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8002f02:	f107 031c 	add.w	r3, r7, #28
 8002f06:	2200      	movs	r2, #0
 8002f08:	601a      	str	r2, [r3, #0]
 8002f0a:	605a      	str	r2, [r3, #4]
 8002f0c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8002f0e:	1d3b      	adds	r3, r7, #4
 8002f10:	2200      	movs	r2, #0
 8002f12:	601a      	str	r2, [r3, #0]
 8002f14:	605a      	str	r2, [r3, #4]
 8002f16:	609a      	str	r2, [r3, #8]
 8002f18:	60da      	str	r2, [r3, #12]
 8002f1a:	611a      	str	r2, [r3, #16]
 8002f1c:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8002f1e:	4b37      	ldr	r3, [pc, #220]	; (8002ffc <MX_ADC1_Init+0x100>)
 8002f20:	4a37      	ldr	r2, [pc, #220]	; (8003000 <MX_ADC1_Init+0x104>)
 8002f22:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8002f24:	4b35      	ldr	r3, [pc, #212]	; (8002ffc <MX_ADC1_Init+0x100>)
 8002f26:	2200      	movs	r2, #0
 8002f28:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002f2a:	4b34      	ldr	r3, [pc, #208]	; (8002ffc <MX_ADC1_Init+0x100>)
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002f30:	4b32      	ldr	r3, [pc, #200]	; (8002ffc <MX_ADC1_Init+0x100>)
 8002f32:	2200      	movs	r2, #0
 8002f34:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8002f36:	4b31      	ldr	r3, [pc, #196]	; (8002ffc <MX_ADC1_Init+0x100>)
 8002f38:	2201      	movs	r2, #1
 8002f3a:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002f3c:	4b2f      	ldr	r3, [pc, #188]	; (8002ffc <MX_ADC1_Init+0x100>)
 8002f3e:	2204      	movs	r2, #4
 8002f40:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002f42:	4b2e      	ldr	r3, [pc, #184]	; (8002ffc <MX_ADC1_Init+0x100>)
 8002f44:	2200      	movs	r2, #0
 8002f46:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002f48:	4b2c      	ldr	r3, [pc, #176]	; (8002ffc <MX_ADC1_Init+0x100>)
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 2;
 8002f4e:	4b2b      	ldr	r3, [pc, #172]	; (8002ffc <MX_ADC1_Init+0x100>)
 8002f50:	2202      	movs	r2, #2
 8002f52:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002f54:	4b29      	ldr	r3, [pc, #164]	; (8002ffc <MX_ADC1_Init+0x100>)
 8002f56:	2200      	movs	r2, #0
 8002f58:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T6_TRGO;
 8002f5c:	4b27      	ldr	r3, [pc, #156]	; (8002ffc <MX_ADC1_Init+0x100>)
 8002f5e:	f44f 62e8 	mov.w	r2, #1856	; 0x740
 8002f62:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8002f64:	4b25      	ldr	r3, [pc, #148]	; (8002ffc <MX_ADC1_Init+0x100>)
 8002f66:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002f6a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002f6c:	4b23      	ldr	r3, [pc, #140]	; (8002ffc <MX_ADC1_Init+0x100>)
 8002f6e:	2200      	movs	r2, #0
 8002f70:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002f74:	4b21      	ldr	r3, [pc, #132]	; (8002ffc <MX_ADC1_Init+0x100>)
 8002f76:	2200      	movs	r2, #0
 8002f78:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8002f7a:	4b20      	ldr	r3, [pc, #128]	; (8002ffc <MX_ADC1_Init+0x100>)
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002f82:	481e      	ldr	r0, [pc, #120]	; (8002ffc <MX_ADC1_Init+0x100>)
 8002f84:	f001 f8c8 	bl	8004118 <HAL_ADC_Init>
 8002f88:	4603      	mov	r3, r0
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d001      	beq.n	8002f92 <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 8002f8e:	f000 fa27 	bl	80033e0 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8002f92:	2300      	movs	r3, #0
 8002f94:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8002f96:	f107 031c 	add.w	r3, r7, #28
 8002f9a:	4619      	mov	r1, r3
 8002f9c:	4817      	ldr	r0, [pc, #92]	; (8002ffc <MX_ADC1_Init+0x100>)
 8002f9e:	f002 f98d 	bl	80052bc <HAL_ADCEx_MultiModeConfigChannel>
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d001      	beq.n	8002fac <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 8002fa8:	f000 fa1a 	bl	80033e0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8002fac:	4b15      	ldr	r3, [pc, #84]	; (8003004 <MX_ADC1_Init+0x108>)
 8002fae:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002fb0:	2306      	movs	r3, #6
 8002fb2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_24CYCLES_5;
 8002fb4:	2303      	movs	r3, #3
 8002fb6:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002fb8:	237f      	movs	r3, #127	; 0x7f
 8002fba:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002fbc:	2304      	movs	r3, #4
 8002fbe:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002fc4:	1d3b      	adds	r3, r7, #4
 8002fc6:	4619      	mov	r1, r3
 8002fc8:	480c      	ldr	r0, [pc, #48]	; (8002ffc <MX_ADC1_Init+0x100>)
 8002fca:	f001 fb1f 	bl	800460c <HAL_ADC_ConfigChannel>
 8002fce:	4603      	mov	r3, r0
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d001      	beq.n	8002fd8 <MX_ADC1_Init+0xdc>
  {
    Error_Handler();
 8002fd4:	f000 fa04 	bl	80033e0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8002fd8:	4b0b      	ldr	r3, [pc, #44]	; (8003008 <MX_ADC1_Init+0x10c>)
 8002fda:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8002fdc:	230c      	movs	r3, #12
 8002fde:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002fe0:	1d3b      	adds	r3, r7, #4
 8002fe2:	4619      	mov	r1, r3
 8002fe4:	4805      	ldr	r0, [pc, #20]	; (8002ffc <MX_ADC1_Init+0x100>)
 8002fe6:	f001 fb11 	bl	800460c <HAL_ADC_ConfigChannel>
 8002fea:	4603      	mov	r3, r0
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d001      	beq.n	8002ff4 <MX_ADC1_Init+0xf8>
  {
    Error_Handler();
 8002ff0:	f000 f9f6 	bl	80033e0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002ff4:	bf00      	nop
 8002ff6:	3728      	adds	r7, #40	; 0x28
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	bd80      	pop	{r7, pc}
 8002ffc:	20000214 	.word	0x20000214
 8003000:	50040000 	.word	0x50040000
 8003004:	19200040 	.word	0x19200040
 8003008:	1d500080 	.word	0x1d500080

0800300c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b08a      	sub	sp, #40	; 0x28
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003014:	f107 0314 	add.w	r3, r7, #20
 8003018:	2200      	movs	r2, #0
 800301a:	601a      	str	r2, [r3, #0]
 800301c:	605a      	str	r2, [r3, #4]
 800301e:	609a      	str	r2, [r3, #8]
 8003020:	60da      	str	r2, [r3, #12]
 8003022:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	4a2b      	ldr	r2, [pc, #172]	; (80030d8 <HAL_ADC_MspInit+0xcc>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d14f      	bne.n	80030ce <HAL_ADC_MspInit+0xc2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800302e:	4b2b      	ldr	r3, [pc, #172]	; (80030dc <HAL_ADC_MspInit+0xd0>)
 8003030:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003032:	4a2a      	ldr	r2, [pc, #168]	; (80030dc <HAL_ADC_MspInit+0xd0>)
 8003034:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003038:	64d3      	str	r3, [r2, #76]	; 0x4c
 800303a:	4b28      	ldr	r3, [pc, #160]	; (80030dc <HAL_ADC_MspInit+0xd0>)
 800303c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800303e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003042:	613b      	str	r3, [r7, #16]
 8003044:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003046:	4b25      	ldr	r3, [pc, #148]	; (80030dc <HAL_ADC_MspInit+0xd0>)
 8003048:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800304a:	4a24      	ldr	r2, [pc, #144]	; (80030dc <HAL_ADC_MspInit+0xd0>)
 800304c:	f043 0301 	orr.w	r3, r3, #1
 8003050:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003052:	4b22      	ldr	r3, [pc, #136]	; (80030dc <HAL_ADC_MspInit+0xd0>)
 8003054:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003056:	f003 0301 	and.w	r3, r3, #1
 800305a:	60fb      	str	r3, [r7, #12]
 800305c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN6
    PA2     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = VOLTAGE_MEASUREMENT_Pin|CURRENT_MEASUREMENT_Pin;
 800305e:	2306      	movs	r3, #6
 8003060:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8003062:	230b      	movs	r3, #11
 8003064:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003066:	2300      	movs	r3, #0
 8003068:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800306a:	f107 0314 	add.w	r3, r7, #20
 800306e:	4619      	mov	r1, r3
 8003070:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003074:	f002 fd0e 	bl	8005a94 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8003078:	4b19      	ldr	r3, [pc, #100]	; (80030e0 <HAL_ADC_MspInit+0xd4>)
 800307a:	4a1a      	ldr	r2, [pc, #104]	; (80030e4 <HAL_ADC_MspInit+0xd8>)
 800307c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 800307e:	4b18      	ldr	r3, [pc, #96]	; (80030e0 <HAL_ADC_MspInit+0xd4>)
 8003080:	2200      	movs	r2, #0
 8003082:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003084:	4b16      	ldr	r3, [pc, #88]	; (80030e0 <HAL_ADC_MspInit+0xd4>)
 8003086:	2200      	movs	r2, #0
 8003088:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800308a:	4b15      	ldr	r3, [pc, #84]	; (80030e0 <HAL_ADC_MspInit+0xd4>)
 800308c:	2200      	movs	r2, #0
 800308e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003090:	4b13      	ldr	r3, [pc, #76]	; (80030e0 <HAL_ADC_MspInit+0xd4>)
 8003092:	2280      	movs	r2, #128	; 0x80
 8003094:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003096:	4b12      	ldr	r3, [pc, #72]	; (80030e0 <HAL_ADC_MspInit+0xd4>)
 8003098:	f44f 7280 	mov.w	r2, #256	; 0x100
 800309c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800309e:	4b10      	ldr	r3, [pc, #64]	; (80030e0 <HAL_ADC_MspInit+0xd4>)
 80030a0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80030a4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 80030a6:	4b0e      	ldr	r3, [pc, #56]	; (80030e0 <HAL_ADC_MspInit+0xd4>)
 80030a8:	2200      	movs	r2, #0
 80030aa:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80030ac:	4b0c      	ldr	r3, [pc, #48]	; (80030e0 <HAL_ADC_MspInit+0xd4>)
 80030ae:	2200      	movs	r2, #0
 80030b0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80030b2:	480b      	ldr	r0, [pc, #44]	; (80030e0 <HAL_ADC_MspInit+0xd4>)
 80030b4:	f002 fab8 	bl	8005628 <HAL_DMA_Init>
 80030b8:	4603      	mov	r3, r0
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d001      	beq.n	80030c2 <HAL_ADC_MspInit+0xb6>
    {
      Error_Handler();
 80030be:	f000 f98f 	bl	80033e0 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	4a06      	ldr	r2, [pc, #24]	; (80030e0 <HAL_ADC_MspInit+0xd4>)
 80030c6:	64da      	str	r2, [r3, #76]	; 0x4c
 80030c8:	4a05      	ldr	r2, [pc, #20]	; (80030e0 <HAL_ADC_MspInit+0xd4>)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80030ce:	bf00      	nop
 80030d0:	3728      	adds	r7, #40	; 0x28
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd80      	pop	{r7, pc}
 80030d6:	bf00      	nop
 80030d8:	50040000 	.word	0x50040000
 80030dc:	40021000 	.word	0x40021000
 80030e0:	20000278 	.word	0x20000278
 80030e4:	40020008 	.word	0x40020008

080030e8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b082      	sub	sp, #8
 80030ec:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80030ee:	4b0c      	ldr	r3, [pc, #48]	; (8003120 <MX_DMA_Init+0x38>)
 80030f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030f2:	4a0b      	ldr	r2, [pc, #44]	; (8003120 <MX_DMA_Init+0x38>)
 80030f4:	f043 0301 	orr.w	r3, r3, #1
 80030f8:	6493      	str	r3, [r2, #72]	; 0x48
 80030fa:	4b09      	ldr	r3, [pc, #36]	; (8003120 <MX_DMA_Init+0x38>)
 80030fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030fe:	f003 0301 	and.w	r3, r3, #1
 8003102:	607b      	str	r3, [r7, #4]
 8003104:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003106:	2200      	movs	r2, #0
 8003108:	2100      	movs	r1, #0
 800310a:	200b      	movs	r0, #11
 800310c:	f002 fa55 	bl	80055ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003110:	200b      	movs	r0, #11
 8003112:	f002 fa6e 	bl	80055f2 <HAL_NVIC_EnableIRQ>

}
 8003116:	bf00      	nop
 8003118:	3708      	adds	r7, #8
 800311a:	46bd      	mov	sp, r7
 800311c:	bd80      	pop	{r7, pc}
 800311e:	bf00      	nop
 8003120:	40021000 	.word	0x40021000

08003124 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	b08a      	sub	sp, #40	; 0x28
 8003128:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800312a:	f107 0314 	add.w	r3, r7, #20
 800312e:	2200      	movs	r2, #0
 8003130:	601a      	str	r2, [r3, #0]
 8003132:	605a      	str	r2, [r3, #4]
 8003134:	609a      	str	r2, [r3, #8]
 8003136:	60da      	str	r2, [r3, #12]
 8003138:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800313a:	4b4d      	ldr	r3, [pc, #308]	; (8003270 <MX_GPIO_Init+0x14c>)
 800313c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800313e:	4a4c      	ldr	r2, [pc, #304]	; (8003270 <MX_GPIO_Init+0x14c>)
 8003140:	f043 0304 	orr.w	r3, r3, #4
 8003144:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003146:	4b4a      	ldr	r3, [pc, #296]	; (8003270 <MX_GPIO_Init+0x14c>)
 8003148:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800314a:	f003 0304 	and.w	r3, r3, #4
 800314e:	613b      	str	r3, [r7, #16]
 8003150:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003152:	4b47      	ldr	r3, [pc, #284]	; (8003270 <MX_GPIO_Init+0x14c>)
 8003154:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003156:	4a46      	ldr	r2, [pc, #280]	; (8003270 <MX_GPIO_Init+0x14c>)
 8003158:	f043 0301 	orr.w	r3, r3, #1
 800315c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800315e:	4b44      	ldr	r3, [pc, #272]	; (8003270 <MX_GPIO_Init+0x14c>)
 8003160:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003162:	f003 0301 	and.w	r3, r3, #1
 8003166:	60fb      	str	r3, [r7, #12]
 8003168:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800316a:	4b41      	ldr	r3, [pc, #260]	; (8003270 <MX_GPIO_Init+0x14c>)
 800316c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800316e:	4a40      	ldr	r2, [pc, #256]	; (8003270 <MX_GPIO_Init+0x14c>)
 8003170:	f043 0302 	orr.w	r3, r3, #2
 8003174:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003176:	4b3e      	ldr	r3, [pc, #248]	; (8003270 <MX_GPIO_Init+0x14c>)
 8003178:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800317a:	f003 0302 	and.w	r3, r3, #2
 800317e:	60bb      	str	r3, [r7, #8]
 8003180:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003182:	4b3b      	ldr	r3, [pc, #236]	; (8003270 <MX_GPIO_Init+0x14c>)
 8003184:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003186:	4a3a      	ldr	r2, [pc, #232]	; (8003270 <MX_GPIO_Init+0x14c>)
 8003188:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800318c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800318e:	4b38      	ldr	r3, [pc, #224]	; (8003270 <MX_GPIO_Init+0x14c>)
 8003190:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003192:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003196:	607b      	str	r3, [r7, #4]
 8003198:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, POWER_SWITCH_Pin|RFM_RST_Pin|RFM_NSS_Pin, GPIO_PIN_RESET);
 800319a:	2200      	movs	r2, #0
 800319c:	2119      	movs	r1, #25
 800319e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80031a2:	f002 fe01 	bl	8005da8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_EXT_Pin|LED_Pin, GPIO_PIN_RESET);
 80031a6:	2200      	movs	r2, #0
 80031a8:	2190      	movs	r1, #144	; 0x90
 80031aa:	4832      	ldr	r0, [pc, #200]	; (8003274 <MX_GPIO_Init+0x150>)
 80031ac:	f002 fdfc 	bl	8005da8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = RFM_DI0_Pin|RFM_DI3_Pin;
 80031b0:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80031b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80031b6:	2300      	movs	r3, #0
 80031b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031ba:	2300      	movs	r3, #0
 80031bc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80031be:	f107 0314 	add.w	r3, r7, #20
 80031c2:	4619      	mov	r1, r3
 80031c4:	482c      	ldr	r0, [pc, #176]	; (8003278 <MX_GPIO_Init+0x154>)
 80031c6:	f002 fc65 	bl	8005a94 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = POWER_SWITCH_Pin|RFM_RST_Pin|RFM_NSS_Pin;
 80031ca:	2319      	movs	r3, #25
 80031cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031ce:	2301      	movs	r3, #1
 80031d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031d2:	2300      	movs	r3, #0
 80031d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031d6:	2300      	movs	r3, #0
 80031d8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031da:	f107 0314 	add.w	r3, r7, #20
 80031de:	4619      	mov	r1, r3
 80031e0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80031e4:	f002 fc56 	bl	8005a94 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = RFM_DI2_Pin|VUSB_Pin|SW_EXT_Pin;
 80031e8:	2323      	movs	r3, #35	; 0x23
 80031ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80031ec:	2300      	movs	r3, #0
 80031ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031f0:	2300      	movs	r3, #0
 80031f2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031f4:	f107 0314 	add.w	r3, r7, #20
 80031f8:	4619      	mov	r1, r3
 80031fa:	481e      	ldr	r0, [pc, #120]	; (8003274 <MX_GPIO_Init+0x150>)
 80031fc:	f002 fc4a 	bl	8005a94 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003200:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003204:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003206:	2303      	movs	r3, #3
 8003208:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800320a:	2300      	movs	r3, #0
 800320c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800320e:	f107 0314 	add.w	r3, r7, #20
 8003212:	4619      	mov	r1, r3
 8003214:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003218:	f002 fc3c 	bl	8005a94 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LED_EXT_Pin|LED_Pin;
 800321c:	2390      	movs	r3, #144	; 0x90
 800321e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003220:	2301      	movs	r3, #1
 8003222:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003224:	2300      	movs	r3, #0
 8003226:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003228:	2300      	movs	r3, #0
 800322a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800322c:	f107 0314 	add.w	r3, r7, #20
 8003230:	4619      	mov	r1, r3
 8003232:	4810      	ldr	r0, [pc, #64]	; (8003274 <MX_GPIO_Init+0x150>)
 8003234:	f002 fc2e 	bl	8005a94 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003238:	2340      	movs	r3, #64	; 0x40
 800323a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800323c:	2303      	movs	r3, #3
 800323e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003240:	2300      	movs	r3, #0
 8003242:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003244:	f107 0314 	add.w	r3, r7, #20
 8003248:	4619      	mov	r1, r3
 800324a:	480a      	ldr	r0, [pc, #40]	; (8003274 <MX_GPIO_Init+0x150>)
 800324c:	f002 fc22 	bl	8005a94 <HAL_GPIO_Init>

  /*Configure GPIO pin : PH3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003250:	2308      	movs	r3, #8
 8003252:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003254:	2303      	movs	r3, #3
 8003256:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003258:	2300      	movs	r3, #0
 800325a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800325c:	f107 0314 	add.w	r3, r7, #20
 8003260:	4619      	mov	r1, r3
 8003262:	4806      	ldr	r0, [pc, #24]	; (800327c <MX_GPIO_Init+0x158>)
 8003264:	f002 fc16 	bl	8005a94 <HAL_GPIO_Init>

}
 8003268:	bf00      	nop
 800326a:	3728      	adds	r7, #40	; 0x28
 800326c:	46bd      	mov	sp, r7
 800326e:	bd80      	pop	{r7, pc}
 8003270:	40021000 	.word	0x40021000
 8003274:	48000400 	.word	0x48000400
 8003278:	48000800 	.word	0x48000800
 800327c:	48001c00 	.word	0x48001c00

08003280 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003284:	f000 fc79 	bl	8003b7a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003288:	f000 f818 	bl	80032bc <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800328c:	f7ff ff4a 	bl	8003124 <MX_GPIO_Init>
  MX_ADC1_Init();
 8003290:	f7ff fe34 	bl	8002efc <MX_ADC1_Init>
  MX_DMA_Init();
 8003294:	f7ff ff28 	bl	80030e8 <MX_DMA_Init>
  MX_SPI1_Init();
 8003298:	f000 f8c6 	bl	8003428 <MX_SPI1_Init>
  MX_TIM1_Init();
 800329c:	f000 fa28 	bl	80036f0 <MX_TIM1_Init>
  MX_TIM2_Init();
 80032a0:	f000 fa80 	bl	80037a4 <MX_TIM2_Init>
  MX_USB_DEVICE_Init();
 80032a4:	f00b f95a 	bl	800e55c <MX_USB_DEVICE_Init>
  MX_TIM6_Init();
 80032a8:	f000 fae2 	bl	8003870 <MX_TIM6_Init>
  MX_TIM16_Init();
 80032ac:	f000 fb16 	bl	80038dc <MX_TIM16_Init>


 // MX_USB_DEVICE_Init();
  /* USER CODE BEGIN 2 */

  appMain.Startup();
 80032b0:	4801      	ldr	r0, [pc, #4]	; (80032b8 <main+0x38>)
 80032b2:	f7fd fa55 	bl	8000760 <_ZN7AppMain7StartupEv>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80032b6:	e7fe      	b.n	80032b6 <main+0x36>
 80032b8:	200002c0 	.word	0x200002c0

080032bc <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	b096      	sub	sp, #88	; 0x58
 80032c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80032c2:	f107 0314 	add.w	r3, r7, #20
 80032c6:	2244      	movs	r2, #68	; 0x44
 80032c8:	2100      	movs	r1, #0
 80032ca:	4618      	mov	r0, r3
 80032cc:	f00b ff5e 	bl	800f18c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80032d0:	463b      	mov	r3, r7
 80032d2:	2200      	movs	r2, #0
 80032d4:	601a      	str	r2, [r3, #0]
 80032d6:	605a      	str	r2, [r3, #4]
 80032d8:	609a      	str	r2, [r3, #8]
 80032da:	60da      	str	r2, [r3, #12]
 80032dc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80032de:	f44f 7000 	mov.w	r0, #512	; 0x200
 80032e2:	f004 fb2d 	bl	8007940 <HAL_PWREx_ControlVoltageScaling>
 80032e6:	4603      	mov	r3, r0
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	bf14      	ite	ne
 80032ec:	2301      	movne	r3, #1
 80032ee:	2300      	moveq	r3, #0
 80032f0:	b2db      	uxtb	r3, r3
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d001      	beq.n	80032fa <_Z18SystemClock_Configv+0x3e>
  {
    Error_Handler();
 80032f6:	f000 f873 	bl	80033e0 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_MSI;
 80032fa:	2312      	movs	r3, #18
 80032fc:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80032fe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003302:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003304:	2340      	movs	r3, #64	; 0x40
 8003306:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8003308:	2301      	movs	r3, #1
 800330a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800330c:	2300      	movs	r3, #0
 800330e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8003310:	23b0      	movs	r3, #176	; 0xb0
 8003312:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003314:	2302      	movs	r3, #2
 8003316:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003318:	2302      	movs	r3, #2
 800331a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLM = 1;
 800331c:	2301      	movs	r3, #1
 800331e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLN = 8;
 8003320:	2308      	movs	r3, #8
 8003322:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8003324:	2302      	movs	r3, #2
 8003326:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8003328:	2302      	movs	r3, #2
 800332a:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800332c:	f107 0314 	add.w	r3, r7, #20
 8003330:	4618      	mov	r0, r3
 8003332:	f004 fb6b 	bl	8007a0c <HAL_RCC_OscConfig>
 8003336:	4603      	mov	r3, r0
 8003338:	2b00      	cmp	r3, #0
 800333a:	bf14      	ite	ne
 800333c:	2301      	movne	r3, #1
 800333e:	2300      	moveq	r3, #0
 8003340:	b2db      	uxtb	r3, r3
 8003342:	2b00      	cmp	r3, #0
 8003344:	d001      	beq.n	800334a <_Z18SystemClock_Configv+0x8e>
  {
    Error_Handler();
 8003346:	f000 f84b 	bl	80033e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800334a:	230f      	movs	r3, #15
 800334c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800334e:	2303      	movs	r3, #3
 8003350:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003352:	2300      	movs	r3, #0
 8003354:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003356:	2300      	movs	r3, #0
 8003358:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800335a:	2300      	movs	r3, #0
 800335c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800335e:	463b      	mov	r3, r7
 8003360:	2103      	movs	r1, #3
 8003362:	4618      	mov	r0, r3
 8003364:	f004 ffb4 	bl	80082d0 <HAL_RCC_ClockConfig>
 8003368:	4603      	mov	r3, r0
 800336a:	2b00      	cmp	r3, #0
 800336c:	bf14      	ite	ne
 800336e:	2301      	movne	r3, #1
 8003370:	2300      	moveq	r3, #0
 8003372:	b2db      	uxtb	r3, r3
 8003374:	2b00      	cmp	r3, #0
 8003376:	d001      	beq.n	800337c <_Z18SystemClock_Configv+0xc0>
  {
    Error_Handler();
 8003378:	f000 f832 	bl	80033e0 <Error_Handler>
  }
}
 800337c:	bf00      	nop
 800337e:	3758      	adds	r7, #88	; 0x58
 8003380:	46bd      	mov	sp, r7
 8003382:	bd80      	pop	{r7, pc}

08003384 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8003384:	b580      	push	{r7, lr}
 8003386:	b082      	sub	sp, #8
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]

	if(htim->Instance == TIM16){
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4a04      	ldr	r2, [pc, #16]	; (80033a4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d102      	bne.n	800339c <HAL_TIM_PeriodElapsedCallback+0x18>
		appMain.taskHandler.UpdateTasks();
 8003396:	4804      	ldr	r0, [pc, #16]	; (80033a8 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8003398:	f7ff fc90 	bl	8002cbc <_ZN11TaskHandler11UpdateTasksEv>
	}

}
 800339c:	bf00      	nop
 800339e:	3708      	adds	r7, #8
 80033a0:	46bd      	mov	sp, r7
 80033a2:	bd80      	pop	{r7, pc}
 80033a4:	40014400 	.word	0x40014400
 80033a8:	200002c0 	.word	0x200002c0

080033ac <HAL_ADC_ConvCpltCallback>:


void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc){
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b082      	sub	sp, #8
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
	if(hadc->Instance == ADC1){
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	4a06      	ldr	r2, [pc, #24]	; (80033d4 <HAL_ADC_ConvCpltCallback+0x28>)
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d106      	bne.n	80033cc <HAL_ADC_ConvCpltCallback+0x20>
		HAL_ADC_Stop_DMA(&hadc1);
 80033be:	4806      	ldr	r0, [pc, #24]	; (80033d8 <HAL_ADC_ConvCpltCallback+0x2c>)
 80033c0:	f001 f8ae 	bl	8004520 <HAL_ADC_Stop_DMA>
		appMain.ADCRead(hadc);
 80033c4:	6879      	ldr	r1, [r7, #4]
 80033c6:	4805      	ldr	r0, [pc, #20]	; (80033dc <HAL_ADC_ConvCpltCallback+0x30>)
 80033c8:	f7fd fb84 	bl	8000ad4 <_ZN7AppMain7ADCReadEP17ADC_HandleTypeDef>
	}
}
 80033cc:	bf00      	nop
 80033ce:	3708      	adds	r7, #8
 80033d0:	46bd      	mov	sp, r7
 80033d2:	bd80      	pop	{r7, pc}
 80033d4:	50040000 	.word	0x50040000
 80033d8:	20000214 	.word	0x20000214
 80033dc:	200002c0 	.word	0x200002c0

080033e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80033e0:	b480      	push	{r7}
 80033e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80033e4:	b672      	cpsid	i
}
 80033e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80033e8:	e7fe      	b.n	80033e8 <Error_Handler+0x8>
	...

080033ec <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b082      	sub	sp, #8
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
 80033f4:	6039      	str	r1, [r7, #0]
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	2b01      	cmp	r3, #1
 80033fa:	d107      	bne.n	800340c <_Z41__static_initialization_and_destruction_0ii+0x20>
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003402:	4293      	cmp	r3, r2
 8003404:	d102      	bne.n	800340c <_Z41__static_initialization_and_destruction_0ii+0x20>
AppMain appMain;
 8003406:	4803      	ldr	r0, [pc, #12]	; (8003414 <_Z41__static_initialization_and_destruction_0ii+0x28>)
 8003408:	f7fd f90a 	bl	8000620 <_ZN7AppMainC1Ev>
}
 800340c:	bf00      	nop
 800340e:	3708      	adds	r7, #8
 8003410:	46bd      	mov	sp, r7
 8003412:	bd80      	pop	{r7, pc}
 8003414:	200002c0 	.word	0x200002c0

08003418 <_GLOBAL__sub_I_appMain>:
 8003418:	b580      	push	{r7, lr}
 800341a:	af00      	add	r7, sp, #0
 800341c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8003420:	2001      	movs	r0, #1
 8003422:	f7ff ffe3 	bl	80033ec <_Z41__static_initialization_and_destruction_0ii>
 8003426:	bd80      	pop	{r7, pc}

08003428 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800342c:	4b1b      	ldr	r3, [pc, #108]	; (800349c <MX_SPI1_Init+0x74>)
 800342e:	4a1c      	ldr	r2, [pc, #112]	; (80034a0 <MX_SPI1_Init+0x78>)
 8003430:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003432:	4b1a      	ldr	r3, [pc, #104]	; (800349c <MX_SPI1_Init+0x74>)
 8003434:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003438:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800343a:	4b18      	ldr	r3, [pc, #96]	; (800349c <MX_SPI1_Init+0x74>)
 800343c:	2200      	movs	r2, #0
 800343e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003440:	4b16      	ldr	r3, [pc, #88]	; (800349c <MX_SPI1_Init+0x74>)
 8003442:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8003446:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003448:	4b14      	ldr	r3, [pc, #80]	; (800349c <MX_SPI1_Init+0x74>)
 800344a:	2200      	movs	r2, #0
 800344c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800344e:	4b13      	ldr	r3, [pc, #76]	; (800349c <MX_SPI1_Init+0x74>)
 8003450:	2200      	movs	r2, #0
 8003452:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003454:	4b11      	ldr	r3, [pc, #68]	; (800349c <MX_SPI1_Init+0x74>)
 8003456:	f44f 7200 	mov.w	r2, #512	; 0x200
 800345a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800345c:	4b0f      	ldr	r3, [pc, #60]	; (800349c <MX_SPI1_Init+0x74>)
 800345e:	2220      	movs	r2, #32
 8003460:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003462:	4b0e      	ldr	r3, [pc, #56]	; (800349c <MX_SPI1_Init+0x74>)
 8003464:	2200      	movs	r2, #0
 8003466:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003468:	4b0c      	ldr	r3, [pc, #48]	; (800349c <MX_SPI1_Init+0x74>)
 800346a:	2200      	movs	r2, #0
 800346c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800346e:	4b0b      	ldr	r3, [pc, #44]	; (800349c <MX_SPI1_Init+0x74>)
 8003470:	2200      	movs	r2, #0
 8003472:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8003474:	4b09      	ldr	r3, [pc, #36]	; (800349c <MX_SPI1_Init+0x74>)
 8003476:	2207      	movs	r2, #7
 8003478:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800347a:	4b08      	ldr	r3, [pc, #32]	; (800349c <MX_SPI1_Init+0x74>)
 800347c:	2200      	movs	r2, #0
 800347e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8003480:	4b06      	ldr	r3, [pc, #24]	; (800349c <MX_SPI1_Init+0x74>)
 8003482:	2200      	movs	r2, #0
 8003484:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003486:	4805      	ldr	r0, [pc, #20]	; (800349c <MX_SPI1_Init+0x74>)
 8003488:	f005 fa94 	bl	80089b4 <HAL_SPI_Init>
 800348c:	4603      	mov	r3, r0
 800348e:	2b00      	cmp	r3, #0
 8003490:	d001      	beq.n	8003496 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8003492:	f7ff ffa5 	bl	80033e0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003496:	bf00      	nop
 8003498:	bd80      	pop	{r7, pc}
 800349a:	bf00      	nop
 800349c:	2000039c 	.word	0x2000039c
 80034a0:	40013000 	.word	0x40013000

080034a4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b08a      	sub	sp, #40	; 0x28
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034ac:	f107 0314 	add.w	r3, r7, #20
 80034b0:	2200      	movs	r2, #0
 80034b2:	601a      	str	r2, [r3, #0]
 80034b4:	605a      	str	r2, [r3, #4]
 80034b6:	609a      	str	r2, [r3, #8]
 80034b8:	60da      	str	r2, [r3, #12]
 80034ba:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	4a17      	ldr	r2, [pc, #92]	; (8003520 <HAL_SPI_MspInit+0x7c>)
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d128      	bne.n	8003518 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80034c6:	4b17      	ldr	r3, [pc, #92]	; (8003524 <HAL_SPI_MspInit+0x80>)
 80034c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80034ca:	4a16      	ldr	r2, [pc, #88]	; (8003524 <HAL_SPI_MspInit+0x80>)
 80034cc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80034d0:	6613      	str	r3, [r2, #96]	; 0x60
 80034d2:	4b14      	ldr	r3, [pc, #80]	; (8003524 <HAL_SPI_MspInit+0x80>)
 80034d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80034d6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80034da:	613b      	str	r3, [r7, #16]
 80034dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034de:	4b11      	ldr	r3, [pc, #68]	; (8003524 <HAL_SPI_MspInit+0x80>)
 80034e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034e2:	4a10      	ldr	r2, [pc, #64]	; (8003524 <HAL_SPI_MspInit+0x80>)
 80034e4:	f043 0301 	orr.w	r3, r3, #1
 80034e8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80034ea:	4b0e      	ldr	r3, [pc, #56]	; (8003524 <HAL_SPI_MspInit+0x80>)
 80034ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034ee:	f003 0301 	and.w	r3, r3, #1
 80034f2:	60fb      	str	r3, [r7, #12]
 80034f4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80034f6:	23e0      	movs	r3, #224	; 0xe0
 80034f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034fa:	2302      	movs	r3, #2
 80034fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034fe:	2300      	movs	r3, #0
 8003500:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003502:	2303      	movs	r3, #3
 8003504:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003506:	2305      	movs	r3, #5
 8003508:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800350a:	f107 0314 	add.w	r3, r7, #20
 800350e:	4619      	mov	r1, r3
 8003510:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003514:	f002 fabe 	bl	8005a94 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8003518:	bf00      	nop
 800351a:	3728      	adds	r7, #40	; 0x28
 800351c:	46bd      	mov	sp, r7
 800351e:	bd80      	pop	{r7, pc}
 8003520:	40013000 	.word	0x40013000
 8003524:	40021000 	.word	0x40021000

08003528 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003528:	b480      	push	{r7}
 800352a:	b083      	sub	sp, #12
 800352c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800352e:	4b0f      	ldr	r3, [pc, #60]	; (800356c <HAL_MspInit+0x44>)
 8003530:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003532:	4a0e      	ldr	r2, [pc, #56]	; (800356c <HAL_MspInit+0x44>)
 8003534:	f043 0301 	orr.w	r3, r3, #1
 8003538:	6613      	str	r3, [r2, #96]	; 0x60
 800353a:	4b0c      	ldr	r3, [pc, #48]	; (800356c <HAL_MspInit+0x44>)
 800353c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800353e:	f003 0301 	and.w	r3, r3, #1
 8003542:	607b      	str	r3, [r7, #4]
 8003544:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003546:	4b09      	ldr	r3, [pc, #36]	; (800356c <HAL_MspInit+0x44>)
 8003548:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800354a:	4a08      	ldr	r2, [pc, #32]	; (800356c <HAL_MspInit+0x44>)
 800354c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003550:	6593      	str	r3, [r2, #88]	; 0x58
 8003552:	4b06      	ldr	r3, [pc, #24]	; (800356c <HAL_MspInit+0x44>)
 8003554:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003556:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800355a:	603b      	str	r3, [r7, #0]
 800355c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800355e:	bf00      	nop
 8003560:	370c      	adds	r7, #12
 8003562:	46bd      	mov	sp, r7
 8003564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003568:	4770      	bx	lr
 800356a:	bf00      	nop
 800356c:	40021000 	.word	0x40021000

08003570 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003570:	b480      	push	{r7}
 8003572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003574:	e7fe      	b.n	8003574 <NMI_Handler+0x4>

08003576 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003576:	b480      	push	{r7}
 8003578:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800357a:	e7fe      	b.n	800357a <HardFault_Handler+0x4>

0800357c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800357c:	b480      	push	{r7}
 800357e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003580:	e7fe      	b.n	8003580 <MemManage_Handler+0x4>

08003582 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003582:	b480      	push	{r7}
 8003584:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003586:	e7fe      	b.n	8003586 <BusFault_Handler+0x4>

08003588 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003588:	b480      	push	{r7}
 800358a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800358c:	e7fe      	b.n	800358c <UsageFault_Handler+0x4>

0800358e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800358e:	b480      	push	{r7}
 8003590:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003592:	bf00      	nop
 8003594:	46bd      	mov	sp, r7
 8003596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359a:	4770      	bx	lr

0800359c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800359c:	b480      	push	{r7}
 800359e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80035a0:	bf00      	nop
 80035a2:	46bd      	mov	sp, r7
 80035a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a8:	4770      	bx	lr

080035aa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80035aa:	b480      	push	{r7}
 80035ac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80035ae:	bf00      	nop
 80035b0:	46bd      	mov	sp, r7
 80035b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b6:	4770      	bx	lr

080035b8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80035bc:	f000 fb32 	bl	8003c24 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80035c0:	bf00      	nop
 80035c2:	bd80      	pop	{r7, pc}

080035c4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80035c8:	4802      	ldr	r0, [pc, #8]	; (80035d4 <DMA1_Channel1_IRQHandler+0x10>)
 80035ca:	f002 f983 	bl	80058d4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80035ce:	bf00      	nop
 80035d0:	bd80      	pop	{r7, pc}
 80035d2:	bf00      	nop
 80035d4:	20000278 	.word	0x20000278

080035d8 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80035dc:	4803      	ldr	r0, [pc, #12]	; (80035ec <TIM1_UP_TIM16_IRQHandler+0x14>)
 80035de:	f006 fa87 	bl	8009af0 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 80035e2:	4803      	ldr	r0, [pc, #12]	; (80035f0 <TIM1_UP_TIM16_IRQHandler+0x18>)
 80035e4:	f006 fa84 	bl	8009af0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80035e8:	bf00      	nop
 80035ea:	bd80      	pop	{r7, pc}
 80035ec:	20000404 	.word	0x20000404
 80035f0:	200004e8 	.word	0x200004e8

080035f4 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80035f8:	4802      	ldr	r0, [pc, #8]	; (8003604 <TIM6_IRQHandler+0x10>)
 80035fa:	f006 fa79 	bl	8009af0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 80035fe:	bf00      	nop
 8003600:	bd80      	pop	{r7, pc}
 8003602:	bf00      	nop
 8003604:	2000049c 	.word	0x2000049c

08003608 <USB_IRQHandler>:

/**
  * @brief This function handles USB event interrupt through EXTI line 17.
  */
void USB_IRQHandler(void)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_IRQn 0 */

  /* USER CODE END USB_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 800360c:	4802      	ldr	r0, [pc, #8]	; (8003618 <USB_IRQHandler+0x10>)
 800360e:	f002 fd36 	bl	800607e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_IRQn 1 */

  /* USER CODE END USB_IRQn 1 */
}
 8003612:	bf00      	nop
 8003614:	bd80      	pop	{r7, pc}
 8003616:	bf00      	nop
 8003618:	200011dc 	.word	0x200011dc

0800361c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800361c:	b480      	push	{r7}
 800361e:	af00      	add	r7, sp, #0
	return 1;
 8003620:	2301      	movs	r3, #1
}
 8003622:	4618      	mov	r0, r3
 8003624:	46bd      	mov	sp, r7
 8003626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362a:	4770      	bx	lr

0800362c <_kill>:

int _kill(int pid, int sig)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b082      	sub	sp, #8
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
 8003634:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003636:	f00b fd77 	bl	800f128 <__errno>
 800363a:	4603      	mov	r3, r0
 800363c:	2216      	movs	r2, #22
 800363e:	601a      	str	r2, [r3, #0]
	return -1;
 8003640:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003644:	4618      	mov	r0, r3
 8003646:	3708      	adds	r7, #8
 8003648:	46bd      	mov	sp, r7
 800364a:	bd80      	pop	{r7, pc}

0800364c <_exit>:

void _exit (int status)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b082      	sub	sp, #8
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003654:	f04f 31ff 	mov.w	r1, #4294967295
 8003658:	6878      	ldr	r0, [r7, #4]
 800365a:	f7ff ffe7 	bl	800362c <_kill>
	while (1) {}		/* Make sure we hang here */
 800365e:	e7fe      	b.n	800365e <_exit+0x12>

08003660 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	b086      	sub	sp, #24
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003668:	4a14      	ldr	r2, [pc, #80]	; (80036bc <_sbrk+0x5c>)
 800366a:	4b15      	ldr	r3, [pc, #84]	; (80036c0 <_sbrk+0x60>)
 800366c:	1ad3      	subs	r3, r2, r3
 800366e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003670:	697b      	ldr	r3, [r7, #20]
 8003672:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003674:	4b13      	ldr	r3, [pc, #76]	; (80036c4 <_sbrk+0x64>)
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	2b00      	cmp	r3, #0
 800367a:	d102      	bne.n	8003682 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800367c:	4b11      	ldr	r3, [pc, #68]	; (80036c4 <_sbrk+0x64>)
 800367e:	4a12      	ldr	r2, [pc, #72]	; (80036c8 <_sbrk+0x68>)
 8003680:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003682:	4b10      	ldr	r3, [pc, #64]	; (80036c4 <_sbrk+0x64>)
 8003684:	681a      	ldr	r2, [r3, #0]
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	4413      	add	r3, r2
 800368a:	693a      	ldr	r2, [r7, #16]
 800368c:	429a      	cmp	r2, r3
 800368e:	d207      	bcs.n	80036a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003690:	f00b fd4a 	bl	800f128 <__errno>
 8003694:	4603      	mov	r3, r0
 8003696:	220c      	movs	r2, #12
 8003698:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800369a:	f04f 33ff 	mov.w	r3, #4294967295
 800369e:	e009      	b.n	80036b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80036a0:	4b08      	ldr	r3, [pc, #32]	; (80036c4 <_sbrk+0x64>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80036a6:	4b07      	ldr	r3, [pc, #28]	; (80036c4 <_sbrk+0x64>)
 80036a8:	681a      	ldr	r2, [r3, #0]
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	4413      	add	r3, r2
 80036ae:	4a05      	ldr	r2, [pc, #20]	; (80036c4 <_sbrk+0x64>)
 80036b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80036b2:	68fb      	ldr	r3, [r7, #12]
}
 80036b4:	4618      	mov	r0, r3
 80036b6:	3718      	adds	r7, #24
 80036b8:	46bd      	mov	sp, r7
 80036ba:	bd80      	pop	{r7, pc}
 80036bc:	2000a000 	.word	0x2000a000
 80036c0:	00000400 	.word	0x00000400
 80036c4:	20000400 	.word	0x20000400
 80036c8:	20001710 	.word	0x20001710

080036cc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80036cc:	b480      	push	{r7}
 80036ce:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80036d0:	4b06      	ldr	r3, [pc, #24]	; (80036ec <SystemInit+0x20>)
 80036d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036d6:	4a05      	ldr	r2, [pc, #20]	; (80036ec <SystemInit+0x20>)
 80036d8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80036dc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80036e0:	bf00      	nop
 80036e2:	46bd      	mov	sp, r7
 80036e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e8:	4770      	bx	lr
 80036ea:	bf00      	nop
 80036ec:	e000ed00 	.word	0xe000ed00

080036f0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim16;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b08c      	sub	sp, #48	; 0x30
 80036f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80036f6:	f107 030c 	add.w	r3, r7, #12
 80036fa:	2224      	movs	r2, #36	; 0x24
 80036fc:	2100      	movs	r1, #0
 80036fe:	4618      	mov	r0, r3
 8003700:	f00b fd44 	bl	800f18c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003704:	463b      	mov	r3, r7
 8003706:	2200      	movs	r2, #0
 8003708:	601a      	str	r2, [r3, #0]
 800370a:	605a      	str	r2, [r3, #4]
 800370c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800370e:	4b23      	ldr	r3, [pc, #140]	; (800379c <MX_TIM1_Init+0xac>)
 8003710:	4a23      	ldr	r2, [pc, #140]	; (80037a0 <MX_TIM1_Init+0xb0>)
 8003712:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8003714:	4b21      	ldr	r3, [pc, #132]	; (800379c <MX_TIM1_Init+0xac>)
 8003716:	2200      	movs	r2, #0
 8003718:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800371a:	4b20      	ldr	r3, [pc, #128]	; (800379c <MX_TIM1_Init+0xac>)
 800371c:	2200      	movs	r2, #0
 800371e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8003720:	4b1e      	ldr	r3, [pc, #120]	; (800379c <MX_TIM1_Init+0xac>)
 8003722:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003726:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003728:	4b1c      	ldr	r3, [pc, #112]	; (800379c <MX_TIM1_Init+0xac>)
 800372a:	2200      	movs	r2, #0
 800372c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800372e:	4b1b      	ldr	r3, [pc, #108]	; (800379c <MX_TIM1_Init+0xac>)
 8003730:	2200      	movs	r2, #0
 8003732:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003734:	4b19      	ldr	r3, [pc, #100]	; (800379c <MX_TIM1_Init+0xac>)
 8003736:	2200      	movs	r2, #0
 8003738:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800373a:	2301      	movs	r3, #1
 800373c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800373e:	2300      	movs	r3, #0
 8003740:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003742:	2301      	movs	r3, #1
 8003744:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003746:	2300      	movs	r3, #0
 8003748:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800374a:	2300      	movs	r3, #0
 800374c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800374e:	2300      	movs	r3, #0
 8003750:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003752:	2301      	movs	r3, #1
 8003754:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003756:	2300      	movs	r3, #0
 8003758:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800375a:	2300      	movs	r3, #0
 800375c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 800375e:	f107 030c 	add.w	r3, r7, #12
 8003762:	4619      	mov	r1, r3
 8003764:	480d      	ldr	r0, [pc, #52]	; (800379c <MX_TIM1_Init+0xac>)
 8003766:	f006 f88f 	bl	8009888 <HAL_TIM_Encoder_Init>
 800376a:	4603      	mov	r3, r0
 800376c:	2b00      	cmp	r3, #0
 800376e:	d001      	beq.n	8003774 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 8003770:	f7ff fe36 	bl	80033e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003774:	2300      	movs	r3, #0
 8003776:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003778:	2300      	movs	r3, #0
 800377a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800377c:	2300      	movs	r3, #0
 800377e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003780:	463b      	mov	r3, r7
 8003782:	4619      	mov	r1, r3
 8003784:	4805      	ldr	r0, [pc, #20]	; (800379c <MX_TIM1_Init+0xac>)
 8003786:	f006 ff17 	bl	800a5b8 <HAL_TIMEx_MasterConfigSynchronization>
 800378a:	4603      	mov	r3, r0
 800378c:	2b00      	cmp	r3, #0
 800378e:	d001      	beq.n	8003794 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8003790:	f7ff fe26 	bl	80033e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8003794:	bf00      	nop
 8003796:	3730      	adds	r7, #48	; 0x30
 8003798:	46bd      	mov	sp, r7
 800379a:	bd80      	pop	{r7, pc}
 800379c:	20000404 	.word	0x20000404
 80037a0:	40012c00 	.word	0x40012c00

080037a4 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b08a      	sub	sp, #40	; 0x28
 80037a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80037aa:	f107 031c 	add.w	r3, r7, #28
 80037ae:	2200      	movs	r2, #0
 80037b0:	601a      	str	r2, [r3, #0]
 80037b2:	605a      	str	r2, [r3, #4]
 80037b4:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80037b6:	463b      	mov	r3, r7
 80037b8:	2200      	movs	r2, #0
 80037ba:	601a      	str	r2, [r3, #0]
 80037bc:	605a      	str	r2, [r3, #4]
 80037be:	609a      	str	r2, [r3, #8]
 80037c0:	60da      	str	r2, [r3, #12]
 80037c2:	611a      	str	r2, [r3, #16]
 80037c4:	615a      	str	r2, [r3, #20]
 80037c6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80037c8:	4b28      	ldr	r3, [pc, #160]	; (800386c <MX_TIM2_Init+0xc8>)
 80037ca:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80037ce:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 20;
 80037d0:	4b26      	ldr	r3, [pc, #152]	; (800386c <MX_TIM2_Init+0xc8>)
 80037d2:	2214      	movs	r2, #20
 80037d4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80037d6:	4b25      	ldr	r3, [pc, #148]	; (800386c <MX_TIM2_Init+0xc8>)
 80037d8:	2200      	movs	r2, #0
 80037da:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 63999;
 80037dc:	4b23      	ldr	r3, [pc, #140]	; (800386c <MX_TIM2_Init+0xc8>)
 80037de:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 80037e2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80037e4:	4b21      	ldr	r3, [pc, #132]	; (800386c <MX_TIM2_Init+0xc8>)
 80037e6:	2200      	movs	r2, #0
 80037e8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80037ea:	4b20      	ldr	r3, [pc, #128]	; (800386c <MX_TIM2_Init+0xc8>)
 80037ec:	2200      	movs	r2, #0
 80037ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80037f0:	481e      	ldr	r0, [pc, #120]	; (800386c <MX_TIM2_Init+0xc8>)
 80037f2:	f005 ff13 	bl	800961c <HAL_TIM_PWM_Init>
 80037f6:	4603      	mov	r3, r0
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d001      	beq.n	8003800 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 80037fc:	f7ff fdf0 	bl	80033e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003800:	2300      	movs	r3, #0
 8003802:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003804:	2300      	movs	r3, #0
 8003806:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003808:	f107 031c 	add.w	r3, r7, #28
 800380c:	4619      	mov	r1, r3
 800380e:	4817      	ldr	r0, [pc, #92]	; (800386c <MX_TIM2_Init+0xc8>)
 8003810:	f006 fed2 	bl	800a5b8 <HAL_TIMEx_MasterConfigSynchronization>
 8003814:	4603      	mov	r3, r0
 8003816:	2b00      	cmp	r3, #0
 8003818:	d001      	beq.n	800381e <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 800381a:	f7ff fde1 	bl	80033e0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800381e:	2360      	movs	r3, #96	; 0x60
 8003820:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 3200;
 8003822:	f44f 6348 	mov.w	r3, #3200	; 0xc80
 8003826:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8003828:	2302      	movs	r3, #2
 800382a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800382c:	2300      	movs	r3, #0
 800382e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003830:	463b      	mov	r3, r7
 8003832:	2200      	movs	r2, #0
 8003834:	4619      	mov	r1, r3
 8003836:	480d      	ldr	r0, [pc, #52]	; (800386c <MX_TIM2_Init+0xc8>)
 8003838:	f006 fa7a 	bl	8009d30 <HAL_TIM_PWM_ConfigChannel>
 800383c:	4603      	mov	r3, r0
 800383e:	2b00      	cmp	r3, #0
 8003840:	d001      	beq.n	8003846 <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 8003842:	f7ff fdcd 	bl	80033e0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003846:	463b      	mov	r3, r7
 8003848:	2204      	movs	r2, #4
 800384a:	4619      	mov	r1, r3
 800384c:	4807      	ldr	r0, [pc, #28]	; (800386c <MX_TIM2_Init+0xc8>)
 800384e:	f006 fa6f 	bl	8009d30 <HAL_TIM_PWM_ConfigChannel>
 8003852:	4603      	mov	r3, r0
 8003854:	2b00      	cmp	r3, #0
 8003856:	d001      	beq.n	800385c <MX_TIM2_Init+0xb8>
  {
    Error_Handler();
 8003858:	f7ff fdc2 	bl	80033e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800385c:	4803      	ldr	r0, [pc, #12]	; (800386c <MX_TIM2_Init+0xc8>)
 800385e:	f000 f90f 	bl	8003a80 <HAL_TIM_MspPostInit>

}
 8003862:	bf00      	nop
 8003864:	3728      	adds	r7, #40	; 0x28
 8003866:	46bd      	mov	sp, r7
 8003868:	bd80      	pop	{r7, pc}
 800386a:	bf00      	nop
 800386c:	20000450 	.word	0x20000450

08003870 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	b084      	sub	sp, #16
 8003874:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003876:	1d3b      	adds	r3, r7, #4
 8003878:	2200      	movs	r2, #0
 800387a:	601a      	str	r2, [r3, #0]
 800387c:	605a      	str	r2, [r3, #4]
 800387e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8003880:	4b14      	ldr	r3, [pc, #80]	; (80038d4 <MX_TIM6_Init+0x64>)
 8003882:	4a15      	ldr	r2, [pc, #84]	; (80038d8 <MX_TIM6_Init+0x68>)
 8003884:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 8003886:	4b13      	ldr	r3, [pc, #76]	; (80038d4 <MX_TIM6_Init+0x64>)
 8003888:	2200      	movs	r2, #0
 800388a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800388c:	4b11      	ldr	r3, [pc, #68]	; (80038d4 <MX_TIM6_Init+0x64>)
 800388e:	2200      	movs	r2, #0
 8003890:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 63999;
 8003892:	4b10      	ldr	r3, [pc, #64]	; (80038d4 <MX_TIM6_Init+0x64>)
 8003894:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 8003898:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800389a:	4b0e      	ldr	r3, [pc, #56]	; (80038d4 <MX_TIM6_Init+0x64>)
 800389c:	2200      	movs	r2, #0
 800389e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80038a0:	480c      	ldr	r0, [pc, #48]	; (80038d4 <MX_TIM6_Init+0x64>)
 80038a2:	f005 fe0f 	bl	80094c4 <HAL_TIM_Base_Init>
 80038a6:	4603      	mov	r3, r0
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d001      	beq.n	80038b0 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80038ac:	f7ff fd98 	bl	80033e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80038b0:	2320      	movs	r3, #32
 80038b2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80038b4:	2300      	movs	r3, #0
 80038b6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80038b8:	1d3b      	adds	r3, r7, #4
 80038ba:	4619      	mov	r1, r3
 80038bc:	4805      	ldr	r0, [pc, #20]	; (80038d4 <MX_TIM6_Init+0x64>)
 80038be:	f006 fe7b 	bl	800a5b8 <HAL_TIMEx_MasterConfigSynchronization>
 80038c2:	4603      	mov	r3, r0
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d001      	beq.n	80038cc <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80038c8:	f7ff fd8a 	bl	80033e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80038cc:	bf00      	nop
 80038ce:	3710      	adds	r7, #16
 80038d0:	46bd      	mov	sp, r7
 80038d2:	bd80      	pop	{r7, pc}
 80038d4:	2000049c 	.word	0x2000049c
 80038d8:	40001000 	.word	0x40001000

080038dc <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 80038e0:	4b0f      	ldr	r3, [pc, #60]	; (8003920 <MX_TIM16_Init+0x44>)
 80038e2:	4a10      	ldr	r2, [pc, #64]	; (8003924 <MX_TIM16_Init+0x48>)
 80038e4:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 1;
 80038e6:	4b0e      	ldr	r3, [pc, #56]	; (8003920 <MX_TIM16_Init+0x44>)
 80038e8:	2201      	movs	r2, #1
 80038ea:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80038ec:	4b0c      	ldr	r3, [pc, #48]	; (8003920 <MX_TIM16_Init+0x44>)
 80038ee:	2200      	movs	r2, #0
 80038f0:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 31999;
 80038f2:	4b0b      	ldr	r3, [pc, #44]	; (8003920 <MX_TIM16_Init+0x44>)
 80038f4:	f647 42ff 	movw	r2, #31999	; 0x7cff
 80038f8:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80038fa:	4b09      	ldr	r3, [pc, #36]	; (8003920 <MX_TIM16_Init+0x44>)
 80038fc:	2200      	movs	r2, #0
 80038fe:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8003900:	4b07      	ldr	r3, [pc, #28]	; (8003920 <MX_TIM16_Init+0x44>)
 8003902:	2200      	movs	r2, #0
 8003904:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003906:	4b06      	ldr	r3, [pc, #24]	; (8003920 <MX_TIM16_Init+0x44>)
 8003908:	2200      	movs	r2, #0
 800390a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800390c:	4804      	ldr	r0, [pc, #16]	; (8003920 <MX_TIM16_Init+0x44>)
 800390e:	f005 fdd9 	bl	80094c4 <HAL_TIM_Base_Init>
 8003912:	4603      	mov	r3, r0
 8003914:	2b00      	cmp	r3, #0
 8003916:	d001      	beq.n	800391c <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 8003918:	f7ff fd62 	bl	80033e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 800391c:	bf00      	nop
 800391e:	bd80      	pop	{r7, pc}
 8003920:	200004e8 	.word	0x200004e8
 8003924:	40014400 	.word	0x40014400

08003928 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8003928:	b580      	push	{r7, lr}
 800392a:	b08a      	sub	sp, #40	; 0x28
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003930:	f107 0314 	add.w	r3, r7, #20
 8003934:	2200      	movs	r2, #0
 8003936:	601a      	str	r2, [r3, #0]
 8003938:	605a      	str	r2, [r3, #4]
 800393a:	609a      	str	r2, [r3, #8]
 800393c:	60da      	str	r2, [r3, #12]
 800393e:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4a1c      	ldr	r2, [pc, #112]	; (80039b8 <HAL_TIM_Encoder_MspInit+0x90>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d131      	bne.n	80039ae <HAL_TIM_Encoder_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800394a:	4b1c      	ldr	r3, [pc, #112]	; (80039bc <HAL_TIM_Encoder_MspInit+0x94>)
 800394c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800394e:	4a1b      	ldr	r2, [pc, #108]	; (80039bc <HAL_TIM_Encoder_MspInit+0x94>)
 8003950:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003954:	6613      	str	r3, [r2, #96]	; 0x60
 8003956:	4b19      	ldr	r3, [pc, #100]	; (80039bc <HAL_TIM_Encoder_MspInit+0x94>)
 8003958:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800395a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800395e:	613b      	str	r3, [r7, #16]
 8003960:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003962:	4b16      	ldr	r3, [pc, #88]	; (80039bc <HAL_TIM_Encoder_MspInit+0x94>)
 8003964:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003966:	4a15      	ldr	r2, [pc, #84]	; (80039bc <HAL_TIM_Encoder_MspInit+0x94>)
 8003968:	f043 0301 	orr.w	r3, r3, #1
 800396c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800396e:	4b13      	ldr	r3, [pc, #76]	; (80039bc <HAL_TIM_Encoder_MspInit+0x94>)
 8003970:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003972:	f003 0301 	and.w	r3, r3, #1
 8003976:	60fb      	str	r3, [r7, #12]
 8003978:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800397a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800397e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003980:	2302      	movs	r3, #2
 8003982:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003984:	2300      	movs	r3, #0
 8003986:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003988:	2300      	movs	r3, #0
 800398a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800398c:	2301      	movs	r3, #1
 800398e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003990:	f107 0314 	add.w	r3, r7, #20
 8003994:	4619      	mov	r1, r3
 8003996:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800399a:	f002 f87b 	bl	8005a94 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 800399e:	2200      	movs	r2, #0
 80039a0:	2100      	movs	r1, #0
 80039a2:	2019      	movs	r0, #25
 80039a4:	f001 fe09 	bl	80055ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80039a8:	2019      	movs	r0, #25
 80039aa:	f001 fe22 	bl	80055f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80039ae:	bf00      	nop
 80039b0:	3728      	adds	r7, #40	; 0x28
 80039b2:	46bd      	mov	sp, r7
 80039b4:	bd80      	pop	{r7, pc}
 80039b6:	bf00      	nop
 80039b8:	40012c00 	.word	0x40012c00
 80039bc:	40021000 	.word	0x40021000

080039c0 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80039c0:	b480      	push	{r7}
 80039c2:	b085      	sub	sp, #20
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039d0:	d10b      	bne.n	80039ea <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80039d2:	4b09      	ldr	r3, [pc, #36]	; (80039f8 <HAL_TIM_PWM_MspInit+0x38>)
 80039d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039d6:	4a08      	ldr	r2, [pc, #32]	; (80039f8 <HAL_TIM_PWM_MspInit+0x38>)
 80039d8:	f043 0301 	orr.w	r3, r3, #1
 80039dc:	6593      	str	r3, [r2, #88]	; 0x58
 80039de:	4b06      	ldr	r3, [pc, #24]	; (80039f8 <HAL_TIM_PWM_MspInit+0x38>)
 80039e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039e2:	f003 0301 	and.w	r3, r3, #1
 80039e6:	60fb      	str	r3, [r7, #12]
 80039e8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80039ea:	bf00      	nop
 80039ec:	3714      	adds	r7, #20
 80039ee:	46bd      	mov	sp, r7
 80039f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f4:	4770      	bx	lr
 80039f6:	bf00      	nop
 80039f8:	40021000 	.word	0x40021000

080039fc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b084      	sub	sp, #16
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	4a1a      	ldr	r2, [pc, #104]	; (8003a74 <HAL_TIM_Base_MspInit+0x78>)
 8003a0a:	4293      	cmp	r3, r2
 8003a0c:	d114      	bne.n	8003a38 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003a0e:	4b1a      	ldr	r3, [pc, #104]	; (8003a78 <HAL_TIM_Base_MspInit+0x7c>)
 8003a10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a12:	4a19      	ldr	r2, [pc, #100]	; (8003a78 <HAL_TIM_Base_MspInit+0x7c>)
 8003a14:	f043 0310 	orr.w	r3, r3, #16
 8003a18:	6593      	str	r3, [r2, #88]	; 0x58
 8003a1a:	4b17      	ldr	r3, [pc, #92]	; (8003a78 <HAL_TIM_Base_MspInit+0x7c>)
 8003a1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a1e:	f003 0310 	and.w	r3, r3, #16
 8003a22:	60fb      	str	r3, [r7, #12]
 8003a24:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 8003a26:	2200      	movs	r2, #0
 8003a28:	2100      	movs	r1, #0
 8003a2a:	2036      	movs	r0, #54	; 0x36
 8003a2c:	f001 fdc5 	bl	80055ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8003a30:	2036      	movs	r0, #54	; 0x36
 8003a32:	f001 fdde 	bl	80055f2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 8003a36:	e018      	b.n	8003a6a <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM16)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	4a0f      	ldr	r2, [pc, #60]	; (8003a7c <HAL_TIM_Base_MspInit+0x80>)
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	d113      	bne.n	8003a6a <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8003a42:	4b0d      	ldr	r3, [pc, #52]	; (8003a78 <HAL_TIM_Base_MspInit+0x7c>)
 8003a44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a46:	4a0c      	ldr	r2, [pc, #48]	; (8003a78 <HAL_TIM_Base_MspInit+0x7c>)
 8003a48:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003a4c:	6613      	str	r3, [r2, #96]	; 0x60
 8003a4e:	4b0a      	ldr	r3, [pc, #40]	; (8003a78 <HAL_TIM_Base_MspInit+0x7c>)
 8003a50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a56:	60bb      	str	r3, [r7, #8]
 8003a58:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	2100      	movs	r1, #0
 8003a5e:	2019      	movs	r0, #25
 8003a60:	f001 fdab 	bl	80055ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8003a64:	2019      	movs	r0, #25
 8003a66:	f001 fdc4 	bl	80055f2 <HAL_NVIC_EnableIRQ>
}
 8003a6a:	bf00      	nop
 8003a6c:	3710      	adds	r7, #16
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bd80      	pop	{r7, pc}
 8003a72:	bf00      	nop
 8003a74:	40001000 	.word	0x40001000
 8003a78:	40021000 	.word	0x40021000
 8003a7c:	40014400 	.word	0x40014400

08003a80 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b08a      	sub	sp, #40	; 0x28
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a88:	f107 0314 	add.w	r3, r7, #20
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	601a      	str	r2, [r3, #0]
 8003a90:	605a      	str	r2, [r3, #4]
 8003a92:	609a      	str	r2, [r3, #8]
 8003a94:	60da      	str	r2, [r3, #12]
 8003a96:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003aa0:	d139      	bne.n	8003b16 <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003aa2:	4b1f      	ldr	r3, [pc, #124]	; (8003b20 <HAL_TIM_MspPostInit+0xa0>)
 8003aa4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003aa6:	4a1e      	ldr	r2, [pc, #120]	; (8003b20 <HAL_TIM_MspPostInit+0xa0>)
 8003aa8:	f043 0301 	orr.w	r3, r3, #1
 8003aac:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003aae:	4b1c      	ldr	r3, [pc, #112]	; (8003b20 <HAL_TIM_MspPostInit+0xa0>)
 8003ab0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ab2:	f003 0301 	and.w	r3, r3, #1
 8003ab6:	613b      	str	r3, [r7, #16]
 8003ab8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003aba:	4b19      	ldr	r3, [pc, #100]	; (8003b20 <HAL_TIM_MspPostInit+0xa0>)
 8003abc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003abe:	4a18      	ldr	r2, [pc, #96]	; (8003b20 <HAL_TIM_MspPostInit+0xa0>)
 8003ac0:	f043 0302 	orr.w	r3, r3, #2
 8003ac4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003ac6:	4b16      	ldr	r3, [pc, #88]	; (8003b20 <HAL_TIM_MspPostInit+0xa0>)
 8003ac8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003aca:	f003 0302 	and.w	r3, r3, #2
 8003ace:	60fb      	str	r3, [r7, #12]
 8003ad0:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA15 (JTDI)     ------> TIM2_CH1
    PB3 (JTDO/TRACESWO)     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = PWM_1_Pin;
 8003ad2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003ad6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ad8:	2302      	movs	r3, #2
 8003ada:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003adc:	2300      	movs	r3, #0
 8003ade:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003ae4:	2301      	movs	r3, #1
 8003ae6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(PWM_1_GPIO_Port, &GPIO_InitStruct);
 8003ae8:	f107 0314 	add.w	r3, r7, #20
 8003aec:	4619      	mov	r1, r3
 8003aee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003af2:	f001 ffcf 	bl	8005a94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PWM_2_Pin;
 8003af6:	2308      	movs	r3, #8
 8003af8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003afa:	2302      	movs	r3, #2
 8003afc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003afe:	2300      	movs	r3, #0
 8003b00:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b02:	2300      	movs	r3, #0
 8003b04:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003b06:	2301      	movs	r3, #1
 8003b08:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(PWM_2_GPIO_Port, &GPIO_InitStruct);
 8003b0a:	f107 0314 	add.w	r3, r7, #20
 8003b0e:	4619      	mov	r1, r3
 8003b10:	4804      	ldr	r0, [pc, #16]	; (8003b24 <HAL_TIM_MspPostInit+0xa4>)
 8003b12:	f001 ffbf 	bl	8005a94 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8003b16:	bf00      	nop
 8003b18:	3728      	adds	r7, #40	; 0x28
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	bd80      	pop	{r7, pc}
 8003b1e:	bf00      	nop
 8003b20:	40021000 	.word	0x40021000
 8003b24:	48000400 	.word	0x48000400

08003b28 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003b28:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003b60 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003b2c:	f7ff fdce 	bl	80036cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003b30:	480c      	ldr	r0, [pc, #48]	; (8003b64 <LoopForever+0x6>)
  ldr r1, =_edata
 8003b32:	490d      	ldr	r1, [pc, #52]	; (8003b68 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003b34:	4a0d      	ldr	r2, [pc, #52]	; (8003b6c <LoopForever+0xe>)
  movs r3, #0
 8003b36:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003b38:	e002      	b.n	8003b40 <LoopCopyDataInit>

08003b3a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003b3a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003b3c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003b3e:	3304      	adds	r3, #4

08003b40 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003b40:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003b42:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003b44:	d3f9      	bcc.n	8003b3a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003b46:	4a0a      	ldr	r2, [pc, #40]	; (8003b70 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003b48:	4c0a      	ldr	r4, [pc, #40]	; (8003b74 <LoopForever+0x16>)
  movs r3, #0
 8003b4a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003b4c:	e001      	b.n	8003b52 <LoopFillZerobss>

08003b4e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003b4e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003b50:	3204      	adds	r2, #4

08003b52 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003b52:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003b54:	d3fb      	bcc.n	8003b4e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003b56:	f00b faed 	bl	800f134 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003b5a:	f7ff fb91 	bl	8003280 <main>

08003b5e <LoopForever>:

LoopForever:
    b LoopForever
 8003b5e:	e7fe      	b.n	8003b5e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003b60:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8003b64:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003b68:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 8003b6c:	0800f478 	.word	0x0800f478
  ldr r2, =_sbss
 8003b70:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 8003b74:	2000170c 	.word	0x2000170c

08003b78 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003b78:	e7fe      	b.n	8003b78 <ADC1_2_IRQHandler>

08003b7a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003b7a:	b580      	push	{r7, lr}
 8003b7c:	b082      	sub	sp, #8
 8003b7e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003b80:	2300      	movs	r3, #0
 8003b82:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003b84:	2003      	movs	r0, #3
 8003b86:	f001 fd0d 	bl	80055a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003b8a:	200f      	movs	r0, #15
 8003b8c:	f000 f80e 	bl	8003bac <HAL_InitTick>
 8003b90:	4603      	mov	r3, r0
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d002      	beq.n	8003b9c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003b96:	2301      	movs	r3, #1
 8003b98:	71fb      	strb	r3, [r7, #7]
 8003b9a:	e001      	b.n	8003ba0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003b9c:	f7ff fcc4 	bl	8003528 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003ba0:	79fb      	ldrb	r3, [r7, #7]
}
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	3708      	adds	r7, #8
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	bd80      	pop	{r7, pc}
	...

08003bac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b084      	sub	sp, #16
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8003bb8:	4b17      	ldr	r3, [pc, #92]	; (8003c18 <HAL_InitTick+0x6c>)
 8003bba:	781b      	ldrb	r3, [r3, #0]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d023      	beq.n	8003c08 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8003bc0:	4b16      	ldr	r3, [pc, #88]	; (8003c1c <HAL_InitTick+0x70>)
 8003bc2:	681a      	ldr	r2, [r3, #0]
 8003bc4:	4b14      	ldr	r3, [pc, #80]	; (8003c18 <HAL_InitTick+0x6c>)
 8003bc6:	781b      	ldrb	r3, [r3, #0]
 8003bc8:	4619      	mov	r1, r3
 8003bca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003bce:	fbb3 f3f1 	udiv	r3, r3, r1
 8003bd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bd6:	4618      	mov	r0, r3
 8003bd8:	f001 fd19 	bl	800560e <HAL_SYSTICK_Config>
 8003bdc:	4603      	mov	r3, r0
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d10f      	bne.n	8003c02 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	2b0f      	cmp	r3, #15
 8003be6:	d809      	bhi.n	8003bfc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003be8:	2200      	movs	r2, #0
 8003bea:	6879      	ldr	r1, [r7, #4]
 8003bec:	f04f 30ff 	mov.w	r0, #4294967295
 8003bf0:	f001 fce3 	bl	80055ba <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003bf4:	4a0a      	ldr	r2, [pc, #40]	; (8003c20 <HAL_InitTick+0x74>)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6013      	str	r3, [r2, #0]
 8003bfa:	e007      	b.n	8003c0c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	73fb      	strb	r3, [r7, #15]
 8003c00:	e004      	b.n	8003c0c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003c02:	2301      	movs	r3, #1
 8003c04:	73fb      	strb	r3, [r7, #15]
 8003c06:	e001      	b.n	8003c0c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003c08:	2301      	movs	r3, #1
 8003c0a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003c0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c0e:	4618      	mov	r0, r3
 8003c10:	3710      	adds	r7, #16
 8003c12:	46bd      	mov	sp, r7
 8003c14:	bd80      	pop	{r7, pc}
 8003c16:	bf00      	nop
 8003c18:	20000008 	.word	0x20000008
 8003c1c:	20000000 	.word	0x20000000
 8003c20:	20000004 	.word	0x20000004

08003c24 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003c24:	b480      	push	{r7}
 8003c26:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003c28:	4b06      	ldr	r3, [pc, #24]	; (8003c44 <HAL_IncTick+0x20>)
 8003c2a:	781b      	ldrb	r3, [r3, #0]
 8003c2c:	461a      	mov	r2, r3
 8003c2e:	4b06      	ldr	r3, [pc, #24]	; (8003c48 <HAL_IncTick+0x24>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4413      	add	r3, r2
 8003c34:	4a04      	ldr	r2, [pc, #16]	; (8003c48 <HAL_IncTick+0x24>)
 8003c36:	6013      	str	r3, [r2, #0]
}
 8003c38:	bf00      	nop
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c40:	4770      	bx	lr
 8003c42:	bf00      	nop
 8003c44:	20000008 	.word	0x20000008
 8003c48:	20000534 	.word	0x20000534

08003c4c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003c4c:	b480      	push	{r7}
 8003c4e:	af00      	add	r7, sp, #0
  return uwTick;
 8003c50:	4b03      	ldr	r3, [pc, #12]	; (8003c60 <HAL_GetTick+0x14>)
 8003c52:	681b      	ldr	r3, [r3, #0]
}
 8003c54:	4618      	mov	r0, r3
 8003c56:	46bd      	mov	sp, r7
 8003c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5c:	4770      	bx	lr
 8003c5e:	bf00      	nop
 8003c60:	20000534 	.word	0x20000534

08003c64 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	b084      	sub	sp, #16
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003c6c:	f7ff ffee 	bl	8003c4c <HAL_GetTick>
 8003c70:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c7c:	d005      	beq.n	8003c8a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8003c7e:	4b0a      	ldr	r3, [pc, #40]	; (8003ca8 <HAL_Delay+0x44>)
 8003c80:	781b      	ldrb	r3, [r3, #0]
 8003c82:	461a      	mov	r2, r3
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	4413      	add	r3, r2
 8003c88:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003c8a:	bf00      	nop
 8003c8c:	f7ff ffde 	bl	8003c4c <HAL_GetTick>
 8003c90:	4602      	mov	r2, r0
 8003c92:	68bb      	ldr	r3, [r7, #8]
 8003c94:	1ad3      	subs	r3, r2, r3
 8003c96:	68fa      	ldr	r2, [r7, #12]
 8003c98:	429a      	cmp	r2, r3
 8003c9a:	d8f7      	bhi.n	8003c8c <HAL_Delay+0x28>
  {
  }
}
 8003c9c:	bf00      	nop
 8003c9e:	bf00      	nop
 8003ca0:	3710      	adds	r7, #16
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	bd80      	pop	{r7, pc}
 8003ca6:	bf00      	nop
 8003ca8:	20000008 	.word	0x20000008

08003cac <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003cac:	b480      	push	{r7}
 8003cae:	b083      	sub	sp, #12
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
 8003cb4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	689b      	ldr	r3, [r3, #8]
 8003cba:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	431a      	orrs	r2, r3
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	609a      	str	r2, [r3, #8]
}
 8003cc6:	bf00      	nop
 8003cc8:	370c      	adds	r7, #12
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd0:	4770      	bx	lr

08003cd2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003cd2:	b480      	push	{r7}
 8003cd4:	b083      	sub	sp, #12
 8003cd6:	af00      	add	r7, sp, #0
 8003cd8:	6078      	str	r0, [r7, #4]
 8003cda:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	689b      	ldr	r3, [r3, #8]
 8003ce0:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	431a      	orrs	r2, r3
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	609a      	str	r2, [r3, #8]
}
 8003cec:	bf00      	nop
 8003cee:	370c      	adds	r7, #12
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf6:	4770      	bx	lr

08003cf8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003cf8:	b480      	push	{r7}
 8003cfa:	b083      	sub	sp, #12
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	689b      	ldr	r3, [r3, #8]
 8003d04:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8003d08:	4618      	mov	r0, r3
 8003d0a:	370c      	adds	r7, #12
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d12:	4770      	bx	lr

08003d14 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003d14:	b480      	push	{r7}
 8003d16:	b087      	sub	sp, #28
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	60f8      	str	r0, [r7, #12]
 8003d1c:	60b9      	str	r1, [r7, #8]
 8003d1e:	607a      	str	r2, [r7, #4]
 8003d20:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	3360      	adds	r3, #96	; 0x60
 8003d26:	461a      	mov	r2, r3
 8003d28:	68bb      	ldr	r3, [r7, #8]
 8003d2a:	009b      	lsls	r3, r3, #2
 8003d2c:	4413      	add	r3, r2
 8003d2e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003d30:	697b      	ldr	r3, [r7, #20]
 8003d32:	681a      	ldr	r2, [r3, #0]
 8003d34:	4b08      	ldr	r3, [pc, #32]	; (8003d58 <LL_ADC_SetOffset+0x44>)
 8003d36:	4013      	ands	r3, r2
 8003d38:	687a      	ldr	r2, [r7, #4]
 8003d3a:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8003d3e:	683a      	ldr	r2, [r7, #0]
 8003d40:	430a      	orrs	r2, r1
 8003d42:	4313      	orrs	r3, r2
 8003d44:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003d48:	697b      	ldr	r3, [r7, #20]
 8003d4a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8003d4c:	bf00      	nop
 8003d4e:	371c      	adds	r7, #28
 8003d50:	46bd      	mov	sp, r7
 8003d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d56:	4770      	bx	lr
 8003d58:	03fff000 	.word	0x03fff000

08003d5c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003d5c:	b480      	push	{r7}
 8003d5e:	b085      	sub	sp, #20
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
 8003d64:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	3360      	adds	r3, #96	; 0x60
 8003d6a:	461a      	mov	r2, r3
 8003d6c:	683b      	ldr	r3, [r7, #0]
 8003d6e:	009b      	lsls	r3, r3, #2
 8003d70:	4413      	add	r3, r2
 8003d72:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	3714      	adds	r7, #20
 8003d80:	46bd      	mov	sp, r7
 8003d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d86:	4770      	bx	lr

08003d88 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003d88:	b480      	push	{r7}
 8003d8a:	b087      	sub	sp, #28
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	60f8      	str	r0, [r7, #12]
 8003d90:	60b9      	str	r1, [r7, #8]
 8003d92:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	3360      	adds	r3, #96	; 0x60
 8003d98:	461a      	mov	r2, r3
 8003d9a:	68bb      	ldr	r3, [r7, #8]
 8003d9c:	009b      	lsls	r3, r3, #2
 8003d9e:	4413      	add	r3, r2
 8003da0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003da2:	697b      	ldr	r3, [r7, #20]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	431a      	orrs	r2, r3
 8003dae:	697b      	ldr	r3, [r7, #20]
 8003db0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8003db2:	bf00      	nop
 8003db4:	371c      	adds	r7, #28
 8003db6:	46bd      	mov	sp, r7
 8003db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbc:	4770      	bx	lr

08003dbe <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8003dbe:	b480      	push	{r7}
 8003dc0:	b083      	sub	sp, #12
 8003dc2:	af00      	add	r7, sp, #0
 8003dc4:	6078      	str	r0, [r7, #4]
 8003dc6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	695b      	ldr	r3, [r3, #20]
 8003dcc:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	431a      	orrs	r2, r3
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	615a      	str	r2, [r3, #20]
}
 8003dd8:	bf00      	nop
 8003dda:	370c      	adds	r7, #12
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de2:	4770      	bx	lr

08003de4 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8003de4:	b480      	push	{r7}
 8003de6:	b083      	sub	sp, #12
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	68db      	ldr	r3, [r3, #12]
 8003df0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d101      	bne.n	8003dfc <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003df8:	2301      	movs	r3, #1
 8003dfa:	e000      	b.n	8003dfe <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003dfc:	2300      	movs	r3, #0
}
 8003dfe:	4618      	mov	r0, r3
 8003e00:	370c      	adds	r7, #12
 8003e02:	46bd      	mov	sp, r7
 8003e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e08:	4770      	bx	lr

08003e0a <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003e0a:	b480      	push	{r7}
 8003e0c:	b087      	sub	sp, #28
 8003e0e:	af00      	add	r7, sp, #0
 8003e10:	60f8      	str	r0, [r7, #12]
 8003e12:	60b9      	str	r1, [r7, #8]
 8003e14:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	3330      	adds	r3, #48	; 0x30
 8003e1a:	461a      	mov	r2, r3
 8003e1c:	68bb      	ldr	r3, [r7, #8]
 8003e1e:	0a1b      	lsrs	r3, r3, #8
 8003e20:	009b      	lsls	r3, r3, #2
 8003e22:	f003 030c 	and.w	r3, r3, #12
 8003e26:	4413      	add	r3, r2
 8003e28:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003e2a:	697b      	ldr	r3, [r7, #20]
 8003e2c:	681a      	ldr	r2, [r3, #0]
 8003e2e:	68bb      	ldr	r3, [r7, #8]
 8003e30:	f003 031f 	and.w	r3, r3, #31
 8003e34:	211f      	movs	r1, #31
 8003e36:	fa01 f303 	lsl.w	r3, r1, r3
 8003e3a:	43db      	mvns	r3, r3
 8003e3c:	401a      	ands	r2, r3
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	0e9b      	lsrs	r3, r3, #26
 8003e42:	f003 011f 	and.w	r1, r3, #31
 8003e46:	68bb      	ldr	r3, [r7, #8]
 8003e48:	f003 031f 	and.w	r3, r3, #31
 8003e4c:	fa01 f303 	lsl.w	r3, r1, r3
 8003e50:	431a      	orrs	r2, r3
 8003e52:	697b      	ldr	r3, [r7, #20]
 8003e54:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003e56:	bf00      	nop
 8003e58:	371c      	adds	r7, #28
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e60:	4770      	bx	lr

08003e62 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003e62:	b480      	push	{r7}
 8003e64:	b087      	sub	sp, #28
 8003e66:	af00      	add	r7, sp, #0
 8003e68:	60f8      	str	r0, [r7, #12]
 8003e6a:	60b9      	str	r1, [r7, #8]
 8003e6c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	3314      	adds	r3, #20
 8003e72:	461a      	mov	r2, r3
 8003e74:	68bb      	ldr	r3, [r7, #8]
 8003e76:	0e5b      	lsrs	r3, r3, #25
 8003e78:	009b      	lsls	r3, r3, #2
 8003e7a:	f003 0304 	and.w	r3, r3, #4
 8003e7e:	4413      	add	r3, r2
 8003e80:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003e82:	697b      	ldr	r3, [r7, #20]
 8003e84:	681a      	ldr	r2, [r3, #0]
 8003e86:	68bb      	ldr	r3, [r7, #8]
 8003e88:	0d1b      	lsrs	r3, r3, #20
 8003e8a:	f003 031f 	and.w	r3, r3, #31
 8003e8e:	2107      	movs	r1, #7
 8003e90:	fa01 f303 	lsl.w	r3, r1, r3
 8003e94:	43db      	mvns	r3, r3
 8003e96:	401a      	ands	r2, r3
 8003e98:	68bb      	ldr	r3, [r7, #8]
 8003e9a:	0d1b      	lsrs	r3, r3, #20
 8003e9c:	f003 031f 	and.w	r3, r3, #31
 8003ea0:	6879      	ldr	r1, [r7, #4]
 8003ea2:	fa01 f303 	lsl.w	r3, r1, r3
 8003ea6:	431a      	orrs	r2, r3
 8003ea8:	697b      	ldr	r3, [r7, #20]
 8003eaa:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003eac:	bf00      	nop
 8003eae:	371c      	adds	r7, #28
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb6:	4770      	bx	lr

08003eb8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003eb8:	b480      	push	{r7}
 8003eba:	b085      	sub	sp, #20
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	60f8      	str	r0, [r7, #12]
 8003ec0:	60b9      	str	r1, [r7, #8]
 8003ec2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8003eca:	68bb      	ldr	r3, [r7, #8]
 8003ecc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ed0:	43db      	mvns	r3, r3
 8003ed2:	401a      	ands	r2, r3
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	f003 0318 	and.w	r3, r3, #24
 8003eda:	4908      	ldr	r1, [pc, #32]	; (8003efc <LL_ADC_SetChannelSingleDiff+0x44>)
 8003edc:	40d9      	lsrs	r1, r3
 8003ede:	68bb      	ldr	r3, [r7, #8]
 8003ee0:	400b      	ands	r3, r1
 8003ee2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ee6:	431a      	orrs	r2, r3
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8003eee:	bf00      	nop
 8003ef0:	3714      	adds	r7, #20
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef8:	4770      	bx	lr
 8003efa:	bf00      	nop
 8003efc:	0007ffff 	.word	0x0007ffff

08003f00 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003f00:	b480      	push	{r7}
 8003f02:	b083      	sub	sp, #12
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	689b      	ldr	r3, [r3, #8]
 8003f0c:	f003 031f 	and.w	r3, r3, #31
}
 8003f10:	4618      	mov	r0, r3
 8003f12:	370c      	adds	r7, #12
 8003f14:	46bd      	mov	sp, r7
 8003f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1a:	4770      	bx	lr

08003f1c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003f1c:	b480      	push	{r7}
 8003f1e:	b083      	sub	sp, #12
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	689b      	ldr	r3, [r3, #8]
 8003f28:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8003f2c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003f30:	687a      	ldr	r2, [r7, #4]
 8003f32:	6093      	str	r3, [r2, #8]
}
 8003f34:	bf00      	nop
 8003f36:	370c      	adds	r7, #12
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3e:	4770      	bx	lr

08003f40 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8003f40:	b480      	push	{r7}
 8003f42:	b083      	sub	sp, #12
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	689b      	ldr	r3, [r3, #8]
 8003f4c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003f50:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003f54:	d101      	bne.n	8003f5a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003f56:	2301      	movs	r3, #1
 8003f58:	e000      	b.n	8003f5c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003f5a:	2300      	movs	r3, #0
}
 8003f5c:	4618      	mov	r0, r3
 8003f5e:	370c      	adds	r7, #12
 8003f60:	46bd      	mov	sp, r7
 8003f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f66:	4770      	bx	lr

08003f68 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003f68:	b480      	push	{r7}
 8003f6a:	b083      	sub	sp, #12
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	689b      	ldr	r3, [r3, #8]
 8003f74:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8003f78:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003f7c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003f84:	bf00      	nop
 8003f86:	370c      	adds	r7, #12
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8e:	4770      	bx	lr

08003f90 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8003f90:	b480      	push	{r7}
 8003f92:	b083      	sub	sp, #12
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	689b      	ldr	r3, [r3, #8]
 8003f9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fa0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003fa4:	d101      	bne.n	8003faa <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	e000      	b.n	8003fac <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003faa:	2300      	movs	r3, #0
}
 8003fac:	4618      	mov	r0, r3
 8003fae:	370c      	adds	r7, #12
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb6:	4770      	bx	lr

08003fb8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003fb8:	b480      	push	{r7}
 8003fba:	b083      	sub	sp, #12
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	689b      	ldr	r3, [r3, #8]
 8003fc4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003fc8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003fcc:	f043 0201 	orr.w	r2, r3, #1
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003fd4:	bf00      	nop
 8003fd6:	370c      	adds	r7, #12
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fde:	4770      	bx	lr

08003fe0 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8003fe0:	b480      	push	{r7}
 8003fe2:	b083      	sub	sp, #12
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	689b      	ldr	r3, [r3, #8]
 8003fec:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003ff0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003ff4:	f043 0202 	orr.w	r2, r3, #2
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003ffc:	bf00      	nop
 8003ffe:	370c      	adds	r7, #12
 8004000:	46bd      	mov	sp, r7
 8004002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004006:	4770      	bx	lr

08004008 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8004008:	b480      	push	{r7}
 800400a:	b083      	sub	sp, #12
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	689b      	ldr	r3, [r3, #8]
 8004014:	f003 0301 	and.w	r3, r3, #1
 8004018:	2b01      	cmp	r3, #1
 800401a:	d101      	bne.n	8004020 <LL_ADC_IsEnabled+0x18>
 800401c:	2301      	movs	r3, #1
 800401e:	e000      	b.n	8004022 <LL_ADC_IsEnabled+0x1a>
 8004020:	2300      	movs	r3, #0
}
 8004022:	4618      	mov	r0, r3
 8004024:	370c      	adds	r7, #12
 8004026:	46bd      	mov	sp, r7
 8004028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402c:	4770      	bx	lr

0800402e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 800402e:	b480      	push	{r7}
 8004030:	b083      	sub	sp, #12
 8004032:	af00      	add	r7, sp, #0
 8004034:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	689b      	ldr	r3, [r3, #8]
 800403a:	f003 0302 	and.w	r3, r3, #2
 800403e:	2b02      	cmp	r3, #2
 8004040:	d101      	bne.n	8004046 <LL_ADC_IsDisableOngoing+0x18>
 8004042:	2301      	movs	r3, #1
 8004044:	e000      	b.n	8004048 <LL_ADC_IsDisableOngoing+0x1a>
 8004046:	2300      	movs	r3, #0
}
 8004048:	4618      	mov	r0, r3
 800404a:	370c      	adds	r7, #12
 800404c:	46bd      	mov	sp, r7
 800404e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004052:	4770      	bx	lr

08004054 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8004054:	b480      	push	{r7}
 8004056:	b083      	sub	sp, #12
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	689b      	ldr	r3, [r3, #8]
 8004060:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004064:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004068:	f043 0204 	orr.w	r2, r3, #4
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8004070:	bf00      	nop
 8004072:	370c      	adds	r7, #12
 8004074:	46bd      	mov	sp, r7
 8004076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407a:	4770      	bx	lr

0800407c <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 800407c:	b480      	push	{r7}
 800407e:	b083      	sub	sp, #12
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	689b      	ldr	r3, [r3, #8]
 8004088:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800408c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004090:	f043 0210 	orr.w	r2, r3, #16
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8004098:	bf00      	nop
 800409a:	370c      	adds	r7, #12
 800409c:	46bd      	mov	sp, r7
 800409e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a2:	4770      	bx	lr

080040a4 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80040a4:	b480      	push	{r7}
 80040a6:	b083      	sub	sp, #12
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	689b      	ldr	r3, [r3, #8]
 80040b0:	f003 0304 	and.w	r3, r3, #4
 80040b4:	2b04      	cmp	r3, #4
 80040b6:	d101      	bne.n	80040bc <LL_ADC_REG_IsConversionOngoing+0x18>
 80040b8:	2301      	movs	r3, #1
 80040ba:	e000      	b.n	80040be <LL_ADC_REG_IsConversionOngoing+0x1a>
 80040bc:	2300      	movs	r3, #0
}
 80040be:	4618      	mov	r0, r3
 80040c0:	370c      	adds	r7, #12
 80040c2:	46bd      	mov	sp, r7
 80040c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c8:	4770      	bx	lr

080040ca <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 80040ca:	b480      	push	{r7}
 80040cc:	b083      	sub	sp, #12
 80040ce:	af00      	add	r7, sp, #0
 80040d0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	689b      	ldr	r3, [r3, #8]
 80040d6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80040da:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80040de:	f043 0220 	orr.w	r2, r3, #32
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 80040e6:	bf00      	nop
 80040e8:	370c      	adds	r7, #12
 80040ea:	46bd      	mov	sp, r7
 80040ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f0:	4770      	bx	lr

080040f2 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80040f2:	b480      	push	{r7}
 80040f4:	b083      	sub	sp, #12
 80040f6:	af00      	add	r7, sp, #0
 80040f8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	689b      	ldr	r3, [r3, #8]
 80040fe:	f003 0308 	and.w	r3, r3, #8
 8004102:	2b08      	cmp	r3, #8
 8004104:	d101      	bne.n	800410a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004106:	2301      	movs	r3, #1
 8004108:	e000      	b.n	800410c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800410a:	2300      	movs	r3, #0
}
 800410c:	4618      	mov	r0, r3
 800410e:	370c      	adds	r7, #12
 8004110:	46bd      	mov	sp, r7
 8004112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004116:	4770      	bx	lr

08004118 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004118:	b590      	push	{r4, r7, lr}
 800411a:	b089      	sub	sp, #36	; 0x24
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004120:	2300      	movs	r3, #0
 8004122:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8004124:	2300      	movs	r3, #0
 8004126:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2b00      	cmp	r3, #0
 800412c:	d101      	bne.n	8004132 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800412e:	2301      	movs	r3, #1
 8004130:	e131      	b.n	8004396 <HAL_ADC_Init+0x27e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	691b      	ldr	r3, [r3, #16]
 8004136:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800413c:	2b00      	cmp	r3, #0
 800413e:	d109      	bne.n	8004154 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004140:	6878      	ldr	r0, [r7, #4]
 8004142:	f7fe ff63 	bl	800300c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	2200      	movs	r2, #0
 800414a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2200      	movs	r2, #0
 8004150:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	4618      	mov	r0, r3
 800415a:	f7ff fef1 	bl	8003f40 <LL_ADC_IsDeepPowerDownEnabled>
 800415e:	4603      	mov	r3, r0
 8004160:	2b00      	cmp	r3, #0
 8004162:	d004      	beq.n	800416e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	4618      	mov	r0, r3
 800416a:	f7ff fed7 	bl	8003f1c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	4618      	mov	r0, r3
 8004174:	f7ff ff0c 	bl	8003f90 <LL_ADC_IsInternalRegulatorEnabled>
 8004178:	4603      	mov	r3, r0
 800417a:	2b00      	cmp	r3, #0
 800417c:	d115      	bne.n	80041aa <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	4618      	mov	r0, r3
 8004184:	f7ff fef0 	bl	8003f68 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004188:	4b85      	ldr	r3, [pc, #532]	; (80043a0 <HAL_ADC_Init+0x288>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	099b      	lsrs	r3, r3, #6
 800418e:	4a85      	ldr	r2, [pc, #532]	; (80043a4 <HAL_ADC_Init+0x28c>)
 8004190:	fba2 2303 	umull	r2, r3, r2, r3
 8004194:	099b      	lsrs	r3, r3, #6
 8004196:	3301      	adds	r3, #1
 8004198:	005b      	lsls	r3, r3, #1
 800419a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800419c:	e002      	b.n	80041a4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800419e:	68bb      	ldr	r3, [r7, #8]
 80041a0:	3b01      	subs	r3, #1
 80041a2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80041a4:	68bb      	ldr	r3, [r7, #8]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d1f9      	bne.n	800419e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	4618      	mov	r0, r3
 80041b0:	f7ff feee 	bl	8003f90 <LL_ADC_IsInternalRegulatorEnabled>
 80041b4:	4603      	mov	r3, r0
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d10d      	bne.n	80041d6 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041be:	f043 0210 	orr.w	r2, r3, #16
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041ca:	f043 0201 	orr.w	r2, r3, #1
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80041d2:	2301      	movs	r3, #1
 80041d4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	4618      	mov	r0, r3
 80041dc:	f7ff ff62 	bl	80040a4 <LL_ADC_REG_IsConversionOngoing>
 80041e0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041e6:	f003 0310 	and.w	r3, r3, #16
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	f040 80ca 	bne.w	8004384 <HAL_ADC_Init+0x26c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80041f0:	697b      	ldr	r3, [r7, #20]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	f040 80c6 	bne.w	8004384 <HAL_ADC_Init+0x26c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041fc:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8004200:	f043 0202 	orr.w	r2, r3, #2
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	4618      	mov	r0, r3
 800420e:	f7ff fefb 	bl	8004008 <LL_ADC_IsEnabled>
 8004212:	4603      	mov	r3, r0
 8004214:	2b00      	cmp	r3, #0
 8004216:	d110      	bne.n	800423a <HAL_ADC_Init+0x122>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004218:	4863      	ldr	r0, [pc, #396]	; (80043a8 <HAL_ADC_Init+0x290>)
 800421a:	f7ff fef5 	bl	8004008 <LL_ADC_IsEnabled>
 800421e:	4604      	mov	r4, r0
 8004220:	4862      	ldr	r0, [pc, #392]	; (80043ac <HAL_ADC_Init+0x294>)
 8004222:	f7ff fef1 	bl	8004008 <LL_ADC_IsEnabled>
 8004226:	4603      	mov	r3, r0
 8004228:	4323      	orrs	r3, r4
 800422a:	2b00      	cmp	r3, #0
 800422c:	d105      	bne.n	800423a <HAL_ADC_Init+0x122>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	685b      	ldr	r3, [r3, #4]
 8004232:	4619      	mov	r1, r3
 8004234:	485e      	ldr	r0, [pc, #376]	; (80043b0 <HAL_ADC_Init+0x298>)
 8004236:	f7ff fd39 	bl	8003cac <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	7e5b      	ldrb	r3, [r3, #25]
 800423e:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004244:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 800424a:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8004250:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004258:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800425a:	4313      	orrs	r3, r2
 800425c:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004264:	2b01      	cmp	r3, #1
 8004266:	d106      	bne.n	8004276 <HAL_ADC_Init+0x15e>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800426c:	3b01      	subs	r3, #1
 800426e:	045b      	lsls	r3, r3, #17
 8004270:	69ba      	ldr	r2, [r7, #24]
 8004272:	4313      	orrs	r3, r2
 8004274:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800427a:	2b00      	cmp	r3, #0
 800427c:	d009      	beq.n	8004292 <HAL_ADC_Init+0x17a>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004282:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800428a:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800428c:	69ba      	ldr	r2, [r7, #24]
 800428e:	4313      	orrs	r3, r2
 8004290:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	68da      	ldr	r2, [r3, #12]
 8004298:	4b46      	ldr	r3, [pc, #280]	; (80043b4 <HAL_ADC_Init+0x29c>)
 800429a:	4013      	ands	r3, r2
 800429c:	687a      	ldr	r2, [r7, #4]
 800429e:	6812      	ldr	r2, [r2, #0]
 80042a0:	69b9      	ldr	r1, [r7, #24]
 80042a2:	430b      	orrs	r3, r1
 80042a4:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	4618      	mov	r0, r3
 80042ac:	f7ff fefa 	bl	80040a4 <LL_ADC_REG_IsConversionOngoing>
 80042b0:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	4618      	mov	r0, r3
 80042b8:	f7ff ff1b 	bl	80040f2 <LL_ADC_INJ_IsConversionOngoing>
 80042bc:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80042be:	693b      	ldr	r3, [r7, #16]
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d13d      	bne.n	8004340 <HAL_ADC_Init+0x228>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d13a      	bne.n	8004340 <HAL_ADC_Init+0x228>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80042ce:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80042d6:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80042d8:	4313      	orrs	r3, r2
 80042da:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	68db      	ldr	r3, [r3, #12]
 80042e2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80042e6:	f023 0302 	bic.w	r3, r3, #2
 80042ea:	687a      	ldr	r2, [r7, #4]
 80042ec:	6812      	ldr	r2, [r2, #0]
 80042ee:	69b9      	ldr	r1, [r7, #24]
 80042f0:	430b      	orrs	r3, r1
 80042f2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80042fa:	2b01      	cmp	r3, #1
 80042fc:	d118      	bne.n	8004330 <HAL_ADC_Init+0x218>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	691b      	ldr	r3, [r3, #16]
 8004304:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8004308:	f023 0304 	bic.w	r3, r3, #4
 800430c:	687a      	ldr	r2, [r7, #4]
 800430e:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8004310:	687a      	ldr	r2, [r7, #4]
 8004312:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004314:	4311      	orrs	r1, r2
 8004316:	687a      	ldr	r2, [r7, #4]
 8004318:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800431a:	4311      	orrs	r1, r2
 800431c:	687a      	ldr	r2, [r7, #4]
 800431e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8004320:	430a      	orrs	r2, r1
 8004322:	431a      	orrs	r2, r3
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f042 0201 	orr.w	r2, r2, #1
 800432c:	611a      	str	r2, [r3, #16]
 800432e:	e007      	b.n	8004340 <HAL_ADC_Init+0x228>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	691a      	ldr	r2, [r3, #16]
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f022 0201 	bic.w	r2, r2, #1
 800433e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	691b      	ldr	r3, [r3, #16]
 8004344:	2b01      	cmp	r3, #1
 8004346:	d10c      	bne.n	8004362 <HAL_ADC_Init+0x24a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800434e:	f023 010f 	bic.w	r1, r3, #15
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	69db      	ldr	r3, [r3, #28]
 8004356:	1e5a      	subs	r2, r3, #1
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	430a      	orrs	r2, r1
 800435e:	631a      	str	r2, [r3, #48]	; 0x30
 8004360:	e007      	b.n	8004372 <HAL_ADC_Init+0x25a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f022 020f 	bic.w	r2, r2, #15
 8004370:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004376:	f023 0303 	bic.w	r3, r3, #3
 800437a:	f043 0201 	orr.w	r2, r3, #1
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	655a      	str	r2, [r3, #84]	; 0x54
 8004382:	e007      	b.n	8004394 <HAL_ADC_Init+0x27c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004388:	f043 0210 	orr.w	r2, r3, #16
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8004390:	2301      	movs	r3, #1
 8004392:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8004394:	7ffb      	ldrb	r3, [r7, #31]
}
 8004396:	4618      	mov	r0, r3
 8004398:	3724      	adds	r7, #36	; 0x24
 800439a:	46bd      	mov	sp, r7
 800439c:	bd90      	pop	{r4, r7, pc}
 800439e:	bf00      	nop
 80043a0:	20000000 	.word	0x20000000
 80043a4:	053e2d63 	.word	0x053e2d63
 80043a8:	50040000 	.word	0x50040000
 80043ac:	50040100 	.word	0x50040100
 80043b0:	50040300 	.word	0x50040300
 80043b4:	fff0c007 	.word	0xfff0c007

080043b8 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b086      	sub	sp, #24
 80043bc:	af00      	add	r7, sp, #0
 80043be:	60f8      	str	r0, [r7, #12]
 80043c0:	60b9      	str	r1, [r7, #8]
 80043c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80043c4:	4850      	ldr	r0, [pc, #320]	; (8004508 <HAL_ADC_Start_DMA+0x150>)
 80043c6:	f7ff fd9b 	bl	8003f00 <LL_ADC_GetMultimode>
 80043ca:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	4618      	mov	r0, r3
 80043d2:	f7ff fe67 	bl	80040a4 <LL_ADC_REG_IsConversionOngoing>
 80043d6:	4603      	mov	r3, r0
 80043d8:	2b00      	cmp	r3, #0
 80043da:	f040 808e 	bne.w	80044fa <HAL_ADC_Start_DMA+0x142>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80043e4:	2b01      	cmp	r3, #1
 80043e6:	d101      	bne.n	80043ec <HAL_ADC_Start_DMA+0x34>
 80043e8:	2302      	movs	r3, #2
 80043ea:	e089      	b.n	8004500 <HAL_ADC_Start_DMA+0x148>
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	2201      	movs	r2, #1
 80043f0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 80043f4:	693b      	ldr	r3, [r7, #16]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d005      	beq.n	8004406 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80043fa:	693b      	ldr	r3, [r7, #16]
 80043fc:	2b05      	cmp	r3, #5
 80043fe:	d002      	beq.n	8004406 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004400:	693b      	ldr	r3, [r7, #16]
 8004402:	2b09      	cmp	r3, #9
 8004404:	d172      	bne.n	80044ec <HAL_ADC_Start_DMA+0x134>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8004406:	68f8      	ldr	r0, [r7, #12]
 8004408:	f000 fdb8 	bl	8004f7c <ADC_Enable>
 800440c:	4603      	mov	r3, r0
 800440e:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8004410:	7dfb      	ldrb	r3, [r7, #23]
 8004412:	2b00      	cmp	r3, #0
 8004414:	d165      	bne.n	80044e2 <HAL_ADC_Start_DMA+0x12a>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800441a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800441e:	f023 0301 	bic.w	r3, r3, #1
 8004422:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	4a37      	ldr	r2, [pc, #220]	; (800450c <HAL_ADC_Start_DMA+0x154>)
 8004430:	4293      	cmp	r3, r2
 8004432:	d002      	beq.n	800443a <HAL_ADC_Start_DMA+0x82>
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	e000      	b.n	800443c <HAL_ADC_Start_DMA+0x84>
 800443a:	4b35      	ldr	r3, [pc, #212]	; (8004510 <HAL_ADC_Start_DMA+0x158>)
 800443c:	68fa      	ldr	r2, [r7, #12]
 800443e:	6812      	ldr	r2, [r2, #0]
 8004440:	4293      	cmp	r3, r2
 8004442:	d002      	beq.n	800444a <HAL_ADC_Start_DMA+0x92>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004444:	693b      	ldr	r3, [r7, #16]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d105      	bne.n	8004456 <HAL_ADC_Start_DMA+0x9e>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800444e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	655a      	str	r2, [r3, #84]	; 0x54
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800445a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800445e:	2b00      	cmp	r3, #0
 8004460:	d006      	beq.n	8004470 <HAL_ADC_Start_DMA+0xb8>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004466:	f023 0206 	bic.w	r2, r3, #6
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	659a      	str	r2, [r3, #88]	; 0x58
 800446e:	e002      	b.n	8004476 <HAL_ADC_Start_DMA+0xbe>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	2200      	movs	r2, #0
 8004474:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800447a:	4a26      	ldr	r2, [pc, #152]	; (8004514 <HAL_ADC_Start_DMA+0x15c>)
 800447c:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004482:	4a25      	ldr	r2, [pc, #148]	; (8004518 <HAL_ADC_Start_DMA+0x160>)
 8004484:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800448a:	4a24      	ldr	r2, [pc, #144]	; (800451c <HAL_ADC_Start_DMA+0x164>)
 800448c:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	221c      	movs	r2, #28
 8004494:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	2200      	movs	r2, #0
 800449a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	685a      	ldr	r2, [r3, #4]
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f042 0210 	orr.w	r2, r2, #16
 80044ac:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	68da      	ldr	r2, [r3, #12]
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f042 0201 	orr.w	r2, r2, #1
 80044bc:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	3340      	adds	r3, #64	; 0x40
 80044c8:	4619      	mov	r1, r3
 80044ca:	68ba      	ldr	r2, [r7, #8]
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	f001 f963 	bl	8005798 <HAL_DMA_Start_IT>
 80044d2:	4603      	mov	r3, r0
 80044d4:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	4618      	mov	r0, r3
 80044dc:	f7ff fdba 	bl	8004054 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80044e0:	e00d      	b.n	80044fe <HAL_ADC_Start_DMA+0x146>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	2200      	movs	r2, #0
 80044e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (tmp_hal_status == HAL_OK)
 80044ea:	e008      	b.n	80044fe <HAL_ADC_Start_DMA+0x146>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 80044ec:	2301      	movs	r3, #1
 80044ee:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	2200      	movs	r2, #0
 80044f4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 80044f8:	e001      	b.n	80044fe <HAL_ADC_Start_DMA+0x146>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80044fa:	2302      	movs	r3, #2
 80044fc:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80044fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8004500:	4618      	mov	r0, r3
 8004502:	3718      	adds	r7, #24
 8004504:	46bd      	mov	sp, r7
 8004506:	bd80      	pop	{r7, pc}
 8004508:	50040300 	.word	0x50040300
 800450c:	50040100 	.word	0x50040100
 8004510:	50040000 	.word	0x50040000
 8004514:	08005147 	.word	0x08005147
 8004518:	0800521f 	.word	0x0800521f
 800451c:	0800523b 	.word	0x0800523b

08004520 <HAL_ADC_Stop_DMA>:
  *         For multimode, the dedicated HAL_ADCEx_MultiModeStop_DMA() API must be used.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	b084      	sub	sp, #16
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800452e:	2b01      	cmp	r3, #1
 8004530:	d101      	bne.n	8004536 <HAL_ADC_Stop_DMA+0x16>
 8004532:	2302      	movs	r3, #2
 8004534:	e051      	b.n	80045da <HAL_ADC_Stop_DMA+0xba>
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	2201      	movs	r2, #1
 800453a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800453e:	2103      	movs	r1, #3
 8004540:	6878      	ldr	r0, [r7, #4]
 8004542:	f000 fc5f 	bl	8004e04 <ADC_ConversionStop>
 8004546:	4603      	mov	r3, r0
 8004548:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800454a:	7bfb      	ldrb	r3, [r7, #15]
 800454c:	2b00      	cmp	r3, #0
 800454e:	d13f      	bne.n	80045d0 <HAL_ADC_Stop_DMA+0xb0>
  {
    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	68da      	ldr	r2, [r3, #12]
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f022 0201 	bic.w	r2, r2, #1
 800455e:	60da      	str	r2, [r3, #12]

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004564:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004568:	b2db      	uxtb	r3, r3
 800456a:	2b02      	cmp	r3, #2
 800456c:	d10f      	bne.n	800458e <HAL_ADC_Stop_DMA+0x6e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004572:	4618      	mov	r0, r3
 8004574:	f001 f970 	bl	8005858 <HAL_DMA_Abort>
 8004578:	4603      	mov	r3, r0
 800457a:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 800457c:	7bfb      	ldrb	r3, [r7, #15]
 800457e:	2b00      	cmp	r3, #0
 8004580:	d005      	beq.n	800458e <HAL_ADC_Stop_DMA+0x6e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004586:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	685a      	ldr	r2, [r3, #4]
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f022 0210 	bic.w	r2, r2, #16
 800459c:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 800459e:	7bfb      	ldrb	r3, [r7, #15]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d105      	bne.n	80045b0 <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = ADC_Disable(hadc);
 80045a4:	6878      	ldr	r0, [r7, #4]
 80045a6:	f000 fd6f 	bl	8005088 <ADC_Disable>
 80045aa:	4603      	mov	r3, r0
 80045ac:	73fb      	strb	r3, [r7, #15]
 80045ae:	e002      	b.n	80045b6 <HAL_ADC_Stop_DMA+0x96>
    }
    else
    {
      (void)ADC_Disable(hadc);
 80045b0:	6878      	ldr	r0, [r7, #4]
 80045b2:	f000 fd69 	bl	8005088 <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80045b6:	7bfb      	ldrb	r3, [r7, #15]
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d109      	bne.n	80045d0 <HAL_ADC_Stop_DMA+0xb0>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045c0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80045c4:	f023 0301 	bic.w	r3, r3, #1
 80045c8:	f043 0201 	orr.w	r2, r3, #1
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	655a      	str	r2, [r3, #84]	; 0x54
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2200      	movs	r2, #0
 80045d4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80045d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80045da:	4618      	mov	r0, r3
 80045dc:	3710      	adds	r7, #16
 80045de:	46bd      	mov	sp, r7
 80045e0:	bd80      	pop	{r7, pc}

080045e2 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80045e2:	b480      	push	{r7}
 80045e4:	b083      	sub	sp, #12
 80045e6:	af00      	add	r7, sp, #0
 80045e8:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80045ea:	bf00      	nop
 80045ec:	370c      	adds	r7, #12
 80045ee:	46bd      	mov	sp, r7
 80045f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f4:	4770      	bx	lr

080045f6 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80045f6:	b480      	push	{r7}
 80045f8:	b083      	sub	sp, #12
 80045fa:	af00      	add	r7, sp, #0
 80045fc:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80045fe:	bf00      	nop
 8004600:	370c      	adds	r7, #12
 8004602:	46bd      	mov	sp, r7
 8004604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004608:	4770      	bx	lr
	...

0800460c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	b0b6      	sub	sp, #216	; 0xd8
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
 8004614:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004616:	2300      	movs	r3, #0
 8004618:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800461c:	2300      	movs	r3, #0
 800461e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004626:	2b01      	cmp	r3, #1
 8004628:	d101      	bne.n	800462e <HAL_ADC_ConfigChannel+0x22>
 800462a:	2302      	movs	r3, #2
 800462c:	e3d5      	b.n	8004dda <HAL_ADC_ConfigChannel+0x7ce>
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	2201      	movs	r2, #1
 8004632:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	4618      	mov	r0, r3
 800463c:	f7ff fd32 	bl	80040a4 <LL_ADC_REG_IsConversionOngoing>
 8004640:	4603      	mov	r3, r0
 8004642:	2b00      	cmp	r3, #0
 8004644:	f040 83ba 	bne.w	8004dbc <HAL_ADC_ConfigChannel+0x7b0>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	685b      	ldr	r3, [r3, #4]
 800464c:	2b05      	cmp	r3, #5
 800464e:	d824      	bhi.n	800469a <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	685b      	ldr	r3, [r3, #4]
 8004654:	3b02      	subs	r3, #2
 8004656:	2b03      	cmp	r3, #3
 8004658:	d81b      	bhi.n	8004692 <HAL_ADC_ConfigChannel+0x86>
 800465a:	a201      	add	r2, pc, #4	; (adr r2, 8004660 <HAL_ADC_ConfigChannel+0x54>)
 800465c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004660:	08004671 	.word	0x08004671
 8004664:	08004679 	.word	0x08004679
 8004668:	08004681 	.word	0x08004681
 800466c:	08004689 	.word	0x08004689
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8004670:	683b      	ldr	r3, [r7, #0]
 8004672:	220c      	movs	r2, #12
 8004674:	605a      	str	r2, [r3, #4]
          break;
 8004676:	e011      	b.n	800469c <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	2212      	movs	r2, #18
 800467c:	605a      	str	r2, [r3, #4]
          break;
 800467e:	e00d      	b.n	800469c <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	2218      	movs	r2, #24
 8004684:	605a      	str	r2, [r3, #4]
          break;
 8004686:	e009      	b.n	800469c <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8004688:	683b      	ldr	r3, [r7, #0]
 800468a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800468e:	605a      	str	r2, [r3, #4]
          break;
 8004690:	e004      	b.n	800469c <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	2206      	movs	r2, #6
 8004696:	605a      	str	r2, [r3, #4]
          break;
 8004698:	e000      	b.n	800469c <HAL_ADC_ConfigChannel+0x90>
      }
    }
 800469a:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	6818      	ldr	r0, [r3, #0]
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	6859      	ldr	r1, [r3, #4]
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	461a      	mov	r2, r3
 80046aa:	f7ff fbae 	bl	8003e0a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	4618      	mov	r0, r3
 80046b4:	f7ff fcf6 	bl	80040a4 <LL_ADC_REG_IsConversionOngoing>
 80046b8:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	4618      	mov	r0, r3
 80046c2:	f7ff fd16 	bl	80040f2 <LL_ADC_INJ_IsConversionOngoing>
 80046c6:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80046ca:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	f040 81c1 	bne.w	8004a56 <HAL_ADC_ConfigChannel+0x44a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80046d4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80046d8:	2b00      	cmp	r3, #0
 80046da:	f040 81bc 	bne.w	8004a56 <HAL_ADC_ConfigChannel+0x44a>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	689b      	ldr	r3, [r3, #8]
 80046e2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80046e6:	d10f      	bne.n	8004708 <HAL_ADC_ConfigChannel+0xfc>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	6818      	ldr	r0, [r3, #0]
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	2200      	movs	r2, #0
 80046f2:	4619      	mov	r1, r3
 80046f4:	f7ff fbb5 	bl	8003e62 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8004700:	4618      	mov	r0, r3
 8004702:	f7ff fb5c 	bl	8003dbe <LL_ADC_SetSamplingTimeCommonConfig>
 8004706:	e00e      	b.n	8004726 <HAL_ADC_ConfigChannel+0x11a>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	6818      	ldr	r0, [r3, #0]
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	6819      	ldr	r1, [r3, #0]
 8004710:	683b      	ldr	r3, [r7, #0]
 8004712:	689b      	ldr	r3, [r3, #8]
 8004714:	461a      	mov	r2, r3
 8004716:	f7ff fba4 	bl	8003e62 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	2100      	movs	r1, #0
 8004720:	4618      	mov	r0, r3
 8004722:	f7ff fb4c 	bl	8003dbe <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	695a      	ldr	r2, [r3, #20]
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	68db      	ldr	r3, [r3, #12]
 8004730:	08db      	lsrs	r3, r3, #3
 8004732:	f003 0303 	and.w	r3, r3, #3
 8004736:	005b      	lsls	r3, r3, #1
 8004738:	fa02 f303 	lsl.w	r3, r2, r3
 800473c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	691b      	ldr	r3, [r3, #16]
 8004744:	2b04      	cmp	r3, #4
 8004746:	d00a      	beq.n	800475e <HAL_ADC_ConfigChannel+0x152>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6818      	ldr	r0, [r3, #0]
 800474c:	683b      	ldr	r3, [r7, #0]
 800474e:	6919      	ldr	r1, [r3, #16]
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	681a      	ldr	r2, [r3, #0]
 8004754:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004758:	f7ff fadc 	bl	8003d14 <LL_ADC_SetOffset>
 800475c:	e17b      	b.n	8004a56 <HAL_ADC_ConfigChannel+0x44a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	2100      	movs	r1, #0
 8004764:	4618      	mov	r0, r3
 8004766:	f7ff faf9 	bl	8003d5c <LL_ADC_GetOffsetChannel>
 800476a:	4603      	mov	r3, r0
 800476c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004770:	2b00      	cmp	r3, #0
 8004772:	d10a      	bne.n	800478a <HAL_ADC_ConfigChannel+0x17e>
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	2100      	movs	r1, #0
 800477a:	4618      	mov	r0, r3
 800477c:	f7ff faee 	bl	8003d5c <LL_ADC_GetOffsetChannel>
 8004780:	4603      	mov	r3, r0
 8004782:	0e9b      	lsrs	r3, r3, #26
 8004784:	f003 021f 	and.w	r2, r3, #31
 8004788:	e01e      	b.n	80047c8 <HAL_ADC_ConfigChannel+0x1bc>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	2100      	movs	r1, #0
 8004790:	4618      	mov	r0, r3
 8004792:	f7ff fae3 	bl	8003d5c <LL_ADC_GetOffsetChannel>
 8004796:	4603      	mov	r3, r0
 8004798:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800479c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80047a0:	fa93 f3a3 	rbit	r3, r3
 80047a4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80047a8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80047ac:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80047b0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d101      	bne.n	80047bc <HAL_ADC_ConfigChannel+0x1b0>
  {
    return 32U;
 80047b8:	2320      	movs	r3, #32
 80047ba:	e004      	b.n	80047c6 <HAL_ADC_ConfigChannel+0x1ba>
  }
  return __builtin_clz(value);
 80047bc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80047c0:	fab3 f383 	clz	r3, r3
 80047c4:	b2db      	uxtb	r3, r3
 80047c6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d105      	bne.n	80047e0 <HAL_ADC_ConfigChannel+0x1d4>
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	0e9b      	lsrs	r3, r3, #26
 80047da:	f003 031f 	and.w	r3, r3, #31
 80047de:	e018      	b.n	8004812 <HAL_ADC_ConfigChannel+0x206>
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047e8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80047ec:	fa93 f3a3 	rbit	r3, r3
 80047f0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 80047f4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80047f8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 80047fc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8004800:	2b00      	cmp	r3, #0
 8004802:	d101      	bne.n	8004808 <HAL_ADC_ConfigChannel+0x1fc>
    return 32U;
 8004804:	2320      	movs	r3, #32
 8004806:	e004      	b.n	8004812 <HAL_ADC_ConfigChannel+0x206>
  return __builtin_clz(value);
 8004808:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800480c:	fab3 f383 	clz	r3, r3
 8004810:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004812:	429a      	cmp	r2, r3
 8004814:	d106      	bne.n	8004824 <HAL_ADC_ConfigChannel+0x218>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	2200      	movs	r2, #0
 800481c:	2100      	movs	r1, #0
 800481e:	4618      	mov	r0, r3
 8004820:	f7ff fab2 	bl	8003d88 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	2101      	movs	r1, #1
 800482a:	4618      	mov	r0, r3
 800482c:	f7ff fa96 	bl	8003d5c <LL_ADC_GetOffsetChannel>
 8004830:	4603      	mov	r3, r0
 8004832:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004836:	2b00      	cmp	r3, #0
 8004838:	d10a      	bne.n	8004850 <HAL_ADC_ConfigChannel+0x244>
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	2101      	movs	r1, #1
 8004840:	4618      	mov	r0, r3
 8004842:	f7ff fa8b 	bl	8003d5c <LL_ADC_GetOffsetChannel>
 8004846:	4603      	mov	r3, r0
 8004848:	0e9b      	lsrs	r3, r3, #26
 800484a:	f003 021f 	and.w	r2, r3, #31
 800484e:	e01e      	b.n	800488e <HAL_ADC_ConfigChannel+0x282>
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	2101      	movs	r1, #1
 8004856:	4618      	mov	r0, r3
 8004858:	f7ff fa80 	bl	8003d5c <LL_ADC_GetOffsetChannel>
 800485c:	4603      	mov	r3, r0
 800485e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004862:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004866:	fa93 f3a3 	rbit	r3, r3
 800486a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 800486e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004872:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8004876:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800487a:	2b00      	cmp	r3, #0
 800487c:	d101      	bne.n	8004882 <HAL_ADC_ConfigChannel+0x276>
    return 32U;
 800487e:	2320      	movs	r3, #32
 8004880:	e004      	b.n	800488c <HAL_ADC_ConfigChannel+0x280>
  return __builtin_clz(value);
 8004882:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004886:	fab3 f383 	clz	r3, r3
 800488a:	b2db      	uxtb	r3, r3
 800488c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004896:	2b00      	cmp	r3, #0
 8004898:	d105      	bne.n	80048a6 <HAL_ADC_ConfigChannel+0x29a>
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	0e9b      	lsrs	r3, r3, #26
 80048a0:	f003 031f 	and.w	r3, r3, #31
 80048a4:	e018      	b.n	80048d8 <HAL_ADC_ConfigChannel+0x2cc>
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048ae:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80048b2:	fa93 f3a3 	rbit	r3, r3
 80048b6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 80048ba:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80048be:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 80048c2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d101      	bne.n	80048ce <HAL_ADC_ConfigChannel+0x2c2>
    return 32U;
 80048ca:	2320      	movs	r3, #32
 80048cc:	e004      	b.n	80048d8 <HAL_ADC_ConfigChannel+0x2cc>
  return __builtin_clz(value);
 80048ce:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80048d2:	fab3 f383 	clz	r3, r3
 80048d6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80048d8:	429a      	cmp	r2, r3
 80048da:	d106      	bne.n	80048ea <HAL_ADC_ConfigChannel+0x2de>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	2200      	movs	r2, #0
 80048e2:	2101      	movs	r1, #1
 80048e4:	4618      	mov	r0, r3
 80048e6:	f7ff fa4f 	bl	8003d88 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	2102      	movs	r1, #2
 80048f0:	4618      	mov	r0, r3
 80048f2:	f7ff fa33 	bl	8003d5c <LL_ADC_GetOffsetChannel>
 80048f6:	4603      	mov	r3, r0
 80048f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d10a      	bne.n	8004916 <HAL_ADC_ConfigChannel+0x30a>
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	2102      	movs	r1, #2
 8004906:	4618      	mov	r0, r3
 8004908:	f7ff fa28 	bl	8003d5c <LL_ADC_GetOffsetChannel>
 800490c:	4603      	mov	r3, r0
 800490e:	0e9b      	lsrs	r3, r3, #26
 8004910:	f003 021f 	and.w	r2, r3, #31
 8004914:	e01e      	b.n	8004954 <HAL_ADC_ConfigChannel+0x348>
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	2102      	movs	r1, #2
 800491c:	4618      	mov	r0, r3
 800491e:	f7ff fa1d 	bl	8003d5c <LL_ADC_GetOffsetChannel>
 8004922:	4603      	mov	r3, r0
 8004924:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004928:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800492c:	fa93 f3a3 	rbit	r3, r3
 8004930:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8004934:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004938:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 800493c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004940:	2b00      	cmp	r3, #0
 8004942:	d101      	bne.n	8004948 <HAL_ADC_ConfigChannel+0x33c>
    return 32U;
 8004944:	2320      	movs	r3, #32
 8004946:	e004      	b.n	8004952 <HAL_ADC_ConfigChannel+0x346>
  return __builtin_clz(value);
 8004948:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800494c:	fab3 f383 	clz	r3, r3
 8004950:	b2db      	uxtb	r3, r3
 8004952:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800495c:	2b00      	cmp	r3, #0
 800495e:	d105      	bne.n	800496c <HAL_ADC_ConfigChannel+0x360>
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	0e9b      	lsrs	r3, r3, #26
 8004966:	f003 031f 	and.w	r3, r3, #31
 800496a:	e016      	b.n	800499a <HAL_ADC_ConfigChannel+0x38e>
 800496c:	683b      	ldr	r3, [r7, #0]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004974:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004978:	fa93 f3a3 	rbit	r3, r3
 800497c:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 800497e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004980:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8004984:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004988:	2b00      	cmp	r3, #0
 800498a:	d101      	bne.n	8004990 <HAL_ADC_ConfigChannel+0x384>
    return 32U;
 800498c:	2320      	movs	r3, #32
 800498e:	e004      	b.n	800499a <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 8004990:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004994:	fab3 f383 	clz	r3, r3
 8004998:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800499a:	429a      	cmp	r2, r3
 800499c:	d106      	bne.n	80049ac <HAL_ADC_ConfigChannel+0x3a0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	2200      	movs	r2, #0
 80049a4:	2102      	movs	r1, #2
 80049a6:	4618      	mov	r0, r3
 80049a8:	f7ff f9ee 	bl	8003d88 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	2103      	movs	r1, #3
 80049b2:	4618      	mov	r0, r3
 80049b4:	f7ff f9d2 	bl	8003d5c <LL_ADC_GetOffsetChannel>
 80049b8:	4603      	mov	r3, r0
 80049ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d10a      	bne.n	80049d8 <HAL_ADC_ConfigChannel+0x3cc>
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	2103      	movs	r1, #3
 80049c8:	4618      	mov	r0, r3
 80049ca:	f7ff f9c7 	bl	8003d5c <LL_ADC_GetOffsetChannel>
 80049ce:	4603      	mov	r3, r0
 80049d0:	0e9b      	lsrs	r3, r3, #26
 80049d2:	f003 021f 	and.w	r2, r3, #31
 80049d6:	e017      	b.n	8004a08 <HAL_ADC_ConfigChannel+0x3fc>
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	2103      	movs	r1, #3
 80049de:	4618      	mov	r0, r3
 80049e0:	f7ff f9bc 	bl	8003d5c <LL_ADC_GetOffsetChannel>
 80049e4:	4603      	mov	r3, r0
 80049e6:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049e8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80049ea:	fa93 f3a3 	rbit	r3, r3
 80049ee:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 80049f0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80049f2:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 80049f4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d101      	bne.n	80049fe <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 80049fa:	2320      	movs	r3, #32
 80049fc:	e003      	b.n	8004a06 <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 80049fe:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004a00:	fab3 f383 	clz	r3, r3
 8004a04:	b2db      	uxtb	r3, r3
 8004a06:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004a08:	683b      	ldr	r3, [r7, #0]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d105      	bne.n	8004a20 <HAL_ADC_ConfigChannel+0x414>
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	0e9b      	lsrs	r3, r3, #26
 8004a1a:	f003 031f 	and.w	r3, r3, #31
 8004a1e:	e011      	b.n	8004a44 <HAL_ADC_ConfigChannel+0x438>
 8004a20:	683b      	ldr	r3, [r7, #0]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a26:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004a28:	fa93 f3a3 	rbit	r3, r3
 8004a2c:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8004a2e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004a30:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8004a32:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d101      	bne.n	8004a3c <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 8004a38:	2320      	movs	r3, #32
 8004a3a:	e003      	b.n	8004a44 <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 8004a3c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a3e:	fab3 f383 	clz	r3, r3
 8004a42:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004a44:	429a      	cmp	r2, r3
 8004a46:	d106      	bne.n	8004a56 <HAL_ADC_ConfigChannel+0x44a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	2200      	movs	r2, #0
 8004a4e:	2103      	movs	r1, #3
 8004a50:	4618      	mov	r0, r3
 8004a52:	f7ff f999 	bl	8003d88 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	f7ff fad4 	bl	8004008 <LL_ADC_IsEnabled>
 8004a60:	4603      	mov	r3, r0
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	f040 8140 	bne.w	8004ce8 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6818      	ldr	r0, [r3, #0]
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	6819      	ldr	r1, [r3, #0]
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	68db      	ldr	r3, [r3, #12]
 8004a74:	461a      	mov	r2, r3
 8004a76:	f7ff fa1f 	bl	8003eb8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	68db      	ldr	r3, [r3, #12]
 8004a7e:	4a8f      	ldr	r2, [pc, #572]	; (8004cbc <HAL_ADC_ConfigChannel+0x6b0>)
 8004a80:	4293      	cmp	r3, r2
 8004a82:	f040 8131 	bne.w	8004ce8 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004a8a:	683b      	ldr	r3, [r7, #0]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d10b      	bne.n	8004aae <HAL_ADC_ConfigChannel+0x4a2>
 8004a96:	683b      	ldr	r3, [r7, #0]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	0e9b      	lsrs	r3, r3, #26
 8004a9c:	3301      	adds	r3, #1
 8004a9e:	f003 031f 	and.w	r3, r3, #31
 8004aa2:	2b09      	cmp	r3, #9
 8004aa4:	bf94      	ite	ls
 8004aa6:	2301      	movls	r3, #1
 8004aa8:	2300      	movhi	r3, #0
 8004aaa:	b2db      	uxtb	r3, r3
 8004aac:	e019      	b.n	8004ae2 <HAL_ADC_ConfigChannel+0x4d6>
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ab4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004ab6:	fa93 f3a3 	rbit	r3, r3
 8004aba:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8004abc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004abe:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8004ac0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d101      	bne.n	8004aca <HAL_ADC_ConfigChannel+0x4be>
    return 32U;
 8004ac6:	2320      	movs	r3, #32
 8004ac8:	e003      	b.n	8004ad2 <HAL_ADC_ConfigChannel+0x4c6>
  return __builtin_clz(value);
 8004aca:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004acc:	fab3 f383 	clz	r3, r3
 8004ad0:	b2db      	uxtb	r3, r3
 8004ad2:	3301      	adds	r3, #1
 8004ad4:	f003 031f 	and.w	r3, r3, #31
 8004ad8:	2b09      	cmp	r3, #9
 8004ada:	bf94      	ite	ls
 8004adc:	2301      	movls	r3, #1
 8004ade:	2300      	movhi	r3, #0
 8004ae0:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d079      	beq.n	8004bda <HAL_ADC_ConfigChannel+0x5ce>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d107      	bne.n	8004b02 <HAL_ADC_ConfigChannel+0x4f6>
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	0e9b      	lsrs	r3, r3, #26
 8004af8:	3301      	adds	r3, #1
 8004afa:	069b      	lsls	r3, r3, #26
 8004afc:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004b00:	e015      	b.n	8004b2e <HAL_ADC_ConfigChannel+0x522>
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b08:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004b0a:	fa93 f3a3 	rbit	r3, r3
 8004b0e:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8004b10:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004b12:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8004b14:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d101      	bne.n	8004b1e <HAL_ADC_ConfigChannel+0x512>
    return 32U;
 8004b1a:	2320      	movs	r3, #32
 8004b1c:	e003      	b.n	8004b26 <HAL_ADC_ConfigChannel+0x51a>
  return __builtin_clz(value);
 8004b1e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004b20:	fab3 f383 	clz	r3, r3
 8004b24:	b2db      	uxtb	r3, r3
 8004b26:	3301      	adds	r3, #1
 8004b28:	069b      	lsls	r3, r3, #26
 8004b2a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d109      	bne.n	8004b4e <HAL_ADC_ConfigChannel+0x542>
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	0e9b      	lsrs	r3, r3, #26
 8004b40:	3301      	adds	r3, #1
 8004b42:	f003 031f 	and.w	r3, r3, #31
 8004b46:	2101      	movs	r1, #1
 8004b48:	fa01 f303 	lsl.w	r3, r1, r3
 8004b4c:	e017      	b.n	8004b7e <HAL_ADC_ConfigChannel+0x572>
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b54:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004b56:	fa93 f3a3 	rbit	r3, r3
 8004b5a:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8004b5c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004b5e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8004b60:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d101      	bne.n	8004b6a <HAL_ADC_ConfigChannel+0x55e>
    return 32U;
 8004b66:	2320      	movs	r3, #32
 8004b68:	e003      	b.n	8004b72 <HAL_ADC_ConfigChannel+0x566>
  return __builtin_clz(value);
 8004b6a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004b6c:	fab3 f383 	clz	r3, r3
 8004b70:	b2db      	uxtb	r3, r3
 8004b72:	3301      	adds	r3, #1
 8004b74:	f003 031f 	and.w	r3, r3, #31
 8004b78:	2101      	movs	r1, #1
 8004b7a:	fa01 f303 	lsl.w	r3, r1, r3
 8004b7e:	ea42 0103 	orr.w	r1, r2, r3
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d10a      	bne.n	8004ba4 <HAL_ADC_ConfigChannel+0x598>
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	0e9b      	lsrs	r3, r3, #26
 8004b94:	3301      	adds	r3, #1
 8004b96:	f003 021f 	and.w	r2, r3, #31
 8004b9a:	4613      	mov	r3, r2
 8004b9c:	005b      	lsls	r3, r3, #1
 8004b9e:	4413      	add	r3, r2
 8004ba0:	051b      	lsls	r3, r3, #20
 8004ba2:	e018      	b.n	8004bd6 <HAL_ADC_ConfigChannel+0x5ca>
 8004ba4:	683b      	ldr	r3, [r7, #0]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004baa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bac:	fa93 f3a3 	rbit	r3, r3
 8004bb0:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8004bb2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004bb4:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8004bb6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d101      	bne.n	8004bc0 <HAL_ADC_ConfigChannel+0x5b4>
    return 32U;
 8004bbc:	2320      	movs	r3, #32
 8004bbe:	e003      	b.n	8004bc8 <HAL_ADC_ConfigChannel+0x5bc>
  return __builtin_clz(value);
 8004bc0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004bc2:	fab3 f383 	clz	r3, r3
 8004bc6:	b2db      	uxtb	r3, r3
 8004bc8:	3301      	adds	r3, #1
 8004bca:	f003 021f 	and.w	r2, r3, #31
 8004bce:	4613      	mov	r3, r2
 8004bd0:	005b      	lsls	r3, r3, #1
 8004bd2:	4413      	add	r3, r2
 8004bd4:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004bd6:	430b      	orrs	r3, r1
 8004bd8:	e081      	b.n	8004cde <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d107      	bne.n	8004bf6 <HAL_ADC_ConfigChannel+0x5ea>
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	0e9b      	lsrs	r3, r3, #26
 8004bec:	3301      	adds	r3, #1
 8004bee:	069b      	lsls	r3, r3, #26
 8004bf0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004bf4:	e015      	b.n	8004c22 <HAL_ADC_ConfigChannel+0x616>
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bfe:	fa93 f3a3 	rbit	r3, r3
 8004c02:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8004c04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c06:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8004c08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d101      	bne.n	8004c12 <HAL_ADC_ConfigChannel+0x606>
    return 32U;
 8004c0e:	2320      	movs	r3, #32
 8004c10:	e003      	b.n	8004c1a <HAL_ADC_ConfigChannel+0x60e>
  return __builtin_clz(value);
 8004c12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c14:	fab3 f383 	clz	r3, r3
 8004c18:	b2db      	uxtb	r3, r3
 8004c1a:	3301      	adds	r3, #1
 8004c1c:	069b      	lsls	r3, r3, #26
 8004c1e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004c22:	683b      	ldr	r3, [r7, #0]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d109      	bne.n	8004c42 <HAL_ADC_ConfigChannel+0x636>
 8004c2e:	683b      	ldr	r3, [r7, #0]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	0e9b      	lsrs	r3, r3, #26
 8004c34:	3301      	adds	r3, #1
 8004c36:	f003 031f 	and.w	r3, r3, #31
 8004c3a:	2101      	movs	r1, #1
 8004c3c:	fa01 f303 	lsl.w	r3, r1, r3
 8004c40:	e017      	b.n	8004c72 <HAL_ADC_ConfigChannel+0x666>
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c48:	6a3b      	ldr	r3, [r7, #32]
 8004c4a:	fa93 f3a3 	rbit	r3, r3
 8004c4e:	61fb      	str	r3, [r7, #28]
  return result;
 8004c50:	69fb      	ldr	r3, [r7, #28]
 8004c52:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8004c54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d101      	bne.n	8004c5e <HAL_ADC_ConfigChannel+0x652>
    return 32U;
 8004c5a:	2320      	movs	r3, #32
 8004c5c:	e003      	b.n	8004c66 <HAL_ADC_ConfigChannel+0x65a>
  return __builtin_clz(value);
 8004c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c60:	fab3 f383 	clz	r3, r3
 8004c64:	b2db      	uxtb	r3, r3
 8004c66:	3301      	adds	r3, #1
 8004c68:	f003 031f 	and.w	r3, r3, #31
 8004c6c:	2101      	movs	r1, #1
 8004c6e:	fa01 f303 	lsl.w	r3, r1, r3
 8004c72:	ea42 0103 	orr.w	r1, r2, r3
 8004c76:	683b      	ldr	r3, [r7, #0]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d10d      	bne.n	8004c9e <HAL_ADC_ConfigChannel+0x692>
 8004c82:	683b      	ldr	r3, [r7, #0]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	0e9b      	lsrs	r3, r3, #26
 8004c88:	3301      	adds	r3, #1
 8004c8a:	f003 021f 	and.w	r2, r3, #31
 8004c8e:	4613      	mov	r3, r2
 8004c90:	005b      	lsls	r3, r3, #1
 8004c92:	4413      	add	r3, r2
 8004c94:	3b1e      	subs	r3, #30
 8004c96:	051b      	lsls	r3, r3, #20
 8004c98:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004c9c:	e01e      	b.n	8004cdc <HAL_ADC_ConfigChannel+0x6d0>
 8004c9e:	683b      	ldr	r3, [r7, #0]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ca4:	697b      	ldr	r3, [r7, #20]
 8004ca6:	fa93 f3a3 	rbit	r3, r3
 8004caa:	613b      	str	r3, [r7, #16]
  return result;
 8004cac:	693b      	ldr	r3, [r7, #16]
 8004cae:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004cb0:	69bb      	ldr	r3, [r7, #24]
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d104      	bne.n	8004cc0 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8004cb6:	2320      	movs	r3, #32
 8004cb8:	e006      	b.n	8004cc8 <HAL_ADC_ConfigChannel+0x6bc>
 8004cba:	bf00      	nop
 8004cbc:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8004cc0:	69bb      	ldr	r3, [r7, #24]
 8004cc2:	fab3 f383 	clz	r3, r3
 8004cc6:	b2db      	uxtb	r3, r3
 8004cc8:	3301      	adds	r3, #1
 8004cca:	f003 021f 	and.w	r2, r3, #31
 8004cce:	4613      	mov	r3, r2
 8004cd0:	005b      	lsls	r3, r3, #1
 8004cd2:	4413      	add	r3, r2
 8004cd4:	3b1e      	subs	r3, #30
 8004cd6:	051b      	lsls	r3, r3, #20
 8004cd8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004cdc:	430b      	orrs	r3, r1
 8004cde:	683a      	ldr	r2, [r7, #0]
 8004ce0:	6892      	ldr	r2, [r2, #8]
 8004ce2:	4619      	mov	r1, r3
 8004ce4:	f7ff f8bd 	bl	8003e62 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004ce8:	683b      	ldr	r3, [r7, #0]
 8004cea:	681a      	ldr	r2, [r3, #0]
 8004cec:	4b3d      	ldr	r3, [pc, #244]	; (8004de4 <HAL_ADC_ConfigChannel+0x7d8>)
 8004cee:	4013      	ands	r3, r2
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d06c      	beq.n	8004dce <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004cf4:	483c      	ldr	r0, [pc, #240]	; (8004de8 <HAL_ADC_ConfigChannel+0x7dc>)
 8004cf6:	f7fe ffff 	bl	8003cf8 <LL_ADC_GetCommonPathInternalCh>
 8004cfa:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	4a3a      	ldr	r2, [pc, #232]	; (8004dec <HAL_ADC_ConfigChannel+0x7e0>)
 8004d04:	4293      	cmp	r3, r2
 8004d06:	d127      	bne.n	8004d58 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004d08:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004d0c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d121      	bne.n	8004d58 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	4a35      	ldr	r2, [pc, #212]	; (8004df0 <HAL_ADC_ConfigChannel+0x7e4>)
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d157      	bne.n	8004dce <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004d1e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004d22:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004d26:	4619      	mov	r1, r3
 8004d28:	482f      	ldr	r0, [pc, #188]	; (8004de8 <HAL_ADC_ConfigChannel+0x7dc>)
 8004d2a:	f7fe ffd2 	bl	8003cd2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004d2e:	4b31      	ldr	r3, [pc, #196]	; (8004df4 <HAL_ADC_ConfigChannel+0x7e8>)
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	099b      	lsrs	r3, r3, #6
 8004d34:	4a30      	ldr	r2, [pc, #192]	; (8004df8 <HAL_ADC_ConfigChannel+0x7ec>)
 8004d36:	fba2 2303 	umull	r2, r3, r2, r3
 8004d3a:	099b      	lsrs	r3, r3, #6
 8004d3c:	1c5a      	adds	r2, r3, #1
 8004d3e:	4613      	mov	r3, r2
 8004d40:	005b      	lsls	r3, r3, #1
 8004d42:	4413      	add	r3, r2
 8004d44:	009b      	lsls	r3, r3, #2
 8004d46:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004d48:	e002      	b.n	8004d50 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	3b01      	subs	r3, #1
 8004d4e:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d1f9      	bne.n	8004d4a <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004d56:	e03a      	b.n	8004dce <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004d58:	683b      	ldr	r3, [r7, #0]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	4a27      	ldr	r2, [pc, #156]	; (8004dfc <HAL_ADC_ConfigChannel+0x7f0>)
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d113      	bne.n	8004d8a <HAL_ADC_ConfigChannel+0x77e>
 8004d62:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004d66:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d10d      	bne.n	8004d8a <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	4a1f      	ldr	r2, [pc, #124]	; (8004df0 <HAL_ADC_ConfigChannel+0x7e4>)
 8004d74:	4293      	cmp	r3, r2
 8004d76:	d12a      	bne.n	8004dce <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004d78:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004d7c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004d80:	4619      	mov	r1, r3
 8004d82:	4819      	ldr	r0, [pc, #100]	; (8004de8 <HAL_ADC_ConfigChannel+0x7dc>)
 8004d84:	f7fe ffa5 	bl	8003cd2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004d88:	e021      	b.n	8004dce <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	4a1c      	ldr	r2, [pc, #112]	; (8004e00 <HAL_ADC_ConfigChannel+0x7f4>)
 8004d90:	4293      	cmp	r3, r2
 8004d92:	d11c      	bne.n	8004dce <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004d94:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004d98:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d116      	bne.n	8004dce <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	4a12      	ldr	r2, [pc, #72]	; (8004df0 <HAL_ADC_ConfigChannel+0x7e4>)
 8004da6:	4293      	cmp	r3, r2
 8004da8:	d111      	bne.n	8004dce <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004daa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004dae:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004db2:	4619      	mov	r1, r3
 8004db4:	480c      	ldr	r0, [pc, #48]	; (8004de8 <HAL_ADC_ConfigChannel+0x7dc>)
 8004db6:	f7fe ff8c 	bl	8003cd2 <LL_ADC_SetCommonPathInternalCh>
 8004dba:	e008      	b.n	8004dce <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004dc0:	f043 0220 	orr.w	r2, r3, #32
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8004dc8:	2301      	movs	r3, #1
 8004dca:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8004dd6:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8004dda:	4618      	mov	r0, r3
 8004ddc:	37d8      	adds	r7, #216	; 0xd8
 8004dde:	46bd      	mov	sp, r7
 8004de0:	bd80      	pop	{r7, pc}
 8004de2:	bf00      	nop
 8004de4:	80080000 	.word	0x80080000
 8004de8:	50040300 	.word	0x50040300
 8004dec:	c7520000 	.word	0xc7520000
 8004df0:	50040000 	.word	0x50040000
 8004df4:	20000000 	.word	0x20000000
 8004df8:	053e2d63 	.word	0x053e2d63
 8004dfc:	cb840000 	.word	0xcb840000
 8004e00:	80000001 	.word	0x80000001

08004e04 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	b088      	sub	sp, #32
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
 8004e0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8004e0e:	2300      	movs	r3, #0
 8004e10:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	f7ff f942 	bl	80040a4 <LL_ADC_REG_IsConversionOngoing>
 8004e20:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	4618      	mov	r0, r3
 8004e28:	f7ff f963 	bl	80040f2 <LL_ADC_INJ_IsConversionOngoing>
 8004e2c:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8004e2e:	693b      	ldr	r3, [r7, #16]
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d103      	bne.n	8004e3c <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	f000 8098 	beq.w	8004f6c <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	68db      	ldr	r3, [r3, #12]
 8004e42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d02a      	beq.n	8004ea0 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	7e5b      	ldrb	r3, [r3, #25]
 8004e4e:	2b01      	cmp	r3, #1
 8004e50:	d126      	bne.n	8004ea0 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	7e1b      	ldrb	r3, [r3, #24]
 8004e56:	2b01      	cmp	r3, #1
 8004e58:	d122      	bne.n	8004ea0 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8004e5a:	2301      	movs	r3, #1
 8004e5c:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8004e5e:	e014      	b.n	8004e8a <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8004e60:	69fb      	ldr	r3, [r7, #28]
 8004e62:	4a45      	ldr	r2, [pc, #276]	; (8004f78 <ADC_ConversionStop+0x174>)
 8004e64:	4293      	cmp	r3, r2
 8004e66:	d90d      	bls.n	8004e84 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e6c:	f043 0210 	orr.w	r2, r3, #16
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e78:	f043 0201 	orr.w	r2, r3, #1
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8004e80:	2301      	movs	r3, #1
 8004e82:	e074      	b.n	8004f6e <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8004e84:	69fb      	ldr	r3, [r7, #28]
 8004e86:	3301      	adds	r3, #1
 8004e88:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e94:	2b40      	cmp	r3, #64	; 0x40
 8004e96:	d1e3      	bne.n	8004e60 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	2240      	movs	r2, #64	; 0x40
 8004e9e:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8004ea0:	69bb      	ldr	r3, [r7, #24]
 8004ea2:	2b02      	cmp	r3, #2
 8004ea4:	d014      	beq.n	8004ed0 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	4618      	mov	r0, r3
 8004eac:	f7ff f8fa 	bl	80040a4 <LL_ADC_REG_IsConversionOngoing>
 8004eb0:	4603      	mov	r3, r0
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d00c      	beq.n	8004ed0 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	4618      	mov	r0, r3
 8004ebc:	f7ff f8b7 	bl	800402e <LL_ADC_IsDisableOngoing>
 8004ec0:	4603      	mov	r3, r0
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d104      	bne.n	8004ed0 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	4618      	mov	r0, r3
 8004ecc:	f7ff f8d6 	bl	800407c <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8004ed0:	69bb      	ldr	r3, [r7, #24]
 8004ed2:	2b01      	cmp	r3, #1
 8004ed4:	d014      	beq.n	8004f00 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	4618      	mov	r0, r3
 8004edc:	f7ff f909 	bl	80040f2 <LL_ADC_INJ_IsConversionOngoing>
 8004ee0:	4603      	mov	r3, r0
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d00c      	beq.n	8004f00 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	4618      	mov	r0, r3
 8004eec:	f7ff f89f 	bl	800402e <LL_ADC_IsDisableOngoing>
 8004ef0:	4603      	mov	r3, r0
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d104      	bne.n	8004f00 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	4618      	mov	r0, r3
 8004efc:	f7ff f8e5 	bl	80040ca <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8004f00:	69bb      	ldr	r3, [r7, #24]
 8004f02:	2b02      	cmp	r3, #2
 8004f04:	d005      	beq.n	8004f12 <ADC_ConversionStop+0x10e>
 8004f06:	69bb      	ldr	r3, [r7, #24]
 8004f08:	2b03      	cmp	r3, #3
 8004f0a:	d105      	bne.n	8004f18 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8004f0c:	230c      	movs	r3, #12
 8004f0e:	617b      	str	r3, [r7, #20]
        break;
 8004f10:	e005      	b.n	8004f1e <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8004f12:	2308      	movs	r3, #8
 8004f14:	617b      	str	r3, [r7, #20]
        break;
 8004f16:	e002      	b.n	8004f1e <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8004f18:	2304      	movs	r3, #4
 8004f1a:	617b      	str	r3, [r7, #20]
        break;
 8004f1c:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8004f1e:	f7fe fe95 	bl	8003c4c <HAL_GetTick>
 8004f22:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8004f24:	e01b      	b.n	8004f5e <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8004f26:	f7fe fe91 	bl	8003c4c <HAL_GetTick>
 8004f2a:	4602      	mov	r2, r0
 8004f2c:	68bb      	ldr	r3, [r7, #8]
 8004f2e:	1ad3      	subs	r3, r2, r3
 8004f30:	2b05      	cmp	r3, #5
 8004f32:	d914      	bls.n	8004f5e <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	689a      	ldr	r2, [r3, #8]
 8004f3a:	697b      	ldr	r3, [r7, #20]
 8004f3c:	4013      	ands	r3, r2
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d00d      	beq.n	8004f5e <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f46:	f043 0210 	orr.w	r2, r3, #16
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f52:	f043 0201 	orr.w	r2, r3, #1
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8004f5a:	2301      	movs	r3, #1
 8004f5c:	e007      	b.n	8004f6e <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	689a      	ldr	r2, [r3, #8]
 8004f64:	697b      	ldr	r3, [r7, #20]
 8004f66:	4013      	ands	r3, r2
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d1dc      	bne.n	8004f26 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8004f6c:	2300      	movs	r3, #0
}
 8004f6e:	4618      	mov	r0, r3
 8004f70:	3720      	adds	r7, #32
 8004f72:	46bd      	mov	sp, r7
 8004f74:	bd80      	pop	{r7, pc}
 8004f76:	bf00      	nop
 8004f78:	a33fffff 	.word	0xa33fffff

08004f7c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004f7c:	b580      	push	{r7, lr}
 8004f7e:	b084      	sub	sp, #16
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8004f84:	2300      	movs	r3, #0
 8004f86:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	4618      	mov	r0, r3
 8004f8e:	f7ff f83b 	bl	8004008 <LL_ADC_IsEnabled>
 8004f92:	4603      	mov	r3, r0
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d169      	bne.n	800506c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	689a      	ldr	r2, [r3, #8]
 8004f9e:	4b36      	ldr	r3, [pc, #216]	; (8005078 <ADC_Enable+0xfc>)
 8004fa0:	4013      	ands	r3, r2
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d00d      	beq.n	8004fc2 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004faa:	f043 0210 	orr.w	r2, r3, #16
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fb6:	f043 0201 	orr.w	r2, r3, #1
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8004fbe:	2301      	movs	r3, #1
 8004fc0:	e055      	b.n	800506e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	f7fe fff6 	bl	8003fb8 <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8004fcc:	482b      	ldr	r0, [pc, #172]	; (800507c <ADC_Enable+0x100>)
 8004fce:	f7fe fe93 	bl	8003cf8 <LL_ADC_GetCommonPathInternalCh>
 8004fd2:	4603      	mov	r3, r0
 8004fd4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d013      	beq.n	8005004 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004fdc:	4b28      	ldr	r3, [pc, #160]	; (8005080 <ADC_Enable+0x104>)
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	099b      	lsrs	r3, r3, #6
 8004fe2:	4a28      	ldr	r2, [pc, #160]	; (8005084 <ADC_Enable+0x108>)
 8004fe4:	fba2 2303 	umull	r2, r3, r2, r3
 8004fe8:	099b      	lsrs	r3, r3, #6
 8004fea:	1c5a      	adds	r2, r3, #1
 8004fec:	4613      	mov	r3, r2
 8004fee:	005b      	lsls	r3, r3, #1
 8004ff0:	4413      	add	r3, r2
 8004ff2:	009b      	lsls	r3, r3, #2
 8004ff4:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8004ff6:	e002      	b.n	8004ffe <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8004ff8:	68bb      	ldr	r3, [r7, #8]
 8004ffa:	3b01      	subs	r3, #1
 8004ffc:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8004ffe:	68bb      	ldr	r3, [r7, #8]
 8005000:	2b00      	cmp	r3, #0
 8005002:	d1f9      	bne.n	8004ff8 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8005004:	f7fe fe22 	bl	8003c4c <HAL_GetTick>
 8005008:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800500a:	e028      	b.n	800505e <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	4618      	mov	r0, r3
 8005012:	f7fe fff9 	bl	8004008 <LL_ADC_IsEnabled>
 8005016:	4603      	mov	r3, r0
 8005018:	2b00      	cmp	r3, #0
 800501a:	d104      	bne.n	8005026 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	4618      	mov	r0, r3
 8005022:	f7fe ffc9 	bl	8003fb8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005026:	f7fe fe11 	bl	8003c4c <HAL_GetTick>
 800502a:	4602      	mov	r2, r0
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	1ad3      	subs	r3, r2, r3
 8005030:	2b02      	cmp	r3, #2
 8005032:	d914      	bls.n	800505e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	f003 0301 	and.w	r3, r3, #1
 800503e:	2b01      	cmp	r3, #1
 8005040:	d00d      	beq.n	800505e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005046:	f043 0210 	orr.w	r2, r3, #16
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005052:	f043 0201 	orr.w	r2, r3, #1
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800505a:	2301      	movs	r3, #1
 800505c:	e007      	b.n	800506e <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f003 0301 	and.w	r3, r3, #1
 8005068:	2b01      	cmp	r3, #1
 800506a:	d1cf      	bne.n	800500c <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800506c:	2300      	movs	r3, #0
}
 800506e:	4618      	mov	r0, r3
 8005070:	3710      	adds	r7, #16
 8005072:	46bd      	mov	sp, r7
 8005074:	bd80      	pop	{r7, pc}
 8005076:	bf00      	nop
 8005078:	8000003f 	.word	0x8000003f
 800507c:	50040300 	.word	0x50040300
 8005080:	20000000 	.word	0x20000000
 8005084:	053e2d63 	.word	0x053e2d63

08005088 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8005088:	b580      	push	{r7, lr}
 800508a:	b084      	sub	sp, #16
 800508c:	af00      	add	r7, sp, #0
 800508e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	4618      	mov	r0, r3
 8005096:	f7fe ffca 	bl	800402e <LL_ADC_IsDisableOngoing>
 800509a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	4618      	mov	r0, r3
 80050a2:	f7fe ffb1 	bl	8004008 <LL_ADC_IsEnabled>
 80050a6:	4603      	mov	r3, r0
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d047      	beq.n	800513c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d144      	bne.n	800513c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	689b      	ldr	r3, [r3, #8]
 80050b8:	f003 030d 	and.w	r3, r3, #13
 80050bc:	2b01      	cmp	r3, #1
 80050be:	d10c      	bne.n	80050da <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	4618      	mov	r0, r3
 80050c6:	f7fe ff8b 	bl	8003fe0 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	2203      	movs	r2, #3
 80050d0:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80050d2:	f7fe fdbb 	bl	8003c4c <HAL_GetTick>
 80050d6:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80050d8:	e029      	b.n	800512e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050de:	f043 0210 	orr.w	r2, r3, #16
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050ea:	f043 0201 	orr.w	r2, r3, #1
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 80050f2:	2301      	movs	r3, #1
 80050f4:	e023      	b.n	800513e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80050f6:	f7fe fda9 	bl	8003c4c <HAL_GetTick>
 80050fa:	4602      	mov	r2, r0
 80050fc:	68bb      	ldr	r3, [r7, #8]
 80050fe:	1ad3      	subs	r3, r2, r3
 8005100:	2b02      	cmp	r3, #2
 8005102:	d914      	bls.n	800512e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	689b      	ldr	r3, [r3, #8]
 800510a:	f003 0301 	and.w	r3, r3, #1
 800510e:	2b00      	cmp	r3, #0
 8005110:	d00d      	beq.n	800512e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005116:	f043 0210 	orr.w	r2, r3, #16
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005122:	f043 0201 	orr.w	r2, r3, #1
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800512a:	2301      	movs	r3, #1
 800512c:	e007      	b.n	800513e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	689b      	ldr	r3, [r3, #8]
 8005134:	f003 0301 	and.w	r3, r3, #1
 8005138:	2b00      	cmp	r3, #0
 800513a:	d1dc      	bne.n	80050f6 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800513c:	2300      	movs	r3, #0
}
 800513e:	4618      	mov	r0, r3
 8005140:	3710      	adds	r7, #16
 8005142:	46bd      	mov	sp, r7
 8005144:	bd80      	pop	{r7, pc}

08005146 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8005146:	b580      	push	{r7, lr}
 8005148:	b084      	sub	sp, #16
 800514a:	af00      	add	r7, sp, #0
 800514c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005152:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005158:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800515c:	2b00      	cmp	r3, #0
 800515e:	d14b      	bne.n	80051f8 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005164:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f003 0308 	and.w	r3, r3, #8
 8005176:	2b00      	cmp	r3, #0
 8005178:	d021      	beq.n	80051be <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	4618      	mov	r0, r3
 8005180:	f7fe fe30 	bl	8003de4 <LL_ADC_REG_IsTriggerSourceSWStart>
 8005184:	4603      	mov	r3, r0
 8005186:	2b00      	cmp	r3, #0
 8005188:	d032      	beq.n	80051f0 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	68db      	ldr	r3, [r3, #12]
 8005190:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005194:	2b00      	cmp	r3, #0
 8005196:	d12b      	bne.n	80051f0 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800519c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051a8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d11f      	bne.n	80051f0 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051b4:	f043 0201 	orr.w	r2, r3, #1
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	655a      	str	r2, [r3, #84]	; 0x54
 80051bc:	e018      	b.n	80051f0 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	68db      	ldr	r3, [r3, #12]
 80051c4:	f003 0302 	and.w	r3, r3, #2
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d111      	bne.n	80051f0 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051d0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051dc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d105      	bne.n	80051f0 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051e8:	f043 0201 	orr.w	r2, r3, #1
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80051f0:	68f8      	ldr	r0, [r7, #12]
 80051f2:	f7fe f8db 	bl	80033ac <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80051f6:	e00e      	b.n	8005216 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051fc:	f003 0310 	and.w	r3, r3, #16
 8005200:	2b00      	cmp	r3, #0
 8005202:	d003      	beq.n	800520c <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8005204:	68f8      	ldr	r0, [r7, #12]
 8005206:	f7ff f9f6 	bl	80045f6 <HAL_ADC_ErrorCallback>
}
 800520a:	e004      	b.n	8005216 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005210:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005212:	6878      	ldr	r0, [r7, #4]
 8005214:	4798      	blx	r3
}
 8005216:	bf00      	nop
 8005218:	3710      	adds	r7, #16
 800521a:	46bd      	mov	sp, r7
 800521c:	bd80      	pop	{r7, pc}

0800521e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800521e:	b580      	push	{r7, lr}
 8005220:	b084      	sub	sp, #16
 8005222:	af00      	add	r7, sp, #0
 8005224:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800522a:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800522c:	68f8      	ldr	r0, [r7, #12]
 800522e:	f7ff f9d8 	bl	80045e2 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005232:	bf00      	nop
 8005234:	3710      	adds	r7, #16
 8005236:	46bd      	mov	sp, r7
 8005238:	bd80      	pop	{r7, pc}

0800523a <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800523a:	b580      	push	{r7, lr}
 800523c:	b084      	sub	sp, #16
 800523e:	af00      	add	r7, sp, #0
 8005240:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005246:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800524c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005258:	f043 0204 	orr.w	r2, r3, #4
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8005260:	68f8      	ldr	r0, [r7, #12]
 8005262:	f7ff f9c8 	bl	80045f6 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005266:	bf00      	nop
 8005268:	3710      	adds	r7, #16
 800526a:	46bd      	mov	sp, r7
 800526c:	bd80      	pop	{r7, pc}

0800526e <LL_ADC_IsEnabled>:
{
 800526e:	b480      	push	{r7}
 8005270:	b083      	sub	sp, #12
 8005272:	af00      	add	r7, sp, #0
 8005274:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	689b      	ldr	r3, [r3, #8]
 800527a:	f003 0301 	and.w	r3, r3, #1
 800527e:	2b01      	cmp	r3, #1
 8005280:	d101      	bne.n	8005286 <LL_ADC_IsEnabled+0x18>
 8005282:	2301      	movs	r3, #1
 8005284:	e000      	b.n	8005288 <LL_ADC_IsEnabled+0x1a>
 8005286:	2300      	movs	r3, #0
}
 8005288:	4618      	mov	r0, r3
 800528a:	370c      	adds	r7, #12
 800528c:	46bd      	mov	sp, r7
 800528e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005292:	4770      	bx	lr

08005294 <LL_ADC_REG_IsConversionOngoing>:
{
 8005294:	b480      	push	{r7}
 8005296:	b083      	sub	sp, #12
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	689b      	ldr	r3, [r3, #8]
 80052a0:	f003 0304 	and.w	r3, r3, #4
 80052a4:	2b04      	cmp	r3, #4
 80052a6:	d101      	bne.n	80052ac <LL_ADC_REG_IsConversionOngoing+0x18>
 80052a8:	2301      	movs	r3, #1
 80052aa:	e000      	b.n	80052ae <LL_ADC_REG_IsConversionOngoing+0x1a>
 80052ac:	2300      	movs	r3, #0
}
 80052ae:	4618      	mov	r0, r3
 80052b0:	370c      	adds	r7, #12
 80052b2:	46bd      	mov	sp, r7
 80052b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b8:	4770      	bx	lr
	...

080052bc <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80052bc:	b590      	push	{r4, r7, lr}
 80052be:	b09f      	sub	sp, #124	; 0x7c
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	6078      	str	r0, [r7, #4]
 80052c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80052c6:	2300      	movs	r3, #0
 80052c8:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80052d2:	2b01      	cmp	r3, #1
 80052d4:	d101      	bne.n	80052da <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80052d6:	2302      	movs	r3, #2
 80052d8:	e089      	b.n	80053ee <HAL_ADCEx_MultiModeConfigChannel+0x132>
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2201      	movs	r2, #1
 80052de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 80052e2:	2300      	movs	r3, #0
 80052e4:	65fb      	str	r3, [r7, #92]	; 0x5c
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 80052e6:	2300      	movs	r3, #0
 80052e8:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	4a42      	ldr	r2, [pc, #264]	; (80053f8 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 80052f0:	4293      	cmp	r3, r2
 80052f2:	d102      	bne.n	80052fa <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80052f4:	4b41      	ldr	r3, [pc, #260]	; (80053fc <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80052f6:	60bb      	str	r3, [r7, #8]
 80052f8:	e001      	b.n	80052fe <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80052fa:	2300      	movs	r3, #0
 80052fc:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 80052fe:	68bb      	ldr	r3, [r7, #8]
 8005300:	2b00      	cmp	r3, #0
 8005302:	d10b      	bne.n	800531c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005308:	f043 0220 	orr.w	r2, r3, #32
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2200      	movs	r2, #0
 8005314:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8005318:	2301      	movs	r3, #1
 800531a:	e068      	b.n	80053ee <HAL_ADCEx_MultiModeConfigChannel+0x132>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 800531c:	68bb      	ldr	r3, [r7, #8]
 800531e:	4618      	mov	r0, r3
 8005320:	f7ff ffb8 	bl	8005294 <LL_ADC_REG_IsConversionOngoing>
 8005324:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	4618      	mov	r0, r3
 800532c:	f7ff ffb2 	bl	8005294 <LL_ADC_REG_IsConversionOngoing>
 8005330:	4603      	mov	r3, r0
 8005332:	2b00      	cmp	r3, #0
 8005334:	d14a      	bne.n	80053cc <HAL_ADCEx_MultiModeConfigChannel+0x110>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8005336:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005338:	2b00      	cmp	r3, #0
 800533a:	d147      	bne.n	80053cc <HAL_ADCEx_MultiModeConfigChannel+0x110>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800533c:	4b30      	ldr	r3, [pc, #192]	; (8005400 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 800533e:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	2b00      	cmp	r3, #0
 8005346:	d027      	beq.n	8005398 <HAL_ADCEx_MultiModeConfigChannel+0xdc>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8005348:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800534a:	689b      	ldr	r3, [r3, #8]
 800534c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005350:	683b      	ldr	r3, [r7, #0]
 8005352:	6859      	ldr	r1, [r3, #4]
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800535a:	035b      	lsls	r3, r3, #13
 800535c:	430b      	orrs	r3, r1
 800535e:	431a      	orrs	r2, r3
 8005360:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005362:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005364:	4824      	ldr	r0, [pc, #144]	; (80053f8 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8005366:	f7ff ff82 	bl	800526e <LL_ADC_IsEnabled>
 800536a:	4604      	mov	r4, r0
 800536c:	4823      	ldr	r0, [pc, #140]	; (80053fc <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800536e:	f7ff ff7e 	bl	800526e <LL_ADC_IsEnabled>
 8005372:	4603      	mov	r3, r0
 8005374:	4323      	orrs	r3, r4
 8005376:	2b00      	cmp	r3, #0
 8005378:	d132      	bne.n	80053e0 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800537a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800537c:	689b      	ldr	r3, [r3, #8]
 800537e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8005382:	f023 030f 	bic.w	r3, r3, #15
 8005386:	683a      	ldr	r2, [r7, #0]
 8005388:	6811      	ldr	r1, [r2, #0]
 800538a:	683a      	ldr	r2, [r7, #0]
 800538c:	6892      	ldr	r2, [r2, #8]
 800538e:	430a      	orrs	r2, r1
 8005390:	431a      	orrs	r2, r3
 8005392:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005394:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005396:	e023      	b.n	80053e0 <HAL_ADCEx_MultiModeConfigChannel+0x124>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8005398:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800539a:	689b      	ldr	r3, [r3, #8]
 800539c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80053a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053a2:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80053a4:	4814      	ldr	r0, [pc, #80]	; (80053f8 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 80053a6:	f7ff ff62 	bl	800526e <LL_ADC_IsEnabled>
 80053aa:	4604      	mov	r4, r0
 80053ac:	4813      	ldr	r0, [pc, #76]	; (80053fc <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80053ae:	f7ff ff5e 	bl	800526e <LL_ADC_IsEnabled>
 80053b2:	4603      	mov	r3, r0
 80053b4:	4323      	orrs	r3, r4
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d112      	bne.n	80053e0 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80053ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053bc:	689b      	ldr	r3, [r3, #8]
 80053be:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80053c2:	f023 030f 	bic.w	r3, r3, #15
 80053c6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80053c8:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80053ca:	e009      	b.n	80053e0 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053d0:	f043 0220 	orr.w	r2, r3, #32
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80053d8:	2301      	movs	r3, #1
 80053da:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 80053de:	e000      	b.n	80053e2 <HAL_ADCEx_MultiModeConfigChannel+0x126>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80053e0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	2200      	movs	r2, #0
 80053e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80053ea:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 80053ee:	4618      	mov	r0, r3
 80053f0:	377c      	adds	r7, #124	; 0x7c
 80053f2:	46bd      	mov	sp, r7
 80053f4:	bd90      	pop	{r4, r7, pc}
 80053f6:	bf00      	nop
 80053f8:	50040000 	.word	0x50040000
 80053fc:	50040100 	.word	0x50040100
 8005400:	50040300 	.word	0x50040300

08005404 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005404:	b480      	push	{r7}
 8005406:	b085      	sub	sp, #20
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	f003 0307 	and.w	r3, r3, #7
 8005412:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005414:	4b0c      	ldr	r3, [pc, #48]	; (8005448 <__NVIC_SetPriorityGrouping+0x44>)
 8005416:	68db      	ldr	r3, [r3, #12]
 8005418:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800541a:	68ba      	ldr	r2, [r7, #8]
 800541c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005420:	4013      	ands	r3, r2
 8005422:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005428:	68bb      	ldr	r3, [r7, #8]
 800542a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800542c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005430:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005434:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005436:	4a04      	ldr	r2, [pc, #16]	; (8005448 <__NVIC_SetPriorityGrouping+0x44>)
 8005438:	68bb      	ldr	r3, [r7, #8]
 800543a:	60d3      	str	r3, [r2, #12]
}
 800543c:	bf00      	nop
 800543e:	3714      	adds	r7, #20
 8005440:	46bd      	mov	sp, r7
 8005442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005446:	4770      	bx	lr
 8005448:	e000ed00 	.word	0xe000ed00

0800544c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800544c:	b480      	push	{r7}
 800544e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005450:	4b04      	ldr	r3, [pc, #16]	; (8005464 <__NVIC_GetPriorityGrouping+0x18>)
 8005452:	68db      	ldr	r3, [r3, #12]
 8005454:	0a1b      	lsrs	r3, r3, #8
 8005456:	f003 0307 	and.w	r3, r3, #7
}
 800545a:	4618      	mov	r0, r3
 800545c:	46bd      	mov	sp, r7
 800545e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005462:	4770      	bx	lr
 8005464:	e000ed00 	.word	0xe000ed00

08005468 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005468:	b480      	push	{r7}
 800546a:	b083      	sub	sp, #12
 800546c:	af00      	add	r7, sp, #0
 800546e:	4603      	mov	r3, r0
 8005470:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005472:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005476:	2b00      	cmp	r3, #0
 8005478:	db0b      	blt.n	8005492 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800547a:	79fb      	ldrb	r3, [r7, #7]
 800547c:	f003 021f 	and.w	r2, r3, #31
 8005480:	4907      	ldr	r1, [pc, #28]	; (80054a0 <__NVIC_EnableIRQ+0x38>)
 8005482:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005486:	095b      	lsrs	r3, r3, #5
 8005488:	2001      	movs	r0, #1
 800548a:	fa00 f202 	lsl.w	r2, r0, r2
 800548e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005492:	bf00      	nop
 8005494:	370c      	adds	r7, #12
 8005496:	46bd      	mov	sp, r7
 8005498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549c:	4770      	bx	lr
 800549e:	bf00      	nop
 80054a0:	e000e100 	.word	0xe000e100

080054a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80054a4:	b480      	push	{r7}
 80054a6:	b083      	sub	sp, #12
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	4603      	mov	r3, r0
 80054ac:	6039      	str	r1, [r7, #0]
 80054ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80054b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	db0a      	blt.n	80054ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80054b8:	683b      	ldr	r3, [r7, #0]
 80054ba:	b2da      	uxtb	r2, r3
 80054bc:	490c      	ldr	r1, [pc, #48]	; (80054f0 <__NVIC_SetPriority+0x4c>)
 80054be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054c2:	0112      	lsls	r2, r2, #4
 80054c4:	b2d2      	uxtb	r2, r2
 80054c6:	440b      	add	r3, r1
 80054c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80054cc:	e00a      	b.n	80054e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	b2da      	uxtb	r2, r3
 80054d2:	4908      	ldr	r1, [pc, #32]	; (80054f4 <__NVIC_SetPriority+0x50>)
 80054d4:	79fb      	ldrb	r3, [r7, #7]
 80054d6:	f003 030f 	and.w	r3, r3, #15
 80054da:	3b04      	subs	r3, #4
 80054dc:	0112      	lsls	r2, r2, #4
 80054de:	b2d2      	uxtb	r2, r2
 80054e0:	440b      	add	r3, r1
 80054e2:	761a      	strb	r2, [r3, #24]
}
 80054e4:	bf00      	nop
 80054e6:	370c      	adds	r7, #12
 80054e8:	46bd      	mov	sp, r7
 80054ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ee:	4770      	bx	lr
 80054f0:	e000e100 	.word	0xe000e100
 80054f4:	e000ed00 	.word	0xe000ed00

080054f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80054f8:	b480      	push	{r7}
 80054fa:	b089      	sub	sp, #36	; 0x24
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	60f8      	str	r0, [r7, #12]
 8005500:	60b9      	str	r1, [r7, #8]
 8005502:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	f003 0307 	and.w	r3, r3, #7
 800550a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800550c:	69fb      	ldr	r3, [r7, #28]
 800550e:	f1c3 0307 	rsb	r3, r3, #7
 8005512:	2b04      	cmp	r3, #4
 8005514:	bf28      	it	cs
 8005516:	2304      	movcs	r3, #4
 8005518:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800551a:	69fb      	ldr	r3, [r7, #28]
 800551c:	3304      	adds	r3, #4
 800551e:	2b06      	cmp	r3, #6
 8005520:	d902      	bls.n	8005528 <NVIC_EncodePriority+0x30>
 8005522:	69fb      	ldr	r3, [r7, #28]
 8005524:	3b03      	subs	r3, #3
 8005526:	e000      	b.n	800552a <NVIC_EncodePriority+0x32>
 8005528:	2300      	movs	r3, #0
 800552a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800552c:	f04f 32ff 	mov.w	r2, #4294967295
 8005530:	69bb      	ldr	r3, [r7, #24]
 8005532:	fa02 f303 	lsl.w	r3, r2, r3
 8005536:	43da      	mvns	r2, r3
 8005538:	68bb      	ldr	r3, [r7, #8]
 800553a:	401a      	ands	r2, r3
 800553c:	697b      	ldr	r3, [r7, #20]
 800553e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005540:	f04f 31ff 	mov.w	r1, #4294967295
 8005544:	697b      	ldr	r3, [r7, #20]
 8005546:	fa01 f303 	lsl.w	r3, r1, r3
 800554a:	43d9      	mvns	r1, r3
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005550:	4313      	orrs	r3, r2
         );
}
 8005552:	4618      	mov	r0, r3
 8005554:	3724      	adds	r7, #36	; 0x24
 8005556:	46bd      	mov	sp, r7
 8005558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555c:	4770      	bx	lr
	...

08005560 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005560:	b580      	push	{r7, lr}
 8005562:	b082      	sub	sp, #8
 8005564:	af00      	add	r7, sp, #0
 8005566:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	3b01      	subs	r3, #1
 800556c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005570:	d301      	bcc.n	8005576 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005572:	2301      	movs	r3, #1
 8005574:	e00f      	b.n	8005596 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005576:	4a0a      	ldr	r2, [pc, #40]	; (80055a0 <SysTick_Config+0x40>)
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	3b01      	subs	r3, #1
 800557c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800557e:	210f      	movs	r1, #15
 8005580:	f04f 30ff 	mov.w	r0, #4294967295
 8005584:	f7ff ff8e 	bl	80054a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005588:	4b05      	ldr	r3, [pc, #20]	; (80055a0 <SysTick_Config+0x40>)
 800558a:	2200      	movs	r2, #0
 800558c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800558e:	4b04      	ldr	r3, [pc, #16]	; (80055a0 <SysTick_Config+0x40>)
 8005590:	2207      	movs	r2, #7
 8005592:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005594:	2300      	movs	r3, #0
}
 8005596:	4618      	mov	r0, r3
 8005598:	3708      	adds	r7, #8
 800559a:	46bd      	mov	sp, r7
 800559c:	bd80      	pop	{r7, pc}
 800559e:	bf00      	nop
 80055a0:	e000e010 	.word	0xe000e010

080055a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b082      	sub	sp, #8
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80055ac:	6878      	ldr	r0, [r7, #4]
 80055ae:	f7ff ff29 	bl	8005404 <__NVIC_SetPriorityGrouping>
}
 80055b2:	bf00      	nop
 80055b4:	3708      	adds	r7, #8
 80055b6:	46bd      	mov	sp, r7
 80055b8:	bd80      	pop	{r7, pc}

080055ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80055ba:	b580      	push	{r7, lr}
 80055bc:	b086      	sub	sp, #24
 80055be:	af00      	add	r7, sp, #0
 80055c0:	4603      	mov	r3, r0
 80055c2:	60b9      	str	r1, [r7, #8]
 80055c4:	607a      	str	r2, [r7, #4]
 80055c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80055c8:	2300      	movs	r3, #0
 80055ca:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80055cc:	f7ff ff3e 	bl	800544c <__NVIC_GetPriorityGrouping>
 80055d0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80055d2:	687a      	ldr	r2, [r7, #4]
 80055d4:	68b9      	ldr	r1, [r7, #8]
 80055d6:	6978      	ldr	r0, [r7, #20]
 80055d8:	f7ff ff8e 	bl	80054f8 <NVIC_EncodePriority>
 80055dc:	4602      	mov	r2, r0
 80055de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80055e2:	4611      	mov	r1, r2
 80055e4:	4618      	mov	r0, r3
 80055e6:	f7ff ff5d 	bl	80054a4 <__NVIC_SetPriority>
}
 80055ea:	bf00      	nop
 80055ec:	3718      	adds	r7, #24
 80055ee:	46bd      	mov	sp, r7
 80055f0:	bd80      	pop	{r7, pc}

080055f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80055f2:	b580      	push	{r7, lr}
 80055f4:	b082      	sub	sp, #8
 80055f6:	af00      	add	r7, sp, #0
 80055f8:	4603      	mov	r3, r0
 80055fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80055fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005600:	4618      	mov	r0, r3
 8005602:	f7ff ff31 	bl	8005468 <__NVIC_EnableIRQ>
}
 8005606:	bf00      	nop
 8005608:	3708      	adds	r7, #8
 800560a:	46bd      	mov	sp, r7
 800560c:	bd80      	pop	{r7, pc}

0800560e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800560e:	b580      	push	{r7, lr}
 8005610:	b082      	sub	sp, #8
 8005612:	af00      	add	r7, sp, #0
 8005614:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005616:	6878      	ldr	r0, [r7, #4]
 8005618:	f7ff ffa2 	bl	8005560 <SysTick_Config>
 800561c:	4603      	mov	r3, r0
}
 800561e:	4618      	mov	r0, r3
 8005620:	3708      	adds	r7, #8
 8005622:	46bd      	mov	sp, r7
 8005624:	bd80      	pop	{r7, pc}
	...

08005628 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005628:	b480      	push	{r7}
 800562a:	b085      	sub	sp, #20
 800562c:	af00      	add	r7, sp, #0
 800562e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	2b00      	cmp	r3, #0
 8005634:	d101      	bne.n	800563a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005636:	2301      	movs	r3, #1
 8005638:	e098      	b.n	800576c <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	461a      	mov	r2, r3
 8005640:	4b4d      	ldr	r3, [pc, #308]	; (8005778 <HAL_DMA_Init+0x150>)
 8005642:	429a      	cmp	r2, r3
 8005644:	d80f      	bhi.n	8005666 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	461a      	mov	r2, r3
 800564c:	4b4b      	ldr	r3, [pc, #300]	; (800577c <HAL_DMA_Init+0x154>)
 800564e:	4413      	add	r3, r2
 8005650:	4a4b      	ldr	r2, [pc, #300]	; (8005780 <HAL_DMA_Init+0x158>)
 8005652:	fba2 2303 	umull	r2, r3, r2, r3
 8005656:	091b      	lsrs	r3, r3, #4
 8005658:	009a      	lsls	r2, r3, #2
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	4a48      	ldr	r2, [pc, #288]	; (8005784 <HAL_DMA_Init+0x15c>)
 8005662:	641a      	str	r2, [r3, #64]	; 0x40
 8005664:	e00e      	b.n	8005684 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	461a      	mov	r2, r3
 800566c:	4b46      	ldr	r3, [pc, #280]	; (8005788 <HAL_DMA_Init+0x160>)
 800566e:	4413      	add	r3, r2
 8005670:	4a43      	ldr	r2, [pc, #268]	; (8005780 <HAL_DMA_Init+0x158>)
 8005672:	fba2 2303 	umull	r2, r3, r2, r3
 8005676:	091b      	lsrs	r3, r3, #4
 8005678:	009a      	lsls	r2, r3, #2
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	4a42      	ldr	r2, [pc, #264]	; (800578c <HAL_DMA_Init+0x164>)
 8005682:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2202      	movs	r2, #2
 8005688:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800569a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800569e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80056a8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	691b      	ldr	r3, [r3, #16]
 80056ae:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80056b4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	699b      	ldr	r3, [r3, #24]
 80056ba:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80056c0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	6a1b      	ldr	r3, [r3, #32]
 80056c6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80056c8:	68fa      	ldr	r2, [r7, #12]
 80056ca:	4313      	orrs	r3, r2
 80056cc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	68fa      	ldr	r2, [r7, #12]
 80056d4:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	689b      	ldr	r3, [r3, #8]
 80056da:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80056de:	d039      	beq.n	8005754 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056e4:	4a27      	ldr	r2, [pc, #156]	; (8005784 <HAL_DMA_Init+0x15c>)
 80056e6:	4293      	cmp	r3, r2
 80056e8:	d11a      	bne.n	8005720 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80056ea:	4b29      	ldr	r3, [pc, #164]	; (8005790 <HAL_DMA_Init+0x168>)
 80056ec:	681a      	ldr	r2, [r3, #0]
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80056f2:	f003 031c 	and.w	r3, r3, #28
 80056f6:	210f      	movs	r1, #15
 80056f8:	fa01 f303 	lsl.w	r3, r1, r3
 80056fc:	43db      	mvns	r3, r3
 80056fe:	4924      	ldr	r1, [pc, #144]	; (8005790 <HAL_DMA_Init+0x168>)
 8005700:	4013      	ands	r3, r2
 8005702:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8005704:	4b22      	ldr	r3, [pc, #136]	; (8005790 <HAL_DMA_Init+0x168>)
 8005706:	681a      	ldr	r2, [r3, #0]
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	6859      	ldr	r1, [r3, #4]
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005710:	f003 031c 	and.w	r3, r3, #28
 8005714:	fa01 f303 	lsl.w	r3, r1, r3
 8005718:	491d      	ldr	r1, [pc, #116]	; (8005790 <HAL_DMA_Init+0x168>)
 800571a:	4313      	orrs	r3, r2
 800571c:	600b      	str	r3, [r1, #0]
 800571e:	e019      	b.n	8005754 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8005720:	4b1c      	ldr	r3, [pc, #112]	; (8005794 <HAL_DMA_Init+0x16c>)
 8005722:	681a      	ldr	r2, [r3, #0]
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005728:	f003 031c 	and.w	r3, r3, #28
 800572c:	210f      	movs	r1, #15
 800572e:	fa01 f303 	lsl.w	r3, r1, r3
 8005732:	43db      	mvns	r3, r3
 8005734:	4917      	ldr	r1, [pc, #92]	; (8005794 <HAL_DMA_Init+0x16c>)
 8005736:	4013      	ands	r3, r2
 8005738:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800573a:	4b16      	ldr	r3, [pc, #88]	; (8005794 <HAL_DMA_Init+0x16c>)
 800573c:	681a      	ldr	r2, [r3, #0]
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6859      	ldr	r1, [r3, #4]
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005746:	f003 031c 	and.w	r3, r3, #28
 800574a:	fa01 f303 	lsl.w	r3, r1, r3
 800574e:	4911      	ldr	r1, [pc, #68]	; (8005794 <HAL_DMA_Init+0x16c>)
 8005750:	4313      	orrs	r3, r2
 8005752:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2200      	movs	r2, #0
 8005758:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	2201      	movs	r2, #1
 800575e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	2200      	movs	r2, #0
 8005766:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800576a:	2300      	movs	r3, #0
}
 800576c:	4618      	mov	r0, r3
 800576e:	3714      	adds	r7, #20
 8005770:	46bd      	mov	sp, r7
 8005772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005776:	4770      	bx	lr
 8005778:	40020407 	.word	0x40020407
 800577c:	bffdfff8 	.word	0xbffdfff8
 8005780:	cccccccd 	.word	0xcccccccd
 8005784:	40020000 	.word	0x40020000
 8005788:	bffdfbf8 	.word	0xbffdfbf8
 800578c:	40020400 	.word	0x40020400
 8005790:	400200a8 	.word	0x400200a8
 8005794:	400204a8 	.word	0x400204a8

08005798 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005798:	b580      	push	{r7, lr}
 800579a:	b086      	sub	sp, #24
 800579c:	af00      	add	r7, sp, #0
 800579e:	60f8      	str	r0, [r7, #12]
 80057a0:	60b9      	str	r1, [r7, #8]
 80057a2:	607a      	str	r2, [r7, #4]
 80057a4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80057a6:	2300      	movs	r3, #0
 80057a8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80057b0:	2b01      	cmp	r3, #1
 80057b2:	d101      	bne.n	80057b8 <HAL_DMA_Start_IT+0x20>
 80057b4:	2302      	movs	r3, #2
 80057b6:	e04b      	b.n	8005850 <HAL_DMA_Start_IT+0xb8>
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	2201      	movs	r2, #1
 80057bc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80057c6:	b2db      	uxtb	r3, r3
 80057c8:	2b01      	cmp	r3, #1
 80057ca:	d13a      	bne.n	8005842 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	2202      	movs	r2, #2
 80057d0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	2200      	movs	r2, #0
 80057d8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	681a      	ldr	r2, [r3, #0]
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f022 0201 	bic.w	r2, r2, #1
 80057e8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	687a      	ldr	r2, [r7, #4]
 80057ee:	68b9      	ldr	r1, [r7, #8]
 80057f0:	68f8      	ldr	r0, [r7, #12]
 80057f2:	f000 f91e 	bl	8005a32 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d008      	beq.n	8005810 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	681a      	ldr	r2, [r3, #0]
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	f042 020e 	orr.w	r2, r2, #14
 800580c:	601a      	str	r2, [r3, #0]
 800580e:	e00f      	b.n	8005830 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	681a      	ldr	r2, [r3, #0]
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f022 0204 	bic.w	r2, r2, #4
 800581e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	681a      	ldr	r2, [r3, #0]
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f042 020a 	orr.w	r2, r2, #10
 800582e:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	681a      	ldr	r2, [r3, #0]
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f042 0201 	orr.w	r2, r2, #1
 800583e:	601a      	str	r2, [r3, #0]
 8005840:	e005      	b.n	800584e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	2200      	movs	r2, #0
 8005846:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800584a:	2302      	movs	r3, #2
 800584c:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800584e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005850:	4618      	mov	r0, r3
 8005852:	3718      	adds	r7, #24
 8005854:	46bd      	mov	sp, r7
 8005856:	bd80      	pop	{r7, pc}

08005858 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005858:	b480      	push	{r7}
 800585a:	b085      	sub	sp, #20
 800585c:	af00      	add	r7, sp, #0
 800585e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005860:	2300      	movs	r3, #0
 8005862:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800586a:	b2db      	uxtb	r3, r3
 800586c:	2b02      	cmp	r3, #2
 800586e:	d008      	beq.n	8005882 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2204      	movs	r2, #4
 8005874:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2200      	movs	r2, #0
 800587a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800587e:	2301      	movs	r3, #1
 8005880:	e022      	b.n	80058c8 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	681a      	ldr	r2, [r3, #0]
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f022 020e 	bic.w	r2, r2, #14
 8005890:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	681a      	ldr	r2, [r3, #0]
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f022 0201 	bic.w	r2, r2, #1
 80058a0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058a6:	f003 021c 	and.w	r2, r3, #28
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058ae:	2101      	movs	r1, #1
 80058b0:	fa01 f202 	lsl.w	r2, r1, r2
 80058b4:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	2201      	movs	r2, #1
 80058ba:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	2200      	movs	r2, #0
 80058c2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 80058c6:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80058c8:	4618      	mov	r0, r3
 80058ca:	3714      	adds	r7, #20
 80058cc:	46bd      	mov	sp, r7
 80058ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d2:	4770      	bx	lr

080058d4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b084      	sub	sp, #16
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058f0:	f003 031c 	and.w	r3, r3, #28
 80058f4:	2204      	movs	r2, #4
 80058f6:	409a      	lsls	r2, r3
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	4013      	ands	r3, r2
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d026      	beq.n	800594e <HAL_DMA_IRQHandler+0x7a>
 8005900:	68bb      	ldr	r3, [r7, #8]
 8005902:	f003 0304 	and.w	r3, r3, #4
 8005906:	2b00      	cmp	r3, #0
 8005908:	d021      	beq.n	800594e <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f003 0320 	and.w	r3, r3, #32
 8005914:	2b00      	cmp	r3, #0
 8005916:	d107      	bne.n	8005928 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	681a      	ldr	r2, [r3, #0]
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f022 0204 	bic.w	r2, r2, #4
 8005926:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800592c:	f003 021c 	and.w	r2, r3, #28
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005934:	2104      	movs	r1, #4
 8005936:	fa01 f202 	lsl.w	r2, r1, r2
 800593a:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005940:	2b00      	cmp	r3, #0
 8005942:	d071      	beq.n	8005a28 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005948:	6878      	ldr	r0, [r7, #4]
 800594a:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 800594c:	e06c      	b.n	8005a28 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005952:	f003 031c 	and.w	r3, r3, #28
 8005956:	2202      	movs	r2, #2
 8005958:	409a      	lsls	r2, r3
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	4013      	ands	r3, r2
 800595e:	2b00      	cmp	r3, #0
 8005960:	d02e      	beq.n	80059c0 <HAL_DMA_IRQHandler+0xec>
 8005962:	68bb      	ldr	r3, [r7, #8]
 8005964:	f003 0302 	and.w	r3, r3, #2
 8005968:	2b00      	cmp	r3, #0
 800596a:	d029      	beq.n	80059c0 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	f003 0320 	and.w	r3, r3, #32
 8005976:	2b00      	cmp	r3, #0
 8005978:	d10b      	bne.n	8005992 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	681a      	ldr	r2, [r3, #0]
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f022 020a 	bic.w	r2, r2, #10
 8005988:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	2201      	movs	r2, #1
 800598e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005996:	f003 021c 	and.w	r2, r3, #28
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800599e:	2102      	movs	r1, #2
 80059a0:	fa01 f202 	lsl.w	r2, r1, r2
 80059a4:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	2200      	movs	r2, #0
 80059aa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d038      	beq.n	8005a28 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059ba:	6878      	ldr	r0, [r7, #4]
 80059bc:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80059be:	e033      	b.n	8005a28 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059c4:	f003 031c 	and.w	r3, r3, #28
 80059c8:	2208      	movs	r2, #8
 80059ca:	409a      	lsls	r2, r3
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	4013      	ands	r3, r2
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d02a      	beq.n	8005a2a <HAL_DMA_IRQHandler+0x156>
 80059d4:	68bb      	ldr	r3, [r7, #8]
 80059d6:	f003 0308 	and.w	r3, r3, #8
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d025      	beq.n	8005a2a <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	681a      	ldr	r2, [r3, #0]
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f022 020e 	bic.w	r2, r2, #14
 80059ec:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059f2:	f003 021c 	and.w	r2, r3, #28
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059fa:	2101      	movs	r1, #1
 80059fc:	fa01 f202 	lsl.w	r2, r1, r2
 8005a00:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	2201      	movs	r2, #1
 8005a06:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2201      	movs	r2, #1
 8005a0c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2200      	movs	r2, #0
 8005a14:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d004      	beq.n	8005a2a <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a24:	6878      	ldr	r0, [r7, #4]
 8005a26:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005a28:	bf00      	nop
 8005a2a:	bf00      	nop
}
 8005a2c:	3710      	adds	r7, #16
 8005a2e:	46bd      	mov	sp, r7
 8005a30:	bd80      	pop	{r7, pc}

08005a32 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005a32:	b480      	push	{r7}
 8005a34:	b085      	sub	sp, #20
 8005a36:	af00      	add	r7, sp, #0
 8005a38:	60f8      	str	r0, [r7, #12]
 8005a3a:	60b9      	str	r1, [r7, #8]
 8005a3c:	607a      	str	r2, [r7, #4]
 8005a3e:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a44:	f003 021c 	and.w	r2, r3, #28
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a4c:	2101      	movs	r1, #1
 8005a4e:	fa01 f202 	lsl.w	r2, r1, r2
 8005a52:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	683a      	ldr	r2, [r7, #0]
 8005a5a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	689b      	ldr	r3, [r3, #8]
 8005a60:	2b10      	cmp	r3, #16
 8005a62:	d108      	bne.n	8005a76 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	687a      	ldr	r2, [r7, #4]
 8005a6a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	68ba      	ldr	r2, [r7, #8]
 8005a72:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005a74:	e007      	b.n	8005a86 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	68ba      	ldr	r2, [r7, #8]
 8005a7c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	687a      	ldr	r2, [r7, #4]
 8005a84:	60da      	str	r2, [r3, #12]
}
 8005a86:	bf00      	nop
 8005a88:	3714      	adds	r7, #20
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a90:	4770      	bx	lr
	...

08005a94 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005a94:	b480      	push	{r7}
 8005a96:	b087      	sub	sp, #28
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
 8005a9c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005aa2:	e14e      	b.n	8005d42 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	681a      	ldr	r2, [r3, #0]
 8005aa8:	2101      	movs	r1, #1
 8005aaa:	697b      	ldr	r3, [r7, #20]
 8005aac:	fa01 f303 	lsl.w	r3, r1, r3
 8005ab0:	4013      	ands	r3, r2
 8005ab2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	f000 8140 	beq.w	8005d3c <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005abc:	683b      	ldr	r3, [r7, #0]
 8005abe:	685b      	ldr	r3, [r3, #4]
 8005ac0:	f003 0303 	and.w	r3, r3, #3
 8005ac4:	2b01      	cmp	r3, #1
 8005ac6:	d005      	beq.n	8005ad4 <HAL_GPIO_Init+0x40>
 8005ac8:	683b      	ldr	r3, [r7, #0]
 8005aca:	685b      	ldr	r3, [r3, #4]
 8005acc:	f003 0303 	and.w	r3, r3, #3
 8005ad0:	2b02      	cmp	r3, #2
 8005ad2:	d130      	bne.n	8005b36 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	689b      	ldr	r3, [r3, #8]
 8005ad8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005ada:	697b      	ldr	r3, [r7, #20]
 8005adc:	005b      	lsls	r3, r3, #1
 8005ade:	2203      	movs	r2, #3
 8005ae0:	fa02 f303 	lsl.w	r3, r2, r3
 8005ae4:	43db      	mvns	r3, r3
 8005ae6:	693a      	ldr	r2, [r7, #16]
 8005ae8:	4013      	ands	r3, r2
 8005aea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	68da      	ldr	r2, [r3, #12]
 8005af0:	697b      	ldr	r3, [r7, #20]
 8005af2:	005b      	lsls	r3, r3, #1
 8005af4:	fa02 f303 	lsl.w	r3, r2, r3
 8005af8:	693a      	ldr	r2, [r7, #16]
 8005afa:	4313      	orrs	r3, r2
 8005afc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	693a      	ldr	r2, [r7, #16]
 8005b02:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	685b      	ldr	r3, [r3, #4]
 8005b08:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005b0a:	2201      	movs	r2, #1
 8005b0c:	697b      	ldr	r3, [r7, #20]
 8005b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8005b12:	43db      	mvns	r3, r3
 8005b14:	693a      	ldr	r2, [r7, #16]
 8005b16:	4013      	ands	r3, r2
 8005b18:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005b1a:	683b      	ldr	r3, [r7, #0]
 8005b1c:	685b      	ldr	r3, [r3, #4]
 8005b1e:	091b      	lsrs	r3, r3, #4
 8005b20:	f003 0201 	and.w	r2, r3, #1
 8005b24:	697b      	ldr	r3, [r7, #20]
 8005b26:	fa02 f303 	lsl.w	r3, r2, r3
 8005b2a:	693a      	ldr	r2, [r7, #16]
 8005b2c:	4313      	orrs	r3, r2
 8005b2e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	693a      	ldr	r2, [r7, #16]
 8005b34:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005b36:	683b      	ldr	r3, [r7, #0]
 8005b38:	685b      	ldr	r3, [r3, #4]
 8005b3a:	f003 0303 	and.w	r3, r3, #3
 8005b3e:	2b03      	cmp	r3, #3
 8005b40:	d017      	beq.n	8005b72 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	68db      	ldr	r3, [r3, #12]
 8005b46:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005b48:	697b      	ldr	r3, [r7, #20]
 8005b4a:	005b      	lsls	r3, r3, #1
 8005b4c:	2203      	movs	r2, #3
 8005b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8005b52:	43db      	mvns	r3, r3
 8005b54:	693a      	ldr	r2, [r7, #16]
 8005b56:	4013      	ands	r3, r2
 8005b58:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005b5a:	683b      	ldr	r3, [r7, #0]
 8005b5c:	689a      	ldr	r2, [r3, #8]
 8005b5e:	697b      	ldr	r3, [r7, #20]
 8005b60:	005b      	lsls	r3, r3, #1
 8005b62:	fa02 f303 	lsl.w	r3, r2, r3
 8005b66:	693a      	ldr	r2, [r7, #16]
 8005b68:	4313      	orrs	r3, r2
 8005b6a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	693a      	ldr	r2, [r7, #16]
 8005b70:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	685b      	ldr	r3, [r3, #4]
 8005b76:	f003 0303 	and.w	r3, r3, #3
 8005b7a:	2b02      	cmp	r3, #2
 8005b7c:	d123      	bne.n	8005bc6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005b7e:	697b      	ldr	r3, [r7, #20]
 8005b80:	08da      	lsrs	r2, r3, #3
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	3208      	adds	r2, #8
 8005b86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b8a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005b8c:	697b      	ldr	r3, [r7, #20]
 8005b8e:	f003 0307 	and.w	r3, r3, #7
 8005b92:	009b      	lsls	r3, r3, #2
 8005b94:	220f      	movs	r2, #15
 8005b96:	fa02 f303 	lsl.w	r3, r2, r3
 8005b9a:	43db      	mvns	r3, r3
 8005b9c:	693a      	ldr	r2, [r7, #16]
 8005b9e:	4013      	ands	r3, r2
 8005ba0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005ba2:	683b      	ldr	r3, [r7, #0]
 8005ba4:	691a      	ldr	r2, [r3, #16]
 8005ba6:	697b      	ldr	r3, [r7, #20]
 8005ba8:	f003 0307 	and.w	r3, r3, #7
 8005bac:	009b      	lsls	r3, r3, #2
 8005bae:	fa02 f303 	lsl.w	r3, r2, r3
 8005bb2:	693a      	ldr	r2, [r7, #16]
 8005bb4:	4313      	orrs	r3, r2
 8005bb6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005bb8:	697b      	ldr	r3, [r7, #20]
 8005bba:	08da      	lsrs	r2, r3, #3
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	3208      	adds	r2, #8
 8005bc0:	6939      	ldr	r1, [r7, #16]
 8005bc2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005bcc:	697b      	ldr	r3, [r7, #20]
 8005bce:	005b      	lsls	r3, r3, #1
 8005bd0:	2203      	movs	r2, #3
 8005bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8005bd6:	43db      	mvns	r3, r3
 8005bd8:	693a      	ldr	r2, [r7, #16]
 8005bda:	4013      	ands	r3, r2
 8005bdc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005bde:	683b      	ldr	r3, [r7, #0]
 8005be0:	685b      	ldr	r3, [r3, #4]
 8005be2:	f003 0203 	and.w	r2, r3, #3
 8005be6:	697b      	ldr	r3, [r7, #20]
 8005be8:	005b      	lsls	r3, r3, #1
 8005bea:	fa02 f303 	lsl.w	r3, r2, r3
 8005bee:	693a      	ldr	r2, [r7, #16]
 8005bf0:	4313      	orrs	r3, r2
 8005bf2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	693a      	ldr	r2, [r7, #16]
 8005bf8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005bfa:	683b      	ldr	r3, [r7, #0]
 8005bfc:	685b      	ldr	r3, [r3, #4]
 8005bfe:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	f000 809a 	beq.w	8005d3c <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005c08:	4b55      	ldr	r3, [pc, #340]	; (8005d60 <HAL_GPIO_Init+0x2cc>)
 8005c0a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c0c:	4a54      	ldr	r2, [pc, #336]	; (8005d60 <HAL_GPIO_Init+0x2cc>)
 8005c0e:	f043 0301 	orr.w	r3, r3, #1
 8005c12:	6613      	str	r3, [r2, #96]	; 0x60
 8005c14:	4b52      	ldr	r3, [pc, #328]	; (8005d60 <HAL_GPIO_Init+0x2cc>)
 8005c16:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c18:	f003 0301 	and.w	r3, r3, #1
 8005c1c:	60bb      	str	r3, [r7, #8]
 8005c1e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8005c20:	4a50      	ldr	r2, [pc, #320]	; (8005d64 <HAL_GPIO_Init+0x2d0>)
 8005c22:	697b      	ldr	r3, [r7, #20]
 8005c24:	089b      	lsrs	r3, r3, #2
 8005c26:	3302      	adds	r3, #2
 8005c28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005c2c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005c2e:	697b      	ldr	r3, [r7, #20]
 8005c30:	f003 0303 	and.w	r3, r3, #3
 8005c34:	009b      	lsls	r3, r3, #2
 8005c36:	220f      	movs	r2, #15
 8005c38:	fa02 f303 	lsl.w	r3, r2, r3
 8005c3c:	43db      	mvns	r3, r3
 8005c3e:	693a      	ldr	r2, [r7, #16]
 8005c40:	4013      	ands	r3, r2
 8005c42:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8005c4a:	d013      	beq.n	8005c74 <HAL_GPIO_Init+0x1e0>
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	4a46      	ldr	r2, [pc, #280]	; (8005d68 <HAL_GPIO_Init+0x2d4>)
 8005c50:	4293      	cmp	r3, r2
 8005c52:	d00d      	beq.n	8005c70 <HAL_GPIO_Init+0x1dc>
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	4a45      	ldr	r2, [pc, #276]	; (8005d6c <HAL_GPIO_Init+0x2d8>)
 8005c58:	4293      	cmp	r3, r2
 8005c5a:	d007      	beq.n	8005c6c <HAL_GPIO_Init+0x1d8>
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	4a44      	ldr	r2, [pc, #272]	; (8005d70 <HAL_GPIO_Init+0x2dc>)
 8005c60:	4293      	cmp	r3, r2
 8005c62:	d101      	bne.n	8005c68 <HAL_GPIO_Init+0x1d4>
 8005c64:	2303      	movs	r3, #3
 8005c66:	e006      	b.n	8005c76 <HAL_GPIO_Init+0x1e2>
 8005c68:	2307      	movs	r3, #7
 8005c6a:	e004      	b.n	8005c76 <HAL_GPIO_Init+0x1e2>
 8005c6c:	2302      	movs	r3, #2
 8005c6e:	e002      	b.n	8005c76 <HAL_GPIO_Init+0x1e2>
 8005c70:	2301      	movs	r3, #1
 8005c72:	e000      	b.n	8005c76 <HAL_GPIO_Init+0x1e2>
 8005c74:	2300      	movs	r3, #0
 8005c76:	697a      	ldr	r2, [r7, #20]
 8005c78:	f002 0203 	and.w	r2, r2, #3
 8005c7c:	0092      	lsls	r2, r2, #2
 8005c7e:	4093      	lsls	r3, r2
 8005c80:	693a      	ldr	r2, [r7, #16]
 8005c82:	4313      	orrs	r3, r2
 8005c84:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005c86:	4937      	ldr	r1, [pc, #220]	; (8005d64 <HAL_GPIO_Init+0x2d0>)
 8005c88:	697b      	ldr	r3, [r7, #20]
 8005c8a:	089b      	lsrs	r3, r3, #2
 8005c8c:	3302      	adds	r3, #2
 8005c8e:	693a      	ldr	r2, [r7, #16]
 8005c90:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005c94:	4b37      	ldr	r3, [pc, #220]	; (8005d74 <HAL_GPIO_Init+0x2e0>)
 8005c96:	689b      	ldr	r3, [r3, #8]
 8005c98:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	43db      	mvns	r3, r3
 8005c9e:	693a      	ldr	r2, [r7, #16]
 8005ca0:	4013      	ands	r3, r2
 8005ca2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005ca4:	683b      	ldr	r3, [r7, #0]
 8005ca6:	685b      	ldr	r3, [r3, #4]
 8005ca8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d003      	beq.n	8005cb8 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8005cb0:	693a      	ldr	r2, [r7, #16]
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	4313      	orrs	r3, r2
 8005cb6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005cb8:	4a2e      	ldr	r2, [pc, #184]	; (8005d74 <HAL_GPIO_Init+0x2e0>)
 8005cba:	693b      	ldr	r3, [r7, #16]
 8005cbc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005cbe:	4b2d      	ldr	r3, [pc, #180]	; (8005d74 <HAL_GPIO_Init+0x2e0>)
 8005cc0:	68db      	ldr	r3, [r3, #12]
 8005cc2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	43db      	mvns	r3, r3
 8005cc8:	693a      	ldr	r2, [r7, #16]
 8005cca:	4013      	ands	r3, r2
 8005ccc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005cce:	683b      	ldr	r3, [r7, #0]
 8005cd0:	685b      	ldr	r3, [r3, #4]
 8005cd2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d003      	beq.n	8005ce2 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8005cda:	693a      	ldr	r2, [r7, #16]
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	4313      	orrs	r3, r2
 8005ce0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005ce2:	4a24      	ldr	r2, [pc, #144]	; (8005d74 <HAL_GPIO_Init+0x2e0>)
 8005ce4:	693b      	ldr	r3, [r7, #16]
 8005ce6:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8005ce8:	4b22      	ldr	r3, [pc, #136]	; (8005d74 <HAL_GPIO_Init+0x2e0>)
 8005cea:	685b      	ldr	r3, [r3, #4]
 8005cec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	43db      	mvns	r3, r3
 8005cf2:	693a      	ldr	r2, [r7, #16]
 8005cf4:	4013      	ands	r3, r2
 8005cf6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005cf8:	683b      	ldr	r3, [r7, #0]
 8005cfa:	685b      	ldr	r3, [r3, #4]
 8005cfc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d003      	beq.n	8005d0c <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8005d04:	693a      	ldr	r2, [r7, #16]
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	4313      	orrs	r3, r2
 8005d0a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005d0c:	4a19      	ldr	r2, [pc, #100]	; (8005d74 <HAL_GPIO_Init+0x2e0>)
 8005d0e:	693b      	ldr	r3, [r7, #16]
 8005d10:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8005d12:	4b18      	ldr	r3, [pc, #96]	; (8005d74 <HAL_GPIO_Init+0x2e0>)
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	43db      	mvns	r3, r3
 8005d1c:	693a      	ldr	r2, [r7, #16]
 8005d1e:	4013      	ands	r3, r2
 8005d20:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	685b      	ldr	r3, [r3, #4]
 8005d26:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d003      	beq.n	8005d36 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8005d2e:	693a      	ldr	r2, [r7, #16]
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	4313      	orrs	r3, r2
 8005d34:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005d36:	4a0f      	ldr	r2, [pc, #60]	; (8005d74 <HAL_GPIO_Init+0x2e0>)
 8005d38:	693b      	ldr	r3, [r7, #16]
 8005d3a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005d3c:	697b      	ldr	r3, [r7, #20]
 8005d3e:	3301      	adds	r3, #1
 8005d40:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005d42:	683b      	ldr	r3, [r7, #0]
 8005d44:	681a      	ldr	r2, [r3, #0]
 8005d46:	697b      	ldr	r3, [r7, #20]
 8005d48:	fa22 f303 	lsr.w	r3, r2, r3
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	f47f aea9 	bne.w	8005aa4 <HAL_GPIO_Init+0x10>
  }
}
 8005d52:	bf00      	nop
 8005d54:	bf00      	nop
 8005d56:	371c      	adds	r7, #28
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5e:	4770      	bx	lr
 8005d60:	40021000 	.word	0x40021000
 8005d64:	40010000 	.word	0x40010000
 8005d68:	48000400 	.word	0x48000400
 8005d6c:	48000800 	.word	0x48000800
 8005d70:	48000c00 	.word	0x48000c00
 8005d74:	40010400 	.word	0x40010400

08005d78 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005d78:	b480      	push	{r7}
 8005d7a:	b085      	sub	sp, #20
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
 8005d80:	460b      	mov	r3, r1
 8005d82:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	691a      	ldr	r2, [r3, #16]
 8005d88:	887b      	ldrh	r3, [r7, #2]
 8005d8a:	4013      	ands	r3, r2
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d002      	beq.n	8005d96 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005d90:	2301      	movs	r3, #1
 8005d92:	73fb      	strb	r3, [r7, #15]
 8005d94:	e001      	b.n	8005d9a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005d96:	2300      	movs	r3, #0
 8005d98:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005d9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d9c:	4618      	mov	r0, r3
 8005d9e:	3714      	adds	r7, #20
 8005da0:	46bd      	mov	sp, r7
 8005da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da6:	4770      	bx	lr

08005da8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005da8:	b480      	push	{r7}
 8005daa:	b083      	sub	sp, #12
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	6078      	str	r0, [r7, #4]
 8005db0:	460b      	mov	r3, r1
 8005db2:	807b      	strh	r3, [r7, #2]
 8005db4:	4613      	mov	r3, r2
 8005db6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005db8:	787b      	ldrb	r3, [r7, #1]
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d003      	beq.n	8005dc6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005dbe:	887a      	ldrh	r2, [r7, #2]
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005dc4:	e002      	b.n	8005dcc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005dc6:	887a      	ldrh	r2, [r7, #2]
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005dcc:	bf00      	nop
 8005dce:	370c      	adds	r7, #12
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd6:	4770      	bx	lr

08005dd8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005dd8:	b480      	push	{r7}
 8005dda:	b085      	sub	sp, #20
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]
 8005de0:	460b      	mov	r3, r1
 8005de2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	695b      	ldr	r3, [r3, #20]
 8005de8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005dea:	887a      	ldrh	r2, [r7, #2]
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	4013      	ands	r3, r2
 8005df0:	041a      	lsls	r2, r3, #16
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	43d9      	mvns	r1, r3
 8005df6:	887b      	ldrh	r3, [r7, #2]
 8005df8:	400b      	ands	r3, r1
 8005dfa:	431a      	orrs	r2, r3
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	619a      	str	r2, [r3, #24]
}
 8005e00:	bf00      	nop
 8005e02:	3714      	adds	r7, #20
 8005e04:	46bd      	mov	sp, r7
 8005e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0a:	4770      	bx	lr

08005e0c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005e0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005e0e:	b08b      	sub	sp, #44	; 0x2c
 8005e10:	af06      	add	r7, sp, #24
 8005e12:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d101      	bne.n	8005e1e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005e1a:	2301      	movs	r3, #1
 8005e1c:	e109      	b.n	8006032 <HAL_PCD_Init+0x226>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	f893 32ad 	ldrb.w	r3, [r3, #685]	; 0x2ad
 8005e24:	b2db      	uxtb	r3, r3
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d106      	bne.n	8005e38 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	f883 22ac 	strb.w	r2, [r3, #684]	; 0x2ac

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005e32:	6878      	ldr	r0, [r7, #4]
 8005e34:	f008 fd84 	bl	800e940 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2203      	movs	r2, #3
 8005e3c:	f883 22ad 	strb.w	r2, [r3, #685]	; 0x2ad
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	4618      	mov	r0, r3
 8005e46:	f004 fc63 	bl	800a710 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	603b      	str	r3, [r7, #0]
 8005e50:	687e      	ldr	r6, [r7, #4]
 8005e52:	466d      	mov	r5, sp
 8005e54:	f106 0410 	add.w	r4, r6, #16
 8005e58:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005e5a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005e5c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005e60:	e885 0003 	stmia.w	r5, {r0, r1}
 8005e64:	1d33      	adds	r3, r6, #4
 8005e66:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005e68:	6838      	ldr	r0, [r7, #0]
 8005e6a:	f004 fc29 	bl	800a6c0 <USB_CoreInit>
 8005e6e:	4603      	mov	r3, r0
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d005      	beq.n	8005e80 <HAL_PCD_Init+0x74>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2202      	movs	r2, #2
 8005e78:	f883 22ad 	strb.w	r2, [r3, #685]	; 0x2ad
    return HAL_ERROR;
 8005e7c:	2301      	movs	r3, #1
 8005e7e:	e0d8      	b.n	8006032 <HAL_PCD_Init+0x226>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	2100      	movs	r1, #0
 8005e86:	4618      	mov	r0, r3
 8005e88:	f004 fc5d 	bl	800a746 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005e8c:	2300      	movs	r3, #0
 8005e8e:	73fb      	strb	r3, [r7, #15]
 8005e90:	e04d      	b.n	8005f2e <HAL_PCD_Init+0x122>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005e92:	7bfb      	ldrb	r3, [r7, #15]
 8005e94:	6879      	ldr	r1, [r7, #4]
 8005e96:	1c5a      	adds	r2, r3, #1
 8005e98:	4613      	mov	r3, r2
 8005e9a:	009b      	lsls	r3, r3, #2
 8005e9c:	4413      	add	r3, r2
 8005e9e:	00db      	lsls	r3, r3, #3
 8005ea0:	440b      	add	r3, r1
 8005ea2:	3305      	adds	r3, #5
 8005ea4:	2201      	movs	r2, #1
 8005ea6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005ea8:	7bfb      	ldrb	r3, [r7, #15]
 8005eaa:	6879      	ldr	r1, [r7, #4]
 8005eac:	1c5a      	adds	r2, r3, #1
 8005eae:	4613      	mov	r3, r2
 8005eb0:	009b      	lsls	r3, r3, #2
 8005eb2:	4413      	add	r3, r2
 8005eb4:	00db      	lsls	r3, r3, #3
 8005eb6:	440b      	add	r3, r1
 8005eb8:	3304      	adds	r3, #4
 8005eba:	7bfa      	ldrb	r2, [r7, #15]
 8005ebc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005ebe:	7bfa      	ldrb	r2, [r7, #15]
 8005ec0:	7bfb      	ldrb	r3, [r7, #15]
 8005ec2:	b298      	uxth	r0, r3
 8005ec4:	6879      	ldr	r1, [r7, #4]
 8005ec6:	4613      	mov	r3, r2
 8005ec8:	009b      	lsls	r3, r3, #2
 8005eca:	4413      	add	r3, r2
 8005ecc:	00db      	lsls	r3, r3, #3
 8005ece:	440b      	add	r3, r1
 8005ed0:	333a      	adds	r3, #58	; 0x3a
 8005ed2:	4602      	mov	r2, r0
 8005ed4:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005ed6:	7bfb      	ldrb	r3, [r7, #15]
 8005ed8:	6879      	ldr	r1, [r7, #4]
 8005eda:	1c5a      	adds	r2, r3, #1
 8005edc:	4613      	mov	r3, r2
 8005ede:	009b      	lsls	r3, r3, #2
 8005ee0:	4413      	add	r3, r2
 8005ee2:	00db      	lsls	r3, r3, #3
 8005ee4:	440b      	add	r3, r1
 8005ee6:	3307      	adds	r3, #7
 8005ee8:	2200      	movs	r2, #0
 8005eea:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005eec:	7bfa      	ldrb	r2, [r7, #15]
 8005eee:	6879      	ldr	r1, [r7, #4]
 8005ef0:	4613      	mov	r3, r2
 8005ef2:	009b      	lsls	r3, r3, #2
 8005ef4:	4413      	add	r3, r2
 8005ef6:	00db      	lsls	r3, r3, #3
 8005ef8:	440b      	add	r3, r1
 8005efa:	333c      	adds	r3, #60	; 0x3c
 8005efc:	2200      	movs	r2, #0
 8005efe:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005f00:	7bfa      	ldrb	r2, [r7, #15]
 8005f02:	6879      	ldr	r1, [r7, #4]
 8005f04:	4613      	mov	r3, r2
 8005f06:	009b      	lsls	r3, r3, #2
 8005f08:	4413      	add	r3, r2
 8005f0a:	00db      	lsls	r3, r3, #3
 8005f0c:	440b      	add	r3, r1
 8005f0e:	3340      	adds	r3, #64	; 0x40
 8005f10:	2200      	movs	r2, #0
 8005f12:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005f14:	7bfa      	ldrb	r2, [r7, #15]
 8005f16:	6879      	ldr	r1, [r7, #4]
 8005f18:	4613      	mov	r3, r2
 8005f1a:	009b      	lsls	r3, r3, #2
 8005f1c:	4413      	add	r3, r2
 8005f1e:	00db      	lsls	r3, r3, #3
 8005f20:	440b      	add	r3, r1
 8005f22:	3344      	adds	r3, #68	; 0x44
 8005f24:	2200      	movs	r2, #0
 8005f26:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005f28:	7bfb      	ldrb	r3, [r7, #15]
 8005f2a:	3301      	adds	r3, #1
 8005f2c:	73fb      	strb	r3, [r7, #15]
 8005f2e:	7bfa      	ldrb	r2, [r7, #15]
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	685b      	ldr	r3, [r3, #4]
 8005f34:	429a      	cmp	r2, r3
 8005f36:	d3ac      	bcc.n	8005e92 <HAL_PCD_Init+0x86>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005f38:	2300      	movs	r3, #0
 8005f3a:	73fb      	strb	r3, [r7, #15]
 8005f3c:	e044      	b.n	8005fc8 <HAL_PCD_Init+0x1bc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005f3e:	7bfa      	ldrb	r2, [r7, #15]
 8005f40:	6879      	ldr	r1, [r7, #4]
 8005f42:	4613      	mov	r3, r2
 8005f44:	009b      	lsls	r3, r3, #2
 8005f46:	4413      	add	r3, r2
 8005f48:	00db      	lsls	r3, r3, #3
 8005f4a:	440b      	add	r3, r1
 8005f4c:	f203 136d 	addw	r3, r3, #365	; 0x16d
 8005f50:	2200      	movs	r2, #0
 8005f52:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005f54:	7bfa      	ldrb	r2, [r7, #15]
 8005f56:	6879      	ldr	r1, [r7, #4]
 8005f58:	4613      	mov	r3, r2
 8005f5a:	009b      	lsls	r3, r3, #2
 8005f5c:	4413      	add	r3, r2
 8005f5e:	00db      	lsls	r3, r3, #3
 8005f60:	440b      	add	r3, r1
 8005f62:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 8005f66:	7bfa      	ldrb	r2, [r7, #15]
 8005f68:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005f6a:	7bfa      	ldrb	r2, [r7, #15]
 8005f6c:	6879      	ldr	r1, [r7, #4]
 8005f6e:	4613      	mov	r3, r2
 8005f70:	009b      	lsls	r3, r3, #2
 8005f72:	4413      	add	r3, r2
 8005f74:	00db      	lsls	r3, r3, #3
 8005f76:	440b      	add	r3, r1
 8005f78:	f203 136f 	addw	r3, r3, #367	; 0x16f
 8005f7c:	2200      	movs	r2, #0
 8005f7e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005f80:	7bfa      	ldrb	r2, [r7, #15]
 8005f82:	6879      	ldr	r1, [r7, #4]
 8005f84:	4613      	mov	r3, r2
 8005f86:	009b      	lsls	r3, r3, #2
 8005f88:	4413      	add	r3, r2
 8005f8a:	00db      	lsls	r3, r3, #3
 8005f8c:	440b      	add	r3, r1
 8005f8e:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8005f92:	2200      	movs	r2, #0
 8005f94:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005f96:	7bfa      	ldrb	r2, [r7, #15]
 8005f98:	6879      	ldr	r1, [r7, #4]
 8005f9a:	4613      	mov	r3, r2
 8005f9c:	009b      	lsls	r3, r3, #2
 8005f9e:	4413      	add	r3, r2
 8005fa0:	00db      	lsls	r3, r3, #3
 8005fa2:	440b      	add	r3, r1
 8005fa4:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8005fa8:	2200      	movs	r2, #0
 8005faa:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005fac:	7bfa      	ldrb	r2, [r7, #15]
 8005fae:	6879      	ldr	r1, [r7, #4]
 8005fb0:	4613      	mov	r3, r2
 8005fb2:	009b      	lsls	r3, r3, #2
 8005fb4:	4413      	add	r3, r2
 8005fb6:	00db      	lsls	r3, r3, #3
 8005fb8:	440b      	add	r3, r1
 8005fba:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005fc2:	7bfb      	ldrb	r3, [r7, #15]
 8005fc4:	3301      	adds	r3, #1
 8005fc6:	73fb      	strb	r3, [r7, #15]
 8005fc8:	7bfa      	ldrb	r2, [r7, #15]
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	685b      	ldr	r3, [r3, #4]
 8005fce:	429a      	cmp	r2, r3
 8005fd0:	d3b5      	bcc.n	8005f3e <HAL_PCD_Init+0x132>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	603b      	str	r3, [r7, #0]
 8005fd8:	687e      	ldr	r6, [r7, #4]
 8005fda:	466d      	mov	r5, sp
 8005fdc:	f106 0410 	add.w	r4, r6, #16
 8005fe0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005fe2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005fe4:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005fe8:	e885 0003 	stmia.w	r5, {r0, r1}
 8005fec:	1d33      	adds	r3, r6, #4
 8005fee:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005ff0:	6838      	ldr	r0, [r7, #0]
 8005ff2:	f004 fbb5 	bl	800a760 <USB_DevInit>
 8005ff6:	4603      	mov	r3, r0
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d005      	beq.n	8006008 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2202      	movs	r2, #2
 8006000:	f883 22ad 	strb.w	r2, [r3, #685]	; 0x2ad
    return HAL_ERROR;
 8006004:	2301      	movs	r3, #1
 8006006:	e014      	b.n	8006032 <HAL_PCD_Init+0x226>
  }

  hpcd->USB_Address = 0U;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2200      	movs	r2, #0
 800600c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  hpcd->State = HAL_PCD_STATE_READY;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2201      	movs	r2, #1
 8006014:	f883 22ad 	strb.w	r2, [r3, #685]	; 0x2ad

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	69db      	ldr	r3, [r3, #28]
 800601c:	2b01      	cmp	r3, #1
 800601e:	d102      	bne.n	8006026 <HAL_PCD_Init+0x21a>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8006020:	6878      	ldr	r0, [r7, #4]
 8006022:	f001 fc55 	bl	80078d0 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	4618      	mov	r0, r3
 800602c:	f006 fdc1 	bl	800cbb2 <USB_DevDisconnect>

  return HAL_OK;
 8006030:	2300      	movs	r3, #0
}
 8006032:	4618      	mov	r0, r3
 8006034:	3714      	adds	r7, #20
 8006036:	46bd      	mov	sp, r7
 8006038:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800603a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800603a:	b580      	push	{r7, lr}
 800603c:	b082      	sub	sp, #8
 800603e:	af00      	add	r7, sp, #0
 8006040:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	f893 32ac 	ldrb.w	r3, [r3, #684]	; 0x2ac
 8006048:	2b01      	cmp	r3, #1
 800604a:	d101      	bne.n	8006050 <HAL_PCD_Start+0x16>
 800604c:	2302      	movs	r3, #2
 800604e:	e012      	b.n	8006076 <HAL_PCD_Start+0x3c>
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2201      	movs	r2, #1
 8006054:	f883 22ac 	strb.w	r2, [r3, #684]	; 0x2ac
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	4618      	mov	r0, r3
 800605e:	f004 fb40 	bl	800a6e2 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	4618      	mov	r0, r3
 8006068:	f006 fd8c 	bl	800cb84 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2200      	movs	r2, #0
 8006070:	f883 22ac 	strb.w	r2, [r3, #684]	; 0x2ac

  return HAL_OK;
 8006074:	2300      	movs	r3, #0
}
 8006076:	4618      	mov	r0, r3
 8006078:	3708      	adds	r7, #8
 800607a:	46bd      	mov	sp, r7
 800607c:	bd80      	pop	{r7, pc}

0800607e <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800607e:	b580      	push	{r7, lr}
 8006080:	b084      	sub	sp, #16
 8006082:	af00      	add	r7, sp, #0
 8006084:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	4618      	mov	r0, r3
 800608c:	f006 fda6 	bl	800cbdc <USB_ReadInterrupts>
 8006090:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006098:	2b00      	cmp	r3, #0
 800609a:	d003      	beq.n	80060a4 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800609c:	6878      	ldr	r0, [r7, #4]
 800609e:	f000 fb3e 	bl	800671e <PCD_EP_ISR_Handler>

    return;
 80060a2:	e110      	b.n	80062c6 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d013      	beq.n	80060d6 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80060b6:	b29a      	uxth	r2, r3
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80060c0:	b292      	uxth	r2, r2
 80060c2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80060c6:	6878      	ldr	r0, [r7, #4]
 80060c8:	f008 fcf1 	bl	800eaae <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80060cc:	2100      	movs	r1, #0
 80060ce:	6878      	ldr	r0, [r7, #4]
 80060d0:	f000 f8fc 	bl	80062cc <HAL_PCD_SetAddress>

    return;
 80060d4:	e0f7      	b.n	80062c6 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d00c      	beq.n	80060fa <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80060e8:	b29a      	uxth	r2, r3
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80060f2:	b292      	uxth	r2, r2
 80060f4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 80060f8:	e0e5      	b.n	80062c6 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006100:	2b00      	cmp	r3, #0
 8006102:	d00c      	beq.n	800611e <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800610c:	b29a      	uxth	r2, r3
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006116:	b292      	uxth	r2, r2
 8006118:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 800611c:	e0d3      	b.n	80062c6 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006124:	2b00      	cmp	r3, #0
 8006126:	d034      	beq.n	8006192 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8006130:	b29a      	uxth	r2, r3
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	f022 0204 	bic.w	r2, r2, #4
 800613a:	b292      	uxth	r2, r2
 800613c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8006148:	b29a      	uxth	r2, r3
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	f022 0208 	bic.w	r2, r2, #8
 8006152:	b292      	uxth	r2, r2
 8006154:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    if (hpcd->LPM_State == LPM_L1)
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	f893 32e4 	ldrb.w	r3, [r3, #740]	; 0x2e4
 800615e:	2b01      	cmp	r3, #1
 8006160:	d107      	bne.n	8006172 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	2200      	movs	r2, #0
 8006166:	f883 22e4 	strb.w	r2, [r3, #740]	; 0x2e4
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800616a:	2100      	movs	r1, #0
 800616c:	6878      	ldr	r0, [r7, #4]
 800616e:	f008 ff4f 	bl	800f010 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8006172:	6878      	ldr	r0, [r7, #4]
 8006174:	f008 fcd4 	bl	800eb20 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8006180:	b29a      	uxth	r2, r3
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800618a:	b292      	uxth	r2, r2
 800618c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8006190:	e099      	b.n	80062c6 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006198:	2b00      	cmp	r3, #0
 800619a:	d027      	beq.n	80061ec <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80061a4:	b29a      	uxth	r2, r3
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	f042 0208 	orr.w	r2, r2, #8
 80061ae:	b292      	uxth	r2, r2
 80061b0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80061bc:	b29a      	uxth	r2, r3
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80061c6:	b292      	uxth	r2, r2
 80061c8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80061d4:	b29a      	uxth	r2, r3
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	f042 0204 	orr.w	r2, r2, #4
 80061de:	b292      	uxth	r2, r2
 80061e0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 80061e4:	6878      	ldr	r0, [r7, #4]
 80061e6:	f008 fc81 	bl	800eaec <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80061ea:	e06c      	b.n	80062c6 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d040      	beq.n	8006278 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80061fe:	b29a      	uxth	r2, r3
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006208:	b292      	uxth	r2, r2
 800620a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    if (hpcd->LPM_State == LPM_L0)
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	f893 32e4 	ldrb.w	r3, [r3, #740]	; 0x2e4
 8006214:	2b00      	cmp	r3, #0
 8006216:	d12b      	bne.n	8006270 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8006220:	b29a      	uxth	r2, r3
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	f042 0204 	orr.w	r2, r2, #4
 800622a:	b292      	uxth	r2, r2
 800622c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8006238:	b29a      	uxth	r2, r3
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f042 0208 	orr.w	r2, r2, #8
 8006242:	b292      	uxth	r2, r2
 8006244:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      hpcd->LPM_State = LPM_L1;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2201      	movs	r2, #1
 800624c:	f883 22e4 	strb.w	r2, [r3, #740]	; 0x2e4
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8006258:	b29b      	uxth	r3, r3
 800625a:	089b      	lsrs	r3, r3, #2
 800625c:	f003 023c 	and.w	r2, r3, #60	; 0x3c
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	f8c3 22e8 	str.w	r2, [r3, #744]	; 0x2e8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8006266:	2101      	movs	r1, #1
 8006268:	6878      	ldr	r0, [r7, #4]
 800626a:	f008 fed1 	bl	800f010 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 800626e:	e02a      	b.n	80062c6 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8006270:	6878      	ldr	r0, [r7, #4]
 8006272:	f008 fc3b 	bl	800eaec <HAL_PCD_SuspendCallback>
    return;
 8006276:	e026      	b.n	80062c6 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800627e:	2b00      	cmp	r3, #0
 8006280:	d00f      	beq.n	80062a2 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800628a:	b29a      	uxth	r2, r3
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8006294:	b292      	uxth	r2, r2
 8006296:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800629a:	6878      	ldr	r0, [r7, #4]
 800629c:	f008 fbf9 	bl	800ea92 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80062a0:	e011      	b.n	80062c6 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d00c      	beq.n	80062c6 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80062b4:	b29a      	uxth	r2, r3
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80062be:	b292      	uxth	r2, r2
 80062c0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 80062c4:	bf00      	nop
  }
}
 80062c6:	3710      	adds	r7, #16
 80062c8:	46bd      	mov	sp, r7
 80062ca:	bd80      	pop	{r7, pc}

080062cc <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	b082      	sub	sp, #8
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
 80062d4:	460b      	mov	r3, r1
 80062d6:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	f893 32ac 	ldrb.w	r3, [r3, #684]	; 0x2ac
 80062de:	2b01      	cmp	r3, #1
 80062e0:	d101      	bne.n	80062e6 <HAL_PCD_SetAddress+0x1a>
 80062e2:	2302      	movs	r3, #2
 80062e4:	e013      	b.n	800630e <HAL_PCD_SetAddress+0x42>
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	2201      	movs	r2, #1
 80062ea:	f883 22ac 	strb.w	r2, [r3, #684]	; 0x2ac
  hpcd->USB_Address = address;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	78fa      	ldrb	r2, [r7, #3]
 80062f2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	78fa      	ldrb	r2, [r7, #3]
 80062fc:	4611      	mov	r1, r2
 80062fe:	4618      	mov	r0, r3
 8006300:	f006 fc2c 	bl	800cb5c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2200      	movs	r2, #0
 8006308:	f883 22ac 	strb.w	r2, [r3, #684]	; 0x2ac

  return HAL_OK;
 800630c:	2300      	movs	r3, #0
}
 800630e:	4618      	mov	r0, r3
 8006310:	3708      	adds	r7, #8
 8006312:	46bd      	mov	sp, r7
 8006314:	bd80      	pop	{r7, pc}

08006316 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8006316:	b580      	push	{r7, lr}
 8006318:	b084      	sub	sp, #16
 800631a:	af00      	add	r7, sp, #0
 800631c:	6078      	str	r0, [r7, #4]
 800631e:	4608      	mov	r0, r1
 8006320:	4611      	mov	r1, r2
 8006322:	461a      	mov	r2, r3
 8006324:	4603      	mov	r3, r0
 8006326:	70fb      	strb	r3, [r7, #3]
 8006328:	460b      	mov	r3, r1
 800632a:	803b      	strh	r3, [r7, #0]
 800632c:	4613      	mov	r3, r2
 800632e:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8006330:	2300      	movs	r3, #0
 8006332:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006334:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006338:	2b00      	cmp	r3, #0
 800633a:	da0f      	bge.n	800635c <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800633c:	78fb      	ldrb	r3, [r7, #3]
 800633e:	f003 0307 	and.w	r3, r3, #7
 8006342:	1c5a      	adds	r2, r3, #1
 8006344:	4613      	mov	r3, r2
 8006346:	009b      	lsls	r3, r3, #2
 8006348:	4413      	add	r3, r2
 800634a:	00db      	lsls	r3, r3, #3
 800634c:	687a      	ldr	r2, [r7, #4]
 800634e:	4413      	add	r3, r2
 8006350:	3304      	adds	r3, #4
 8006352:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	2201      	movs	r2, #1
 8006358:	705a      	strb	r2, [r3, #1]
 800635a:	e00f      	b.n	800637c <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800635c:	78fb      	ldrb	r3, [r7, #3]
 800635e:	f003 0207 	and.w	r2, r3, #7
 8006362:	4613      	mov	r3, r2
 8006364:	009b      	lsls	r3, r3, #2
 8006366:	4413      	add	r3, r2
 8006368:	00db      	lsls	r3, r3, #3
 800636a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800636e:	687a      	ldr	r2, [r7, #4]
 8006370:	4413      	add	r3, r2
 8006372:	3304      	adds	r3, #4
 8006374:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	2200      	movs	r2, #0
 800637a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800637c:	78fb      	ldrb	r3, [r7, #3]
 800637e:	f003 0307 	and.w	r3, r3, #7
 8006382:	b2da      	uxtb	r2, r3
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8006388:	883a      	ldrh	r2, [r7, #0]
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	78ba      	ldrb	r2, [r7, #2]
 8006392:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	785b      	ldrb	r3, [r3, #1]
 8006398:	2b00      	cmp	r3, #0
 800639a:	d004      	beq.n	80063a6 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	781b      	ldrb	r3, [r3, #0]
 80063a0:	b29a      	uxth	r2, r3
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80063a6:	78bb      	ldrb	r3, [r7, #2]
 80063a8:	2b02      	cmp	r3, #2
 80063aa:	d102      	bne.n	80063b2 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	2200      	movs	r2, #0
 80063b0:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	f893 32ac 	ldrb.w	r3, [r3, #684]	; 0x2ac
 80063b8:	2b01      	cmp	r3, #1
 80063ba:	d101      	bne.n	80063c0 <HAL_PCD_EP_Open+0xaa>
 80063bc:	2302      	movs	r3, #2
 80063be:	e00e      	b.n	80063de <HAL_PCD_EP_Open+0xc8>
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	2201      	movs	r2, #1
 80063c4:	f883 22ac 	strb.w	r2, [r3, #684]	; 0x2ac
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	68f9      	ldr	r1, [r7, #12]
 80063ce:	4618      	mov	r0, r3
 80063d0:	f004 f9e8 	bl	800a7a4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2200      	movs	r2, #0
 80063d8:	f883 22ac 	strb.w	r2, [r3, #684]	; 0x2ac

  return ret;
 80063dc:	7afb      	ldrb	r3, [r7, #11]
}
 80063de:	4618      	mov	r0, r3
 80063e0:	3710      	adds	r7, #16
 80063e2:	46bd      	mov	sp, r7
 80063e4:	bd80      	pop	{r7, pc}

080063e6 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80063e6:	b580      	push	{r7, lr}
 80063e8:	b084      	sub	sp, #16
 80063ea:	af00      	add	r7, sp, #0
 80063ec:	6078      	str	r0, [r7, #4]
 80063ee:	460b      	mov	r3, r1
 80063f0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80063f2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	da0f      	bge.n	800641a <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80063fa:	78fb      	ldrb	r3, [r7, #3]
 80063fc:	f003 0307 	and.w	r3, r3, #7
 8006400:	1c5a      	adds	r2, r3, #1
 8006402:	4613      	mov	r3, r2
 8006404:	009b      	lsls	r3, r3, #2
 8006406:	4413      	add	r3, r2
 8006408:	00db      	lsls	r3, r3, #3
 800640a:	687a      	ldr	r2, [r7, #4]
 800640c:	4413      	add	r3, r2
 800640e:	3304      	adds	r3, #4
 8006410:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	2201      	movs	r2, #1
 8006416:	705a      	strb	r2, [r3, #1]
 8006418:	e00f      	b.n	800643a <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800641a:	78fb      	ldrb	r3, [r7, #3]
 800641c:	f003 0207 	and.w	r2, r3, #7
 8006420:	4613      	mov	r3, r2
 8006422:	009b      	lsls	r3, r3, #2
 8006424:	4413      	add	r3, r2
 8006426:	00db      	lsls	r3, r3, #3
 8006428:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800642c:	687a      	ldr	r2, [r7, #4]
 800642e:	4413      	add	r3, r2
 8006430:	3304      	adds	r3, #4
 8006432:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	2200      	movs	r2, #0
 8006438:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 800643a:	78fb      	ldrb	r3, [r7, #3]
 800643c:	f003 0307 	and.w	r3, r3, #7
 8006440:	b2da      	uxtb	r2, r3
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	f893 32ac 	ldrb.w	r3, [r3, #684]	; 0x2ac
 800644c:	2b01      	cmp	r3, #1
 800644e:	d101      	bne.n	8006454 <HAL_PCD_EP_Close+0x6e>
 8006450:	2302      	movs	r3, #2
 8006452:	e00e      	b.n	8006472 <HAL_PCD_EP_Close+0x8c>
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	2201      	movs	r2, #1
 8006458:	f883 22ac 	strb.w	r2, [r3, #684]	; 0x2ac
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	68f9      	ldr	r1, [r7, #12]
 8006462:	4618      	mov	r0, r3
 8006464:	f004 fd58 	bl	800af18 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2200      	movs	r2, #0
 800646c:	f883 22ac 	strb.w	r2, [r3, #684]	; 0x2ac
  return HAL_OK;
 8006470:	2300      	movs	r3, #0
}
 8006472:	4618      	mov	r0, r3
 8006474:	3710      	adds	r7, #16
 8006476:	46bd      	mov	sp, r7
 8006478:	bd80      	pop	{r7, pc}

0800647a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800647a:	b580      	push	{r7, lr}
 800647c:	b086      	sub	sp, #24
 800647e:	af00      	add	r7, sp, #0
 8006480:	60f8      	str	r0, [r7, #12]
 8006482:	607a      	str	r2, [r7, #4]
 8006484:	603b      	str	r3, [r7, #0]
 8006486:	460b      	mov	r3, r1
 8006488:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800648a:	7afb      	ldrb	r3, [r7, #11]
 800648c:	f003 0207 	and.w	r2, r3, #7
 8006490:	4613      	mov	r3, r2
 8006492:	009b      	lsls	r3, r3, #2
 8006494:	4413      	add	r3, r2
 8006496:	00db      	lsls	r3, r3, #3
 8006498:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800649c:	68fa      	ldr	r2, [r7, #12]
 800649e:	4413      	add	r3, r2
 80064a0:	3304      	adds	r3, #4
 80064a2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80064a4:	697b      	ldr	r3, [r7, #20]
 80064a6:	687a      	ldr	r2, [r7, #4]
 80064a8:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80064aa:	697b      	ldr	r3, [r7, #20]
 80064ac:	683a      	ldr	r2, [r7, #0]
 80064ae:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80064b0:	697b      	ldr	r3, [r7, #20]
 80064b2:	2200      	movs	r2, #0
 80064b4:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80064b6:	697b      	ldr	r3, [r7, #20]
 80064b8:	2200      	movs	r2, #0
 80064ba:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80064bc:	7afb      	ldrb	r3, [r7, #11]
 80064be:	f003 0307 	and.w	r3, r3, #7
 80064c2:	b2da      	uxtb	r2, r3
 80064c4:	697b      	ldr	r3, [r7, #20]
 80064c6:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80064c8:	7afb      	ldrb	r3, [r7, #11]
 80064ca:	f003 0307 	and.w	r3, r3, #7
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d106      	bne.n	80064e0 <HAL_PCD_EP_Receive+0x66>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	6979      	ldr	r1, [r7, #20]
 80064d8:	4618      	mov	r0, r3
 80064da:	f004 ff0a 	bl	800b2f2 <USB_EPStartXfer>
 80064de:	e005      	b.n	80064ec <HAL_PCD_EP_Receive+0x72>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	6979      	ldr	r1, [r7, #20]
 80064e6:	4618      	mov	r0, r3
 80064e8:	f004 ff03 	bl	800b2f2 <USB_EPStartXfer>
  }

  return HAL_OK;
 80064ec:	2300      	movs	r3, #0
}
 80064ee:	4618      	mov	r0, r3
 80064f0:	3718      	adds	r7, #24
 80064f2:	46bd      	mov	sp, r7
 80064f4:	bd80      	pop	{r7, pc}

080064f6 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80064f6:	b480      	push	{r7}
 80064f8:	b083      	sub	sp, #12
 80064fa:	af00      	add	r7, sp, #0
 80064fc:	6078      	str	r0, [r7, #4]
 80064fe:	460b      	mov	r3, r1
 8006500:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8006502:	78fb      	ldrb	r3, [r7, #3]
 8006504:	f003 0207 	and.w	r2, r3, #7
 8006508:	6879      	ldr	r1, [r7, #4]
 800650a:	4613      	mov	r3, r2
 800650c:	009b      	lsls	r3, r3, #2
 800650e:	4413      	add	r3, r2
 8006510:	00db      	lsls	r3, r3, #3
 8006512:	440b      	add	r3, r1
 8006514:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8006518:	681b      	ldr	r3, [r3, #0]
}
 800651a:	4618      	mov	r0, r3
 800651c:	370c      	adds	r7, #12
 800651e:	46bd      	mov	sp, r7
 8006520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006524:	4770      	bx	lr

08006526 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006526:	b580      	push	{r7, lr}
 8006528:	b086      	sub	sp, #24
 800652a:	af00      	add	r7, sp, #0
 800652c:	60f8      	str	r0, [r7, #12]
 800652e:	607a      	str	r2, [r7, #4]
 8006530:	603b      	str	r3, [r7, #0]
 8006532:	460b      	mov	r3, r1
 8006534:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006536:	7afb      	ldrb	r3, [r7, #11]
 8006538:	f003 0307 	and.w	r3, r3, #7
 800653c:	1c5a      	adds	r2, r3, #1
 800653e:	4613      	mov	r3, r2
 8006540:	009b      	lsls	r3, r3, #2
 8006542:	4413      	add	r3, r2
 8006544:	00db      	lsls	r3, r3, #3
 8006546:	68fa      	ldr	r2, [r7, #12]
 8006548:	4413      	add	r3, r2
 800654a:	3304      	adds	r3, #4
 800654c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800654e:	697b      	ldr	r3, [r7, #20]
 8006550:	687a      	ldr	r2, [r7, #4]
 8006552:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8006554:	697b      	ldr	r3, [r7, #20]
 8006556:	683a      	ldr	r2, [r7, #0]
 8006558:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 800655a:	697b      	ldr	r3, [r7, #20]
 800655c:	2201      	movs	r2, #1
 800655e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 8006562:	697b      	ldr	r3, [r7, #20]
 8006564:	683a      	ldr	r2, [r7, #0]
 8006566:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8006568:	697b      	ldr	r3, [r7, #20]
 800656a:	2200      	movs	r2, #0
 800656c:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800656e:	697b      	ldr	r3, [r7, #20]
 8006570:	2201      	movs	r2, #1
 8006572:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006574:	7afb      	ldrb	r3, [r7, #11]
 8006576:	f003 0307 	and.w	r3, r3, #7
 800657a:	b2da      	uxtb	r2, r3
 800657c:	697b      	ldr	r3, [r7, #20]
 800657e:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006580:	7afb      	ldrb	r3, [r7, #11]
 8006582:	f003 0307 	and.w	r3, r3, #7
 8006586:	2b00      	cmp	r3, #0
 8006588:	d106      	bne.n	8006598 <HAL_PCD_EP_Transmit+0x72>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	6979      	ldr	r1, [r7, #20]
 8006590:	4618      	mov	r0, r3
 8006592:	f004 feae 	bl	800b2f2 <USB_EPStartXfer>
 8006596:	e005      	b.n	80065a4 <HAL_PCD_EP_Transmit+0x7e>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	6979      	ldr	r1, [r7, #20]
 800659e:	4618      	mov	r0, r3
 80065a0:	f004 fea7 	bl	800b2f2 <USB_EPStartXfer>
  }

  return HAL_OK;
 80065a4:	2300      	movs	r3, #0
}
 80065a6:	4618      	mov	r0, r3
 80065a8:	3718      	adds	r7, #24
 80065aa:	46bd      	mov	sp, r7
 80065ac:	bd80      	pop	{r7, pc}

080065ae <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80065ae:	b580      	push	{r7, lr}
 80065b0:	b084      	sub	sp, #16
 80065b2:	af00      	add	r7, sp, #0
 80065b4:	6078      	str	r0, [r7, #4]
 80065b6:	460b      	mov	r3, r1
 80065b8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80065ba:	78fb      	ldrb	r3, [r7, #3]
 80065bc:	f003 0207 	and.w	r2, r3, #7
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	685b      	ldr	r3, [r3, #4]
 80065c4:	429a      	cmp	r2, r3
 80065c6:	d901      	bls.n	80065cc <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80065c8:	2301      	movs	r3, #1
 80065ca:	e04e      	b.n	800666a <HAL_PCD_EP_SetStall+0xbc>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80065cc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	da0f      	bge.n	80065f4 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80065d4:	78fb      	ldrb	r3, [r7, #3]
 80065d6:	f003 0307 	and.w	r3, r3, #7
 80065da:	1c5a      	adds	r2, r3, #1
 80065dc:	4613      	mov	r3, r2
 80065de:	009b      	lsls	r3, r3, #2
 80065e0:	4413      	add	r3, r2
 80065e2:	00db      	lsls	r3, r3, #3
 80065e4:	687a      	ldr	r2, [r7, #4]
 80065e6:	4413      	add	r3, r2
 80065e8:	3304      	adds	r3, #4
 80065ea:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	2201      	movs	r2, #1
 80065f0:	705a      	strb	r2, [r3, #1]
 80065f2:	e00d      	b.n	8006610 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80065f4:	78fa      	ldrb	r2, [r7, #3]
 80065f6:	4613      	mov	r3, r2
 80065f8:	009b      	lsls	r3, r3, #2
 80065fa:	4413      	add	r3, r2
 80065fc:	00db      	lsls	r3, r3, #3
 80065fe:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8006602:	687a      	ldr	r2, [r7, #4]
 8006604:	4413      	add	r3, r2
 8006606:	3304      	adds	r3, #4
 8006608:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	2200      	movs	r2, #0
 800660e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	2201      	movs	r2, #1
 8006614:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006616:	78fb      	ldrb	r3, [r7, #3]
 8006618:	f003 0307 	and.w	r3, r3, #7
 800661c:	b2da      	uxtb	r2, r3
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	f893 32ac 	ldrb.w	r3, [r3, #684]	; 0x2ac
 8006628:	2b01      	cmp	r3, #1
 800662a:	d101      	bne.n	8006630 <HAL_PCD_EP_SetStall+0x82>
 800662c:	2302      	movs	r3, #2
 800662e:	e01c      	b.n	800666a <HAL_PCD_EP_SetStall+0xbc>
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	2201      	movs	r2, #1
 8006634:	f883 22ac 	strb.w	r2, [r3, #684]	; 0x2ac

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	68f9      	ldr	r1, [r7, #12]
 800663e:	4618      	mov	r0, r3
 8006640:	f006 f98d 	bl	800c95e <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006644:	78fb      	ldrb	r3, [r7, #3]
 8006646:	f003 0307 	and.w	r3, r3, #7
 800664a:	2b00      	cmp	r3, #0
 800664c:	d108      	bne.n	8006660 <HAL_PCD_EP_SetStall+0xb2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681a      	ldr	r2, [r3, #0]
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	f503 732d 	add.w	r3, r3, #692	; 0x2b4
 8006658:	4619      	mov	r1, r3
 800665a:	4610      	mov	r0, r2
 800665c:	f006 face 	bl	800cbfc <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	2200      	movs	r2, #0
 8006664:	f883 22ac 	strb.w	r2, [r3, #684]	; 0x2ac

  return HAL_OK;
 8006668:	2300      	movs	r3, #0
}
 800666a:	4618      	mov	r0, r3
 800666c:	3710      	adds	r7, #16
 800666e:	46bd      	mov	sp, r7
 8006670:	bd80      	pop	{r7, pc}

08006672 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006672:	b580      	push	{r7, lr}
 8006674:	b084      	sub	sp, #16
 8006676:	af00      	add	r7, sp, #0
 8006678:	6078      	str	r0, [r7, #4]
 800667a:	460b      	mov	r3, r1
 800667c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800667e:	78fb      	ldrb	r3, [r7, #3]
 8006680:	f003 020f 	and.w	r2, r3, #15
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	685b      	ldr	r3, [r3, #4]
 8006688:	429a      	cmp	r2, r3
 800668a:	d901      	bls.n	8006690 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800668c:	2301      	movs	r3, #1
 800668e:	e042      	b.n	8006716 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006690:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006694:	2b00      	cmp	r3, #0
 8006696:	da0f      	bge.n	80066b8 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006698:	78fb      	ldrb	r3, [r7, #3]
 800669a:	f003 0307 	and.w	r3, r3, #7
 800669e:	1c5a      	adds	r2, r3, #1
 80066a0:	4613      	mov	r3, r2
 80066a2:	009b      	lsls	r3, r3, #2
 80066a4:	4413      	add	r3, r2
 80066a6:	00db      	lsls	r3, r3, #3
 80066a8:	687a      	ldr	r2, [r7, #4]
 80066aa:	4413      	add	r3, r2
 80066ac:	3304      	adds	r3, #4
 80066ae:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	2201      	movs	r2, #1
 80066b4:	705a      	strb	r2, [r3, #1]
 80066b6:	e00f      	b.n	80066d8 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80066b8:	78fb      	ldrb	r3, [r7, #3]
 80066ba:	f003 0207 	and.w	r2, r3, #7
 80066be:	4613      	mov	r3, r2
 80066c0:	009b      	lsls	r3, r3, #2
 80066c2:	4413      	add	r3, r2
 80066c4:	00db      	lsls	r3, r3, #3
 80066c6:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80066ca:	687a      	ldr	r2, [r7, #4]
 80066cc:	4413      	add	r3, r2
 80066ce:	3304      	adds	r3, #4
 80066d0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	2200      	movs	r2, #0
 80066d6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	2200      	movs	r2, #0
 80066dc:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80066de:	78fb      	ldrb	r3, [r7, #3]
 80066e0:	f003 0307 	and.w	r3, r3, #7
 80066e4:	b2da      	uxtb	r2, r3
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	f893 32ac 	ldrb.w	r3, [r3, #684]	; 0x2ac
 80066f0:	2b01      	cmp	r3, #1
 80066f2:	d101      	bne.n	80066f8 <HAL_PCD_EP_ClrStall+0x86>
 80066f4:	2302      	movs	r3, #2
 80066f6:	e00e      	b.n	8006716 <HAL_PCD_EP_ClrStall+0xa4>
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	2201      	movs	r2, #1
 80066fc:	f883 22ac 	strb.w	r2, [r3, #684]	; 0x2ac
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	68f9      	ldr	r1, [r7, #12]
 8006706:	4618      	mov	r0, r3
 8006708:	f006 f97a 	bl	800ca00 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2200      	movs	r2, #0
 8006710:	f883 22ac 	strb.w	r2, [r3, #684]	; 0x2ac

  return HAL_OK;
 8006714:	2300      	movs	r3, #0
}
 8006716:	4618      	mov	r0, r3
 8006718:	3710      	adds	r7, #16
 800671a:	46bd      	mov	sp, r7
 800671c:	bd80      	pop	{r7, pc}

0800671e <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800671e:	b580      	push	{r7, lr}
 8006720:	b096      	sub	sp, #88	; 0x58
 8006722:	af00      	add	r7, sp, #0
 8006724:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8006726:	e3a9      	b.n	8006e7c <PCD_EP_ISR_Handler+0x75e>
  {
    wIstr = hpcd->Instance->ISTR;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8006730:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8006734:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8006738:	b2db      	uxtb	r3, r3
 800673a:	f003 030f 	and.w	r3, r3, #15
 800673e:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55

    if (epindex == 0U)
 8006742:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8006746:	2b00      	cmp	r3, #0
 8006748:	f040 8169 	bne.w	8006a1e <PCD_EP_ISR_Handler+0x300>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800674c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8006750:	f003 0310 	and.w	r3, r3, #16
 8006754:	2b00      	cmp	r3, #0
 8006756:	d150      	bne.n	80067fa <PCD_EP_ISR_Handler+0xdc>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	881b      	ldrh	r3, [r3, #0]
 800675e:	b29b      	uxth	r3, r3
 8006760:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8006764:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006768:	81fb      	strh	r3, [r7, #14]
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681a      	ldr	r2, [r3, #0]
 800676e:	89fb      	ldrh	r3, [r7, #14]
 8006770:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006774:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006778:	b29b      	uxth	r3, r3
 800677a:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	332c      	adds	r3, #44	; 0x2c
 8006780:	64fb      	str	r3, [r7, #76]	; 0x4c

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800678a:	b29b      	uxth	r3, r3
 800678c:	461a      	mov	r2, r3
 800678e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006790:	781b      	ldrb	r3, [r3, #0]
 8006792:	00db      	lsls	r3, r3, #3
 8006794:	4413      	add	r3, r2
 8006796:	687a      	ldr	r2, [r7, #4]
 8006798:	6812      	ldr	r2, [r2, #0]
 800679a:	4413      	add	r3, r2
 800679c:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80067a0:	881b      	ldrh	r3, [r3, #0]
 80067a2:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80067a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80067a8:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80067aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80067ac:	695a      	ldr	r2, [r3, #20]
 80067ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80067b0:	69db      	ldr	r3, [r3, #28]
 80067b2:	441a      	add	r2, r3
 80067b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80067b6:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80067b8:	2100      	movs	r1, #0
 80067ba:	6878      	ldr	r0, [r7, #4]
 80067bc:	f008 f94f 	bl	800ea5e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80067c6:	b2db      	uxtb	r3, r3
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	f000 8357 	beq.w	8006e7c <PCD_EP_ISR_Handler+0x75e>
 80067ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80067d0:	699b      	ldr	r3, [r3, #24]
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	f040 8352 	bne.w	8006e7c <PCD_EP_ISR_Handler+0x75e>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80067de:	b2db      	uxtb	r3, r3
 80067e0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80067e4:	b2da      	uxtb	r2, r3
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	b292      	uxth	r2, r2
 80067ec:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2200      	movs	r2, #0
 80067f4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 80067f8:	e340      	b.n	8006e7c <PCD_EP_ISR_Handler+0x75e>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 8006800:	64fb      	str	r3, [r7, #76]	; 0x4c
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	881b      	ldrh	r3, [r3, #0]
 8006808:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800680c:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8006810:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006814:	2b00      	cmp	r3, #0
 8006816:	d032      	beq.n	800687e <PCD_EP_ISR_Handler+0x160>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006820:	b29b      	uxth	r3, r3
 8006822:	461a      	mov	r2, r3
 8006824:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006826:	781b      	ldrb	r3, [r3, #0]
 8006828:	00db      	lsls	r3, r3, #3
 800682a:	4413      	add	r3, r2
 800682c:	687a      	ldr	r2, [r7, #4]
 800682e:	6812      	ldr	r2, [r2, #0]
 8006830:	4413      	add	r3, r2
 8006832:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8006836:	881b      	ldrh	r3, [r3, #0]
 8006838:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800683c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800683e:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	6818      	ldr	r0, [r3, #0]
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	f503 712d 	add.w	r1, r3, #692	; 0x2b4
 800684a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800684c:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800684e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006850:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8006852:	b29b      	uxth	r3, r3
 8006854:	f006 fa20 	bl	800cc98 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	881b      	ldrh	r3, [r3, #0]
 800685e:	b29a      	uxth	r2, r3
 8006860:	f640 738f 	movw	r3, #3983	; 0xf8f
 8006864:	4013      	ands	r3, r2
 8006866:	823b      	strh	r3, [r7, #16]
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	8a3a      	ldrh	r2, [r7, #16]
 800686e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006872:	b292      	uxth	r2, r2
 8006874:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8006876:	6878      	ldr	r0, [r7, #4]
 8006878:	f008 f8c4 	bl	800ea04 <HAL_PCD_SetupStageCallback>
 800687c:	e2fe      	b.n	8006e7c <PCD_EP_ISR_Handler+0x75e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800687e:	f9b7 3052 	ldrsh.w	r3, [r7, #82]	; 0x52
 8006882:	2b00      	cmp	r3, #0
 8006884:	f280 82fa 	bge.w	8006e7c <PCD_EP_ISR_Handler+0x75e>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	881b      	ldrh	r3, [r3, #0]
 800688e:	b29a      	uxth	r2, r3
 8006890:	f640 738f 	movw	r3, #3983	; 0xf8f
 8006894:	4013      	ands	r3, r2
 8006896:	83fb      	strh	r3, [r7, #30]
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	8bfa      	ldrh	r2, [r7, #30]
 800689e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80068a2:	b292      	uxth	r2, r2
 80068a4:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80068ae:	b29b      	uxth	r3, r3
 80068b0:	461a      	mov	r2, r3
 80068b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80068b4:	781b      	ldrb	r3, [r3, #0]
 80068b6:	00db      	lsls	r3, r3, #3
 80068b8:	4413      	add	r3, r2
 80068ba:	687a      	ldr	r2, [r7, #4]
 80068bc:	6812      	ldr	r2, [r2, #0]
 80068be:	4413      	add	r3, r2
 80068c0:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80068c4:	881b      	ldrh	r3, [r3, #0]
 80068c6:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80068ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80068cc:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80068ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80068d0:	69db      	ldr	r3, [r3, #28]
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d019      	beq.n	800690a <PCD_EP_ISR_Handler+0x1ec>
 80068d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80068d8:	695b      	ldr	r3, [r3, #20]
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d015      	beq.n	800690a <PCD_EP_ISR_Handler+0x1ec>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	6818      	ldr	r0, [r3, #0]
 80068e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80068e4:	6959      	ldr	r1, [r3, #20]
 80068e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80068e8:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80068ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80068ec:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80068ee:	b29b      	uxth	r3, r3
 80068f0:	f006 f9d2 	bl	800cc98 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80068f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80068f6:	695a      	ldr	r2, [r3, #20]
 80068f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80068fa:	69db      	ldr	r3, [r3, #28]
 80068fc:	441a      	add	r2, r3
 80068fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006900:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8006902:	2100      	movs	r1, #0
 8006904:	6878      	ldr	r0, [r7, #4]
 8006906:	f008 f88f 	bl	800ea28 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	881b      	ldrh	r3, [r3, #0]
 8006910:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8006914:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8006918:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800691c:	2b00      	cmp	r3, #0
 800691e:	f040 82ad 	bne.w	8006e7c <PCD_EP_ISR_Handler+0x75e>
 8006922:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8006926:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800692a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800692e:	f000 82a5 	beq.w	8006e7c <PCD_EP_ISR_Handler+0x75e>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	61bb      	str	r3, [r7, #24]
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006940:	b29b      	uxth	r3, r3
 8006942:	461a      	mov	r2, r3
 8006944:	69bb      	ldr	r3, [r7, #24]
 8006946:	4413      	add	r3, r2
 8006948:	61bb      	str	r3, [r7, #24]
 800694a:	69bb      	ldr	r3, [r7, #24]
 800694c:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8006950:	617b      	str	r3, [r7, #20]
 8006952:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006954:	691b      	ldr	r3, [r3, #16]
 8006956:	2b3e      	cmp	r3, #62	; 0x3e
 8006958:	d918      	bls.n	800698c <PCD_EP_ISR_Handler+0x26e>
 800695a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800695c:	691b      	ldr	r3, [r3, #16]
 800695e:	095b      	lsrs	r3, r3, #5
 8006960:	647b      	str	r3, [r7, #68]	; 0x44
 8006962:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006964:	691b      	ldr	r3, [r3, #16]
 8006966:	f003 031f 	and.w	r3, r3, #31
 800696a:	2b00      	cmp	r3, #0
 800696c:	d102      	bne.n	8006974 <PCD_EP_ISR_Handler+0x256>
 800696e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006970:	3b01      	subs	r3, #1
 8006972:	647b      	str	r3, [r7, #68]	; 0x44
 8006974:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006976:	b29b      	uxth	r3, r3
 8006978:	029b      	lsls	r3, r3, #10
 800697a:	b29b      	uxth	r3, r3
 800697c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006980:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006984:	b29a      	uxth	r2, r3
 8006986:	697b      	ldr	r3, [r7, #20]
 8006988:	801a      	strh	r2, [r3, #0]
 800698a:	e029      	b.n	80069e0 <PCD_EP_ISR_Handler+0x2c2>
 800698c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800698e:	691b      	ldr	r3, [r3, #16]
 8006990:	2b00      	cmp	r3, #0
 8006992:	d112      	bne.n	80069ba <PCD_EP_ISR_Handler+0x29c>
 8006994:	697b      	ldr	r3, [r7, #20]
 8006996:	881b      	ldrh	r3, [r3, #0]
 8006998:	b29b      	uxth	r3, r3
 800699a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800699e:	b29a      	uxth	r2, r3
 80069a0:	697b      	ldr	r3, [r7, #20]
 80069a2:	801a      	strh	r2, [r3, #0]
 80069a4:	697b      	ldr	r3, [r7, #20]
 80069a6:	881b      	ldrh	r3, [r3, #0]
 80069a8:	b29b      	uxth	r3, r3
 80069aa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80069ae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80069b2:	b29a      	uxth	r2, r3
 80069b4:	697b      	ldr	r3, [r7, #20]
 80069b6:	801a      	strh	r2, [r3, #0]
 80069b8:	e012      	b.n	80069e0 <PCD_EP_ISR_Handler+0x2c2>
 80069ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80069bc:	691b      	ldr	r3, [r3, #16]
 80069be:	085b      	lsrs	r3, r3, #1
 80069c0:	647b      	str	r3, [r7, #68]	; 0x44
 80069c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80069c4:	691b      	ldr	r3, [r3, #16]
 80069c6:	f003 0301 	and.w	r3, r3, #1
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d002      	beq.n	80069d4 <PCD_EP_ISR_Handler+0x2b6>
 80069ce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80069d0:	3301      	adds	r3, #1
 80069d2:	647b      	str	r3, [r7, #68]	; 0x44
 80069d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80069d6:	b29b      	uxth	r3, r3
 80069d8:	029b      	lsls	r3, r3, #10
 80069da:	b29a      	uxth	r2, r3
 80069dc:	697b      	ldr	r3, [r7, #20]
 80069de:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	881b      	ldrh	r3, [r3, #0]
 80069e6:	b29b      	uxth	r3, r3
 80069e8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80069ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069f0:	827b      	strh	r3, [r7, #18]
 80069f2:	8a7b      	ldrh	r3, [r7, #18]
 80069f4:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80069f8:	827b      	strh	r3, [r7, #18]
 80069fa:	8a7b      	ldrh	r3, [r7, #18]
 80069fc:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8006a00:	827b      	strh	r3, [r7, #18]
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681a      	ldr	r2, [r3, #0]
 8006a06:	8a7b      	ldrh	r3, [r7, #18]
 8006a08:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006a0c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006a10:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006a14:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006a18:	b29b      	uxth	r3, r3
 8006a1a:	8013      	strh	r3, [r2, #0]
 8006a1c:	e22e      	b.n	8006e7c <PCD_EP_ISR_Handler+0x75e>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	461a      	mov	r2, r3
 8006a24:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8006a28:	009b      	lsls	r3, r3, #2
 8006a2a:	4413      	add	r3, r2
 8006a2c:	881b      	ldrh	r3, [r3, #0]
 8006a2e:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8006a32:	f9b7 3052 	ldrsh.w	r3, [r7, #82]	; 0x52
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	f280 80f7 	bge.w	8006c2a <PCD_EP_ISR_Handler+0x50c>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	461a      	mov	r2, r3
 8006a42:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8006a46:	009b      	lsls	r3, r3, #2
 8006a48:	4413      	add	r3, r2
 8006a4a:	881b      	ldrh	r3, [r3, #0]
 8006a4c:	b29a      	uxth	r2, r3
 8006a4e:	f640 738f 	movw	r3, #3983	; 0xf8f
 8006a52:	4013      	ands	r3, r2
 8006a54:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	461a      	mov	r2, r3
 8006a5e:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8006a62:	009b      	lsls	r3, r3, #2
 8006a64:	4413      	add	r3, r2
 8006a66:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 8006a6a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006a6e:	b292      	uxth	r2, r2
 8006a70:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8006a72:	f897 2055 	ldrb.w	r2, [r7, #85]	; 0x55
 8006a76:	4613      	mov	r3, r2
 8006a78:	009b      	lsls	r3, r3, #2
 8006a7a:	4413      	add	r3, r2
 8006a7c:	00db      	lsls	r3, r3, #3
 8006a7e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8006a82:	687a      	ldr	r2, [r7, #4]
 8006a84:	4413      	add	r3, r2
 8006a86:	3304      	adds	r3, #4
 8006a88:	64fb      	str	r3, [r7, #76]	; 0x4c

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8006a8a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006a8c:	7b1b      	ldrb	r3, [r3, #12]
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d123      	bne.n	8006ada <PCD_EP_ISR_Handler+0x3bc>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006a9a:	b29b      	uxth	r3, r3
 8006a9c:	461a      	mov	r2, r3
 8006a9e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006aa0:	781b      	ldrb	r3, [r3, #0]
 8006aa2:	00db      	lsls	r3, r3, #3
 8006aa4:	4413      	add	r3, r2
 8006aa6:	687a      	ldr	r2, [r7, #4]
 8006aa8:	6812      	ldr	r2, [r2, #0]
 8006aaa:	4413      	add	r3, r2
 8006aac:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8006ab0:	881b      	ldrh	r3, [r3, #0]
 8006ab2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006ab6:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

          if (count != 0U)
 8006aba:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	f000 808e 	beq.w	8006be0 <PCD_EP_ISR_Handler+0x4c2>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	6818      	ldr	r0, [r3, #0]
 8006ac8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006aca:	6959      	ldr	r1, [r3, #20]
 8006acc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006ace:	88da      	ldrh	r2, [r3, #6]
 8006ad0:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8006ad4:	f006 f8e0 	bl	800cc98 <USB_ReadPMA>
 8006ad8:	e082      	b.n	8006be0 <PCD_EP_ISR_Handler+0x4c2>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8006ada:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006adc:	78db      	ldrb	r3, [r3, #3]
 8006ade:	2b02      	cmp	r3, #2
 8006ae0:	d10a      	bne.n	8006af8 <PCD_EP_ISR_Handler+0x3da>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8006ae2:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8006ae6:	461a      	mov	r2, r3
 8006ae8:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8006aea:	6878      	ldr	r0, [r7, #4]
 8006aec:	f000 f9d4 	bl	8006e98 <HAL_PCD_EP_DB_Receive>
 8006af0:	4603      	mov	r3, r0
 8006af2:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8006af6:	e073      	b.n	8006be0 <PCD_EP_ISR_Handler+0x4c2>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	461a      	mov	r2, r3
 8006afe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006b00:	781b      	ldrb	r3, [r3, #0]
 8006b02:	009b      	lsls	r3, r3, #2
 8006b04:	4413      	add	r3, r2
 8006b06:	881b      	ldrh	r3, [r3, #0]
 8006b08:	b29b      	uxth	r3, r3
 8006b0a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006b0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b12:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	461a      	mov	r2, r3
 8006b1c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006b1e:	781b      	ldrb	r3, [r3, #0]
 8006b20:	009b      	lsls	r3, r3, #2
 8006b22:	441a      	add	r2, r3
 8006b24:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8006b28:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006b2c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006b30:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006b34:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006b38:	b29b      	uxth	r3, r3
 8006b3a:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	461a      	mov	r2, r3
 8006b42:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006b44:	781b      	ldrb	r3, [r3, #0]
 8006b46:	009b      	lsls	r3, r3, #2
 8006b48:	4413      	add	r3, r2
 8006b4a:	881b      	ldrh	r3, [r3, #0]
 8006b4c:	b29b      	uxth	r3, r3
 8006b4e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d022      	beq.n	8006b9c <PCD_EP_ISR_Handler+0x47e>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006b5e:	b29b      	uxth	r3, r3
 8006b60:	461a      	mov	r2, r3
 8006b62:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006b64:	781b      	ldrb	r3, [r3, #0]
 8006b66:	00db      	lsls	r3, r3, #3
 8006b68:	4413      	add	r3, r2
 8006b6a:	687a      	ldr	r2, [r7, #4]
 8006b6c:	6812      	ldr	r2, [r2, #0]
 8006b6e:	4413      	add	r3, r2
 8006b70:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8006b74:	881b      	ldrh	r3, [r3, #0]
 8006b76:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006b7a:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

              if (count != 0U)
 8006b7e:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d02c      	beq.n	8006be0 <PCD_EP_ISR_Handler+0x4c2>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	6818      	ldr	r0, [r3, #0]
 8006b8a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006b8c:	6959      	ldr	r1, [r3, #20]
 8006b8e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006b90:	891a      	ldrh	r2, [r3, #8]
 8006b92:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8006b96:	f006 f87f 	bl	800cc98 <USB_ReadPMA>
 8006b9a:	e021      	b.n	8006be0 <PCD_EP_ISR_Handler+0x4c2>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006ba4:	b29b      	uxth	r3, r3
 8006ba6:	461a      	mov	r2, r3
 8006ba8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006baa:	781b      	ldrb	r3, [r3, #0]
 8006bac:	00db      	lsls	r3, r3, #3
 8006bae:	4413      	add	r3, r2
 8006bb0:	687a      	ldr	r2, [r7, #4]
 8006bb2:	6812      	ldr	r2, [r2, #0]
 8006bb4:	4413      	add	r3, r2
 8006bb6:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8006bba:	881b      	ldrh	r3, [r3, #0]
 8006bbc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006bc0:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

              if (count != 0U)
 8006bc4:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d009      	beq.n	8006be0 <PCD_EP_ISR_Handler+0x4c2>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	6818      	ldr	r0, [r3, #0]
 8006bd0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006bd2:	6959      	ldr	r1, [r3, #20]
 8006bd4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006bd6:	895a      	ldrh	r2, [r3, #10]
 8006bd8:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8006bdc:	f006 f85c 	bl	800cc98 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8006be0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006be2:	69da      	ldr	r2, [r3, #28]
 8006be4:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8006be8:	441a      	add	r2, r3
 8006bea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006bec:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8006bee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006bf0:	695a      	ldr	r2, [r3, #20]
 8006bf2:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8006bf6:	441a      	add	r2, r3
 8006bf8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006bfa:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8006bfc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006bfe:	699b      	ldr	r3, [r3, #24]
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d005      	beq.n	8006c10 <PCD_EP_ISR_Handler+0x4f2>
 8006c04:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 8006c08:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006c0a:	691b      	ldr	r3, [r3, #16]
 8006c0c:	429a      	cmp	r2, r3
 8006c0e:	d206      	bcs.n	8006c1e <PCD_EP_ISR_Handler+0x500>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8006c10:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006c12:	781b      	ldrb	r3, [r3, #0]
 8006c14:	4619      	mov	r1, r3
 8006c16:	6878      	ldr	r0, [r7, #4]
 8006c18:	f007 ff06 	bl	800ea28 <HAL_PCD_DataOutStageCallback>
 8006c1c:	e005      	b.n	8006c2a <PCD_EP_ISR_Handler+0x50c>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8006c24:	4618      	mov	r0, r3
 8006c26:	f004 fb64 	bl	800b2f2 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8006c2a:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8006c2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	f000 8122 	beq.w	8006e7c <PCD_EP_ISR_Handler+0x75e>
      {
        ep = &hpcd->IN_ep[epindex];
 8006c38:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8006c3c:	1c5a      	adds	r2, r3, #1
 8006c3e:	4613      	mov	r3, r2
 8006c40:	009b      	lsls	r3, r3, #2
 8006c42:	4413      	add	r3, r2
 8006c44:	00db      	lsls	r3, r3, #3
 8006c46:	687a      	ldr	r2, [r7, #4]
 8006c48:	4413      	add	r3, r2
 8006c4a:	3304      	adds	r3, #4
 8006c4c:	64fb      	str	r3, [r7, #76]	; 0x4c

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	461a      	mov	r2, r3
 8006c54:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8006c58:	009b      	lsls	r3, r3, #2
 8006c5a:	4413      	add	r3, r2
 8006c5c:	881b      	ldrh	r3, [r3, #0]
 8006c5e:	b29b      	uxth	r3, r3
 8006c60:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8006c64:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c68:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	461a      	mov	r2, r3
 8006c72:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8006c76:	009b      	lsls	r3, r3, #2
 8006c78:	441a      	add	r2, r3
 8006c7a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8006c7e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006c82:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006c86:	b29b      	uxth	r3, r3
 8006c88:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8006c8a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006c8c:	78db      	ldrb	r3, [r3, #3]
 8006c8e:	2b01      	cmp	r3, #1
 8006c90:	f040 80a2 	bne.w	8006dd8 <PCD_EP_ISR_Handler+0x6ba>
        {
          ep->xfer_len = 0U;
 8006c94:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006c96:	2200      	movs	r2, #0
 8006c98:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8006c9a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006c9c:	7b1b      	ldrb	r3, [r3, #12]
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	f000 8093 	beq.w	8006dca <PCD_EP_ISR_Handler+0x6ac>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006ca4:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8006ca8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d046      	beq.n	8006d3e <PCD_EP_ISR_Handler+0x620>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006cb0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006cb2:	785b      	ldrb	r3, [r3, #1]
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d126      	bne.n	8006d06 <PCD_EP_ISR_Handler+0x5e8>
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	627b      	str	r3, [r7, #36]	; 0x24
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006cc6:	b29b      	uxth	r3, r3
 8006cc8:	461a      	mov	r2, r3
 8006cca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ccc:	4413      	add	r3, r2
 8006cce:	627b      	str	r3, [r7, #36]	; 0x24
 8006cd0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006cd2:	781b      	ldrb	r3, [r3, #0]
 8006cd4:	00da      	lsls	r2, r3, #3
 8006cd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cd8:	4413      	add	r3, r2
 8006cda:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8006cde:	623b      	str	r3, [r7, #32]
 8006ce0:	6a3b      	ldr	r3, [r7, #32]
 8006ce2:	881b      	ldrh	r3, [r3, #0]
 8006ce4:	b29b      	uxth	r3, r3
 8006ce6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006cea:	b29a      	uxth	r2, r3
 8006cec:	6a3b      	ldr	r3, [r7, #32]
 8006cee:	801a      	strh	r2, [r3, #0]
 8006cf0:	6a3b      	ldr	r3, [r7, #32]
 8006cf2:	881b      	ldrh	r3, [r3, #0]
 8006cf4:	b29b      	uxth	r3, r3
 8006cf6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006cfa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006cfe:	b29a      	uxth	r2, r3
 8006d00:	6a3b      	ldr	r3, [r7, #32]
 8006d02:	801a      	strh	r2, [r3, #0]
 8006d04:	e061      	b.n	8006dca <PCD_EP_ISR_Handler+0x6ac>
 8006d06:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006d08:	785b      	ldrb	r3, [r3, #1]
 8006d0a:	2b01      	cmp	r3, #1
 8006d0c:	d15d      	bne.n	8006dca <PCD_EP_ISR_Handler+0x6ac>
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006d1c:	b29b      	uxth	r3, r3
 8006d1e:	461a      	mov	r2, r3
 8006d20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d22:	4413      	add	r3, r2
 8006d24:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006d26:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006d28:	781b      	ldrb	r3, [r3, #0]
 8006d2a:	00da      	lsls	r2, r3, #3
 8006d2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d2e:	4413      	add	r3, r2
 8006d30:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8006d34:	62bb      	str	r3, [r7, #40]	; 0x28
 8006d36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d38:	2200      	movs	r2, #0
 8006d3a:	801a      	strh	r2, [r3, #0]
 8006d3c:	e045      	b.n	8006dca <PCD_EP_ISR_Handler+0x6ac>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006d44:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006d46:	785b      	ldrb	r3, [r3, #1]
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d126      	bne.n	8006d9a <PCD_EP_ISR_Handler+0x67c>
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	637b      	str	r3, [r7, #52]	; 0x34
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006d5a:	b29b      	uxth	r3, r3
 8006d5c:	461a      	mov	r2, r3
 8006d5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d60:	4413      	add	r3, r2
 8006d62:	637b      	str	r3, [r7, #52]	; 0x34
 8006d64:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006d66:	781b      	ldrb	r3, [r3, #0]
 8006d68:	00da      	lsls	r2, r3, #3
 8006d6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d6c:	4413      	add	r3, r2
 8006d6e:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8006d72:	633b      	str	r3, [r7, #48]	; 0x30
 8006d74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d76:	881b      	ldrh	r3, [r3, #0]
 8006d78:	b29b      	uxth	r3, r3
 8006d7a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006d7e:	b29a      	uxth	r2, r3
 8006d80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d82:	801a      	strh	r2, [r3, #0]
 8006d84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d86:	881b      	ldrh	r3, [r3, #0]
 8006d88:	b29b      	uxth	r3, r3
 8006d8a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006d8e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006d92:	b29a      	uxth	r2, r3
 8006d94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d96:	801a      	strh	r2, [r3, #0]
 8006d98:	e017      	b.n	8006dca <PCD_EP_ISR_Handler+0x6ac>
 8006d9a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006d9c:	785b      	ldrb	r3, [r3, #1]
 8006d9e:	2b01      	cmp	r3, #1
 8006da0:	d113      	bne.n	8006dca <PCD_EP_ISR_Handler+0x6ac>
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006daa:	b29b      	uxth	r3, r3
 8006dac:	461a      	mov	r2, r3
 8006dae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006db0:	4413      	add	r3, r2
 8006db2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006db4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006db6:	781b      	ldrb	r3, [r3, #0]
 8006db8:	00da      	lsls	r2, r3, #3
 8006dba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006dbc:	4413      	add	r3, r2
 8006dbe:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8006dc2:	63bb      	str	r3, [r7, #56]	; 0x38
 8006dc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006dc6:	2200      	movs	r2, #0
 8006dc8:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006dca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006dcc:	781b      	ldrb	r3, [r3, #0]
 8006dce:	4619      	mov	r1, r3
 8006dd0:	6878      	ldr	r0, [r7, #4]
 8006dd2:	f007 fe44 	bl	800ea5e <HAL_PCD_DataInStageCallback>
 8006dd6:	e051      	b.n	8006e7c <PCD_EP_ISR_Handler+0x75e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8006dd8:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8006ddc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d144      	bne.n	8006e6e <PCD_EP_ISR_Handler+0x750>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006dec:	b29b      	uxth	r3, r3
 8006dee:	461a      	mov	r2, r3
 8006df0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006df2:	781b      	ldrb	r3, [r3, #0]
 8006df4:	00db      	lsls	r3, r3, #3
 8006df6:	4413      	add	r3, r2
 8006df8:	687a      	ldr	r2, [r7, #4]
 8006dfa:	6812      	ldr	r2, [r2, #0]
 8006dfc:	4413      	add	r3, r2
 8006dfe:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8006e02:	881b      	ldrh	r3, [r3, #0]
 8006e04:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006e08:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

            if (ep->xfer_len > TxPctSize)
 8006e0c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e0e:	699a      	ldr	r2, [r3, #24]
 8006e10:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8006e14:	429a      	cmp	r2, r3
 8006e16:	d907      	bls.n	8006e28 <PCD_EP_ISR_Handler+0x70a>
            {
              ep->xfer_len -= TxPctSize;
 8006e18:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e1a:	699a      	ldr	r2, [r3, #24]
 8006e1c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8006e20:	1ad2      	subs	r2, r2, r3
 8006e22:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e24:	619a      	str	r2, [r3, #24]
 8006e26:	e002      	b.n	8006e2e <PCD_EP_ISR_Handler+0x710>
            }
            else
            {
              ep->xfer_len = 0U;
 8006e28:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e2a:	2200      	movs	r2, #0
 8006e2c:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8006e2e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e30:	699b      	ldr	r3, [r3, #24]
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d106      	bne.n	8006e44 <PCD_EP_ISR_Handler+0x726>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006e36:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e38:	781b      	ldrb	r3, [r3, #0]
 8006e3a:	4619      	mov	r1, r3
 8006e3c:	6878      	ldr	r0, [r7, #4]
 8006e3e:	f007 fe0e 	bl	800ea5e <HAL_PCD_DataInStageCallback>
 8006e42:	e01b      	b.n	8006e7c <PCD_EP_ISR_Handler+0x75e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8006e44:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e46:	695a      	ldr	r2, [r3, #20]
 8006e48:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8006e4c:	441a      	add	r2, r3
 8006e4e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e50:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8006e52:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e54:	69da      	ldr	r2, [r3, #28]
 8006e56:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8006e5a:	441a      	add	r2, r3
 8006e5c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e5e:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8006e66:	4618      	mov	r0, r3
 8006e68:	f004 fa43 	bl	800b2f2 <USB_EPStartXfer>
 8006e6c:	e006      	b.n	8006e7c <PCD_EP_ISR_Handler+0x75e>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8006e6e:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8006e72:	461a      	mov	r2, r3
 8006e74:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8006e76:	6878      	ldr	r0, [r7, #4]
 8006e78:	f000 f917 	bl	80070aa <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8006e84:	b29b      	uxth	r3, r3
 8006e86:	b21b      	sxth	r3, r3
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	f6ff ac4d 	blt.w	8006728 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8006e8e:	2300      	movs	r3, #0
}
 8006e90:	4618      	mov	r0, r3
 8006e92:	3758      	adds	r7, #88	; 0x58
 8006e94:	46bd      	mov	sp, r7
 8006e96:	bd80      	pop	{r7, pc}

08006e98 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8006e98:	b580      	push	{r7, lr}
 8006e9a:	b088      	sub	sp, #32
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	60f8      	str	r0, [r7, #12]
 8006ea0:	60b9      	str	r1, [r7, #8]
 8006ea2:	4613      	mov	r3, r2
 8006ea4:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006ea6:	88fb      	ldrh	r3, [r7, #6]
 8006ea8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d07c      	beq.n	8006faa <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006eb8:	b29b      	uxth	r3, r3
 8006eba:	461a      	mov	r2, r3
 8006ebc:	68bb      	ldr	r3, [r7, #8]
 8006ebe:	781b      	ldrb	r3, [r3, #0]
 8006ec0:	00db      	lsls	r3, r3, #3
 8006ec2:	4413      	add	r3, r2
 8006ec4:	68fa      	ldr	r2, [r7, #12]
 8006ec6:	6812      	ldr	r2, [r2, #0]
 8006ec8:	4413      	add	r3, r2
 8006eca:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8006ece:	881b      	ldrh	r3, [r3, #0]
 8006ed0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006ed4:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8006ed6:	68bb      	ldr	r3, [r7, #8]
 8006ed8:	699a      	ldr	r2, [r3, #24]
 8006eda:	8b7b      	ldrh	r3, [r7, #26]
 8006edc:	429a      	cmp	r2, r3
 8006ede:	d306      	bcc.n	8006eee <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8006ee0:	68bb      	ldr	r3, [r7, #8]
 8006ee2:	699a      	ldr	r2, [r3, #24]
 8006ee4:	8b7b      	ldrh	r3, [r7, #26]
 8006ee6:	1ad2      	subs	r2, r2, r3
 8006ee8:	68bb      	ldr	r3, [r7, #8]
 8006eea:	619a      	str	r2, [r3, #24]
 8006eec:	e002      	b.n	8006ef4 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8006eee:	68bb      	ldr	r3, [r7, #8]
 8006ef0:	2200      	movs	r2, #0
 8006ef2:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8006ef4:	68bb      	ldr	r3, [r7, #8]
 8006ef6:	699b      	ldr	r3, [r3, #24]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d123      	bne.n	8006f44 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	461a      	mov	r2, r3
 8006f02:	68bb      	ldr	r3, [r7, #8]
 8006f04:	781b      	ldrb	r3, [r3, #0]
 8006f06:	009b      	lsls	r3, r3, #2
 8006f08:	4413      	add	r3, r2
 8006f0a:	881b      	ldrh	r3, [r3, #0]
 8006f0c:	b29b      	uxth	r3, r3
 8006f0e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006f12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f16:	833b      	strh	r3, [r7, #24]
 8006f18:	8b3b      	ldrh	r3, [r7, #24]
 8006f1a:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8006f1e:	833b      	strh	r3, [r7, #24]
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	461a      	mov	r2, r3
 8006f26:	68bb      	ldr	r3, [r7, #8]
 8006f28:	781b      	ldrb	r3, [r3, #0]
 8006f2a:	009b      	lsls	r3, r3, #2
 8006f2c:	441a      	add	r2, r3
 8006f2e:	8b3b      	ldrh	r3, [r7, #24]
 8006f30:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006f34:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006f38:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006f3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006f40:	b29b      	uxth	r3, r3
 8006f42:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006f44:	88fb      	ldrh	r3, [r7, #6]
 8006f46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d01f      	beq.n	8006f8e <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	461a      	mov	r2, r3
 8006f54:	68bb      	ldr	r3, [r7, #8]
 8006f56:	781b      	ldrb	r3, [r3, #0]
 8006f58:	009b      	lsls	r3, r3, #2
 8006f5a:	4413      	add	r3, r2
 8006f5c:	881b      	ldrh	r3, [r3, #0]
 8006f5e:	b29b      	uxth	r3, r3
 8006f60:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006f64:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f68:	82fb      	strh	r3, [r7, #22]
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	461a      	mov	r2, r3
 8006f70:	68bb      	ldr	r3, [r7, #8]
 8006f72:	781b      	ldrb	r3, [r3, #0]
 8006f74:	009b      	lsls	r3, r3, #2
 8006f76:	441a      	add	r2, r3
 8006f78:	8afb      	ldrh	r3, [r7, #22]
 8006f7a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006f7e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006f82:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006f86:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006f8a:	b29b      	uxth	r3, r3
 8006f8c:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8006f8e:	8b7b      	ldrh	r3, [r7, #26]
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	f000 8085 	beq.w	80070a0 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	6818      	ldr	r0, [r3, #0]
 8006f9a:	68bb      	ldr	r3, [r7, #8]
 8006f9c:	6959      	ldr	r1, [r3, #20]
 8006f9e:	68bb      	ldr	r3, [r7, #8]
 8006fa0:	891a      	ldrh	r2, [r3, #8]
 8006fa2:	8b7b      	ldrh	r3, [r7, #26]
 8006fa4:	f005 fe78 	bl	800cc98 <USB_ReadPMA>
 8006fa8:	e07a      	b.n	80070a0 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006fb2:	b29b      	uxth	r3, r3
 8006fb4:	461a      	mov	r2, r3
 8006fb6:	68bb      	ldr	r3, [r7, #8]
 8006fb8:	781b      	ldrb	r3, [r3, #0]
 8006fba:	00db      	lsls	r3, r3, #3
 8006fbc:	4413      	add	r3, r2
 8006fbe:	68fa      	ldr	r2, [r7, #12]
 8006fc0:	6812      	ldr	r2, [r2, #0]
 8006fc2:	4413      	add	r3, r2
 8006fc4:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8006fc8:	881b      	ldrh	r3, [r3, #0]
 8006fca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006fce:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8006fd0:	68bb      	ldr	r3, [r7, #8]
 8006fd2:	699a      	ldr	r2, [r3, #24]
 8006fd4:	8b7b      	ldrh	r3, [r7, #26]
 8006fd6:	429a      	cmp	r2, r3
 8006fd8:	d306      	bcc.n	8006fe8 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8006fda:	68bb      	ldr	r3, [r7, #8]
 8006fdc:	699a      	ldr	r2, [r3, #24]
 8006fde:	8b7b      	ldrh	r3, [r7, #26]
 8006fe0:	1ad2      	subs	r2, r2, r3
 8006fe2:	68bb      	ldr	r3, [r7, #8]
 8006fe4:	619a      	str	r2, [r3, #24]
 8006fe6:	e002      	b.n	8006fee <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8006fe8:	68bb      	ldr	r3, [r7, #8]
 8006fea:	2200      	movs	r2, #0
 8006fec:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8006fee:	68bb      	ldr	r3, [r7, #8]
 8006ff0:	699b      	ldr	r3, [r3, #24]
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d123      	bne.n	800703e <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	461a      	mov	r2, r3
 8006ffc:	68bb      	ldr	r3, [r7, #8]
 8006ffe:	781b      	ldrb	r3, [r3, #0]
 8007000:	009b      	lsls	r3, r3, #2
 8007002:	4413      	add	r3, r2
 8007004:	881b      	ldrh	r3, [r3, #0]
 8007006:	b29b      	uxth	r3, r3
 8007008:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800700c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007010:	83fb      	strh	r3, [r7, #30]
 8007012:	8bfb      	ldrh	r3, [r7, #30]
 8007014:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8007018:	83fb      	strh	r3, [r7, #30]
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	461a      	mov	r2, r3
 8007020:	68bb      	ldr	r3, [r7, #8]
 8007022:	781b      	ldrb	r3, [r3, #0]
 8007024:	009b      	lsls	r3, r3, #2
 8007026:	441a      	add	r2, r3
 8007028:	8bfb      	ldrh	r3, [r7, #30]
 800702a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800702e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007032:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007036:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800703a:	b29b      	uxth	r3, r3
 800703c:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800703e:	88fb      	ldrh	r3, [r7, #6]
 8007040:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007044:	2b00      	cmp	r3, #0
 8007046:	d11f      	bne.n	8007088 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	461a      	mov	r2, r3
 800704e:	68bb      	ldr	r3, [r7, #8]
 8007050:	781b      	ldrb	r3, [r3, #0]
 8007052:	009b      	lsls	r3, r3, #2
 8007054:	4413      	add	r3, r2
 8007056:	881b      	ldrh	r3, [r3, #0]
 8007058:	b29b      	uxth	r3, r3
 800705a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800705e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007062:	83bb      	strh	r3, [r7, #28]
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	461a      	mov	r2, r3
 800706a:	68bb      	ldr	r3, [r7, #8]
 800706c:	781b      	ldrb	r3, [r3, #0]
 800706e:	009b      	lsls	r3, r3, #2
 8007070:	441a      	add	r2, r3
 8007072:	8bbb      	ldrh	r3, [r7, #28]
 8007074:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007078:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800707c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007080:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007084:	b29b      	uxth	r3, r3
 8007086:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8007088:	8b7b      	ldrh	r3, [r7, #26]
 800708a:	2b00      	cmp	r3, #0
 800708c:	d008      	beq.n	80070a0 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	6818      	ldr	r0, [r3, #0]
 8007092:	68bb      	ldr	r3, [r7, #8]
 8007094:	6959      	ldr	r1, [r3, #20]
 8007096:	68bb      	ldr	r3, [r7, #8]
 8007098:	895a      	ldrh	r2, [r3, #10]
 800709a:	8b7b      	ldrh	r3, [r7, #26]
 800709c:	f005 fdfc 	bl	800cc98 <USB_ReadPMA>
    }
  }

  return count;
 80070a0:	8b7b      	ldrh	r3, [r7, #26]
}
 80070a2:	4618      	mov	r0, r3
 80070a4:	3720      	adds	r7, #32
 80070a6:	46bd      	mov	sp, r7
 80070a8:	bd80      	pop	{r7, pc}

080070aa <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80070aa:	b580      	push	{r7, lr}
 80070ac:	b0a2      	sub	sp, #136	; 0x88
 80070ae:	af00      	add	r7, sp, #0
 80070b0:	60f8      	str	r0, [r7, #12]
 80070b2:	60b9      	str	r1, [r7, #8]
 80070b4:	4613      	mov	r3, r2
 80070b6:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80070b8:	88fb      	ldrh	r3, [r7, #6]
 80070ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070be:	2b00      	cmp	r3, #0
 80070c0:	f000 81c5 	beq.w	800744e <HAL_PCD_EP_DB_Transmit+0x3a4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80070cc:	b29b      	uxth	r3, r3
 80070ce:	461a      	mov	r2, r3
 80070d0:	68bb      	ldr	r3, [r7, #8]
 80070d2:	781b      	ldrb	r3, [r3, #0]
 80070d4:	00db      	lsls	r3, r3, #3
 80070d6:	4413      	add	r3, r2
 80070d8:	68fa      	ldr	r2, [r7, #12]
 80070da:	6812      	ldr	r2, [r2, #0]
 80070dc:	4413      	add	r3, r2
 80070de:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80070e2:	881b      	ldrh	r3, [r3, #0]
 80070e4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80070e8:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    if (ep->xfer_len > TxPctSize)
 80070ec:	68bb      	ldr	r3, [r7, #8]
 80070ee:	699a      	ldr	r2, [r3, #24]
 80070f0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80070f4:	429a      	cmp	r2, r3
 80070f6:	d907      	bls.n	8007108 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 80070f8:	68bb      	ldr	r3, [r7, #8]
 80070fa:	699a      	ldr	r2, [r3, #24]
 80070fc:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8007100:	1ad2      	subs	r2, r2, r3
 8007102:	68bb      	ldr	r3, [r7, #8]
 8007104:	619a      	str	r2, [r3, #24]
 8007106:	e002      	b.n	800710e <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8007108:	68bb      	ldr	r3, [r7, #8]
 800710a:	2200      	movs	r2, #0
 800710c:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800710e:	68bb      	ldr	r3, [r7, #8]
 8007110:	699b      	ldr	r3, [r3, #24]
 8007112:	2b00      	cmp	r3, #0
 8007114:	f040 80b9 	bne.w	800728a <HAL_PCD_EP_DB_Transmit+0x1e0>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007118:	68bb      	ldr	r3, [r7, #8]
 800711a:	785b      	ldrb	r3, [r3, #1]
 800711c:	2b00      	cmp	r3, #0
 800711e:	d126      	bne.n	800716e <HAL_PCD_EP_DB_Transmit+0xc4>
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	62bb      	str	r3, [r7, #40]	; 0x28
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800712e:	b29b      	uxth	r3, r3
 8007130:	461a      	mov	r2, r3
 8007132:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007134:	4413      	add	r3, r2
 8007136:	62bb      	str	r3, [r7, #40]	; 0x28
 8007138:	68bb      	ldr	r3, [r7, #8]
 800713a:	781b      	ldrb	r3, [r3, #0]
 800713c:	00da      	lsls	r2, r3, #3
 800713e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007140:	4413      	add	r3, r2
 8007142:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8007146:	627b      	str	r3, [r7, #36]	; 0x24
 8007148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800714a:	881b      	ldrh	r3, [r3, #0]
 800714c:	b29b      	uxth	r3, r3
 800714e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007152:	b29a      	uxth	r2, r3
 8007154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007156:	801a      	strh	r2, [r3, #0]
 8007158:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800715a:	881b      	ldrh	r3, [r3, #0]
 800715c:	b29b      	uxth	r3, r3
 800715e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007162:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007166:	b29a      	uxth	r2, r3
 8007168:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800716a:	801a      	strh	r2, [r3, #0]
 800716c:	e01a      	b.n	80071a4 <HAL_PCD_EP_DB_Transmit+0xfa>
 800716e:	68bb      	ldr	r3, [r7, #8]
 8007170:	785b      	ldrb	r3, [r3, #1]
 8007172:	2b01      	cmp	r3, #1
 8007174:	d116      	bne.n	80071a4 <HAL_PCD_EP_DB_Transmit+0xfa>
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	633b      	str	r3, [r7, #48]	; 0x30
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007184:	b29b      	uxth	r3, r3
 8007186:	461a      	mov	r2, r3
 8007188:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800718a:	4413      	add	r3, r2
 800718c:	633b      	str	r3, [r7, #48]	; 0x30
 800718e:	68bb      	ldr	r3, [r7, #8]
 8007190:	781b      	ldrb	r3, [r3, #0]
 8007192:	00da      	lsls	r2, r3, #3
 8007194:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007196:	4413      	add	r3, r2
 8007198:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800719c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800719e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071a0:	2200      	movs	r2, #0
 80071a2:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	623b      	str	r3, [r7, #32]
 80071aa:	68bb      	ldr	r3, [r7, #8]
 80071ac:	785b      	ldrb	r3, [r3, #1]
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d126      	bne.n	8007200 <HAL_PCD_EP_DB_Transmit+0x156>
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	61bb      	str	r3, [r7, #24]
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80071c0:	b29b      	uxth	r3, r3
 80071c2:	461a      	mov	r2, r3
 80071c4:	69bb      	ldr	r3, [r7, #24]
 80071c6:	4413      	add	r3, r2
 80071c8:	61bb      	str	r3, [r7, #24]
 80071ca:	68bb      	ldr	r3, [r7, #8]
 80071cc:	781b      	ldrb	r3, [r3, #0]
 80071ce:	00da      	lsls	r2, r3, #3
 80071d0:	69bb      	ldr	r3, [r7, #24]
 80071d2:	4413      	add	r3, r2
 80071d4:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80071d8:	617b      	str	r3, [r7, #20]
 80071da:	697b      	ldr	r3, [r7, #20]
 80071dc:	881b      	ldrh	r3, [r3, #0]
 80071de:	b29b      	uxth	r3, r3
 80071e0:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80071e4:	b29a      	uxth	r2, r3
 80071e6:	697b      	ldr	r3, [r7, #20]
 80071e8:	801a      	strh	r2, [r3, #0]
 80071ea:	697b      	ldr	r3, [r7, #20]
 80071ec:	881b      	ldrh	r3, [r3, #0]
 80071ee:	b29b      	uxth	r3, r3
 80071f0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80071f4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80071f8:	b29a      	uxth	r2, r3
 80071fa:	697b      	ldr	r3, [r7, #20]
 80071fc:	801a      	strh	r2, [r3, #0]
 80071fe:	e017      	b.n	8007230 <HAL_PCD_EP_DB_Transmit+0x186>
 8007200:	68bb      	ldr	r3, [r7, #8]
 8007202:	785b      	ldrb	r3, [r3, #1]
 8007204:	2b01      	cmp	r3, #1
 8007206:	d113      	bne.n	8007230 <HAL_PCD_EP_DB_Transmit+0x186>
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007210:	b29b      	uxth	r3, r3
 8007212:	461a      	mov	r2, r3
 8007214:	6a3b      	ldr	r3, [r7, #32]
 8007216:	4413      	add	r3, r2
 8007218:	623b      	str	r3, [r7, #32]
 800721a:	68bb      	ldr	r3, [r7, #8]
 800721c:	781b      	ldrb	r3, [r3, #0]
 800721e:	00da      	lsls	r2, r3, #3
 8007220:	6a3b      	ldr	r3, [r7, #32]
 8007222:	4413      	add	r3, r2
 8007224:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8007228:	61fb      	str	r3, [r7, #28]
 800722a:	69fb      	ldr	r3, [r7, #28]
 800722c:	2200      	movs	r2, #0
 800722e:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8007230:	68bb      	ldr	r3, [r7, #8]
 8007232:	781b      	ldrb	r3, [r3, #0]
 8007234:	4619      	mov	r1, r3
 8007236:	68f8      	ldr	r0, [r7, #12]
 8007238:	f007 fc11 	bl	800ea5e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800723c:	88fb      	ldrh	r3, [r7, #6]
 800723e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007242:	2b00      	cmp	r3, #0
 8007244:	f000 82d2 	beq.w	80077ec <HAL_PCD_EP_DB_Transmit+0x742>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	461a      	mov	r2, r3
 800724e:	68bb      	ldr	r3, [r7, #8]
 8007250:	781b      	ldrb	r3, [r3, #0]
 8007252:	009b      	lsls	r3, r3, #2
 8007254:	4413      	add	r3, r2
 8007256:	881b      	ldrh	r3, [r3, #0]
 8007258:	b29b      	uxth	r3, r3
 800725a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800725e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007262:	827b      	strh	r3, [r7, #18]
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	461a      	mov	r2, r3
 800726a:	68bb      	ldr	r3, [r7, #8]
 800726c:	781b      	ldrb	r3, [r3, #0]
 800726e:	009b      	lsls	r3, r3, #2
 8007270:	441a      	add	r2, r3
 8007272:	8a7b      	ldrh	r3, [r7, #18]
 8007274:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007278:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800727c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007280:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007284:	b29b      	uxth	r3, r3
 8007286:	8013      	strh	r3, [r2, #0]
 8007288:	e2b0      	b.n	80077ec <HAL_PCD_EP_DB_Transmit+0x742>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800728a:	88fb      	ldrh	r3, [r7, #6]
 800728c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007290:	2b00      	cmp	r3, #0
 8007292:	d021      	beq.n	80072d8 <HAL_PCD_EP_DB_Transmit+0x22e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	461a      	mov	r2, r3
 800729a:	68bb      	ldr	r3, [r7, #8]
 800729c:	781b      	ldrb	r3, [r3, #0]
 800729e:	009b      	lsls	r3, r3, #2
 80072a0:	4413      	add	r3, r2
 80072a2:	881b      	ldrh	r3, [r3, #0]
 80072a4:	b29b      	uxth	r3, r3
 80072a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80072aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80072ae:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	461a      	mov	r2, r3
 80072b8:	68bb      	ldr	r3, [r7, #8]
 80072ba:	781b      	ldrb	r3, [r3, #0]
 80072bc:	009b      	lsls	r3, r3, #2
 80072be:	441a      	add	r2, r3
 80072c0:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80072c4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80072c8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80072cc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80072d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80072d4:	b29b      	uxth	r3, r3
 80072d6:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80072d8:	68bb      	ldr	r3, [r7, #8]
 80072da:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80072de:	2b01      	cmp	r3, #1
 80072e0:	f040 8284 	bne.w	80077ec <HAL_PCD_EP_DB_Transmit+0x742>
      {
        ep->xfer_buff += TxPctSize;
 80072e4:	68bb      	ldr	r3, [r7, #8]
 80072e6:	695a      	ldr	r2, [r3, #20]
 80072e8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80072ec:	441a      	add	r2, r3
 80072ee:	68bb      	ldr	r3, [r7, #8]
 80072f0:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80072f2:	68bb      	ldr	r3, [r7, #8]
 80072f4:	69da      	ldr	r2, [r3, #28]
 80072f6:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80072fa:	441a      	add	r2, r3
 80072fc:	68bb      	ldr	r3, [r7, #8]
 80072fe:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8007300:	68bb      	ldr	r3, [r7, #8]
 8007302:	6a1a      	ldr	r2, [r3, #32]
 8007304:	68bb      	ldr	r3, [r7, #8]
 8007306:	691b      	ldr	r3, [r3, #16]
 8007308:	429a      	cmp	r2, r3
 800730a:	d309      	bcc.n	8007320 <HAL_PCD_EP_DB_Transmit+0x276>
        {
          len = ep->maxpacket;
 800730c:	68bb      	ldr	r3, [r7, #8]
 800730e:	691b      	ldr	r3, [r3, #16]
 8007310:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 8007312:	68bb      	ldr	r3, [r7, #8]
 8007314:	6a1a      	ldr	r2, [r3, #32]
 8007316:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007318:	1ad2      	subs	r2, r2, r3
 800731a:	68bb      	ldr	r3, [r7, #8]
 800731c:	621a      	str	r2, [r3, #32]
 800731e:	e015      	b.n	800734c <HAL_PCD_EP_DB_Transmit+0x2a2>
        }
        else if (ep->xfer_len_db == 0U)
 8007320:	68bb      	ldr	r3, [r7, #8]
 8007322:	6a1b      	ldr	r3, [r3, #32]
 8007324:	2b00      	cmp	r3, #0
 8007326:	d107      	bne.n	8007338 <HAL_PCD_EP_DB_Transmit+0x28e>
        {
          len = TxPctSize;
 8007328:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800732c:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 800732e:	68bb      	ldr	r3, [r7, #8]
 8007330:	2200      	movs	r2, #0
 8007332:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8007336:	e009      	b.n	800734c <HAL_PCD_EP_DB_Transmit+0x2a2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8007338:	68bb      	ldr	r3, [r7, #8]
 800733a:	2200      	movs	r2, #0
 800733c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 8007340:	68bb      	ldr	r3, [r7, #8]
 8007342:	6a1b      	ldr	r3, [r3, #32]
 8007344:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 8007346:	68bb      	ldr	r3, [r7, #8]
 8007348:	2200      	movs	r2, #0
 800734a:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800734c:	68bb      	ldr	r3, [r7, #8]
 800734e:	785b      	ldrb	r3, [r3, #1]
 8007350:	2b00      	cmp	r3, #0
 8007352:	d155      	bne.n	8007400 <HAL_PCD_EP_DB_Transmit+0x356>
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	63bb      	str	r3, [r7, #56]	; 0x38
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007362:	b29b      	uxth	r3, r3
 8007364:	461a      	mov	r2, r3
 8007366:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007368:	4413      	add	r3, r2
 800736a:	63bb      	str	r3, [r7, #56]	; 0x38
 800736c:	68bb      	ldr	r3, [r7, #8]
 800736e:	781b      	ldrb	r3, [r3, #0]
 8007370:	00da      	lsls	r2, r3, #3
 8007372:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007374:	4413      	add	r3, r2
 8007376:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800737a:	637b      	str	r3, [r7, #52]	; 0x34
 800737c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800737e:	2b3e      	cmp	r3, #62	; 0x3e
 8007380:	d916      	bls.n	80073b0 <HAL_PCD_EP_DB_Transmit+0x306>
 8007382:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007384:	095b      	lsrs	r3, r3, #5
 8007386:	64bb      	str	r3, [r7, #72]	; 0x48
 8007388:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800738a:	f003 031f 	and.w	r3, r3, #31
 800738e:	2b00      	cmp	r3, #0
 8007390:	d102      	bne.n	8007398 <HAL_PCD_EP_DB_Transmit+0x2ee>
 8007392:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007394:	3b01      	subs	r3, #1
 8007396:	64bb      	str	r3, [r7, #72]	; 0x48
 8007398:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800739a:	b29b      	uxth	r3, r3
 800739c:	029b      	lsls	r3, r3, #10
 800739e:	b29b      	uxth	r3, r3
 80073a0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80073a4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80073a8:	b29a      	uxth	r2, r3
 80073aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80073ac:	801a      	strh	r2, [r3, #0]
 80073ae:	e043      	b.n	8007438 <HAL_PCD_EP_DB_Transmit+0x38e>
 80073b0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d112      	bne.n	80073dc <HAL_PCD_EP_DB_Transmit+0x332>
 80073b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80073b8:	881b      	ldrh	r3, [r3, #0]
 80073ba:	b29b      	uxth	r3, r3
 80073bc:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80073c0:	b29a      	uxth	r2, r3
 80073c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80073c4:	801a      	strh	r2, [r3, #0]
 80073c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80073c8:	881b      	ldrh	r3, [r3, #0]
 80073ca:	b29b      	uxth	r3, r3
 80073cc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80073d0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80073d4:	b29a      	uxth	r2, r3
 80073d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80073d8:	801a      	strh	r2, [r3, #0]
 80073da:	e02d      	b.n	8007438 <HAL_PCD_EP_DB_Transmit+0x38e>
 80073dc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80073de:	085b      	lsrs	r3, r3, #1
 80073e0:	64bb      	str	r3, [r7, #72]	; 0x48
 80073e2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80073e4:	f003 0301 	and.w	r3, r3, #1
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d002      	beq.n	80073f2 <HAL_PCD_EP_DB_Transmit+0x348>
 80073ec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80073ee:	3301      	adds	r3, #1
 80073f0:	64bb      	str	r3, [r7, #72]	; 0x48
 80073f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80073f4:	b29b      	uxth	r3, r3
 80073f6:	029b      	lsls	r3, r3, #10
 80073f8:	b29a      	uxth	r2, r3
 80073fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80073fc:	801a      	strh	r2, [r3, #0]
 80073fe:	e01b      	b.n	8007438 <HAL_PCD_EP_DB_Transmit+0x38e>
 8007400:	68bb      	ldr	r3, [r7, #8]
 8007402:	785b      	ldrb	r3, [r3, #1]
 8007404:	2b01      	cmp	r3, #1
 8007406:	d117      	bne.n	8007438 <HAL_PCD_EP_DB_Transmit+0x38e>
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	643b      	str	r3, [r7, #64]	; 0x40
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007416:	b29b      	uxth	r3, r3
 8007418:	461a      	mov	r2, r3
 800741a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800741c:	4413      	add	r3, r2
 800741e:	643b      	str	r3, [r7, #64]	; 0x40
 8007420:	68bb      	ldr	r3, [r7, #8]
 8007422:	781b      	ldrb	r3, [r3, #0]
 8007424:	00da      	lsls	r2, r3, #3
 8007426:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007428:	4413      	add	r3, r2
 800742a:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800742e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007430:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007432:	b29a      	uxth	r2, r3
 8007434:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007436:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	6818      	ldr	r0, [r3, #0]
 800743c:	68bb      	ldr	r3, [r7, #8]
 800743e:	6959      	ldr	r1, [r3, #20]
 8007440:	68bb      	ldr	r3, [r7, #8]
 8007442:	891a      	ldrh	r2, [r3, #8]
 8007444:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007446:	b29b      	uxth	r3, r3
 8007448:	f005 fbe4 	bl	800cc14 <USB_WritePMA>
 800744c:	e1ce      	b.n	80077ec <HAL_PCD_EP_DB_Transmit+0x742>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007456:	b29b      	uxth	r3, r3
 8007458:	461a      	mov	r2, r3
 800745a:	68bb      	ldr	r3, [r7, #8]
 800745c:	781b      	ldrb	r3, [r3, #0]
 800745e:	00db      	lsls	r3, r3, #3
 8007460:	4413      	add	r3, r2
 8007462:	68fa      	ldr	r2, [r7, #12]
 8007464:	6812      	ldr	r2, [r2, #0]
 8007466:	4413      	add	r3, r2
 8007468:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800746c:	881b      	ldrh	r3, [r3, #0]
 800746e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007472:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    if (ep->xfer_len >= TxPctSize)
 8007476:	68bb      	ldr	r3, [r7, #8]
 8007478:	699a      	ldr	r2, [r3, #24]
 800747a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800747e:	429a      	cmp	r2, r3
 8007480:	d307      	bcc.n	8007492 <HAL_PCD_EP_DB_Transmit+0x3e8>
    {
      ep->xfer_len -= TxPctSize;
 8007482:	68bb      	ldr	r3, [r7, #8]
 8007484:	699a      	ldr	r2, [r3, #24]
 8007486:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800748a:	1ad2      	subs	r2, r2, r3
 800748c:	68bb      	ldr	r3, [r7, #8]
 800748e:	619a      	str	r2, [r3, #24]
 8007490:	e002      	b.n	8007498 <HAL_PCD_EP_DB_Transmit+0x3ee>
    }
    else
    {
      ep->xfer_len = 0U;
 8007492:	68bb      	ldr	r3, [r7, #8]
 8007494:	2200      	movs	r2, #0
 8007496:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8007498:	68bb      	ldr	r3, [r7, #8]
 800749a:	699b      	ldr	r3, [r3, #24]
 800749c:	2b00      	cmp	r3, #0
 800749e:	f040 80c4 	bne.w	800762a <HAL_PCD_EP_DB_Transmit+0x580>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80074a2:	68bb      	ldr	r3, [r7, #8]
 80074a4:	785b      	ldrb	r3, [r3, #1]
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d126      	bne.n	80074f8 <HAL_PCD_EP_DB_Transmit+0x44e>
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	66bb      	str	r3, [r7, #104]	; 0x68
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80074b8:	b29b      	uxth	r3, r3
 80074ba:	461a      	mov	r2, r3
 80074bc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80074be:	4413      	add	r3, r2
 80074c0:	66bb      	str	r3, [r7, #104]	; 0x68
 80074c2:	68bb      	ldr	r3, [r7, #8]
 80074c4:	781b      	ldrb	r3, [r3, #0]
 80074c6:	00da      	lsls	r2, r3, #3
 80074c8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80074ca:	4413      	add	r3, r2
 80074cc:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80074d0:	667b      	str	r3, [r7, #100]	; 0x64
 80074d2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80074d4:	881b      	ldrh	r3, [r3, #0]
 80074d6:	b29b      	uxth	r3, r3
 80074d8:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80074dc:	b29a      	uxth	r2, r3
 80074de:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80074e0:	801a      	strh	r2, [r3, #0]
 80074e2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80074e4:	881b      	ldrh	r3, [r3, #0]
 80074e6:	b29b      	uxth	r3, r3
 80074e8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80074ec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80074f0:	b29a      	uxth	r2, r3
 80074f2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80074f4:	801a      	strh	r2, [r3, #0]
 80074f6:	e01a      	b.n	800752e <HAL_PCD_EP_DB_Transmit+0x484>
 80074f8:	68bb      	ldr	r3, [r7, #8]
 80074fa:	785b      	ldrb	r3, [r3, #1]
 80074fc:	2b01      	cmp	r3, #1
 80074fe:	d116      	bne.n	800752e <HAL_PCD_EP_DB_Transmit+0x484>
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	673b      	str	r3, [r7, #112]	; 0x70
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800750e:	b29b      	uxth	r3, r3
 8007510:	461a      	mov	r2, r3
 8007512:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007514:	4413      	add	r3, r2
 8007516:	673b      	str	r3, [r7, #112]	; 0x70
 8007518:	68bb      	ldr	r3, [r7, #8]
 800751a:	781b      	ldrb	r3, [r3, #0]
 800751c:	00da      	lsls	r2, r3, #3
 800751e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007520:	4413      	add	r3, r2
 8007522:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8007526:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007528:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800752a:	2200      	movs	r2, #0
 800752c:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	67fb      	str	r3, [r7, #124]	; 0x7c
 8007534:	68bb      	ldr	r3, [r7, #8]
 8007536:	785b      	ldrb	r3, [r3, #1]
 8007538:	2b00      	cmp	r3, #0
 800753a:	d12f      	bne.n	800759c <HAL_PCD_EP_DB_Transmit+0x4f2>
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800754c:	b29b      	uxth	r3, r3
 800754e:	461a      	mov	r2, r3
 8007550:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007554:	4413      	add	r3, r2
 8007556:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800755a:	68bb      	ldr	r3, [r7, #8]
 800755c:	781b      	ldrb	r3, [r3, #0]
 800755e:	00da      	lsls	r2, r3, #3
 8007560:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007564:	4413      	add	r3, r2
 8007566:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800756a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800756e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007572:	881b      	ldrh	r3, [r3, #0]
 8007574:	b29b      	uxth	r3, r3
 8007576:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800757a:	b29a      	uxth	r2, r3
 800757c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007580:	801a      	strh	r2, [r3, #0]
 8007582:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007586:	881b      	ldrh	r3, [r3, #0]
 8007588:	b29b      	uxth	r3, r3
 800758a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800758e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007592:	b29a      	uxth	r2, r3
 8007594:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007598:	801a      	strh	r2, [r3, #0]
 800759a:	e017      	b.n	80075cc <HAL_PCD_EP_DB_Transmit+0x522>
 800759c:	68bb      	ldr	r3, [r7, #8]
 800759e:	785b      	ldrb	r3, [r3, #1]
 80075a0:	2b01      	cmp	r3, #1
 80075a2:	d113      	bne.n	80075cc <HAL_PCD_EP_DB_Transmit+0x522>
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80075ac:	b29b      	uxth	r3, r3
 80075ae:	461a      	mov	r2, r3
 80075b0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80075b2:	4413      	add	r3, r2
 80075b4:	67fb      	str	r3, [r7, #124]	; 0x7c
 80075b6:	68bb      	ldr	r3, [r7, #8]
 80075b8:	781b      	ldrb	r3, [r3, #0]
 80075ba:	00da      	lsls	r2, r3, #3
 80075bc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80075be:	4413      	add	r3, r2
 80075c0:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80075c4:	67bb      	str	r3, [r7, #120]	; 0x78
 80075c6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80075c8:	2200      	movs	r2, #0
 80075ca:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80075cc:	68bb      	ldr	r3, [r7, #8]
 80075ce:	781b      	ldrb	r3, [r3, #0]
 80075d0:	4619      	mov	r1, r3
 80075d2:	68f8      	ldr	r0, [r7, #12]
 80075d4:	f007 fa43 	bl	800ea5e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80075d8:	88fb      	ldrh	r3, [r7, #6]
 80075da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80075de:	2b00      	cmp	r3, #0
 80075e0:	f040 8104 	bne.w	80077ec <HAL_PCD_EP_DB_Transmit+0x742>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	461a      	mov	r2, r3
 80075ea:	68bb      	ldr	r3, [r7, #8]
 80075ec:	781b      	ldrb	r3, [r3, #0]
 80075ee:	009b      	lsls	r3, r3, #2
 80075f0:	4413      	add	r3, r2
 80075f2:	881b      	ldrh	r3, [r3, #0]
 80075f4:	b29b      	uxth	r3, r3
 80075f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80075fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80075fe:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	461a      	mov	r2, r3
 8007608:	68bb      	ldr	r3, [r7, #8]
 800760a:	781b      	ldrb	r3, [r3, #0]
 800760c:	009b      	lsls	r3, r3, #2
 800760e:	441a      	add	r2, r3
 8007610:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8007614:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007618:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800761c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007620:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007624:	b29b      	uxth	r3, r3
 8007626:	8013      	strh	r3, [r2, #0]
 8007628:	e0e0      	b.n	80077ec <HAL_PCD_EP_DB_Transmit+0x742>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800762a:	88fb      	ldrh	r3, [r7, #6]
 800762c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007630:	2b00      	cmp	r3, #0
 8007632:	d121      	bne.n	8007678 <HAL_PCD_EP_DB_Transmit+0x5ce>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	461a      	mov	r2, r3
 800763a:	68bb      	ldr	r3, [r7, #8]
 800763c:	781b      	ldrb	r3, [r3, #0]
 800763e:	009b      	lsls	r3, r3, #2
 8007640:	4413      	add	r3, r2
 8007642:	881b      	ldrh	r3, [r3, #0]
 8007644:	b29b      	uxth	r3, r3
 8007646:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800764a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800764e:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	461a      	mov	r2, r3
 8007658:	68bb      	ldr	r3, [r7, #8]
 800765a:	781b      	ldrb	r3, [r3, #0]
 800765c:	009b      	lsls	r3, r3, #2
 800765e:	441a      	add	r2, r3
 8007660:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8007664:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007668:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800766c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007670:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007674:	b29b      	uxth	r3, r3
 8007676:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8007678:	68bb      	ldr	r3, [r7, #8]
 800767a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800767e:	2b01      	cmp	r3, #1
 8007680:	f040 80b4 	bne.w	80077ec <HAL_PCD_EP_DB_Transmit+0x742>
      {
        ep->xfer_buff += TxPctSize;
 8007684:	68bb      	ldr	r3, [r7, #8]
 8007686:	695a      	ldr	r2, [r3, #20]
 8007688:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800768c:	441a      	add	r2, r3
 800768e:	68bb      	ldr	r3, [r7, #8]
 8007690:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8007692:	68bb      	ldr	r3, [r7, #8]
 8007694:	69da      	ldr	r2, [r3, #28]
 8007696:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800769a:	441a      	add	r2, r3
 800769c:	68bb      	ldr	r3, [r7, #8]
 800769e:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80076a0:	68bb      	ldr	r3, [r7, #8]
 80076a2:	6a1a      	ldr	r2, [r3, #32]
 80076a4:	68bb      	ldr	r3, [r7, #8]
 80076a6:	691b      	ldr	r3, [r3, #16]
 80076a8:	429a      	cmp	r2, r3
 80076aa:	d309      	bcc.n	80076c0 <HAL_PCD_EP_DB_Transmit+0x616>
        {
          len = ep->maxpacket;
 80076ac:	68bb      	ldr	r3, [r7, #8]
 80076ae:	691b      	ldr	r3, [r3, #16]
 80076b0:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 80076b2:	68bb      	ldr	r3, [r7, #8]
 80076b4:	6a1a      	ldr	r2, [r3, #32]
 80076b6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80076b8:	1ad2      	subs	r2, r2, r3
 80076ba:	68bb      	ldr	r3, [r7, #8]
 80076bc:	621a      	str	r2, [r3, #32]
 80076be:	e015      	b.n	80076ec <HAL_PCD_EP_DB_Transmit+0x642>
        }
        else if (ep->xfer_len_db == 0U)
 80076c0:	68bb      	ldr	r3, [r7, #8]
 80076c2:	6a1b      	ldr	r3, [r3, #32]
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d107      	bne.n	80076d8 <HAL_PCD_EP_DB_Transmit+0x62e>
        {
          len = TxPctSize;
 80076c8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80076cc:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 80076ce:	68bb      	ldr	r3, [r7, #8]
 80076d0:	2200      	movs	r2, #0
 80076d2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80076d6:	e009      	b.n	80076ec <HAL_PCD_EP_DB_Transmit+0x642>
        }
        else
        {
          len = ep->xfer_len_db;
 80076d8:	68bb      	ldr	r3, [r7, #8]
 80076da:	6a1b      	ldr	r3, [r3, #32]
 80076dc:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 80076de:	68bb      	ldr	r3, [r7, #8]
 80076e0:	2200      	movs	r2, #0
 80076e2:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 80076e4:	68bb      	ldr	r3, [r7, #8]
 80076e6:	2200      	movs	r2, #0
 80076e8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	663b      	str	r3, [r7, #96]	; 0x60
 80076f2:	68bb      	ldr	r3, [r7, #8]
 80076f4:	785b      	ldrb	r3, [r3, #1]
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d155      	bne.n	80077a6 <HAL_PCD_EP_DB_Transmit+0x6fc>
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	65bb      	str	r3, [r7, #88]	; 0x58
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007708:	b29b      	uxth	r3, r3
 800770a:	461a      	mov	r2, r3
 800770c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800770e:	4413      	add	r3, r2
 8007710:	65bb      	str	r3, [r7, #88]	; 0x58
 8007712:	68bb      	ldr	r3, [r7, #8]
 8007714:	781b      	ldrb	r3, [r3, #0]
 8007716:	00da      	lsls	r2, r3, #3
 8007718:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800771a:	4413      	add	r3, r2
 800771c:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8007720:	657b      	str	r3, [r7, #84]	; 0x54
 8007722:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007724:	2b3e      	cmp	r3, #62	; 0x3e
 8007726:	d916      	bls.n	8007756 <HAL_PCD_EP_DB_Transmit+0x6ac>
 8007728:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800772a:	095b      	lsrs	r3, r3, #5
 800772c:	677b      	str	r3, [r7, #116]	; 0x74
 800772e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007730:	f003 031f 	and.w	r3, r3, #31
 8007734:	2b00      	cmp	r3, #0
 8007736:	d102      	bne.n	800773e <HAL_PCD_EP_DB_Transmit+0x694>
 8007738:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800773a:	3b01      	subs	r3, #1
 800773c:	677b      	str	r3, [r7, #116]	; 0x74
 800773e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007740:	b29b      	uxth	r3, r3
 8007742:	029b      	lsls	r3, r3, #10
 8007744:	b29b      	uxth	r3, r3
 8007746:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800774a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800774e:	b29a      	uxth	r2, r3
 8007750:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007752:	801a      	strh	r2, [r3, #0]
 8007754:	e040      	b.n	80077d8 <HAL_PCD_EP_DB_Transmit+0x72e>
 8007756:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007758:	2b00      	cmp	r3, #0
 800775a:	d112      	bne.n	8007782 <HAL_PCD_EP_DB_Transmit+0x6d8>
 800775c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800775e:	881b      	ldrh	r3, [r3, #0]
 8007760:	b29b      	uxth	r3, r3
 8007762:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007766:	b29a      	uxth	r2, r3
 8007768:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800776a:	801a      	strh	r2, [r3, #0]
 800776c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800776e:	881b      	ldrh	r3, [r3, #0]
 8007770:	b29b      	uxth	r3, r3
 8007772:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007776:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800777a:	b29a      	uxth	r2, r3
 800777c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800777e:	801a      	strh	r2, [r3, #0]
 8007780:	e02a      	b.n	80077d8 <HAL_PCD_EP_DB_Transmit+0x72e>
 8007782:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007784:	085b      	lsrs	r3, r3, #1
 8007786:	677b      	str	r3, [r7, #116]	; 0x74
 8007788:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800778a:	f003 0301 	and.w	r3, r3, #1
 800778e:	2b00      	cmp	r3, #0
 8007790:	d002      	beq.n	8007798 <HAL_PCD_EP_DB_Transmit+0x6ee>
 8007792:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007794:	3301      	adds	r3, #1
 8007796:	677b      	str	r3, [r7, #116]	; 0x74
 8007798:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800779a:	b29b      	uxth	r3, r3
 800779c:	029b      	lsls	r3, r3, #10
 800779e:	b29a      	uxth	r2, r3
 80077a0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80077a2:	801a      	strh	r2, [r3, #0]
 80077a4:	e018      	b.n	80077d8 <HAL_PCD_EP_DB_Transmit+0x72e>
 80077a6:	68bb      	ldr	r3, [r7, #8]
 80077a8:	785b      	ldrb	r3, [r3, #1]
 80077aa:	2b01      	cmp	r3, #1
 80077ac:	d114      	bne.n	80077d8 <HAL_PCD_EP_DB_Transmit+0x72e>
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80077b6:	b29b      	uxth	r3, r3
 80077b8:	461a      	mov	r2, r3
 80077ba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80077bc:	4413      	add	r3, r2
 80077be:	663b      	str	r3, [r7, #96]	; 0x60
 80077c0:	68bb      	ldr	r3, [r7, #8]
 80077c2:	781b      	ldrb	r3, [r3, #0]
 80077c4:	00da      	lsls	r2, r3, #3
 80077c6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80077c8:	4413      	add	r3, r2
 80077ca:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80077ce:	65fb      	str	r3, [r7, #92]	; 0x5c
 80077d0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80077d2:	b29a      	uxth	r2, r3
 80077d4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80077d6:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	6818      	ldr	r0, [r3, #0]
 80077dc:	68bb      	ldr	r3, [r7, #8]
 80077de:	6959      	ldr	r1, [r3, #20]
 80077e0:	68bb      	ldr	r3, [r7, #8]
 80077e2:	895a      	ldrh	r2, [r3, #10]
 80077e4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80077e6:	b29b      	uxth	r3, r3
 80077e8:	f005 fa14 	bl	800cc14 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	461a      	mov	r2, r3
 80077f2:	68bb      	ldr	r3, [r7, #8]
 80077f4:	781b      	ldrb	r3, [r3, #0]
 80077f6:	009b      	lsls	r3, r3, #2
 80077f8:	4413      	add	r3, r2
 80077fa:	881b      	ldrh	r3, [r3, #0]
 80077fc:	b29b      	uxth	r3, r3
 80077fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007802:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007806:	823b      	strh	r3, [r7, #16]
 8007808:	8a3b      	ldrh	r3, [r7, #16]
 800780a:	f083 0310 	eor.w	r3, r3, #16
 800780e:	823b      	strh	r3, [r7, #16]
 8007810:	8a3b      	ldrh	r3, [r7, #16]
 8007812:	f083 0320 	eor.w	r3, r3, #32
 8007816:	823b      	strh	r3, [r7, #16]
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	461a      	mov	r2, r3
 800781e:	68bb      	ldr	r3, [r7, #8]
 8007820:	781b      	ldrb	r3, [r3, #0]
 8007822:	009b      	lsls	r3, r3, #2
 8007824:	441a      	add	r2, r3
 8007826:	8a3b      	ldrh	r3, [r7, #16]
 8007828:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800782c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007830:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007834:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007838:	b29b      	uxth	r3, r3
 800783a:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800783c:	2300      	movs	r3, #0
}
 800783e:	4618      	mov	r0, r3
 8007840:	3788      	adds	r7, #136	; 0x88
 8007842:	46bd      	mov	sp, r7
 8007844:	bd80      	pop	{r7, pc}

08007846 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8007846:	b480      	push	{r7}
 8007848:	b087      	sub	sp, #28
 800784a:	af00      	add	r7, sp, #0
 800784c:	60f8      	str	r0, [r7, #12]
 800784e:	607b      	str	r3, [r7, #4]
 8007850:	460b      	mov	r3, r1
 8007852:	817b      	strh	r3, [r7, #10]
 8007854:	4613      	mov	r3, r2
 8007856:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8007858:	897b      	ldrh	r3, [r7, #10]
 800785a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800785e:	b29b      	uxth	r3, r3
 8007860:	2b00      	cmp	r3, #0
 8007862:	d00c      	beq.n	800787e <HAL_PCDEx_PMAConfig+0x38>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007864:	897b      	ldrh	r3, [r7, #10]
 8007866:	f003 0307 	and.w	r3, r3, #7
 800786a:	1c5a      	adds	r2, r3, #1
 800786c:	4613      	mov	r3, r2
 800786e:	009b      	lsls	r3, r3, #2
 8007870:	4413      	add	r3, r2
 8007872:	00db      	lsls	r3, r3, #3
 8007874:	68fa      	ldr	r2, [r7, #12]
 8007876:	4413      	add	r3, r2
 8007878:	3304      	adds	r3, #4
 800787a:	617b      	str	r3, [r7, #20]
 800787c:	e00a      	b.n	8007894 <HAL_PCDEx_PMAConfig+0x4e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800787e:	897a      	ldrh	r2, [r7, #10]
 8007880:	4613      	mov	r3, r2
 8007882:	009b      	lsls	r3, r3, #2
 8007884:	4413      	add	r3, r2
 8007886:	00db      	lsls	r3, r3, #3
 8007888:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800788c:	68fa      	ldr	r2, [r7, #12]
 800788e:	4413      	add	r3, r2
 8007890:	3304      	adds	r3, #4
 8007892:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8007894:	893b      	ldrh	r3, [r7, #8]
 8007896:	2b00      	cmp	r3, #0
 8007898:	d107      	bne.n	80078aa <HAL_PCDEx_PMAConfig+0x64>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800789a:	697b      	ldr	r3, [r7, #20]
 800789c:	2200      	movs	r2, #0
 800789e:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	b29a      	uxth	r2, r3
 80078a4:	697b      	ldr	r3, [r7, #20]
 80078a6:	80da      	strh	r2, [r3, #6]
 80078a8:	e00b      	b.n	80078c2 <HAL_PCDEx_PMAConfig+0x7c>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80078aa:	697b      	ldr	r3, [r7, #20]
 80078ac:	2201      	movs	r2, #1
 80078ae:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	b29a      	uxth	r2, r3
 80078b4:	697b      	ldr	r3, [r7, #20]
 80078b6:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	0c1b      	lsrs	r3, r3, #16
 80078bc:	b29a      	uxth	r2, r3
 80078be:	697b      	ldr	r3, [r7, #20]
 80078c0:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80078c2:	2300      	movs	r3, #0
}
 80078c4:	4618      	mov	r0, r3
 80078c6:	371c      	adds	r7, #28
 80078c8:	46bd      	mov	sp, r7
 80078ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ce:	4770      	bx	lr

080078d0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80078d0:	b480      	push	{r7}
 80078d2:	b085      	sub	sp, #20
 80078d4:	af00      	add	r7, sp, #0
 80078d6:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	2201      	movs	r2, #1
 80078e2:	f8c3 22f0 	str.w	r2, [r3, #752]	; 0x2f0
  hpcd->LPM_State = LPM_L0;
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	2200      	movs	r2, #0
 80078ea:	f883 22e4 	strb.w	r2, [r3, #740]	; 0x2e4

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 80078f4:	b29b      	uxth	r3, r3
 80078f6:	f043 0301 	orr.w	r3, r3, #1
 80078fa:	b29a      	uxth	r2, r3
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8007908:	b29b      	uxth	r3, r3
 800790a:	f043 0302 	orr.w	r3, r3, #2
 800790e:	b29a      	uxth	r2, r3
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54

  return HAL_OK;
 8007916:	2300      	movs	r3, #0
}
 8007918:	4618      	mov	r0, r3
 800791a:	3714      	adds	r7, #20
 800791c:	46bd      	mov	sp, r7
 800791e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007922:	4770      	bx	lr

08007924 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8007924:	b480      	push	{r7}
 8007926:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8007928:	4b04      	ldr	r3, [pc, #16]	; (800793c <HAL_PWREx_GetVoltageRange+0x18>)
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8007930:	4618      	mov	r0, r3
 8007932:	46bd      	mov	sp, r7
 8007934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007938:	4770      	bx	lr
 800793a:	bf00      	nop
 800793c:	40007000 	.word	0x40007000

08007940 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007940:	b480      	push	{r7}
 8007942:	b085      	sub	sp, #20
 8007944:	af00      	add	r7, sp, #0
 8007946:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800794e:	d130      	bne.n	80079b2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8007950:	4b23      	ldr	r3, [pc, #140]	; (80079e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007958:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800795c:	d038      	beq.n	80079d0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800795e:	4b20      	ldr	r3, [pc, #128]	; (80079e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8007966:	4a1e      	ldr	r2, [pc, #120]	; (80079e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007968:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800796c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800796e:	4b1d      	ldr	r3, [pc, #116]	; (80079e4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	2232      	movs	r2, #50	; 0x32
 8007974:	fb02 f303 	mul.w	r3, r2, r3
 8007978:	4a1b      	ldr	r2, [pc, #108]	; (80079e8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800797a:	fba2 2303 	umull	r2, r3, r2, r3
 800797e:	0c9b      	lsrs	r3, r3, #18
 8007980:	3301      	adds	r3, #1
 8007982:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007984:	e002      	b.n	800798c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	3b01      	subs	r3, #1
 800798a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800798c:	4b14      	ldr	r3, [pc, #80]	; (80079e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800798e:	695b      	ldr	r3, [r3, #20]
 8007990:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007994:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007998:	d102      	bne.n	80079a0 <HAL_PWREx_ControlVoltageScaling+0x60>
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	2b00      	cmp	r3, #0
 800799e:	d1f2      	bne.n	8007986 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80079a0:	4b0f      	ldr	r3, [pc, #60]	; (80079e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80079a2:	695b      	ldr	r3, [r3, #20]
 80079a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80079a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80079ac:	d110      	bne.n	80079d0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80079ae:	2303      	movs	r3, #3
 80079b0:	e00f      	b.n	80079d2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80079b2:	4b0b      	ldr	r3, [pc, #44]	; (80079e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80079ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80079be:	d007      	beq.n	80079d0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80079c0:	4b07      	ldr	r3, [pc, #28]	; (80079e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80079c8:	4a05      	ldr	r2, [pc, #20]	; (80079e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80079ca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80079ce:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80079d0:	2300      	movs	r3, #0
}
 80079d2:	4618      	mov	r0, r3
 80079d4:	3714      	adds	r7, #20
 80079d6:	46bd      	mov	sp, r7
 80079d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079dc:	4770      	bx	lr
 80079de:	bf00      	nop
 80079e0:	40007000 	.word	0x40007000
 80079e4:	20000000 	.word	0x20000000
 80079e8:	431bde83 	.word	0x431bde83

080079ec <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 80079ec:	b480      	push	{r7}
 80079ee:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 80079f0:	4b05      	ldr	r3, [pc, #20]	; (8007a08 <HAL_PWREx_EnableVddUSB+0x1c>)
 80079f2:	685b      	ldr	r3, [r3, #4]
 80079f4:	4a04      	ldr	r2, [pc, #16]	; (8007a08 <HAL_PWREx_EnableVddUSB+0x1c>)
 80079f6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80079fa:	6053      	str	r3, [r2, #4]
}
 80079fc:	bf00      	nop
 80079fe:	46bd      	mov	sp, r7
 8007a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a04:	4770      	bx	lr
 8007a06:	bf00      	nop
 8007a08:	40007000 	.word	0x40007000

08007a0c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007a0c:	b580      	push	{r7, lr}
 8007a0e:	b08a      	sub	sp, #40	; 0x28
 8007a10:	af00      	add	r7, sp, #0
 8007a12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d102      	bne.n	8007a20 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8007a1a:	2301      	movs	r3, #1
 8007a1c:	f000 bc4f 	b.w	80082be <HAL_RCC_OscConfig+0x8b2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007a20:	4b97      	ldr	r3, [pc, #604]	; (8007c80 <HAL_RCC_OscConfig+0x274>)
 8007a22:	689b      	ldr	r3, [r3, #8]
 8007a24:	f003 030c 	and.w	r3, r3, #12
 8007a28:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007a2a:	4b95      	ldr	r3, [pc, #596]	; (8007c80 <HAL_RCC_OscConfig+0x274>)
 8007a2c:	68db      	ldr	r3, [r3, #12]
 8007a2e:	f003 0303 	and.w	r3, r3, #3
 8007a32:	61fb      	str	r3, [r7, #28]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	f003 0310 	and.w	r3, r3, #16
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	f000 80e6 	beq.w	8007c0e <HAL_RCC_OscConfig+0x202>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8007a42:	6a3b      	ldr	r3, [r7, #32]
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d007      	beq.n	8007a58 <HAL_RCC_OscConfig+0x4c>
 8007a48:	6a3b      	ldr	r3, [r7, #32]
 8007a4a:	2b0c      	cmp	r3, #12
 8007a4c:	f040 808d 	bne.w	8007b6a <HAL_RCC_OscConfig+0x15e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8007a50:	69fb      	ldr	r3, [r7, #28]
 8007a52:	2b01      	cmp	r3, #1
 8007a54:	f040 8089 	bne.w	8007b6a <HAL_RCC_OscConfig+0x15e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8007a58:	4b89      	ldr	r3, [pc, #548]	; (8007c80 <HAL_RCC_OscConfig+0x274>)
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	f003 0302 	and.w	r3, r3, #2
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d006      	beq.n	8007a72 <HAL_RCC_OscConfig+0x66>
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	69db      	ldr	r3, [r3, #28]
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d102      	bne.n	8007a72 <HAL_RCC_OscConfig+0x66>
      {
        return HAL_ERROR;
 8007a6c:	2301      	movs	r3, #1
 8007a6e:	f000 bc26 	b.w	80082be <HAL_RCC_OscConfig+0x8b2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007a76:	4b82      	ldr	r3, [pc, #520]	; (8007c80 <HAL_RCC_OscConfig+0x274>)
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	f003 0308 	and.w	r3, r3, #8
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d004      	beq.n	8007a8c <HAL_RCC_OscConfig+0x80>
 8007a82:	4b7f      	ldr	r3, [pc, #508]	; (8007c80 <HAL_RCC_OscConfig+0x274>)
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007a8a:	e005      	b.n	8007a98 <HAL_RCC_OscConfig+0x8c>
 8007a8c:	4b7c      	ldr	r3, [pc, #496]	; (8007c80 <HAL_RCC_OscConfig+0x274>)
 8007a8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007a92:	091b      	lsrs	r3, r3, #4
 8007a94:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007a98:	4293      	cmp	r3, r2
 8007a9a:	d224      	bcs.n	8007ae6 <HAL_RCC_OscConfig+0xda>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007aa0:	4618      	mov	r0, r3
 8007aa2:	f000 fda1 	bl	80085e8 <RCC_SetFlashLatencyFromMSIRange>
 8007aa6:	4603      	mov	r3, r0
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d002      	beq.n	8007ab2 <HAL_RCC_OscConfig+0xa6>
          {
            return HAL_ERROR;
 8007aac:	2301      	movs	r3, #1
 8007aae:	f000 bc06 	b.w	80082be <HAL_RCC_OscConfig+0x8b2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007ab2:	4b73      	ldr	r3, [pc, #460]	; (8007c80 <HAL_RCC_OscConfig+0x274>)
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	4a72      	ldr	r2, [pc, #456]	; (8007c80 <HAL_RCC_OscConfig+0x274>)
 8007ab8:	f043 0308 	orr.w	r3, r3, #8
 8007abc:	6013      	str	r3, [r2, #0]
 8007abe:	4b70      	ldr	r3, [pc, #448]	; (8007c80 <HAL_RCC_OscConfig+0x274>)
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007aca:	496d      	ldr	r1, [pc, #436]	; (8007c80 <HAL_RCC_OscConfig+0x274>)
 8007acc:	4313      	orrs	r3, r2
 8007ace:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007ad0:	4b6b      	ldr	r3, [pc, #428]	; (8007c80 <HAL_RCC_OscConfig+0x274>)
 8007ad2:	685b      	ldr	r3, [r3, #4]
 8007ad4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	6a1b      	ldr	r3, [r3, #32]
 8007adc:	021b      	lsls	r3, r3, #8
 8007ade:	4968      	ldr	r1, [pc, #416]	; (8007c80 <HAL_RCC_OscConfig+0x274>)
 8007ae0:	4313      	orrs	r3, r2
 8007ae2:	604b      	str	r3, [r1, #4]
 8007ae4:	e025      	b.n	8007b32 <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007ae6:	4b66      	ldr	r3, [pc, #408]	; (8007c80 <HAL_RCC_OscConfig+0x274>)
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	4a65      	ldr	r2, [pc, #404]	; (8007c80 <HAL_RCC_OscConfig+0x274>)
 8007aec:	f043 0308 	orr.w	r3, r3, #8
 8007af0:	6013      	str	r3, [r2, #0]
 8007af2:	4b63      	ldr	r3, [pc, #396]	; (8007c80 <HAL_RCC_OscConfig+0x274>)
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007afe:	4960      	ldr	r1, [pc, #384]	; (8007c80 <HAL_RCC_OscConfig+0x274>)
 8007b00:	4313      	orrs	r3, r2
 8007b02:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007b04:	4b5e      	ldr	r3, [pc, #376]	; (8007c80 <HAL_RCC_OscConfig+0x274>)
 8007b06:	685b      	ldr	r3, [r3, #4]
 8007b08:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	6a1b      	ldr	r3, [r3, #32]
 8007b10:	021b      	lsls	r3, r3, #8
 8007b12:	495b      	ldr	r1, [pc, #364]	; (8007c80 <HAL_RCC_OscConfig+0x274>)
 8007b14:	4313      	orrs	r3, r2
 8007b16:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007b18:	6a3b      	ldr	r3, [r7, #32]
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d109      	bne.n	8007b32 <HAL_RCC_OscConfig+0x126>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b22:	4618      	mov	r0, r3
 8007b24:	f000 fd60 	bl	80085e8 <RCC_SetFlashLatencyFromMSIRange>
 8007b28:	4603      	mov	r3, r0
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d001      	beq.n	8007b32 <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 8007b2e:	2301      	movs	r3, #1
 8007b30:	e3c5      	b.n	80082be <HAL_RCC_OscConfig+0x8b2>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007b32:	f000 fccd 	bl	80084d0 <HAL_RCC_GetSysClockFreq>
 8007b36:	4602      	mov	r2, r0
 8007b38:	4b51      	ldr	r3, [pc, #324]	; (8007c80 <HAL_RCC_OscConfig+0x274>)
 8007b3a:	689b      	ldr	r3, [r3, #8]
 8007b3c:	091b      	lsrs	r3, r3, #4
 8007b3e:	f003 030f 	and.w	r3, r3, #15
 8007b42:	4950      	ldr	r1, [pc, #320]	; (8007c84 <HAL_RCC_OscConfig+0x278>)
 8007b44:	5ccb      	ldrb	r3, [r1, r3]
 8007b46:	f003 031f 	and.w	r3, r3, #31
 8007b4a:	fa22 f303 	lsr.w	r3, r2, r3
 8007b4e:	4a4e      	ldr	r2, [pc, #312]	; (8007c88 <HAL_RCC_OscConfig+0x27c>)
 8007b50:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8007b52:	4b4e      	ldr	r3, [pc, #312]	; (8007c8c <HAL_RCC_OscConfig+0x280>)
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	4618      	mov	r0, r3
 8007b58:	f7fc f828 	bl	8003bac <HAL_InitTick>
 8007b5c:	4603      	mov	r3, r0
 8007b5e:	75fb      	strb	r3, [r7, #23]
        if(status != HAL_OK)
 8007b60:	7dfb      	ldrb	r3, [r7, #23]
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d052      	beq.n	8007c0c <HAL_RCC_OscConfig+0x200>
        {
          return status;
 8007b66:	7dfb      	ldrb	r3, [r7, #23]
 8007b68:	e3a9      	b.n	80082be <HAL_RCC_OscConfig+0x8b2>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	69db      	ldr	r3, [r3, #28]
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d032      	beq.n	8007bd8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8007b72:	4b43      	ldr	r3, [pc, #268]	; (8007c80 <HAL_RCC_OscConfig+0x274>)
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	4a42      	ldr	r2, [pc, #264]	; (8007c80 <HAL_RCC_OscConfig+0x274>)
 8007b78:	f043 0301 	orr.w	r3, r3, #1
 8007b7c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8007b7e:	f7fc f865 	bl	8003c4c <HAL_GetTick>
 8007b82:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007b84:	e008      	b.n	8007b98 <HAL_RCC_OscConfig+0x18c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007b86:	f7fc f861 	bl	8003c4c <HAL_GetTick>
 8007b8a:	4602      	mov	r2, r0
 8007b8c:	69bb      	ldr	r3, [r7, #24]
 8007b8e:	1ad3      	subs	r3, r2, r3
 8007b90:	2b02      	cmp	r3, #2
 8007b92:	d901      	bls.n	8007b98 <HAL_RCC_OscConfig+0x18c>
          {
            return HAL_TIMEOUT;
 8007b94:	2303      	movs	r3, #3
 8007b96:	e392      	b.n	80082be <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007b98:	4b39      	ldr	r3, [pc, #228]	; (8007c80 <HAL_RCC_OscConfig+0x274>)
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	f003 0302 	and.w	r3, r3, #2
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d0f0      	beq.n	8007b86 <HAL_RCC_OscConfig+0x17a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007ba4:	4b36      	ldr	r3, [pc, #216]	; (8007c80 <HAL_RCC_OscConfig+0x274>)
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	4a35      	ldr	r2, [pc, #212]	; (8007c80 <HAL_RCC_OscConfig+0x274>)
 8007baa:	f043 0308 	orr.w	r3, r3, #8
 8007bae:	6013      	str	r3, [r2, #0]
 8007bb0:	4b33      	ldr	r3, [pc, #204]	; (8007c80 <HAL_RCC_OscConfig+0x274>)
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bbc:	4930      	ldr	r1, [pc, #192]	; (8007c80 <HAL_RCC_OscConfig+0x274>)
 8007bbe:	4313      	orrs	r3, r2
 8007bc0:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007bc2:	4b2f      	ldr	r3, [pc, #188]	; (8007c80 <HAL_RCC_OscConfig+0x274>)
 8007bc4:	685b      	ldr	r3, [r3, #4]
 8007bc6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	6a1b      	ldr	r3, [r3, #32]
 8007bce:	021b      	lsls	r3, r3, #8
 8007bd0:	492b      	ldr	r1, [pc, #172]	; (8007c80 <HAL_RCC_OscConfig+0x274>)
 8007bd2:	4313      	orrs	r3, r2
 8007bd4:	604b      	str	r3, [r1, #4]
 8007bd6:	e01a      	b.n	8007c0e <HAL_RCC_OscConfig+0x202>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8007bd8:	4b29      	ldr	r3, [pc, #164]	; (8007c80 <HAL_RCC_OscConfig+0x274>)
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	4a28      	ldr	r2, [pc, #160]	; (8007c80 <HAL_RCC_OscConfig+0x274>)
 8007bde:	f023 0301 	bic.w	r3, r3, #1
 8007be2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8007be4:	f7fc f832 	bl	8003c4c <HAL_GetTick>
 8007be8:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8007bea:	e008      	b.n	8007bfe <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007bec:	f7fc f82e 	bl	8003c4c <HAL_GetTick>
 8007bf0:	4602      	mov	r2, r0
 8007bf2:	69bb      	ldr	r3, [r7, #24]
 8007bf4:	1ad3      	subs	r3, r2, r3
 8007bf6:	2b02      	cmp	r3, #2
 8007bf8:	d901      	bls.n	8007bfe <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8007bfa:	2303      	movs	r3, #3
 8007bfc:	e35f      	b.n	80082be <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8007bfe:	4b20      	ldr	r3, [pc, #128]	; (8007c80 <HAL_RCC_OscConfig+0x274>)
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	f003 0302 	and.w	r3, r3, #2
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d1f0      	bne.n	8007bec <HAL_RCC_OscConfig+0x1e0>
 8007c0a:	e000      	b.n	8007c0e <HAL_RCC_OscConfig+0x202>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8007c0c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	f003 0301 	and.w	r3, r3, #1
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d073      	beq.n	8007d02 <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8007c1a:	6a3b      	ldr	r3, [r7, #32]
 8007c1c:	2b08      	cmp	r3, #8
 8007c1e:	d005      	beq.n	8007c2c <HAL_RCC_OscConfig+0x220>
 8007c20:	6a3b      	ldr	r3, [r7, #32]
 8007c22:	2b0c      	cmp	r3, #12
 8007c24:	d10e      	bne.n	8007c44 <HAL_RCC_OscConfig+0x238>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8007c26:	69fb      	ldr	r3, [r7, #28]
 8007c28:	2b03      	cmp	r3, #3
 8007c2a:	d10b      	bne.n	8007c44 <HAL_RCC_OscConfig+0x238>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007c2c:	4b14      	ldr	r3, [pc, #80]	; (8007c80 <HAL_RCC_OscConfig+0x274>)
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d063      	beq.n	8007d00 <HAL_RCC_OscConfig+0x2f4>
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	685b      	ldr	r3, [r3, #4]
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d15f      	bne.n	8007d00 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8007c40:	2301      	movs	r3, #1
 8007c42:	e33c      	b.n	80082be <HAL_RCC_OscConfig+0x8b2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	685b      	ldr	r3, [r3, #4]
 8007c48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007c4c:	d106      	bne.n	8007c5c <HAL_RCC_OscConfig+0x250>
 8007c4e:	4b0c      	ldr	r3, [pc, #48]	; (8007c80 <HAL_RCC_OscConfig+0x274>)
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	4a0b      	ldr	r2, [pc, #44]	; (8007c80 <HAL_RCC_OscConfig+0x274>)
 8007c54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007c58:	6013      	str	r3, [r2, #0]
 8007c5a:	e025      	b.n	8007ca8 <HAL_RCC_OscConfig+0x29c>
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	685b      	ldr	r3, [r3, #4]
 8007c60:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007c64:	d114      	bne.n	8007c90 <HAL_RCC_OscConfig+0x284>
 8007c66:	4b06      	ldr	r3, [pc, #24]	; (8007c80 <HAL_RCC_OscConfig+0x274>)
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	4a05      	ldr	r2, [pc, #20]	; (8007c80 <HAL_RCC_OscConfig+0x274>)
 8007c6c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007c70:	6013      	str	r3, [r2, #0]
 8007c72:	4b03      	ldr	r3, [pc, #12]	; (8007c80 <HAL_RCC_OscConfig+0x274>)
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	4a02      	ldr	r2, [pc, #8]	; (8007c80 <HAL_RCC_OscConfig+0x274>)
 8007c78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007c7c:	6013      	str	r3, [r2, #0]
 8007c7e:	e013      	b.n	8007ca8 <HAL_RCC_OscConfig+0x29c>
 8007c80:	40021000 	.word	0x40021000
 8007c84:	0800f424 	.word	0x0800f424
 8007c88:	20000000 	.word	0x20000000
 8007c8c:	20000004 	.word	0x20000004
 8007c90:	4b8f      	ldr	r3, [pc, #572]	; (8007ed0 <HAL_RCC_OscConfig+0x4c4>)
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	4a8e      	ldr	r2, [pc, #568]	; (8007ed0 <HAL_RCC_OscConfig+0x4c4>)
 8007c96:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007c9a:	6013      	str	r3, [r2, #0]
 8007c9c:	4b8c      	ldr	r3, [pc, #560]	; (8007ed0 <HAL_RCC_OscConfig+0x4c4>)
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	4a8b      	ldr	r2, [pc, #556]	; (8007ed0 <HAL_RCC_OscConfig+0x4c4>)
 8007ca2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007ca6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	685b      	ldr	r3, [r3, #4]
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d013      	beq.n	8007cd8 <HAL_RCC_OscConfig+0x2cc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007cb0:	f7fb ffcc 	bl	8003c4c <HAL_GetTick>
 8007cb4:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007cb6:	e008      	b.n	8007cca <HAL_RCC_OscConfig+0x2be>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007cb8:	f7fb ffc8 	bl	8003c4c <HAL_GetTick>
 8007cbc:	4602      	mov	r2, r0
 8007cbe:	69bb      	ldr	r3, [r7, #24]
 8007cc0:	1ad3      	subs	r3, r2, r3
 8007cc2:	2b64      	cmp	r3, #100	; 0x64
 8007cc4:	d901      	bls.n	8007cca <HAL_RCC_OscConfig+0x2be>
          {
            return HAL_TIMEOUT;
 8007cc6:	2303      	movs	r3, #3
 8007cc8:	e2f9      	b.n	80082be <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007cca:	4b81      	ldr	r3, [pc, #516]	; (8007ed0 <HAL_RCC_OscConfig+0x4c4>)
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d0f0      	beq.n	8007cb8 <HAL_RCC_OscConfig+0x2ac>
 8007cd6:	e014      	b.n	8007d02 <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007cd8:	f7fb ffb8 	bl	8003c4c <HAL_GetTick>
 8007cdc:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007cde:	e008      	b.n	8007cf2 <HAL_RCC_OscConfig+0x2e6>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007ce0:	f7fb ffb4 	bl	8003c4c <HAL_GetTick>
 8007ce4:	4602      	mov	r2, r0
 8007ce6:	69bb      	ldr	r3, [r7, #24]
 8007ce8:	1ad3      	subs	r3, r2, r3
 8007cea:	2b64      	cmp	r3, #100	; 0x64
 8007cec:	d901      	bls.n	8007cf2 <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 8007cee:	2303      	movs	r3, #3
 8007cf0:	e2e5      	b.n	80082be <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007cf2:	4b77      	ldr	r3, [pc, #476]	; (8007ed0 <HAL_RCC_OscConfig+0x4c4>)
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d1f0      	bne.n	8007ce0 <HAL_RCC_OscConfig+0x2d4>
 8007cfe:	e000      	b.n	8007d02 <HAL_RCC_OscConfig+0x2f6>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007d00:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	f003 0302 	and.w	r3, r3, #2
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d060      	beq.n	8007dd0 <HAL_RCC_OscConfig+0x3c4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8007d0e:	6a3b      	ldr	r3, [r7, #32]
 8007d10:	2b04      	cmp	r3, #4
 8007d12:	d005      	beq.n	8007d20 <HAL_RCC_OscConfig+0x314>
 8007d14:	6a3b      	ldr	r3, [r7, #32]
 8007d16:	2b0c      	cmp	r3, #12
 8007d18:	d119      	bne.n	8007d4e <HAL_RCC_OscConfig+0x342>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8007d1a:	69fb      	ldr	r3, [r7, #28]
 8007d1c:	2b02      	cmp	r3, #2
 8007d1e:	d116      	bne.n	8007d4e <HAL_RCC_OscConfig+0x342>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007d20:	4b6b      	ldr	r3, [pc, #428]	; (8007ed0 <HAL_RCC_OscConfig+0x4c4>)
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d005      	beq.n	8007d38 <HAL_RCC_OscConfig+0x32c>
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	68db      	ldr	r3, [r3, #12]
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d101      	bne.n	8007d38 <HAL_RCC_OscConfig+0x32c>
      {
        return HAL_ERROR;
 8007d34:	2301      	movs	r3, #1
 8007d36:	e2c2      	b.n	80082be <HAL_RCC_OscConfig+0x8b2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007d38:	4b65      	ldr	r3, [pc, #404]	; (8007ed0 <HAL_RCC_OscConfig+0x4c4>)
 8007d3a:	685b      	ldr	r3, [r3, #4]
 8007d3c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	691b      	ldr	r3, [r3, #16]
 8007d44:	061b      	lsls	r3, r3, #24
 8007d46:	4962      	ldr	r1, [pc, #392]	; (8007ed0 <HAL_RCC_OscConfig+0x4c4>)
 8007d48:	4313      	orrs	r3, r2
 8007d4a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007d4c:	e040      	b.n	8007dd0 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	68db      	ldr	r3, [r3, #12]
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d023      	beq.n	8007d9e <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007d56:	4b5e      	ldr	r3, [pc, #376]	; (8007ed0 <HAL_RCC_OscConfig+0x4c4>)
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	4a5d      	ldr	r2, [pc, #372]	; (8007ed0 <HAL_RCC_OscConfig+0x4c4>)
 8007d5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007d60:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007d62:	f7fb ff73 	bl	8003c4c <HAL_GetTick>
 8007d66:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007d68:	e008      	b.n	8007d7c <HAL_RCC_OscConfig+0x370>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007d6a:	f7fb ff6f 	bl	8003c4c <HAL_GetTick>
 8007d6e:	4602      	mov	r2, r0
 8007d70:	69bb      	ldr	r3, [r7, #24]
 8007d72:	1ad3      	subs	r3, r2, r3
 8007d74:	2b02      	cmp	r3, #2
 8007d76:	d901      	bls.n	8007d7c <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8007d78:	2303      	movs	r3, #3
 8007d7a:	e2a0      	b.n	80082be <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007d7c:	4b54      	ldr	r3, [pc, #336]	; (8007ed0 <HAL_RCC_OscConfig+0x4c4>)
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d0f0      	beq.n	8007d6a <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007d88:	4b51      	ldr	r3, [pc, #324]	; (8007ed0 <HAL_RCC_OscConfig+0x4c4>)
 8007d8a:	685b      	ldr	r3, [r3, #4]
 8007d8c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	691b      	ldr	r3, [r3, #16]
 8007d94:	061b      	lsls	r3, r3, #24
 8007d96:	494e      	ldr	r1, [pc, #312]	; (8007ed0 <HAL_RCC_OscConfig+0x4c4>)
 8007d98:	4313      	orrs	r3, r2
 8007d9a:	604b      	str	r3, [r1, #4]
 8007d9c:	e018      	b.n	8007dd0 <HAL_RCC_OscConfig+0x3c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007d9e:	4b4c      	ldr	r3, [pc, #304]	; (8007ed0 <HAL_RCC_OscConfig+0x4c4>)
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	4a4b      	ldr	r2, [pc, #300]	; (8007ed0 <HAL_RCC_OscConfig+0x4c4>)
 8007da4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007da8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007daa:	f7fb ff4f 	bl	8003c4c <HAL_GetTick>
 8007dae:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007db0:	e008      	b.n	8007dc4 <HAL_RCC_OscConfig+0x3b8>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007db2:	f7fb ff4b 	bl	8003c4c <HAL_GetTick>
 8007db6:	4602      	mov	r2, r0
 8007db8:	69bb      	ldr	r3, [r7, #24]
 8007dba:	1ad3      	subs	r3, r2, r3
 8007dbc:	2b02      	cmp	r3, #2
 8007dbe:	d901      	bls.n	8007dc4 <HAL_RCC_OscConfig+0x3b8>
          {
            return HAL_TIMEOUT;
 8007dc0:	2303      	movs	r3, #3
 8007dc2:	e27c      	b.n	80082be <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007dc4:	4b42      	ldr	r3, [pc, #264]	; (8007ed0 <HAL_RCC_OscConfig+0x4c4>)
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d1f0      	bne.n	8007db2 <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	f003 0308 	and.w	r3, r3, #8
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	f000 8082 	beq.w	8007ee2 <HAL_RCC_OscConfig+0x4d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	695b      	ldr	r3, [r3, #20]
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d05f      	beq.n	8007ea6 <HAL_RCC_OscConfig+0x49a>
    {
#if defined(RCC_CSR_LSIPREDIV)
      uint32_t csr_temp = RCC->CSR;
 8007de6:	4b3a      	ldr	r3, [pc, #232]	; (8007ed0 <HAL_RCC_OscConfig+0x4c4>)
 8007de8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007dec:	613b      	str	r3, [r7, #16]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	699a      	ldr	r2, [r3, #24]
 8007df2:	693b      	ldr	r3, [r7, #16]
 8007df4:	f003 0310 	and.w	r3, r3, #16
 8007df8:	429a      	cmp	r2, r3
 8007dfa:	d037      	beq.n	8007e6c <HAL_RCC_OscConfig+0x460>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8007dfc:	693b      	ldr	r3, [r7, #16]
 8007dfe:	f003 0302 	and.w	r3, r3, #2
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d006      	beq.n	8007e14 <HAL_RCC_OscConfig+0x408>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8007e06:	693b      	ldr	r3, [r7, #16]
 8007e08:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d101      	bne.n	8007e14 <HAL_RCC_OscConfig+0x408>
        {
           /* If LSIRDY is set while LSION is not enabled,
              LSIPREDIV can't be updated  */
          return HAL_ERROR;
 8007e10:	2301      	movs	r3, #1
 8007e12:	e254      	b.n	80082be <HAL_RCC_OscConfig+0x8b2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8007e14:	693b      	ldr	r3, [r7, #16]
 8007e16:	f003 0301 	and.w	r3, r3, #1
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d01b      	beq.n	8007e56 <HAL_RCC_OscConfig+0x44a>
        {
          __HAL_RCC_LSI_DISABLE();
 8007e1e:	4b2c      	ldr	r3, [pc, #176]	; (8007ed0 <HAL_RCC_OscConfig+0x4c4>)
 8007e20:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007e24:	4a2a      	ldr	r2, [pc, #168]	; (8007ed0 <HAL_RCC_OscConfig+0x4c4>)
 8007e26:	f023 0301 	bic.w	r3, r3, #1
 8007e2a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8007e2e:	f7fb ff0d 	bl	8003c4c <HAL_GetTick>
 8007e32:	61b8      	str	r0, [r7, #24]

          /* Wait till LSI is disabled */
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007e34:	e008      	b.n	8007e48 <HAL_RCC_OscConfig+0x43c>
          {
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007e36:	f7fb ff09 	bl	8003c4c <HAL_GetTick>
 8007e3a:	4602      	mov	r2, r0
 8007e3c:	69bb      	ldr	r3, [r7, #24]
 8007e3e:	1ad3      	subs	r3, r2, r3
 8007e40:	2b11      	cmp	r3, #17
 8007e42:	d901      	bls.n	8007e48 <HAL_RCC_OscConfig+0x43c>
            {
              return HAL_TIMEOUT;
 8007e44:	2303      	movs	r3, #3
 8007e46:	e23a      	b.n	80082be <HAL_RCC_OscConfig+0x8b2>
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007e48:	4b21      	ldr	r3, [pc, #132]	; (8007ed0 <HAL_RCC_OscConfig+0x4c4>)
 8007e4a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007e4e:	f003 0302 	and.w	r3, r3, #2
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d1ef      	bne.n	8007e36 <HAL_RCC_OscConfig+0x42a>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 8007e56:	4b1e      	ldr	r3, [pc, #120]	; (8007ed0 <HAL_RCC_OscConfig+0x4c4>)
 8007e58:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007e5c:	f023 0210 	bic.w	r2, r3, #16
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	699b      	ldr	r3, [r3, #24]
 8007e64:	491a      	ldr	r1, [pc, #104]	; (8007ed0 <HAL_RCC_OscConfig+0x4c4>)
 8007e66:	4313      	orrs	r3, r2
 8007e68:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007e6c:	4b18      	ldr	r3, [pc, #96]	; (8007ed0 <HAL_RCC_OscConfig+0x4c4>)
 8007e6e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007e72:	4a17      	ldr	r2, [pc, #92]	; (8007ed0 <HAL_RCC_OscConfig+0x4c4>)
 8007e74:	f043 0301 	orr.w	r3, r3, #1
 8007e78:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007e7c:	f7fb fee6 	bl	8003c4c <HAL_GetTick>
 8007e80:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007e82:	e008      	b.n	8007e96 <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007e84:	f7fb fee2 	bl	8003c4c <HAL_GetTick>
 8007e88:	4602      	mov	r2, r0
 8007e8a:	69bb      	ldr	r3, [r7, #24]
 8007e8c:	1ad3      	subs	r3, r2, r3
 8007e8e:	2b11      	cmp	r3, #17
 8007e90:	d901      	bls.n	8007e96 <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 8007e92:	2303      	movs	r3, #3
 8007e94:	e213      	b.n	80082be <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007e96:	4b0e      	ldr	r3, [pc, #56]	; (8007ed0 <HAL_RCC_OscConfig+0x4c4>)
 8007e98:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007e9c:	f003 0302 	and.w	r3, r3, #2
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d0ef      	beq.n	8007e84 <HAL_RCC_OscConfig+0x478>
 8007ea4:	e01d      	b.n	8007ee2 <HAL_RCC_OscConfig+0x4d6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007ea6:	4b0a      	ldr	r3, [pc, #40]	; (8007ed0 <HAL_RCC_OscConfig+0x4c4>)
 8007ea8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007eac:	4a08      	ldr	r2, [pc, #32]	; (8007ed0 <HAL_RCC_OscConfig+0x4c4>)
 8007eae:	f023 0301 	bic.w	r3, r3, #1
 8007eb2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007eb6:	f7fb fec9 	bl	8003c4c <HAL_GetTick>
 8007eba:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007ebc:	e00a      	b.n	8007ed4 <HAL_RCC_OscConfig+0x4c8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007ebe:	f7fb fec5 	bl	8003c4c <HAL_GetTick>
 8007ec2:	4602      	mov	r2, r0
 8007ec4:	69bb      	ldr	r3, [r7, #24]
 8007ec6:	1ad3      	subs	r3, r2, r3
 8007ec8:	2b11      	cmp	r3, #17
 8007eca:	d903      	bls.n	8007ed4 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_TIMEOUT;
 8007ecc:	2303      	movs	r3, #3
 8007ece:	e1f6      	b.n	80082be <HAL_RCC_OscConfig+0x8b2>
 8007ed0:	40021000 	.word	0x40021000
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007ed4:	4ba9      	ldr	r3, [pc, #676]	; (800817c <HAL_RCC_OscConfig+0x770>)
 8007ed6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007eda:	f003 0302 	and.w	r3, r3, #2
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d1ed      	bne.n	8007ebe <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	f003 0304 	and.w	r3, r3, #4
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	f000 80bd 	beq.w	800806a <HAL_RCC_OscConfig+0x65e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007ef0:	2300      	movs	r3, #0
 8007ef2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8007ef6:	4ba1      	ldr	r3, [pc, #644]	; (800817c <HAL_RCC_OscConfig+0x770>)
 8007ef8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007efa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d10e      	bne.n	8007f20 <HAL_RCC_OscConfig+0x514>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007f02:	4b9e      	ldr	r3, [pc, #632]	; (800817c <HAL_RCC_OscConfig+0x770>)
 8007f04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007f06:	4a9d      	ldr	r2, [pc, #628]	; (800817c <HAL_RCC_OscConfig+0x770>)
 8007f08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007f0c:	6593      	str	r3, [r2, #88]	; 0x58
 8007f0e:	4b9b      	ldr	r3, [pc, #620]	; (800817c <HAL_RCC_OscConfig+0x770>)
 8007f10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007f12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007f16:	60fb      	str	r3, [r7, #12]
 8007f18:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8007f1a:	2301      	movs	r3, #1
 8007f1c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007f20:	4b97      	ldr	r3, [pc, #604]	; (8008180 <HAL_RCC_OscConfig+0x774>)
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d118      	bne.n	8007f5e <HAL_RCC_OscConfig+0x552>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007f2c:	4b94      	ldr	r3, [pc, #592]	; (8008180 <HAL_RCC_OscConfig+0x774>)
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	4a93      	ldr	r2, [pc, #588]	; (8008180 <HAL_RCC_OscConfig+0x774>)
 8007f32:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007f36:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007f38:	f7fb fe88 	bl	8003c4c <HAL_GetTick>
 8007f3c:	61b8      	str	r0, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007f3e:	e008      	b.n	8007f52 <HAL_RCC_OscConfig+0x546>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007f40:	f7fb fe84 	bl	8003c4c <HAL_GetTick>
 8007f44:	4602      	mov	r2, r0
 8007f46:	69bb      	ldr	r3, [r7, #24]
 8007f48:	1ad3      	subs	r3, r2, r3
 8007f4a:	2b02      	cmp	r3, #2
 8007f4c:	d901      	bls.n	8007f52 <HAL_RCC_OscConfig+0x546>
        {
          return HAL_TIMEOUT;
 8007f4e:	2303      	movs	r3, #3
 8007f50:	e1b5      	b.n	80082be <HAL_RCC_OscConfig+0x8b2>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007f52:	4b8b      	ldr	r3, [pc, #556]	; (8008180 <HAL_RCC_OscConfig+0x774>)
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d0f0      	beq.n	8007f40 <HAL_RCC_OscConfig+0x534>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
#if defined(RCC_BDCR_LSESYSDIS)
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	689b      	ldr	r3, [r3, #8]
 8007f62:	f003 0301 	and.w	r3, r3, #1
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d02c      	beq.n	8007fc4 <HAL_RCC_OscConfig+0x5b8>
    {
      /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 8007f6a:	4b84      	ldr	r3, [pc, #528]	; (800817c <HAL_RCC_OscConfig+0x770>)
 8007f6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f70:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	689b      	ldr	r3, [r3, #8]
 8007f78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f7c:	497f      	ldr	r1, [pc, #508]	; (800817c <HAL_RCC_OscConfig+0x770>)
 8007f7e:	4313      	orrs	r3, r2
 8007f80:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	689b      	ldr	r3, [r3, #8]
 8007f88:	f003 0304 	and.w	r3, r3, #4
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d010      	beq.n	8007fb2 <HAL_RCC_OscConfig+0x5a6>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8007f90:	4b7a      	ldr	r3, [pc, #488]	; (800817c <HAL_RCC_OscConfig+0x770>)
 8007f92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007f96:	4a79      	ldr	r2, [pc, #484]	; (800817c <HAL_RCC_OscConfig+0x770>)
 8007f98:	f043 0304 	orr.w	r3, r3, #4
 8007f9c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8007fa0:	4b76      	ldr	r3, [pc, #472]	; (800817c <HAL_RCC_OscConfig+0x770>)
 8007fa2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007fa6:	4a75      	ldr	r2, [pc, #468]	; (800817c <HAL_RCC_OscConfig+0x770>)
 8007fa8:	f043 0301 	orr.w	r3, r3, #1
 8007fac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007fb0:	e018      	b.n	8007fe4 <HAL_RCC_OscConfig+0x5d8>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8007fb2:	4b72      	ldr	r3, [pc, #456]	; (800817c <HAL_RCC_OscConfig+0x770>)
 8007fb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007fb8:	4a70      	ldr	r2, [pc, #448]	; (800817c <HAL_RCC_OscConfig+0x770>)
 8007fba:	f043 0301 	orr.w	r3, r3, #1
 8007fbe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007fc2:	e00f      	b.n	8007fe4 <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8007fc4:	4b6d      	ldr	r3, [pc, #436]	; (800817c <HAL_RCC_OscConfig+0x770>)
 8007fc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007fca:	4a6c      	ldr	r2, [pc, #432]	; (800817c <HAL_RCC_OscConfig+0x770>)
 8007fcc:	f023 0301 	bic.w	r3, r3, #1
 8007fd0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8007fd4:	4b69      	ldr	r3, [pc, #420]	; (800817c <HAL_RCC_OscConfig+0x770>)
 8007fd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007fda:	4a68      	ldr	r2, [pc, #416]	; (800817c <HAL_RCC_OscConfig+0x770>)
 8007fdc:	f023 0304 	bic.w	r3, r3, #4
 8007fe0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	689b      	ldr	r3, [r3, #8]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d016      	beq.n	800801a <HAL_RCC_OscConfig+0x60e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007fec:	f7fb fe2e 	bl	8003c4c <HAL_GetTick>
 8007ff0:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007ff2:	e00a      	b.n	800800a <HAL_RCC_OscConfig+0x5fe>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007ff4:	f7fb fe2a 	bl	8003c4c <HAL_GetTick>
 8007ff8:	4602      	mov	r2, r0
 8007ffa:	69bb      	ldr	r3, [r7, #24]
 8007ffc:	1ad3      	subs	r3, r2, r3
 8007ffe:	f241 3288 	movw	r2, #5000	; 0x1388
 8008002:	4293      	cmp	r3, r2
 8008004:	d901      	bls.n	800800a <HAL_RCC_OscConfig+0x5fe>
        {
          return HAL_TIMEOUT;
 8008006:	2303      	movs	r3, #3
 8008008:	e159      	b.n	80082be <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800800a:	4b5c      	ldr	r3, [pc, #368]	; (800817c <HAL_RCC_OscConfig+0x770>)
 800800c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008010:	f003 0302 	and.w	r3, r3, #2
 8008014:	2b00      	cmp	r3, #0
 8008016:	d0ed      	beq.n	8007ff4 <HAL_RCC_OscConfig+0x5e8>
 8008018:	e01d      	b.n	8008056 <HAL_RCC_OscConfig+0x64a>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800801a:	f7fb fe17 	bl	8003c4c <HAL_GetTick>
 800801e:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008020:	e00a      	b.n	8008038 <HAL_RCC_OscConfig+0x62c>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008022:	f7fb fe13 	bl	8003c4c <HAL_GetTick>
 8008026:	4602      	mov	r2, r0
 8008028:	69bb      	ldr	r3, [r7, #24]
 800802a:	1ad3      	subs	r3, r2, r3
 800802c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008030:	4293      	cmp	r3, r2
 8008032:	d901      	bls.n	8008038 <HAL_RCC_OscConfig+0x62c>
        {
          return HAL_TIMEOUT;
 8008034:	2303      	movs	r3, #3
 8008036:	e142      	b.n	80082be <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008038:	4b50      	ldr	r3, [pc, #320]	; (800817c <HAL_RCC_OscConfig+0x770>)
 800803a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800803e:	f003 0302 	and.w	r3, r3, #2
 8008042:	2b00      	cmp	r3, #0
 8008044:	d1ed      	bne.n	8008022 <HAL_RCC_OscConfig+0x616>
        }
      }

#if defined(RCC_BDCR_LSESYSDIS)
      /* By default, stop disabling LSE propagation */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 8008046:	4b4d      	ldr	r3, [pc, #308]	; (800817c <HAL_RCC_OscConfig+0x770>)
 8008048:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800804c:	4a4b      	ldr	r2, [pc, #300]	; (800817c <HAL_RCC_OscConfig+0x770>)
 800804e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008052:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008056:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800805a:	2b01      	cmp	r3, #1
 800805c:	d105      	bne.n	800806a <HAL_RCC_OscConfig+0x65e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800805e:	4b47      	ldr	r3, [pc, #284]	; (800817c <HAL_RCC_OscConfig+0x770>)
 8008060:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008062:	4a46      	ldr	r2, [pc, #280]	; (800817c <HAL_RCC_OscConfig+0x770>)
 8008064:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008068:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	f003 0320 	and.w	r3, r3, #32
 8008072:	2b00      	cmp	r3, #0
 8008074:	d03c      	beq.n	80080f0 <HAL_RCC_OscConfig+0x6e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800807a:	2b00      	cmp	r3, #0
 800807c:	d01c      	beq.n	80080b8 <HAL_RCC_OscConfig+0x6ac>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800807e:	4b3f      	ldr	r3, [pc, #252]	; (800817c <HAL_RCC_OscConfig+0x770>)
 8008080:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8008084:	4a3d      	ldr	r2, [pc, #244]	; (800817c <HAL_RCC_OscConfig+0x770>)
 8008086:	f043 0301 	orr.w	r3, r3, #1
 800808a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800808e:	f7fb fddd 	bl	8003c4c <HAL_GetTick>
 8008092:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8008094:	e008      	b.n	80080a8 <HAL_RCC_OscConfig+0x69c>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008096:	f7fb fdd9 	bl	8003c4c <HAL_GetTick>
 800809a:	4602      	mov	r2, r0
 800809c:	69bb      	ldr	r3, [r7, #24]
 800809e:	1ad3      	subs	r3, r2, r3
 80080a0:	2b02      	cmp	r3, #2
 80080a2:	d901      	bls.n	80080a8 <HAL_RCC_OscConfig+0x69c>
        {
          return HAL_TIMEOUT;
 80080a4:	2303      	movs	r3, #3
 80080a6:	e10a      	b.n	80082be <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80080a8:	4b34      	ldr	r3, [pc, #208]	; (800817c <HAL_RCC_OscConfig+0x770>)
 80080aa:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80080ae:	f003 0302 	and.w	r3, r3, #2
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d0ef      	beq.n	8008096 <HAL_RCC_OscConfig+0x68a>
 80080b6:	e01b      	b.n	80080f0 <HAL_RCC_OscConfig+0x6e4>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80080b8:	4b30      	ldr	r3, [pc, #192]	; (800817c <HAL_RCC_OscConfig+0x770>)
 80080ba:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80080be:	4a2f      	ldr	r2, [pc, #188]	; (800817c <HAL_RCC_OscConfig+0x770>)
 80080c0:	f023 0301 	bic.w	r3, r3, #1
 80080c4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80080c8:	f7fb fdc0 	bl	8003c4c <HAL_GetTick>
 80080cc:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80080ce:	e008      	b.n	80080e2 <HAL_RCC_OscConfig+0x6d6>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80080d0:	f7fb fdbc 	bl	8003c4c <HAL_GetTick>
 80080d4:	4602      	mov	r2, r0
 80080d6:	69bb      	ldr	r3, [r7, #24]
 80080d8:	1ad3      	subs	r3, r2, r3
 80080da:	2b02      	cmp	r3, #2
 80080dc:	d901      	bls.n	80080e2 <HAL_RCC_OscConfig+0x6d6>
        {
          return HAL_TIMEOUT;
 80080de:	2303      	movs	r3, #3
 80080e0:	e0ed      	b.n	80082be <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80080e2:	4b26      	ldr	r3, [pc, #152]	; (800817c <HAL_RCC_OscConfig+0x770>)
 80080e4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80080e8:	f003 0302 	and.w	r3, r3, #2
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d1ef      	bne.n	80080d0 <HAL_RCC_OscConfig+0x6c4>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	f000 80e1 	beq.w	80082bc <HAL_RCC_OscConfig+0x8b0>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080fe:	2b02      	cmp	r3, #2
 8008100:	f040 80b5 	bne.w	800826e <HAL_RCC_OscConfig+0x862>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8008104:	4b1d      	ldr	r3, [pc, #116]	; (800817c <HAL_RCC_OscConfig+0x770>)
 8008106:	68db      	ldr	r3, [r3, #12]
 8008108:	61fb      	str	r3, [r7, #28]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800810a:	69fb      	ldr	r3, [r7, #28]
 800810c:	f003 0203 	and.w	r2, r3, #3
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008114:	429a      	cmp	r2, r3
 8008116:	d124      	bne.n	8008162 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008118:	69fb      	ldr	r3, [r7, #28]
 800811a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008122:	3b01      	subs	r3, #1
 8008124:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8008126:	429a      	cmp	r2, r3
 8008128:	d11b      	bne.n	8008162 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800812a:	69fb      	ldr	r3, [r7, #28]
 800812c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008134:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008136:	429a      	cmp	r2, r3
 8008138:	d113      	bne.n	8008162 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800813a:	69fb      	ldr	r3, [r7, #28]
 800813c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008144:	085b      	lsrs	r3, r3, #1
 8008146:	3b01      	subs	r3, #1
 8008148:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800814a:	429a      	cmp	r2, r3
 800814c:	d109      	bne.n	8008162 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800814e:	69fb      	ldr	r3, [r7, #28]
 8008150:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008158:	085b      	lsrs	r3, r3, #1
 800815a:	3b01      	subs	r3, #1
 800815c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800815e:	429a      	cmp	r2, r3
 8008160:	d05f      	beq.n	8008222 <HAL_RCC_OscConfig+0x816>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8008162:	6a3b      	ldr	r3, [r7, #32]
 8008164:	2b0c      	cmp	r3, #12
 8008166:	d05a      	beq.n	800821e <HAL_RCC_OscConfig+0x812>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8008168:	4b04      	ldr	r3, [pc, #16]	; (800817c <HAL_RCC_OscConfig+0x770>)
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	4a03      	ldr	r2, [pc, #12]	; (800817c <HAL_RCC_OscConfig+0x770>)
 800816e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008172:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8008174:	f7fb fd6a 	bl	8003c4c <HAL_GetTick>
 8008178:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800817a:	e00c      	b.n	8008196 <HAL_RCC_OscConfig+0x78a>
 800817c:	40021000 	.word	0x40021000
 8008180:	40007000 	.word	0x40007000
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008184:	f7fb fd62 	bl	8003c4c <HAL_GetTick>
 8008188:	4602      	mov	r2, r0
 800818a:	69bb      	ldr	r3, [r7, #24]
 800818c:	1ad3      	subs	r3, r2, r3
 800818e:	2b02      	cmp	r3, #2
 8008190:	d901      	bls.n	8008196 <HAL_RCC_OscConfig+0x78a>
              {
                return HAL_TIMEOUT;
 8008192:	2303      	movs	r3, #3
 8008194:	e093      	b.n	80082be <HAL_RCC_OscConfig+0x8b2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008196:	4b4c      	ldr	r3, [pc, #304]	; (80082c8 <HAL_RCC_OscConfig+0x8bc>)
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d1f0      	bne.n	8008184 <HAL_RCC_OscConfig+0x778>
                                 RCC_OscInitStruct->PLL.PLLN,
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#else
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80081a2:	4b49      	ldr	r3, [pc, #292]	; (80082c8 <HAL_RCC_OscConfig+0x8bc>)
 80081a4:	68da      	ldr	r2, [r3, #12]
 80081a6:	4b49      	ldr	r3, [pc, #292]	; (80082cc <HAL_RCC_OscConfig+0x8c0>)
 80081a8:	4013      	ands	r3, r2
 80081aa:	687a      	ldr	r2, [r7, #4]
 80081ac:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80081ae:	687a      	ldr	r2, [r7, #4]
 80081b0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80081b2:	3a01      	subs	r2, #1
 80081b4:	0112      	lsls	r2, r2, #4
 80081b6:	4311      	orrs	r1, r2
 80081b8:	687a      	ldr	r2, [r7, #4]
 80081ba:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80081bc:	0212      	lsls	r2, r2, #8
 80081be:	4311      	orrs	r1, r2
 80081c0:	687a      	ldr	r2, [r7, #4]
 80081c2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80081c4:	0852      	lsrs	r2, r2, #1
 80081c6:	3a01      	subs	r2, #1
 80081c8:	0552      	lsls	r2, r2, #21
 80081ca:	4311      	orrs	r1, r2
 80081cc:	687a      	ldr	r2, [r7, #4]
 80081ce:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80081d0:	0852      	lsrs	r2, r2, #1
 80081d2:	3a01      	subs	r2, #1
 80081d4:	0652      	lsls	r2, r2, #25
 80081d6:	430a      	orrs	r2, r1
 80081d8:	493b      	ldr	r1, [pc, #236]	; (80082c8 <HAL_RCC_OscConfig+0x8bc>)
 80081da:	4313      	orrs	r3, r2
 80081dc:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80081de:	4b3a      	ldr	r3, [pc, #232]	; (80082c8 <HAL_RCC_OscConfig+0x8bc>)
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	4a39      	ldr	r2, [pc, #228]	; (80082c8 <HAL_RCC_OscConfig+0x8bc>)
 80081e4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80081e8:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80081ea:	4b37      	ldr	r3, [pc, #220]	; (80082c8 <HAL_RCC_OscConfig+0x8bc>)
 80081ec:	68db      	ldr	r3, [r3, #12]
 80081ee:	4a36      	ldr	r2, [pc, #216]	; (80082c8 <HAL_RCC_OscConfig+0x8bc>)
 80081f0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80081f4:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80081f6:	f7fb fd29 	bl	8003c4c <HAL_GetTick>
 80081fa:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80081fc:	e008      	b.n	8008210 <HAL_RCC_OscConfig+0x804>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80081fe:	f7fb fd25 	bl	8003c4c <HAL_GetTick>
 8008202:	4602      	mov	r2, r0
 8008204:	69bb      	ldr	r3, [r7, #24]
 8008206:	1ad3      	subs	r3, r2, r3
 8008208:	2b02      	cmp	r3, #2
 800820a:	d901      	bls.n	8008210 <HAL_RCC_OscConfig+0x804>
              {
                return HAL_TIMEOUT;
 800820c:	2303      	movs	r3, #3
 800820e:	e056      	b.n	80082be <HAL_RCC_OscConfig+0x8b2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008210:	4b2d      	ldr	r3, [pc, #180]	; (80082c8 <HAL_RCC_OscConfig+0x8bc>)
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008218:	2b00      	cmp	r3, #0
 800821a:	d0f0      	beq.n	80081fe <HAL_RCC_OscConfig+0x7f2>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800821c:	e04e      	b.n	80082bc <HAL_RCC_OscConfig+0x8b0>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800821e:	2301      	movs	r3, #1
 8008220:	e04d      	b.n	80082be <HAL_RCC_OscConfig+0x8b2>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008222:	4b29      	ldr	r3, [pc, #164]	; (80082c8 <HAL_RCC_OscConfig+0x8bc>)
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800822a:	2b00      	cmp	r3, #0
 800822c:	d146      	bne.n	80082bc <HAL_RCC_OscConfig+0x8b0>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800822e:	4b26      	ldr	r3, [pc, #152]	; (80082c8 <HAL_RCC_OscConfig+0x8bc>)
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	4a25      	ldr	r2, [pc, #148]	; (80082c8 <HAL_RCC_OscConfig+0x8bc>)
 8008234:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008238:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800823a:	4b23      	ldr	r3, [pc, #140]	; (80082c8 <HAL_RCC_OscConfig+0x8bc>)
 800823c:	68db      	ldr	r3, [r3, #12]
 800823e:	4a22      	ldr	r2, [pc, #136]	; (80082c8 <HAL_RCC_OscConfig+0x8bc>)
 8008240:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008244:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8008246:	f7fb fd01 	bl	8003c4c <HAL_GetTick>
 800824a:	61b8      	str	r0, [r7, #24]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800824c:	e008      	b.n	8008260 <HAL_RCC_OscConfig+0x854>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800824e:	f7fb fcfd 	bl	8003c4c <HAL_GetTick>
 8008252:	4602      	mov	r2, r0
 8008254:	69bb      	ldr	r3, [r7, #24]
 8008256:	1ad3      	subs	r3, r2, r3
 8008258:	2b02      	cmp	r3, #2
 800825a:	d901      	bls.n	8008260 <HAL_RCC_OscConfig+0x854>
            {
              return HAL_TIMEOUT;
 800825c:	2303      	movs	r3, #3
 800825e:	e02e      	b.n	80082be <HAL_RCC_OscConfig+0x8b2>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008260:	4b19      	ldr	r3, [pc, #100]	; (80082c8 <HAL_RCC_OscConfig+0x8bc>)
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008268:	2b00      	cmp	r3, #0
 800826a:	d0f0      	beq.n	800824e <HAL_RCC_OscConfig+0x842>
 800826c:	e026      	b.n	80082bc <HAL_RCC_OscConfig+0x8b0>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800826e:	6a3b      	ldr	r3, [r7, #32]
 8008270:	2b0c      	cmp	r3, #12
 8008272:	d021      	beq.n	80082b8 <HAL_RCC_OscConfig+0x8ac>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008274:	4b14      	ldr	r3, [pc, #80]	; (80082c8 <HAL_RCC_OscConfig+0x8bc>)
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	4a13      	ldr	r2, [pc, #76]	; (80082c8 <HAL_RCC_OscConfig+0x8bc>)
 800827a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800827e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008280:	f7fb fce4 	bl	8003c4c <HAL_GetTick>
 8008284:	61b8      	str	r0, [r7, #24]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008286:	e008      	b.n	800829a <HAL_RCC_OscConfig+0x88e>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008288:	f7fb fce0 	bl	8003c4c <HAL_GetTick>
 800828c:	4602      	mov	r2, r0
 800828e:	69bb      	ldr	r3, [r7, #24]
 8008290:	1ad3      	subs	r3, r2, r3
 8008292:	2b02      	cmp	r3, #2
 8008294:	d901      	bls.n	800829a <HAL_RCC_OscConfig+0x88e>
          {
            return HAL_TIMEOUT;
 8008296:	2303      	movs	r3, #3
 8008298:	e011      	b.n	80082be <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800829a:	4b0b      	ldr	r3, [pc, #44]	; (80082c8 <HAL_RCC_OscConfig+0x8bc>)
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d1f0      	bne.n	8008288 <HAL_RCC_OscConfig+0x87c>
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
 80082a6:	4b08      	ldr	r3, [pc, #32]	; (80082c8 <HAL_RCC_OscConfig+0x8bc>)
 80082a8:	68db      	ldr	r3, [r3, #12]
 80082aa:	4a07      	ldr	r2, [pc, #28]	; (80082c8 <HAL_RCC_OscConfig+0x8bc>)
 80082ac:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80082b0:	f023 0303 	bic.w	r3, r3, #3
 80082b4:	60d3      	str	r3, [r2, #12]
 80082b6:	e001      	b.n	80082bc <HAL_RCC_OscConfig+0x8b0>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80082b8:	2301      	movs	r3, #1
 80082ba:	e000      	b.n	80082be <HAL_RCC_OscConfig+0x8b2>
      }
    }
  }
  return HAL_OK;
 80082bc:	2300      	movs	r3, #0
}
 80082be:	4618      	mov	r0, r3
 80082c0:	3728      	adds	r7, #40	; 0x28
 80082c2:	46bd      	mov	sp, r7
 80082c4:	bd80      	pop	{r7, pc}
 80082c6:	bf00      	nop
 80082c8:	40021000 	.word	0x40021000
 80082cc:	f99f808c 	.word	0xf99f808c

080082d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80082d0:	b580      	push	{r7, lr}
 80082d2:	b084      	sub	sp, #16
 80082d4:	af00      	add	r7, sp, #0
 80082d6:	6078      	str	r0, [r7, #4]
 80082d8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d101      	bne.n	80082e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80082e0:	2301      	movs	r3, #1
 80082e2:	e0e7      	b.n	80084b4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80082e4:	4b75      	ldr	r3, [pc, #468]	; (80084bc <HAL_RCC_ClockConfig+0x1ec>)
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	f003 0307 	and.w	r3, r3, #7
 80082ec:	683a      	ldr	r2, [r7, #0]
 80082ee:	429a      	cmp	r2, r3
 80082f0:	d910      	bls.n	8008314 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80082f2:	4b72      	ldr	r3, [pc, #456]	; (80084bc <HAL_RCC_ClockConfig+0x1ec>)
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	f023 0207 	bic.w	r2, r3, #7
 80082fa:	4970      	ldr	r1, [pc, #448]	; (80084bc <HAL_RCC_ClockConfig+0x1ec>)
 80082fc:	683b      	ldr	r3, [r7, #0]
 80082fe:	4313      	orrs	r3, r2
 8008300:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008302:	4b6e      	ldr	r3, [pc, #440]	; (80084bc <HAL_RCC_ClockConfig+0x1ec>)
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	f003 0307 	and.w	r3, r3, #7
 800830a:	683a      	ldr	r2, [r7, #0]
 800830c:	429a      	cmp	r2, r3
 800830e:	d001      	beq.n	8008314 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8008310:	2301      	movs	r3, #1
 8008312:	e0cf      	b.n	80084b4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	f003 0302 	and.w	r3, r3, #2
 800831c:	2b00      	cmp	r3, #0
 800831e:	d010      	beq.n	8008342 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	689a      	ldr	r2, [r3, #8]
 8008324:	4b66      	ldr	r3, [pc, #408]	; (80084c0 <HAL_RCC_ClockConfig+0x1f0>)
 8008326:	689b      	ldr	r3, [r3, #8]
 8008328:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800832c:	429a      	cmp	r2, r3
 800832e:	d908      	bls.n	8008342 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008330:	4b63      	ldr	r3, [pc, #396]	; (80084c0 <HAL_RCC_ClockConfig+0x1f0>)
 8008332:	689b      	ldr	r3, [r3, #8]
 8008334:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	689b      	ldr	r3, [r3, #8]
 800833c:	4960      	ldr	r1, [pc, #384]	; (80084c0 <HAL_RCC_ClockConfig+0x1f0>)
 800833e:	4313      	orrs	r3, r2
 8008340:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	f003 0301 	and.w	r3, r3, #1
 800834a:	2b00      	cmp	r3, #0
 800834c:	d04c      	beq.n	80083e8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	685b      	ldr	r3, [r3, #4]
 8008352:	2b03      	cmp	r3, #3
 8008354:	d107      	bne.n	8008366 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008356:	4b5a      	ldr	r3, [pc, #360]	; (80084c0 <HAL_RCC_ClockConfig+0x1f0>)
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800835e:	2b00      	cmp	r3, #0
 8008360:	d121      	bne.n	80083a6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8008362:	2301      	movs	r3, #1
 8008364:	e0a6      	b.n	80084b4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	685b      	ldr	r3, [r3, #4]
 800836a:	2b02      	cmp	r3, #2
 800836c:	d107      	bne.n	800837e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800836e:	4b54      	ldr	r3, [pc, #336]	; (80084c0 <HAL_RCC_ClockConfig+0x1f0>)
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008376:	2b00      	cmp	r3, #0
 8008378:	d115      	bne.n	80083a6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800837a:	2301      	movs	r3, #1
 800837c:	e09a      	b.n	80084b4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	685b      	ldr	r3, [r3, #4]
 8008382:	2b00      	cmp	r3, #0
 8008384:	d107      	bne.n	8008396 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8008386:	4b4e      	ldr	r3, [pc, #312]	; (80084c0 <HAL_RCC_ClockConfig+0x1f0>)
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	f003 0302 	and.w	r3, r3, #2
 800838e:	2b00      	cmp	r3, #0
 8008390:	d109      	bne.n	80083a6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8008392:	2301      	movs	r3, #1
 8008394:	e08e      	b.n	80084b4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008396:	4b4a      	ldr	r3, [pc, #296]	; (80084c0 <HAL_RCC_ClockConfig+0x1f0>)
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d101      	bne.n	80083a6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80083a2:	2301      	movs	r3, #1
 80083a4:	e086      	b.n	80084b4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80083a6:	4b46      	ldr	r3, [pc, #280]	; (80084c0 <HAL_RCC_ClockConfig+0x1f0>)
 80083a8:	689b      	ldr	r3, [r3, #8]
 80083aa:	f023 0203 	bic.w	r2, r3, #3
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	685b      	ldr	r3, [r3, #4]
 80083b2:	4943      	ldr	r1, [pc, #268]	; (80084c0 <HAL_RCC_ClockConfig+0x1f0>)
 80083b4:	4313      	orrs	r3, r2
 80083b6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80083b8:	f7fb fc48 	bl	8003c4c <HAL_GetTick>
 80083bc:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80083be:	e00a      	b.n	80083d6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80083c0:	f7fb fc44 	bl	8003c4c <HAL_GetTick>
 80083c4:	4602      	mov	r2, r0
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	1ad3      	subs	r3, r2, r3
 80083ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80083ce:	4293      	cmp	r3, r2
 80083d0:	d901      	bls.n	80083d6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80083d2:	2303      	movs	r3, #3
 80083d4:	e06e      	b.n	80084b4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80083d6:	4b3a      	ldr	r3, [pc, #232]	; (80084c0 <HAL_RCC_ClockConfig+0x1f0>)
 80083d8:	689b      	ldr	r3, [r3, #8]
 80083da:	f003 020c 	and.w	r2, r3, #12
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	685b      	ldr	r3, [r3, #4]
 80083e2:	009b      	lsls	r3, r3, #2
 80083e4:	429a      	cmp	r2, r3
 80083e6:	d1eb      	bne.n	80083c0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	f003 0302 	and.w	r3, r3, #2
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d010      	beq.n	8008416 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	689a      	ldr	r2, [r3, #8]
 80083f8:	4b31      	ldr	r3, [pc, #196]	; (80084c0 <HAL_RCC_ClockConfig+0x1f0>)
 80083fa:	689b      	ldr	r3, [r3, #8]
 80083fc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008400:	429a      	cmp	r2, r3
 8008402:	d208      	bcs.n	8008416 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008404:	4b2e      	ldr	r3, [pc, #184]	; (80084c0 <HAL_RCC_ClockConfig+0x1f0>)
 8008406:	689b      	ldr	r3, [r3, #8]
 8008408:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	689b      	ldr	r3, [r3, #8]
 8008410:	492b      	ldr	r1, [pc, #172]	; (80084c0 <HAL_RCC_ClockConfig+0x1f0>)
 8008412:	4313      	orrs	r3, r2
 8008414:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008416:	4b29      	ldr	r3, [pc, #164]	; (80084bc <HAL_RCC_ClockConfig+0x1ec>)
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	f003 0307 	and.w	r3, r3, #7
 800841e:	683a      	ldr	r2, [r7, #0]
 8008420:	429a      	cmp	r2, r3
 8008422:	d210      	bcs.n	8008446 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008424:	4b25      	ldr	r3, [pc, #148]	; (80084bc <HAL_RCC_ClockConfig+0x1ec>)
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	f023 0207 	bic.w	r2, r3, #7
 800842c:	4923      	ldr	r1, [pc, #140]	; (80084bc <HAL_RCC_ClockConfig+0x1ec>)
 800842e:	683b      	ldr	r3, [r7, #0]
 8008430:	4313      	orrs	r3, r2
 8008432:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008434:	4b21      	ldr	r3, [pc, #132]	; (80084bc <HAL_RCC_ClockConfig+0x1ec>)
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	f003 0307 	and.w	r3, r3, #7
 800843c:	683a      	ldr	r2, [r7, #0]
 800843e:	429a      	cmp	r2, r3
 8008440:	d001      	beq.n	8008446 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8008442:	2301      	movs	r3, #1
 8008444:	e036      	b.n	80084b4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	f003 0304 	and.w	r3, r3, #4
 800844e:	2b00      	cmp	r3, #0
 8008450:	d008      	beq.n	8008464 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008452:	4b1b      	ldr	r3, [pc, #108]	; (80084c0 <HAL_RCC_ClockConfig+0x1f0>)
 8008454:	689b      	ldr	r3, [r3, #8]
 8008456:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	68db      	ldr	r3, [r3, #12]
 800845e:	4918      	ldr	r1, [pc, #96]	; (80084c0 <HAL_RCC_ClockConfig+0x1f0>)
 8008460:	4313      	orrs	r3, r2
 8008462:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	f003 0308 	and.w	r3, r3, #8
 800846c:	2b00      	cmp	r3, #0
 800846e:	d009      	beq.n	8008484 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008470:	4b13      	ldr	r3, [pc, #76]	; (80084c0 <HAL_RCC_ClockConfig+0x1f0>)
 8008472:	689b      	ldr	r3, [r3, #8]
 8008474:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	691b      	ldr	r3, [r3, #16]
 800847c:	00db      	lsls	r3, r3, #3
 800847e:	4910      	ldr	r1, [pc, #64]	; (80084c0 <HAL_RCC_ClockConfig+0x1f0>)
 8008480:	4313      	orrs	r3, r2
 8008482:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8008484:	f000 f824 	bl	80084d0 <HAL_RCC_GetSysClockFreq>
 8008488:	4602      	mov	r2, r0
 800848a:	4b0d      	ldr	r3, [pc, #52]	; (80084c0 <HAL_RCC_ClockConfig+0x1f0>)
 800848c:	689b      	ldr	r3, [r3, #8]
 800848e:	091b      	lsrs	r3, r3, #4
 8008490:	f003 030f 	and.w	r3, r3, #15
 8008494:	490b      	ldr	r1, [pc, #44]	; (80084c4 <HAL_RCC_ClockConfig+0x1f4>)
 8008496:	5ccb      	ldrb	r3, [r1, r3]
 8008498:	f003 031f 	and.w	r3, r3, #31
 800849c:	fa22 f303 	lsr.w	r3, r2, r3
 80084a0:	4a09      	ldr	r2, [pc, #36]	; (80084c8 <HAL_RCC_ClockConfig+0x1f8>)
 80084a2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80084a4:	4b09      	ldr	r3, [pc, #36]	; (80084cc <HAL_RCC_ClockConfig+0x1fc>)
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	4618      	mov	r0, r3
 80084aa:	f7fb fb7f 	bl	8003bac <HAL_InitTick>
 80084ae:	4603      	mov	r3, r0
 80084b0:	72fb      	strb	r3, [r7, #11]

  return status;
 80084b2:	7afb      	ldrb	r3, [r7, #11]
}
 80084b4:	4618      	mov	r0, r3
 80084b6:	3710      	adds	r7, #16
 80084b8:	46bd      	mov	sp, r7
 80084ba:	bd80      	pop	{r7, pc}
 80084bc:	40022000 	.word	0x40022000
 80084c0:	40021000 	.word	0x40021000
 80084c4:	0800f424 	.word	0x0800f424
 80084c8:	20000000 	.word	0x20000000
 80084cc:	20000004 	.word	0x20000004

080084d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80084d0:	b480      	push	{r7}
 80084d2:	b089      	sub	sp, #36	; 0x24
 80084d4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80084d6:	2300      	movs	r3, #0
 80084d8:	61fb      	str	r3, [r7, #28]
 80084da:	2300      	movs	r3, #0
 80084dc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80084de:	4b3e      	ldr	r3, [pc, #248]	; (80085d8 <HAL_RCC_GetSysClockFreq+0x108>)
 80084e0:	689b      	ldr	r3, [r3, #8]
 80084e2:	f003 030c 	and.w	r3, r3, #12
 80084e6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80084e8:	4b3b      	ldr	r3, [pc, #236]	; (80085d8 <HAL_RCC_GetSysClockFreq+0x108>)
 80084ea:	68db      	ldr	r3, [r3, #12]
 80084ec:	f003 0303 	and.w	r3, r3, #3
 80084f0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80084f2:	693b      	ldr	r3, [r7, #16]
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d005      	beq.n	8008504 <HAL_RCC_GetSysClockFreq+0x34>
 80084f8:	693b      	ldr	r3, [r7, #16]
 80084fa:	2b0c      	cmp	r3, #12
 80084fc:	d121      	bne.n	8008542 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	2b01      	cmp	r3, #1
 8008502:	d11e      	bne.n	8008542 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8008504:	4b34      	ldr	r3, [pc, #208]	; (80085d8 <HAL_RCC_GetSysClockFreq+0x108>)
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	f003 0308 	and.w	r3, r3, #8
 800850c:	2b00      	cmp	r3, #0
 800850e:	d107      	bne.n	8008520 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8008510:	4b31      	ldr	r3, [pc, #196]	; (80085d8 <HAL_RCC_GetSysClockFreq+0x108>)
 8008512:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008516:	0a1b      	lsrs	r3, r3, #8
 8008518:	f003 030f 	and.w	r3, r3, #15
 800851c:	61fb      	str	r3, [r7, #28]
 800851e:	e005      	b.n	800852c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8008520:	4b2d      	ldr	r3, [pc, #180]	; (80085d8 <HAL_RCC_GetSysClockFreq+0x108>)
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	091b      	lsrs	r3, r3, #4
 8008526:	f003 030f 	and.w	r3, r3, #15
 800852a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800852c:	4a2b      	ldr	r2, [pc, #172]	; (80085dc <HAL_RCC_GetSysClockFreq+0x10c>)
 800852e:	69fb      	ldr	r3, [r7, #28]
 8008530:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008534:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8008536:	693b      	ldr	r3, [r7, #16]
 8008538:	2b00      	cmp	r3, #0
 800853a:	d10d      	bne.n	8008558 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800853c:	69fb      	ldr	r3, [r7, #28]
 800853e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8008540:	e00a      	b.n	8008558 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8008542:	693b      	ldr	r3, [r7, #16]
 8008544:	2b04      	cmp	r3, #4
 8008546:	d102      	bne.n	800854e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8008548:	4b25      	ldr	r3, [pc, #148]	; (80085e0 <HAL_RCC_GetSysClockFreq+0x110>)
 800854a:	61bb      	str	r3, [r7, #24]
 800854c:	e004      	b.n	8008558 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800854e:	693b      	ldr	r3, [r7, #16]
 8008550:	2b08      	cmp	r3, #8
 8008552:	d101      	bne.n	8008558 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8008554:	4b23      	ldr	r3, [pc, #140]	; (80085e4 <HAL_RCC_GetSysClockFreq+0x114>)
 8008556:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8008558:	693b      	ldr	r3, [r7, #16]
 800855a:	2b0c      	cmp	r3, #12
 800855c:	d134      	bne.n	80085c8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800855e:	4b1e      	ldr	r3, [pc, #120]	; (80085d8 <HAL_RCC_GetSysClockFreq+0x108>)
 8008560:	68db      	ldr	r3, [r3, #12]
 8008562:	f003 0303 	and.w	r3, r3, #3
 8008566:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8008568:	68bb      	ldr	r3, [r7, #8]
 800856a:	2b02      	cmp	r3, #2
 800856c:	d003      	beq.n	8008576 <HAL_RCC_GetSysClockFreq+0xa6>
 800856e:	68bb      	ldr	r3, [r7, #8]
 8008570:	2b03      	cmp	r3, #3
 8008572:	d003      	beq.n	800857c <HAL_RCC_GetSysClockFreq+0xac>
 8008574:	e005      	b.n	8008582 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8008576:	4b1a      	ldr	r3, [pc, #104]	; (80085e0 <HAL_RCC_GetSysClockFreq+0x110>)
 8008578:	617b      	str	r3, [r7, #20]
      break;
 800857a:	e005      	b.n	8008588 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800857c:	4b19      	ldr	r3, [pc, #100]	; (80085e4 <HAL_RCC_GetSysClockFreq+0x114>)
 800857e:	617b      	str	r3, [r7, #20]
      break;
 8008580:	e002      	b.n	8008588 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8008582:	69fb      	ldr	r3, [r7, #28]
 8008584:	617b      	str	r3, [r7, #20]
      break;
 8008586:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008588:	4b13      	ldr	r3, [pc, #76]	; (80085d8 <HAL_RCC_GetSysClockFreq+0x108>)
 800858a:	68db      	ldr	r3, [r3, #12]
 800858c:	091b      	lsrs	r3, r3, #4
 800858e:	f003 0307 	and.w	r3, r3, #7
 8008592:	3301      	adds	r3, #1
 8008594:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8008596:	4b10      	ldr	r3, [pc, #64]	; (80085d8 <HAL_RCC_GetSysClockFreq+0x108>)
 8008598:	68db      	ldr	r3, [r3, #12]
 800859a:	0a1b      	lsrs	r3, r3, #8
 800859c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80085a0:	697a      	ldr	r2, [r7, #20]
 80085a2:	fb03 f202 	mul.w	r2, r3, r2
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80085ac:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80085ae:	4b0a      	ldr	r3, [pc, #40]	; (80085d8 <HAL_RCC_GetSysClockFreq+0x108>)
 80085b0:	68db      	ldr	r3, [r3, #12]
 80085b2:	0e5b      	lsrs	r3, r3, #25
 80085b4:	f003 0303 	and.w	r3, r3, #3
 80085b8:	3301      	adds	r3, #1
 80085ba:	005b      	lsls	r3, r3, #1
 80085bc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80085be:	697a      	ldr	r2, [r7, #20]
 80085c0:	683b      	ldr	r3, [r7, #0]
 80085c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80085c6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80085c8:	69bb      	ldr	r3, [r7, #24]
}
 80085ca:	4618      	mov	r0, r3
 80085cc:	3724      	adds	r7, #36	; 0x24
 80085ce:	46bd      	mov	sp, r7
 80085d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d4:	4770      	bx	lr
 80085d6:	bf00      	nop
 80085d8:	40021000 	.word	0x40021000
 80085dc:	0800f434 	.word	0x0800f434
 80085e0:	00f42400 	.word	0x00f42400
 80085e4:	007a1200 	.word	0x007a1200

080085e8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80085e8:	b580      	push	{r7, lr}
 80085ea:	b086      	sub	sp, #24
 80085ec:	af00      	add	r7, sp, #0
 80085ee:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80085f0:	2300      	movs	r3, #0
 80085f2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80085f4:	4b2a      	ldr	r3, [pc, #168]	; (80086a0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80085f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80085f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d003      	beq.n	8008608 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8008600:	f7ff f990 	bl	8007924 <HAL_PWREx_GetVoltageRange>
 8008604:	6178      	str	r0, [r7, #20]
 8008606:	e014      	b.n	8008632 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8008608:	4b25      	ldr	r3, [pc, #148]	; (80086a0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800860a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800860c:	4a24      	ldr	r2, [pc, #144]	; (80086a0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800860e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008612:	6593      	str	r3, [r2, #88]	; 0x58
 8008614:	4b22      	ldr	r3, [pc, #136]	; (80086a0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008616:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008618:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800861c:	60fb      	str	r3, [r7, #12]
 800861e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8008620:	f7ff f980 	bl	8007924 <HAL_PWREx_GetVoltageRange>
 8008624:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8008626:	4b1e      	ldr	r3, [pc, #120]	; (80086a0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008628:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800862a:	4a1d      	ldr	r2, [pc, #116]	; (80086a0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800862c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008630:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8008632:	697b      	ldr	r3, [r7, #20]
 8008634:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008638:	d10b      	bne.n	8008652 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	2b80      	cmp	r3, #128	; 0x80
 800863e:	d919      	bls.n	8008674 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	2ba0      	cmp	r3, #160	; 0xa0
 8008644:	d902      	bls.n	800864c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8008646:	2302      	movs	r3, #2
 8008648:	613b      	str	r3, [r7, #16]
 800864a:	e013      	b.n	8008674 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800864c:	2301      	movs	r3, #1
 800864e:	613b      	str	r3, [r7, #16]
 8008650:	e010      	b.n	8008674 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	2b80      	cmp	r3, #128	; 0x80
 8008656:	d902      	bls.n	800865e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8008658:	2303      	movs	r3, #3
 800865a:	613b      	str	r3, [r7, #16]
 800865c:	e00a      	b.n	8008674 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	2b80      	cmp	r3, #128	; 0x80
 8008662:	d102      	bne.n	800866a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8008664:	2302      	movs	r3, #2
 8008666:	613b      	str	r3, [r7, #16]
 8008668:	e004      	b.n	8008674 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	2b70      	cmp	r3, #112	; 0x70
 800866e:	d101      	bne.n	8008674 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8008670:	2301      	movs	r3, #1
 8008672:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8008674:	4b0b      	ldr	r3, [pc, #44]	; (80086a4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	f023 0207 	bic.w	r2, r3, #7
 800867c:	4909      	ldr	r1, [pc, #36]	; (80086a4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800867e:	693b      	ldr	r3, [r7, #16]
 8008680:	4313      	orrs	r3, r2
 8008682:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8008684:	4b07      	ldr	r3, [pc, #28]	; (80086a4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	f003 0307 	and.w	r3, r3, #7
 800868c:	693a      	ldr	r2, [r7, #16]
 800868e:	429a      	cmp	r2, r3
 8008690:	d001      	beq.n	8008696 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8008692:	2301      	movs	r3, #1
 8008694:	e000      	b.n	8008698 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8008696:	2300      	movs	r3, #0
}
 8008698:	4618      	mov	r0, r3
 800869a:	3718      	adds	r7, #24
 800869c:	46bd      	mov	sp, r7
 800869e:	bd80      	pop	{r7, pc}
 80086a0:	40021000 	.word	0x40021000
 80086a4:	40022000 	.word	0x40022000

080086a8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80086a8:	b580      	push	{r7, lr}
 80086aa:	b086      	sub	sp, #24
 80086ac:	af00      	add	r7, sp, #0
 80086ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80086b0:	2300      	movs	r3, #0
 80086b2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80086b4:	2300      	movs	r3, #0
 80086b6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	f000 809e 	beq.w	8008802 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80086c6:	2300      	movs	r3, #0
 80086c8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80086ca:	4b46      	ldr	r3, [pc, #280]	; (80087e4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80086cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80086ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d101      	bne.n	80086da <HAL_RCCEx_PeriphCLKConfig+0x32>
 80086d6:	2301      	movs	r3, #1
 80086d8:	e000      	b.n	80086dc <HAL_RCCEx_PeriphCLKConfig+0x34>
 80086da:	2300      	movs	r3, #0
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d00d      	beq.n	80086fc <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80086e0:	4b40      	ldr	r3, [pc, #256]	; (80087e4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80086e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80086e4:	4a3f      	ldr	r2, [pc, #252]	; (80087e4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80086e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80086ea:	6593      	str	r3, [r2, #88]	; 0x58
 80086ec:	4b3d      	ldr	r3, [pc, #244]	; (80087e4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80086ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80086f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80086f4:	60bb      	str	r3, [r7, #8]
 80086f6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80086f8:	2301      	movs	r3, #1
 80086fa:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80086fc:	4b3a      	ldr	r3, [pc, #232]	; (80087e8 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	4a39      	ldr	r2, [pc, #228]	; (80087e8 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8008702:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008706:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008708:	f7fb faa0 	bl	8003c4c <HAL_GetTick>
 800870c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800870e:	e009      	b.n	8008724 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008710:	f7fb fa9c 	bl	8003c4c <HAL_GetTick>
 8008714:	4602      	mov	r2, r0
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	1ad3      	subs	r3, r2, r3
 800871a:	2b02      	cmp	r3, #2
 800871c:	d902      	bls.n	8008724 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      {
        ret = HAL_TIMEOUT;
 800871e:	2303      	movs	r3, #3
 8008720:	74fb      	strb	r3, [r7, #19]
        break;
 8008722:	e005      	b.n	8008730 <HAL_RCCEx_PeriphCLKConfig+0x88>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8008724:	4b30      	ldr	r3, [pc, #192]	; (80087e8 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800872c:	2b00      	cmp	r3, #0
 800872e:	d0ef      	beq.n	8008710 <HAL_RCCEx_PeriphCLKConfig+0x68>
      }
    }

    if(ret == HAL_OK)
 8008730:	7cfb      	ldrb	r3, [r7, #19]
 8008732:	2b00      	cmp	r3, #0
 8008734:	d15a      	bne.n	80087ec <HAL_RCCEx_PeriphCLKConfig+0x144>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8008736:	4b2b      	ldr	r3, [pc, #172]	; (80087e4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8008738:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800873c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008740:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8008742:	697b      	ldr	r3, [r7, #20]
 8008744:	2b00      	cmp	r3, #0
 8008746:	d01e      	beq.n	8008786 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800874c:	697a      	ldr	r2, [r7, #20]
 800874e:	429a      	cmp	r2, r3
 8008750:	d019      	beq.n	8008786 <HAL_RCCEx_PeriphCLKConfig+0xde>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8008752:	4b24      	ldr	r3, [pc, #144]	; (80087e4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8008754:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008758:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800875c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800875e:	4b21      	ldr	r3, [pc, #132]	; (80087e4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8008760:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008764:	4a1f      	ldr	r2, [pc, #124]	; (80087e4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8008766:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800876a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800876e:	4b1d      	ldr	r3, [pc, #116]	; (80087e4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8008770:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008774:	4a1b      	ldr	r2, [pc, #108]	; (80087e4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8008776:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800877a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800877e:	4a19      	ldr	r2, [pc, #100]	; (80087e4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8008780:	697b      	ldr	r3, [r7, #20]
 8008782:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8008786:	697b      	ldr	r3, [r7, #20]
 8008788:	f003 0301 	and.w	r3, r3, #1
 800878c:	2b00      	cmp	r3, #0
 800878e:	d016      	beq.n	80087be <HAL_RCCEx_PeriphCLKConfig+0x116>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008790:	f7fb fa5c 	bl	8003c4c <HAL_GetTick>
 8008794:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008796:	e00b      	b.n	80087b0 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008798:	f7fb fa58 	bl	8003c4c <HAL_GetTick>
 800879c:	4602      	mov	r2, r0
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	1ad3      	subs	r3, r2, r3
 80087a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80087a6:	4293      	cmp	r3, r2
 80087a8:	d902      	bls.n	80087b0 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            ret = HAL_TIMEOUT;
 80087aa:	2303      	movs	r3, #3
 80087ac:	74fb      	strb	r3, [r7, #19]
            break;
 80087ae:	e006      	b.n	80087be <HAL_RCCEx_PeriphCLKConfig+0x116>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80087b0:	4b0c      	ldr	r3, [pc, #48]	; (80087e4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80087b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80087b6:	f003 0302 	and.w	r3, r3, #2
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d0ec      	beq.n	8008798 <HAL_RCCEx_PeriphCLKConfig+0xf0>
          }
        }
      }

      if(ret == HAL_OK)
 80087be:	7cfb      	ldrb	r3, [r7, #19]
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d10b      	bne.n	80087dc <HAL_RCCEx_PeriphCLKConfig+0x134>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80087c4:	4b07      	ldr	r3, [pc, #28]	; (80087e4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80087c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80087ca:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087d2:	4904      	ldr	r1, [pc, #16]	; (80087e4 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80087d4:	4313      	orrs	r3, r2
 80087d6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80087da:	e009      	b.n	80087f0 <HAL_RCCEx_PeriphCLKConfig+0x148>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80087dc:	7cfb      	ldrb	r3, [r7, #19]
 80087de:	74bb      	strb	r3, [r7, #18]
 80087e0:	e006      	b.n	80087f0 <HAL_RCCEx_PeriphCLKConfig+0x148>
 80087e2:	bf00      	nop
 80087e4:	40021000 	.word	0x40021000
 80087e8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80087ec:	7cfb      	ldrb	r3, [r7, #19]
 80087ee:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80087f0:	7c7b      	ldrb	r3, [r7, #17]
 80087f2:	2b01      	cmp	r3, #1
 80087f4:	d105      	bne.n	8008802 <HAL_RCCEx_PeriphCLKConfig+0x15a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80087f6:	4b6e      	ldr	r3, [pc, #440]	; (80089b0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80087f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80087fa:	4a6d      	ldr	r2, [pc, #436]	; (80089b0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80087fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008800:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	f003 0301 	and.w	r3, r3, #1
 800880a:	2b00      	cmp	r3, #0
 800880c:	d00a      	beq.n	8008824 <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800880e:	4b68      	ldr	r3, [pc, #416]	; (80089b0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8008810:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008814:	f023 0203 	bic.w	r2, r3, #3
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	685b      	ldr	r3, [r3, #4]
 800881c:	4964      	ldr	r1, [pc, #400]	; (80089b0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800881e:	4313      	orrs	r3, r2
 8008820:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	f003 0302 	and.w	r3, r3, #2
 800882c:	2b00      	cmp	r3, #0
 800882e:	d00a      	beq.n	8008846 <HAL_RCCEx_PeriphCLKConfig+0x19e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008830:	4b5f      	ldr	r3, [pc, #380]	; (80089b0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8008832:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008836:	f023 020c 	bic.w	r2, r3, #12
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	689b      	ldr	r3, [r3, #8]
 800883e:	495c      	ldr	r1, [pc, #368]	; (80089b0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8008840:	4313      	orrs	r3, r2
 8008842:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	f003 0304 	and.w	r3, r3, #4
 800884e:	2b00      	cmp	r3, #0
 8008850:	d00a      	beq.n	8008868 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8008852:	4b57      	ldr	r3, [pc, #348]	; (80089b0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8008854:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008858:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	68db      	ldr	r3, [r3, #12]
 8008860:	4953      	ldr	r1, [pc, #332]	; (80089b0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8008862:	4313      	orrs	r3, r2
 8008864:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	f003 0320 	and.w	r3, r3, #32
 8008870:	2b00      	cmp	r3, #0
 8008872:	d00a      	beq.n	800888a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008874:	4b4e      	ldr	r3, [pc, #312]	; (80089b0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8008876:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800887a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	691b      	ldr	r3, [r3, #16]
 8008882:	494b      	ldr	r1, [pc, #300]	; (80089b0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8008884:	4313      	orrs	r3, r2
 8008886:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008892:	2b00      	cmp	r3, #0
 8008894:	d00a      	beq.n	80088ac <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008896:	4b46      	ldr	r3, [pc, #280]	; (80089b0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8008898:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800889c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	6a1b      	ldr	r3, [r3, #32]
 80088a4:	4942      	ldr	r1, [pc, #264]	; (80089b0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80088a6:	4313      	orrs	r3, r2
 80088a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d00a      	beq.n	80088ce <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80088b8:	4b3d      	ldr	r3, [pc, #244]	; (80089b0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80088ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80088be:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088c6:	493a      	ldr	r1, [pc, #232]	; (80089b0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80088c8:	4313      	orrs	r3, r2
 80088ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d00a      	beq.n	80088f0 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80088da:	4b35      	ldr	r3, [pc, #212]	; (80089b0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80088dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80088e0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	695b      	ldr	r3, [r3, #20]
 80088e8:	4931      	ldr	r1, [pc, #196]	; (80089b0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80088ea:	4313      	orrs	r3, r2
 80088ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d00a      	beq.n	8008912 <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80088fc:	4b2c      	ldr	r3, [pc, #176]	; (80089b0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80088fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008902:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	699b      	ldr	r3, [r3, #24]
 800890a:	4929      	ldr	r1, [pc, #164]	; (80089b0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800890c:	4313      	orrs	r3, r2
 800890e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800891a:	2b00      	cmp	r3, #0
 800891c:	d00a      	beq.n	8008934 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800891e:	4b24      	ldr	r3, [pc, #144]	; (80089b0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8008920:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008924:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	69db      	ldr	r3, [r3, #28]
 800892c:	4920      	ldr	r1, [pc, #128]	; (80089b0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800892e:	4313      	orrs	r3, r2
 8008930:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800893c:	2b00      	cmp	r3, #0
 800893e:	d015      	beq.n	800896c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008940:	4b1b      	ldr	r3, [pc, #108]	; (80089b0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8008942:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008946:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800894e:	4918      	ldr	r1, [pc, #96]	; (80089b0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8008950:	4313      	orrs	r3, r2
 8008952:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800895a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800895e:	d105      	bne.n	800896c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008960:	4b13      	ldr	r3, [pc, #76]	; (80089b0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8008962:	68db      	ldr	r3, [r3, #12]
 8008964:	4a12      	ldr	r2, [pc, #72]	; (80089b0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8008966:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800896a:	60d3      	str	r3, [r2, #12]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008974:	2b00      	cmp	r3, #0
 8008976:	d015      	beq.n	80089a4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008978:	4b0d      	ldr	r3, [pc, #52]	; (80089b0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800897a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800897e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008986:	490a      	ldr	r1, [pc, #40]	; (80089b0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8008988:	4313      	orrs	r3, r2
 800898a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008992:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008996:	d105      	bne.n	80089a4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008998:	4b05      	ldr	r3, [pc, #20]	; (80089b0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800899a:	68db      	ldr	r3, [r3, #12]
 800899c:	4a04      	ldr	r2, [pc, #16]	; (80089b0 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800899e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80089a2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80089a4:	7cbb      	ldrb	r3, [r7, #18]
}
 80089a6:	4618      	mov	r0, r3
 80089a8:	3718      	adds	r7, #24
 80089aa:	46bd      	mov	sp, r7
 80089ac:	bd80      	pop	{r7, pc}
 80089ae:	bf00      	nop
 80089b0:	40021000 	.word	0x40021000

080089b4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80089b4:	b580      	push	{r7, lr}
 80089b6:	b084      	sub	sp, #16
 80089b8:	af00      	add	r7, sp, #0
 80089ba:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d101      	bne.n	80089c6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80089c2:	2301      	movs	r3, #1
 80089c4:	e095      	b.n	8008af2 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d108      	bne.n	80089e0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	685b      	ldr	r3, [r3, #4]
 80089d2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80089d6:	d009      	beq.n	80089ec <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	2200      	movs	r2, #0
 80089dc:	61da      	str	r2, [r3, #28]
 80089de:	e005      	b.n	80089ec <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	2200      	movs	r2, #0
 80089e4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	2200      	movs	r2, #0
 80089ea:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	2200      	movs	r2, #0
 80089f0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80089f8:	b2db      	uxtb	r3, r3
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d106      	bne.n	8008a0c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	2200      	movs	r2, #0
 8008a02:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008a06:	6878      	ldr	r0, [r7, #4]
 8008a08:	f7fa fd4c 	bl	80034a4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	2202      	movs	r2, #2
 8008a10:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	681a      	ldr	r2, [r3, #0]
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008a22:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	68db      	ldr	r3, [r3, #12]
 8008a28:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008a2c:	d902      	bls.n	8008a34 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8008a2e:	2300      	movs	r3, #0
 8008a30:	60fb      	str	r3, [r7, #12]
 8008a32:	e002      	b.n	8008a3a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8008a34:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008a38:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	68db      	ldr	r3, [r3, #12]
 8008a3e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8008a42:	d007      	beq.n	8008a54 <HAL_SPI_Init+0xa0>
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	68db      	ldr	r3, [r3, #12]
 8008a48:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008a4c:	d002      	beq.n	8008a54 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	2200      	movs	r2, #0
 8008a52:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	685b      	ldr	r3, [r3, #4]
 8008a58:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	689b      	ldr	r3, [r3, #8]
 8008a60:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8008a64:	431a      	orrs	r2, r3
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	691b      	ldr	r3, [r3, #16]
 8008a6a:	f003 0302 	and.w	r3, r3, #2
 8008a6e:	431a      	orrs	r2, r3
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	695b      	ldr	r3, [r3, #20]
 8008a74:	f003 0301 	and.w	r3, r3, #1
 8008a78:	431a      	orrs	r2, r3
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	699b      	ldr	r3, [r3, #24]
 8008a7e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008a82:	431a      	orrs	r2, r3
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	69db      	ldr	r3, [r3, #28]
 8008a88:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008a8c:	431a      	orrs	r2, r3
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	6a1b      	ldr	r3, [r3, #32]
 8008a92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008a96:	ea42 0103 	orr.w	r1, r2, r3
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a9e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	430a      	orrs	r2, r1
 8008aa8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	699b      	ldr	r3, [r3, #24]
 8008aae:	0c1b      	lsrs	r3, r3, #16
 8008ab0:	f003 0204 	and.w	r2, r3, #4
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ab8:	f003 0310 	and.w	r3, r3, #16
 8008abc:	431a      	orrs	r2, r3
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ac2:	f003 0308 	and.w	r3, r3, #8
 8008ac6:	431a      	orrs	r2, r3
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	68db      	ldr	r3, [r3, #12]
 8008acc:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8008ad0:	ea42 0103 	orr.w	r1, r2, r3
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	430a      	orrs	r2, r1
 8008ae0:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	2200      	movs	r2, #0
 8008ae6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	2201      	movs	r2, #1
 8008aec:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8008af0:	2300      	movs	r3, #0
}
 8008af2:	4618      	mov	r0, r3
 8008af4:	3710      	adds	r7, #16
 8008af6:	46bd      	mov	sp, r7
 8008af8:	bd80      	pop	{r7, pc}

08008afa <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008afa:	b580      	push	{r7, lr}
 8008afc:	b088      	sub	sp, #32
 8008afe:	af00      	add	r7, sp, #0
 8008b00:	60f8      	str	r0, [r7, #12]
 8008b02:	60b9      	str	r1, [r7, #8]
 8008b04:	603b      	str	r3, [r7, #0]
 8008b06:	4613      	mov	r3, r2
 8008b08:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008b0a:	2300      	movs	r3, #0
 8008b0c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8008b14:	2b01      	cmp	r3, #1
 8008b16:	d101      	bne.n	8008b1c <HAL_SPI_Transmit+0x22>
 8008b18:	2302      	movs	r3, #2
 8008b1a:	e158      	b.n	8008dce <HAL_SPI_Transmit+0x2d4>
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	2201      	movs	r2, #1
 8008b20:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008b24:	f7fb f892 	bl	8003c4c <HAL_GetTick>
 8008b28:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8008b2a:	88fb      	ldrh	r3, [r7, #6]
 8008b2c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008b34:	b2db      	uxtb	r3, r3
 8008b36:	2b01      	cmp	r3, #1
 8008b38:	d002      	beq.n	8008b40 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8008b3a:	2302      	movs	r3, #2
 8008b3c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008b3e:	e13d      	b.n	8008dbc <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8008b40:	68bb      	ldr	r3, [r7, #8]
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d002      	beq.n	8008b4c <HAL_SPI_Transmit+0x52>
 8008b46:	88fb      	ldrh	r3, [r7, #6]
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d102      	bne.n	8008b52 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8008b4c:	2301      	movs	r3, #1
 8008b4e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008b50:	e134      	b.n	8008dbc <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	2203      	movs	r2, #3
 8008b56:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	2200      	movs	r2, #0
 8008b5e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	68ba      	ldr	r2, [r7, #8]
 8008b64:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	88fa      	ldrh	r2, [r7, #6]
 8008b6a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	88fa      	ldrh	r2, [r7, #6]
 8008b70:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	2200      	movs	r2, #0
 8008b76:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	2200      	movs	r2, #0
 8008b7c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	2200      	movs	r2, #0
 8008b84:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	2200      	movs	r2, #0
 8008b8c:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	2200      	movs	r2, #0
 8008b92:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	689b      	ldr	r3, [r3, #8]
 8008b98:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008b9c:	d10f      	bne.n	8008bbe <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	681a      	ldr	r2, [r3, #0]
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008bac:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	681a      	ldr	r2, [r3, #0]
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008bbc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008bc8:	2b40      	cmp	r3, #64	; 0x40
 8008bca:	d007      	beq.n	8008bdc <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	681a      	ldr	r2, [r3, #0]
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008bda:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	68db      	ldr	r3, [r3, #12]
 8008be0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008be4:	d94b      	bls.n	8008c7e <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	685b      	ldr	r3, [r3, #4]
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d002      	beq.n	8008bf4 <HAL_SPI_Transmit+0xfa>
 8008bee:	8afb      	ldrh	r3, [r7, #22]
 8008bf0:	2b01      	cmp	r3, #1
 8008bf2:	d13e      	bne.n	8008c72 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bf8:	881a      	ldrh	r2, [r3, #0]
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c04:	1c9a      	adds	r2, r3, #2
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008c0e:	b29b      	uxth	r3, r3
 8008c10:	3b01      	subs	r3, #1
 8008c12:	b29a      	uxth	r2, r3
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008c18:	e02b      	b.n	8008c72 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	689b      	ldr	r3, [r3, #8]
 8008c20:	f003 0302 	and.w	r3, r3, #2
 8008c24:	2b02      	cmp	r3, #2
 8008c26:	d112      	bne.n	8008c4e <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c2c:	881a      	ldrh	r2, [r3, #0]
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c38:	1c9a      	adds	r2, r3, #2
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008c42:	b29b      	uxth	r3, r3
 8008c44:	3b01      	subs	r3, #1
 8008c46:	b29a      	uxth	r2, r3
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008c4c:	e011      	b.n	8008c72 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008c4e:	f7fa fffd 	bl	8003c4c <HAL_GetTick>
 8008c52:	4602      	mov	r2, r0
 8008c54:	69bb      	ldr	r3, [r7, #24]
 8008c56:	1ad3      	subs	r3, r2, r3
 8008c58:	683a      	ldr	r2, [r7, #0]
 8008c5a:	429a      	cmp	r2, r3
 8008c5c:	d803      	bhi.n	8008c66 <HAL_SPI_Transmit+0x16c>
 8008c5e:	683b      	ldr	r3, [r7, #0]
 8008c60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c64:	d102      	bne.n	8008c6c <HAL_SPI_Transmit+0x172>
 8008c66:	683b      	ldr	r3, [r7, #0]
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d102      	bne.n	8008c72 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8008c6c:	2303      	movs	r3, #3
 8008c6e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008c70:	e0a4      	b.n	8008dbc <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008c76:	b29b      	uxth	r3, r3
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d1ce      	bne.n	8008c1a <HAL_SPI_Transmit+0x120>
 8008c7c:	e07c      	b.n	8008d78 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	685b      	ldr	r3, [r3, #4]
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d002      	beq.n	8008c8c <HAL_SPI_Transmit+0x192>
 8008c86:	8afb      	ldrh	r3, [r7, #22]
 8008c88:	2b01      	cmp	r3, #1
 8008c8a:	d170      	bne.n	8008d6e <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008c90:	b29b      	uxth	r3, r3
 8008c92:	2b01      	cmp	r3, #1
 8008c94:	d912      	bls.n	8008cbc <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c9a:	881a      	ldrh	r2, [r3, #0]
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ca6:	1c9a      	adds	r2, r3, #2
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008cb0:	b29b      	uxth	r3, r3
 8008cb2:	3b02      	subs	r3, #2
 8008cb4:	b29a      	uxth	r2, r3
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008cba:	e058      	b.n	8008d6e <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	330c      	adds	r3, #12
 8008cc6:	7812      	ldrb	r2, [r2, #0]
 8008cc8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008cce:	1c5a      	adds	r2, r3, #1
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008cd8:	b29b      	uxth	r3, r3
 8008cda:	3b01      	subs	r3, #1
 8008cdc:	b29a      	uxth	r2, r3
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8008ce2:	e044      	b.n	8008d6e <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	689b      	ldr	r3, [r3, #8]
 8008cea:	f003 0302 	and.w	r3, r3, #2
 8008cee:	2b02      	cmp	r3, #2
 8008cf0:	d12b      	bne.n	8008d4a <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008cf6:	b29b      	uxth	r3, r3
 8008cf8:	2b01      	cmp	r3, #1
 8008cfa:	d912      	bls.n	8008d22 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d00:	881a      	ldrh	r2, [r3, #0]
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d0c:	1c9a      	adds	r2, r3, #2
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008d16:	b29b      	uxth	r3, r3
 8008d18:	3b02      	subs	r3, #2
 8008d1a:	b29a      	uxth	r2, r3
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008d20:	e025      	b.n	8008d6e <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	330c      	adds	r3, #12
 8008d2c:	7812      	ldrb	r2, [r2, #0]
 8008d2e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d34:	1c5a      	adds	r2, r3, #1
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008d3e:	b29b      	uxth	r3, r3
 8008d40:	3b01      	subs	r3, #1
 8008d42:	b29a      	uxth	r2, r3
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008d48:	e011      	b.n	8008d6e <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008d4a:	f7fa ff7f 	bl	8003c4c <HAL_GetTick>
 8008d4e:	4602      	mov	r2, r0
 8008d50:	69bb      	ldr	r3, [r7, #24]
 8008d52:	1ad3      	subs	r3, r2, r3
 8008d54:	683a      	ldr	r2, [r7, #0]
 8008d56:	429a      	cmp	r2, r3
 8008d58:	d803      	bhi.n	8008d62 <HAL_SPI_Transmit+0x268>
 8008d5a:	683b      	ldr	r3, [r7, #0]
 8008d5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d60:	d102      	bne.n	8008d68 <HAL_SPI_Transmit+0x26e>
 8008d62:	683b      	ldr	r3, [r7, #0]
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d102      	bne.n	8008d6e <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8008d68:	2303      	movs	r3, #3
 8008d6a:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008d6c:	e026      	b.n	8008dbc <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008d72:	b29b      	uxth	r3, r3
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d1b5      	bne.n	8008ce4 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008d78:	69ba      	ldr	r2, [r7, #24]
 8008d7a:	6839      	ldr	r1, [r7, #0]
 8008d7c:	68f8      	ldr	r0, [r7, #12]
 8008d7e:	f000 fb5b 	bl	8009438 <SPI_EndRxTxTransaction>
 8008d82:	4603      	mov	r3, r0
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d002      	beq.n	8008d8e <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	2220      	movs	r2, #32
 8008d8c:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	689b      	ldr	r3, [r3, #8]
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d10a      	bne.n	8008dac <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008d96:	2300      	movs	r3, #0
 8008d98:	613b      	str	r3, [r7, #16]
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	68db      	ldr	r3, [r3, #12]
 8008da0:	613b      	str	r3, [r7, #16]
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	689b      	ldr	r3, [r3, #8]
 8008da8:	613b      	str	r3, [r7, #16]
 8008daa:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d002      	beq.n	8008dba <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8008db4:	2301      	movs	r3, #1
 8008db6:	77fb      	strb	r3, [r7, #31]
 8008db8:	e000      	b.n	8008dbc <HAL_SPI_Transmit+0x2c2>
  }

error:
 8008dba:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	2201      	movs	r2, #1
 8008dc0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	2200      	movs	r2, #0
 8008dc8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8008dcc:	7ffb      	ldrb	r3, [r7, #31]
}
 8008dce:	4618      	mov	r0, r3
 8008dd0:	3720      	adds	r7, #32
 8008dd2:	46bd      	mov	sp, r7
 8008dd4:	bd80      	pop	{r7, pc}

08008dd6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8008dd6:	b580      	push	{r7, lr}
 8008dd8:	b08a      	sub	sp, #40	; 0x28
 8008dda:	af00      	add	r7, sp, #0
 8008ddc:	60f8      	str	r0, [r7, #12]
 8008dde:	60b9      	str	r1, [r7, #8]
 8008de0:	607a      	str	r2, [r7, #4]
 8008de2:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008de4:	2301      	movs	r3, #1
 8008de6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8008de8:	2300      	movs	r3, #0
 8008dea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8008df4:	2b01      	cmp	r3, #1
 8008df6:	d101      	bne.n	8008dfc <HAL_SPI_TransmitReceive+0x26>
 8008df8:	2302      	movs	r3, #2
 8008dfa:	e1fb      	b.n	80091f4 <HAL_SPI_TransmitReceive+0x41e>
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	2201      	movs	r2, #1
 8008e00:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008e04:	f7fa ff22 	bl	8003c4c <HAL_GetTick>
 8008e08:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008e10:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	685b      	ldr	r3, [r3, #4]
 8008e16:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8008e18:	887b      	ldrh	r3, [r7, #2]
 8008e1a:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8008e1c:	887b      	ldrh	r3, [r7, #2]
 8008e1e:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008e20:	7efb      	ldrb	r3, [r7, #27]
 8008e22:	2b01      	cmp	r3, #1
 8008e24:	d00e      	beq.n	8008e44 <HAL_SPI_TransmitReceive+0x6e>
 8008e26:	697b      	ldr	r3, [r7, #20]
 8008e28:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008e2c:	d106      	bne.n	8008e3c <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	689b      	ldr	r3, [r3, #8]
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d102      	bne.n	8008e3c <HAL_SPI_TransmitReceive+0x66>
 8008e36:	7efb      	ldrb	r3, [r7, #27]
 8008e38:	2b04      	cmp	r3, #4
 8008e3a:	d003      	beq.n	8008e44 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8008e3c:	2302      	movs	r3, #2
 8008e3e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8008e42:	e1cd      	b.n	80091e0 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008e44:	68bb      	ldr	r3, [r7, #8]
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d005      	beq.n	8008e56 <HAL_SPI_TransmitReceive+0x80>
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d002      	beq.n	8008e56 <HAL_SPI_TransmitReceive+0x80>
 8008e50:	887b      	ldrh	r3, [r7, #2]
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d103      	bne.n	8008e5e <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8008e56:	2301      	movs	r3, #1
 8008e58:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8008e5c:	e1c0      	b.n	80091e0 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008e64:	b2db      	uxtb	r3, r3
 8008e66:	2b04      	cmp	r3, #4
 8008e68:	d003      	beq.n	8008e72 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	2205      	movs	r2, #5
 8008e6e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	2200      	movs	r2, #0
 8008e76:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	687a      	ldr	r2, [r7, #4]
 8008e7c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	887a      	ldrh	r2, [r7, #2]
 8008e82:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	887a      	ldrh	r2, [r7, #2]
 8008e8a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	68ba      	ldr	r2, [r7, #8]
 8008e92:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	887a      	ldrh	r2, [r7, #2]
 8008e98:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	887a      	ldrh	r2, [r7, #2]
 8008e9e:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	2200      	movs	r2, #0
 8008ea4:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	2200      	movs	r2, #0
 8008eaa:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	68db      	ldr	r3, [r3, #12]
 8008eb0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008eb4:	d802      	bhi.n	8008ebc <HAL_SPI_TransmitReceive+0xe6>
 8008eb6:	8a3b      	ldrh	r3, [r7, #16]
 8008eb8:	2b01      	cmp	r3, #1
 8008eba:	d908      	bls.n	8008ece <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	685a      	ldr	r2, [r3, #4]
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008eca:	605a      	str	r2, [r3, #4]
 8008ecc:	e007      	b.n	8008ede <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	685a      	ldr	r2, [r3, #4]
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008edc:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ee8:	2b40      	cmp	r3, #64	; 0x40
 8008eea:	d007      	beq.n	8008efc <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	681a      	ldr	r2, [r3, #0]
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008efa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	68db      	ldr	r3, [r3, #12]
 8008f00:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008f04:	d97c      	bls.n	8009000 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	685b      	ldr	r3, [r3, #4]
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d002      	beq.n	8008f14 <HAL_SPI_TransmitReceive+0x13e>
 8008f0e:	8a7b      	ldrh	r3, [r7, #18]
 8008f10:	2b01      	cmp	r3, #1
 8008f12:	d169      	bne.n	8008fe8 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f18:	881a      	ldrh	r2, [r3, #0]
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f24:	1c9a      	adds	r2, r3, #2
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008f2e:	b29b      	uxth	r3, r3
 8008f30:	3b01      	subs	r3, #1
 8008f32:	b29a      	uxth	r2, r3
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008f38:	e056      	b.n	8008fe8 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	689b      	ldr	r3, [r3, #8]
 8008f40:	f003 0302 	and.w	r3, r3, #2
 8008f44:	2b02      	cmp	r3, #2
 8008f46:	d11b      	bne.n	8008f80 <HAL_SPI_TransmitReceive+0x1aa>
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008f4c:	b29b      	uxth	r3, r3
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d016      	beq.n	8008f80 <HAL_SPI_TransmitReceive+0x1aa>
 8008f52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f54:	2b01      	cmp	r3, #1
 8008f56:	d113      	bne.n	8008f80 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f5c:	881a      	ldrh	r2, [r3, #0]
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f68:	1c9a      	adds	r2, r3, #2
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008f72:	b29b      	uxth	r3, r3
 8008f74:	3b01      	subs	r3, #1
 8008f76:	b29a      	uxth	r2, r3
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008f7c:	2300      	movs	r3, #0
 8008f7e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	689b      	ldr	r3, [r3, #8]
 8008f86:	f003 0301 	and.w	r3, r3, #1
 8008f8a:	2b01      	cmp	r3, #1
 8008f8c:	d11c      	bne.n	8008fc8 <HAL_SPI_TransmitReceive+0x1f2>
 8008f8e:	68fb      	ldr	r3, [r7, #12]
 8008f90:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008f94:	b29b      	uxth	r3, r3
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d016      	beq.n	8008fc8 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	68da      	ldr	r2, [r3, #12]
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fa4:	b292      	uxth	r2, r2
 8008fa6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fac:	1c9a      	adds	r2, r3, #2
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008fb8:	b29b      	uxth	r3, r3
 8008fba:	3b01      	subs	r3, #1
 8008fbc:	b29a      	uxth	r2, r3
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008fc4:	2301      	movs	r3, #1
 8008fc6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008fc8:	f7fa fe40 	bl	8003c4c <HAL_GetTick>
 8008fcc:	4602      	mov	r2, r0
 8008fce:	69fb      	ldr	r3, [r7, #28]
 8008fd0:	1ad3      	subs	r3, r2, r3
 8008fd2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008fd4:	429a      	cmp	r2, r3
 8008fd6:	d807      	bhi.n	8008fe8 <HAL_SPI_TransmitReceive+0x212>
 8008fd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008fda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008fde:	d003      	beq.n	8008fe8 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8008fe0:	2303      	movs	r3, #3
 8008fe2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8008fe6:	e0fb      	b.n	80091e0 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008fec:	b29b      	uxth	r3, r3
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d1a3      	bne.n	8008f3a <HAL_SPI_TransmitReceive+0x164>
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008ff8:	b29b      	uxth	r3, r3
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d19d      	bne.n	8008f3a <HAL_SPI_TransmitReceive+0x164>
 8008ffe:	e0df      	b.n	80091c0 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	685b      	ldr	r3, [r3, #4]
 8009004:	2b00      	cmp	r3, #0
 8009006:	d003      	beq.n	8009010 <HAL_SPI_TransmitReceive+0x23a>
 8009008:	8a7b      	ldrh	r3, [r7, #18]
 800900a:	2b01      	cmp	r3, #1
 800900c:	f040 80cb 	bne.w	80091a6 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009014:	b29b      	uxth	r3, r3
 8009016:	2b01      	cmp	r3, #1
 8009018:	d912      	bls.n	8009040 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800901e:	881a      	ldrh	r2, [r3, #0]
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800902a:	1c9a      	adds	r2, r3, #2
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009034:	b29b      	uxth	r3, r3
 8009036:	3b02      	subs	r3, #2
 8009038:	b29a      	uxth	r2, r3
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800903e:	e0b2      	b.n	80091a6 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	330c      	adds	r3, #12
 800904a:	7812      	ldrb	r2, [r2, #0]
 800904c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009052:	1c5a      	adds	r2, r3, #1
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800905c:	b29b      	uxth	r3, r3
 800905e:	3b01      	subs	r3, #1
 8009060:	b29a      	uxth	r2, r3
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009066:	e09e      	b.n	80091a6 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	689b      	ldr	r3, [r3, #8]
 800906e:	f003 0302 	and.w	r3, r3, #2
 8009072:	2b02      	cmp	r3, #2
 8009074:	d134      	bne.n	80090e0 <HAL_SPI_TransmitReceive+0x30a>
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800907a:	b29b      	uxth	r3, r3
 800907c:	2b00      	cmp	r3, #0
 800907e:	d02f      	beq.n	80090e0 <HAL_SPI_TransmitReceive+0x30a>
 8009080:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009082:	2b01      	cmp	r3, #1
 8009084:	d12c      	bne.n	80090e0 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800908a:	b29b      	uxth	r3, r3
 800908c:	2b01      	cmp	r3, #1
 800908e:	d912      	bls.n	80090b6 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009094:	881a      	ldrh	r2, [r3, #0]
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090a0:	1c9a      	adds	r2, r3, #2
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80090aa:	b29b      	uxth	r3, r3
 80090ac:	3b02      	subs	r3, #2
 80090ae:	b29a      	uxth	r2, r3
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	87da      	strh	r2, [r3, #62]	; 0x3e
 80090b4:	e012      	b.n	80090dc <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	330c      	adds	r3, #12
 80090c0:	7812      	ldrb	r2, [r2, #0]
 80090c2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090c8:	1c5a      	adds	r2, r3, #1
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80090d2:	b29b      	uxth	r3, r3
 80090d4:	3b01      	subs	r3, #1
 80090d6:	b29a      	uxth	r2, r3
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80090dc:	2300      	movs	r3, #0
 80090de:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	689b      	ldr	r3, [r3, #8]
 80090e6:	f003 0301 	and.w	r3, r3, #1
 80090ea:	2b01      	cmp	r3, #1
 80090ec:	d148      	bne.n	8009180 <HAL_SPI_TransmitReceive+0x3aa>
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80090f4:	b29b      	uxth	r3, r3
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d042      	beq.n	8009180 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009100:	b29b      	uxth	r3, r3
 8009102:	2b01      	cmp	r3, #1
 8009104:	d923      	bls.n	800914e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	68da      	ldr	r2, [r3, #12]
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009110:	b292      	uxth	r2, r2
 8009112:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009118:	1c9a      	adds	r2, r3, #2
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009124:	b29b      	uxth	r3, r3
 8009126:	3b02      	subs	r3, #2
 8009128:	b29a      	uxth	r2, r3
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009136:	b29b      	uxth	r3, r3
 8009138:	2b01      	cmp	r3, #1
 800913a:	d81f      	bhi.n	800917c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	685a      	ldr	r2, [r3, #4]
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800914a:	605a      	str	r2, [r3, #4]
 800914c:	e016      	b.n	800917c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	f103 020c 	add.w	r2, r3, #12
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800915a:	7812      	ldrb	r2, [r2, #0]
 800915c:	b2d2      	uxtb	r2, r2
 800915e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009164:	1c5a      	adds	r2, r3, #1
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009170:	b29b      	uxth	r3, r3
 8009172:	3b01      	subs	r3, #1
 8009174:	b29a      	uxth	r2, r3
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800917c:	2301      	movs	r3, #1
 800917e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8009180:	f7fa fd64 	bl	8003c4c <HAL_GetTick>
 8009184:	4602      	mov	r2, r0
 8009186:	69fb      	ldr	r3, [r7, #28]
 8009188:	1ad3      	subs	r3, r2, r3
 800918a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800918c:	429a      	cmp	r2, r3
 800918e:	d803      	bhi.n	8009198 <HAL_SPI_TransmitReceive+0x3c2>
 8009190:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009192:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009196:	d102      	bne.n	800919e <HAL_SPI_TransmitReceive+0x3c8>
 8009198:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800919a:	2b00      	cmp	r3, #0
 800919c:	d103      	bne.n	80091a6 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800919e:	2303      	movs	r3, #3
 80091a0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80091a4:	e01c      	b.n	80091e0 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80091aa:	b29b      	uxth	r3, r3
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	f47f af5b 	bne.w	8009068 <HAL_SPI_TransmitReceive+0x292>
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80091b8:	b29b      	uxth	r3, r3
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	f47f af54 	bne.w	8009068 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80091c0:	69fa      	ldr	r2, [r7, #28]
 80091c2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80091c4:	68f8      	ldr	r0, [r7, #12]
 80091c6:	f000 f937 	bl	8009438 <SPI_EndRxTxTransaction>
 80091ca:	4603      	mov	r3, r0
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d006      	beq.n	80091de <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 80091d0:	2301      	movs	r3, #1
 80091d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	2220      	movs	r2, #32
 80091da:	661a      	str	r2, [r3, #96]	; 0x60
 80091dc:	e000      	b.n	80091e0 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 80091de:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	2201      	movs	r2, #1
 80091e4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	2200      	movs	r2, #0
 80091ec:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80091f0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 80091f4:	4618      	mov	r0, r3
 80091f6:	3728      	adds	r7, #40	; 0x28
 80091f8:	46bd      	mov	sp, r7
 80091fa:	bd80      	pop	{r7, pc}

080091fc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80091fc:	b580      	push	{r7, lr}
 80091fe:	b088      	sub	sp, #32
 8009200:	af00      	add	r7, sp, #0
 8009202:	60f8      	str	r0, [r7, #12]
 8009204:	60b9      	str	r1, [r7, #8]
 8009206:	603b      	str	r3, [r7, #0]
 8009208:	4613      	mov	r3, r2
 800920a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800920c:	f7fa fd1e 	bl	8003c4c <HAL_GetTick>
 8009210:	4602      	mov	r2, r0
 8009212:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009214:	1a9b      	subs	r3, r3, r2
 8009216:	683a      	ldr	r2, [r7, #0]
 8009218:	4413      	add	r3, r2
 800921a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800921c:	f7fa fd16 	bl	8003c4c <HAL_GetTick>
 8009220:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8009222:	4b39      	ldr	r3, [pc, #228]	; (8009308 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	015b      	lsls	r3, r3, #5
 8009228:	0d1b      	lsrs	r3, r3, #20
 800922a:	69fa      	ldr	r2, [r7, #28]
 800922c:	fb02 f303 	mul.w	r3, r2, r3
 8009230:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009232:	e054      	b.n	80092de <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009234:	683b      	ldr	r3, [r7, #0]
 8009236:	f1b3 3fff 	cmp.w	r3, #4294967295
 800923a:	d050      	beq.n	80092de <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800923c:	f7fa fd06 	bl	8003c4c <HAL_GetTick>
 8009240:	4602      	mov	r2, r0
 8009242:	69bb      	ldr	r3, [r7, #24]
 8009244:	1ad3      	subs	r3, r2, r3
 8009246:	69fa      	ldr	r2, [r7, #28]
 8009248:	429a      	cmp	r2, r3
 800924a:	d902      	bls.n	8009252 <SPI_WaitFlagStateUntilTimeout+0x56>
 800924c:	69fb      	ldr	r3, [r7, #28]
 800924e:	2b00      	cmp	r3, #0
 8009250:	d13d      	bne.n	80092ce <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009252:	68fb      	ldr	r3, [r7, #12]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	685a      	ldr	r2, [r3, #4]
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009260:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	685b      	ldr	r3, [r3, #4]
 8009266:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800926a:	d111      	bne.n	8009290 <SPI_WaitFlagStateUntilTimeout+0x94>
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	689b      	ldr	r3, [r3, #8]
 8009270:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009274:	d004      	beq.n	8009280 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	689b      	ldr	r3, [r3, #8]
 800927a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800927e:	d107      	bne.n	8009290 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	681a      	ldr	r2, [r3, #0]
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800928e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009294:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009298:	d10f      	bne.n	80092ba <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	681a      	ldr	r2, [r3, #0]
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80092a8:	601a      	str	r2, [r3, #0]
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	681a      	ldr	r2, [r3, #0]
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80092b8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	2201      	movs	r2, #1
 80092be:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	2200      	movs	r2, #0
 80092c6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80092ca:	2303      	movs	r3, #3
 80092cc:	e017      	b.n	80092fe <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80092ce:	697b      	ldr	r3, [r7, #20]
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d101      	bne.n	80092d8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80092d4:	2300      	movs	r3, #0
 80092d6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80092d8:	697b      	ldr	r3, [r7, #20]
 80092da:	3b01      	subs	r3, #1
 80092dc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	689a      	ldr	r2, [r3, #8]
 80092e4:	68bb      	ldr	r3, [r7, #8]
 80092e6:	4013      	ands	r3, r2
 80092e8:	68ba      	ldr	r2, [r7, #8]
 80092ea:	429a      	cmp	r2, r3
 80092ec:	bf0c      	ite	eq
 80092ee:	2301      	moveq	r3, #1
 80092f0:	2300      	movne	r3, #0
 80092f2:	b2db      	uxtb	r3, r3
 80092f4:	461a      	mov	r2, r3
 80092f6:	79fb      	ldrb	r3, [r7, #7]
 80092f8:	429a      	cmp	r2, r3
 80092fa:	d19b      	bne.n	8009234 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80092fc:	2300      	movs	r3, #0
}
 80092fe:	4618      	mov	r0, r3
 8009300:	3720      	adds	r7, #32
 8009302:	46bd      	mov	sp, r7
 8009304:	bd80      	pop	{r7, pc}
 8009306:	bf00      	nop
 8009308:	20000000 	.word	0x20000000

0800930c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800930c:	b580      	push	{r7, lr}
 800930e:	b08a      	sub	sp, #40	; 0x28
 8009310:	af00      	add	r7, sp, #0
 8009312:	60f8      	str	r0, [r7, #12]
 8009314:	60b9      	str	r1, [r7, #8]
 8009316:	607a      	str	r2, [r7, #4]
 8009318:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800931a:	2300      	movs	r3, #0
 800931c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800931e:	f7fa fc95 	bl	8003c4c <HAL_GetTick>
 8009322:	4602      	mov	r2, r0
 8009324:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009326:	1a9b      	subs	r3, r3, r2
 8009328:	683a      	ldr	r2, [r7, #0]
 800932a:	4413      	add	r3, r2
 800932c:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800932e:	f7fa fc8d 	bl	8003c4c <HAL_GetTick>
 8009332:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	330c      	adds	r3, #12
 800933a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800933c:	4b3d      	ldr	r3, [pc, #244]	; (8009434 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800933e:	681a      	ldr	r2, [r3, #0]
 8009340:	4613      	mov	r3, r2
 8009342:	009b      	lsls	r3, r3, #2
 8009344:	4413      	add	r3, r2
 8009346:	00da      	lsls	r2, r3, #3
 8009348:	1ad3      	subs	r3, r2, r3
 800934a:	0d1b      	lsrs	r3, r3, #20
 800934c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800934e:	fb02 f303 	mul.w	r3, r2, r3
 8009352:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8009354:	e060      	b.n	8009418 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8009356:	68bb      	ldr	r3, [r7, #8]
 8009358:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800935c:	d107      	bne.n	800936e <SPI_WaitFifoStateUntilTimeout+0x62>
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	2b00      	cmp	r3, #0
 8009362:	d104      	bne.n	800936e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8009364:	69fb      	ldr	r3, [r7, #28]
 8009366:	781b      	ldrb	r3, [r3, #0]
 8009368:	b2db      	uxtb	r3, r3
 800936a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800936c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800936e:	683b      	ldr	r3, [r7, #0]
 8009370:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009374:	d050      	beq.n	8009418 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009376:	f7fa fc69 	bl	8003c4c <HAL_GetTick>
 800937a:	4602      	mov	r2, r0
 800937c:	6a3b      	ldr	r3, [r7, #32]
 800937e:	1ad3      	subs	r3, r2, r3
 8009380:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009382:	429a      	cmp	r2, r3
 8009384:	d902      	bls.n	800938c <SPI_WaitFifoStateUntilTimeout+0x80>
 8009386:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009388:	2b00      	cmp	r3, #0
 800938a:	d13d      	bne.n	8009408 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	685a      	ldr	r2, [r3, #4]
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800939a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	685b      	ldr	r3, [r3, #4]
 80093a0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80093a4:	d111      	bne.n	80093ca <SPI_WaitFifoStateUntilTimeout+0xbe>
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	689b      	ldr	r3, [r3, #8]
 80093aa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80093ae:	d004      	beq.n	80093ba <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	689b      	ldr	r3, [r3, #8]
 80093b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80093b8:	d107      	bne.n	80093ca <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	681a      	ldr	r2, [r3, #0]
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80093c8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80093ce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80093d2:	d10f      	bne.n	80093f4 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	681a      	ldr	r2, [r3, #0]
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80093e2:	601a      	str	r2, [r3, #0]
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	681a      	ldr	r2, [r3, #0]
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80093f2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	2201      	movs	r2, #1
 80093f8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	2200      	movs	r2, #0
 8009400:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8009404:	2303      	movs	r3, #3
 8009406:	e010      	b.n	800942a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009408:	69bb      	ldr	r3, [r7, #24]
 800940a:	2b00      	cmp	r3, #0
 800940c:	d101      	bne.n	8009412 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800940e:	2300      	movs	r3, #0
 8009410:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8009412:	69bb      	ldr	r3, [r7, #24]
 8009414:	3b01      	subs	r3, #1
 8009416:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	689a      	ldr	r2, [r3, #8]
 800941e:	68bb      	ldr	r3, [r7, #8]
 8009420:	4013      	ands	r3, r2
 8009422:	687a      	ldr	r2, [r7, #4]
 8009424:	429a      	cmp	r2, r3
 8009426:	d196      	bne.n	8009356 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8009428:	2300      	movs	r3, #0
}
 800942a:	4618      	mov	r0, r3
 800942c:	3728      	adds	r7, #40	; 0x28
 800942e:	46bd      	mov	sp, r7
 8009430:	bd80      	pop	{r7, pc}
 8009432:	bf00      	nop
 8009434:	20000000 	.word	0x20000000

08009438 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009438:	b580      	push	{r7, lr}
 800943a:	b086      	sub	sp, #24
 800943c:	af02      	add	r7, sp, #8
 800943e:	60f8      	str	r0, [r7, #12]
 8009440:	60b9      	str	r1, [r7, #8]
 8009442:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	9300      	str	r3, [sp, #0]
 8009448:	68bb      	ldr	r3, [r7, #8]
 800944a:	2200      	movs	r2, #0
 800944c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8009450:	68f8      	ldr	r0, [r7, #12]
 8009452:	f7ff ff5b 	bl	800930c <SPI_WaitFifoStateUntilTimeout>
 8009456:	4603      	mov	r3, r0
 8009458:	2b00      	cmp	r3, #0
 800945a:	d007      	beq.n	800946c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009460:	f043 0220 	orr.w	r2, r3, #32
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8009468:	2303      	movs	r3, #3
 800946a:	e027      	b.n	80094bc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	9300      	str	r3, [sp, #0]
 8009470:	68bb      	ldr	r3, [r7, #8]
 8009472:	2200      	movs	r2, #0
 8009474:	2180      	movs	r1, #128	; 0x80
 8009476:	68f8      	ldr	r0, [r7, #12]
 8009478:	f7ff fec0 	bl	80091fc <SPI_WaitFlagStateUntilTimeout>
 800947c:	4603      	mov	r3, r0
 800947e:	2b00      	cmp	r3, #0
 8009480:	d007      	beq.n	8009492 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009486:	f043 0220 	orr.w	r2, r3, #32
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800948e:	2303      	movs	r3, #3
 8009490:	e014      	b.n	80094bc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	9300      	str	r3, [sp, #0]
 8009496:	68bb      	ldr	r3, [r7, #8]
 8009498:	2200      	movs	r2, #0
 800949a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800949e:	68f8      	ldr	r0, [r7, #12]
 80094a0:	f7ff ff34 	bl	800930c <SPI_WaitFifoStateUntilTimeout>
 80094a4:	4603      	mov	r3, r0
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	d007      	beq.n	80094ba <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80094ae:	f043 0220 	orr.w	r2, r3, #32
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80094b6:	2303      	movs	r3, #3
 80094b8:	e000      	b.n	80094bc <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80094ba:	2300      	movs	r3, #0
}
 80094bc:	4618      	mov	r0, r3
 80094be:	3710      	adds	r7, #16
 80094c0:	46bd      	mov	sp, r7
 80094c2:	bd80      	pop	{r7, pc}

080094c4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80094c4:	b580      	push	{r7, lr}
 80094c6:	b082      	sub	sp, #8
 80094c8:	af00      	add	r7, sp, #0
 80094ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d101      	bne.n	80094d6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80094d2:	2301      	movs	r3, #1
 80094d4:	e049      	b.n	800956a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80094dc:	b2db      	uxtb	r3, r3
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d106      	bne.n	80094f0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	2200      	movs	r2, #0
 80094e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80094ea:	6878      	ldr	r0, [r7, #4]
 80094ec:	f7fa fa86 	bl	80039fc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	2202      	movs	r2, #2
 80094f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	681a      	ldr	r2, [r3, #0]
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	3304      	adds	r3, #4
 8009500:	4619      	mov	r1, r3
 8009502:	4610      	mov	r0, r2
 8009504:	f000 fd50 	bl	8009fa8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	2201      	movs	r2, #1
 800950c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	2201      	movs	r2, #1
 8009514:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	2201      	movs	r2, #1
 800951c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	2201      	movs	r2, #1
 8009524:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	2201      	movs	r2, #1
 800952c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	2201      	movs	r2, #1
 8009534:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	2201      	movs	r2, #1
 800953c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	2201      	movs	r2, #1
 8009544:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	2201      	movs	r2, #1
 800954c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	2201      	movs	r2, #1
 8009554:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	2201      	movs	r2, #1
 800955c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	2201      	movs	r2, #1
 8009564:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009568:	2300      	movs	r3, #0
}
 800956a:	4618      	mov	r0, r3
 800956c:	3708      	adds	r7, #8
 800956e:	46bd      	mov	sp, r7
 8009570:	bd80      	pop	{r7, pc}
	...

08009574 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009574:	b480      	push	{r7}
 8009576:	b085      	sub	sp, #20
 8009578:	af00      	add	r7, sp, #0
 800957a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009582:	b2db      	uxtb	r3, r3
 8009584:	2b01      	cmp	r3, #1
 8009586:	d001      	beq.n	800958c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009588:	2301      	movs	r3, #1
 800958a:	e03b      	b.n	8009604 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	2202      	movs	r2, #2
 8009590:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	68da      	ldr	r2, [r3, #12]
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	f042 0201 	orr.w	r2, r2, #1
 80095a2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	4a19      	ldr	r2, [pc, #100]	; (8009610 <HAL_TIM_Base_Start_IT+0x9c>)
 80095aa:	4293      	cmp	r3, r2
 80095ac:	d009      	beq.n	80095c2 <HAL_TIM_Base_Start_IT+0x4e>
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80095b6:	d004      	beq.n	80095c2 <HAL_TIM_Base_Start_IT+0x4e>
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	4a15      	ldr	r2, [pc, #84]	; (8009614 <HAL_TIM_Base_Start_IT+0xa0>)
 80095be:	4293      	cmp	r3, r2
 80095c0:	d115      	bne.n	80095ee <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	689a      	ldr	r2, [r3, #8]
 80095c8:	4b13      	ldr	r3, [pc, #76]	; (8009618 <HAL_TIM_Base_Start_IT+0xa4>)
 80095ca:	4013      	ands	r3, r2
 80095cc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	2b06      	cmp	r3, #6
 80095d2:	d015      	beq.n	8009600 <HAL_TIM_Base_Start_IT+0x8c>
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80095da:	d011      	beq.n	8009600 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	681a      	ldr	r2, [r3, #0]
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	f042 0201 	orr.w	r2, r2, #1
 80095ea:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80095ec:	e008      	b.n	8009600 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	681a      	ldr	r2, [r3, #0]
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	f042 0201 	orr.w	r2, r2, #1
 80095fc:	601a      	str	r2, [r3, #0]
 80095fe:	e000      	b.n	8009602 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009600:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009602:	2300      	movs	r3, #0
}
 8009604:	4618      	mov	r0, r3
 8009606:	3714      	adds	r7, #20
 8009608:	46bd      	mov	sp, r7
 800960a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800960e:	4770      	bx	lr
 8009610:	40012c00 	.word	0x40012c00
 8009614:	40014000 	.word	0x40014000
 8009618:	00010007 	.word	0x00010007

0800961c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800961c:	b580      	push	{r7, lr}
 800961e:	b082      	sub	sp, #8
 8009620:	af00      	add	r7, sp, #0
 8009622:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	2b00      	cmp	r3, #0
 8009628:	d101      	bne.n	800962e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800962a:	2301      	movs	r3, #1
 800962c:	e049      	b.n	80096c2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009634:	b2db      	uxtb	r3, r3
 8009636:	2b00      	cmp	r3, #0
 8009638:	d106      	bne.n	8009648 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	2200      	movs	r2, #0
 800963e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009642:	6878      	ldr	r0, [r7, #4]
 8009644:	f7fa f9bc 	bl	80039c0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	2202      	movs	r2, #2
 800964c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	681a      	ldr	r2, [r3, #0]
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	3304      	adds	r3, #4
 8009658:	4619      	mov	r1, r3
 800965a:	4610      	mov	r0, r2
 800965c:	f000 fca4 	bl	8009fa8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	2201      	movs	r2, #1
 8009664:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	2201      	movs	r2, #1
 800966c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	2201      	movs	r2, #1
 8009674:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	2201      	movs	r2, #1
 800967c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	2201      	movs	r2, #1
 8009684:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	2201      	movs	r2, #1
 800968c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	2201      	movs	r2, #1
 8009694:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	2201      	movs	r2, #1
 800969c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	2201      	movs	r2, #1
 80096a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	2201      	movs	r2, #1
 80096ac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	2201      	movs	r2, #1
 80096b4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	2201      	movs	r2, #1
 80096bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80096c0:	2300      	movs	r3, #0
}
 80096c2:	4618      	mov	r0, r3
 80096c4:	3708      	adds	r7, #8
 80096c6:	46bd      	mov	sp, r7
 80096c8:	bd80      	pop	{r7, pc}
	...

080096cc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80096cc:	b580      	push	{r7, lr}
 80096ce:	b084      	sub	sp, #16
 80096d0:	af00      	add	r7, sp, #0
 80096d2:	6078      	str	r0, [r7, #4]
 80096d4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80096d6:	683b      	ldr	r3, [r7, #0]
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d109      	bne.n	80096f0 <HAL_TIM_PWM_Start+0x24>
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80096e2:	b2db      	uxtb	r3, r3
 80096e4:	2b01      	cmp	r3, #1
 80096e6:	bf14      	ite	ne
 80096e8:	2301      	movne	r3, #1
 80096ea:	2300      	moveq	r3, #0
 80096ec:	b2db      	uxtb	r3, r3
 80096ee:	e03c      	b.n	800976a <HAL_TIM_PWM_Start+0x9e>
 80096f0:	683b      	ldr	r3, [r7, #0]
 80096f2:	2b04      	cmp	r3, #4
 80096f4:	d109      	bne.n	800970a <HAL_TIM_PWM_Start+0x3e>
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80096fc:	b2db      	uxtb	r3, r3
 80096fe:	2b01      	cmp	r3, #1
 8009700:	bf14      	ite	ne
 8009702:	2301      	movne	r3, #1
 8009704:	2300      	moveq	r3, #0
 8009706:	b2db      	uxtb	r3, r3
 8009708:	e02f      	b.n	800976a <HAL_TIM_PWM_Start+0x9e>
 800970a:	683b      	ldr	r3, [r7, #0]
 800970c:	2b08      	cmp	r3, #8
 800970e:	d109      	bne.n	8009724 <HAL_TIM_PWM_Start+0x58>
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009716:	b2db      	uxtb	r3, r3
 8009718:	2b01      	cmp	r3, #1
 800971a:	bf14      	ite	ne
 800971c:	2301      	movne	r3, #1
 800971e:	2300      	moveq	r3, #0
 8009720:	b2db      	uxtb	r3, r3
 8009722:	e022      	b.n	800976a <HAL_TIM_PWM_Start+0x9e>
 8009724:	683b      	ldr	r3, [r7, #0]
 8009726:	2b0c      	cmp	r3, #12
 8009728:	d109      	bne.n	800973e <HAL_TIM_PWM_Start+0x72>
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009730:	b2db      	uxtb	r3, r3
 8009732:	2b01      	cmp	r3, #1
 8009734:	bf14      	ite	ne
 8009736:	2301      	movne	r3, #1
 8009738:	2300      	moveq	r3, #0
 800973a:	b2db      	uxtb	r3, r3
 800973c:	e015      	b.n	800976a <HAL_TIM_PWM_Start+0x9e>
 800973e:	683b      	ldr	r3, [r7, #0]
 8009740:	2b10      	cmp	r3, #16
 8009742:	d109      	bne.n	8009758 <HAL_TIM_PWM_Start+0x8c>
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800974a:	b2db      	uxtb	r3, r3
 800974c:	2b01      	cmp	r3, #1
 800974e:	bf14      	ite	ne
 8009750:	2301      	movne	r3, #1
 8009752:	2300      	moveq	r3, #0
 8009754:	b2db      	uxtb	r3, r3
 8009756:	e008      	b.n	800976a <HAL_TIM_PWM_Start+0x9e>
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800975e:	b2db      	uxtb	r3, r3
 8009760:	2b01      	cmp	r3, #1
 8009762:	bf14      	ite	ne
 8009764:	2301      	movne	r3, #1
 8009766:	2300      	moveq	r3, #0
 8009768:	b2db      	uxtb	r3, r3
 800976a:	2b00      	cmp	r3, #0
 800976c:	d001      	beq.n	8009772 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800976e:	2301      	movs	r3, #1
 8009770:	e07e      	b.n	8009870 <HAL_TIM_PWM_Start+0x1a4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009772:	683b      	ldr	r3, [r7, #0]
 8009774:	2b00      	cmp	r3, #0
 8009776:	d104      	bne.n	8009782 <HAL_TIM_PWM_Start+0xb6>
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	2202      	movs	r2, #2
 800977c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009780:	e023      	b.n	80097ca <HAL_TIM_PWM_Start+0xfe>
 8009782:	683b      	ldr	r3, [r7, #0]
 8009784:	2b04      	cmp	r3, #4
 8009786:	d104      	bne.n	8009792 <HAL_TIM_PWM_Start+0xc6>
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	2202      	movs	r2, #2
 800978c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009790:	e01b      	b.n	80097ca <HAL_TIM_PWM_Start+0xfe>
 8009792:	683b      	ldr	r3, [r7, #0]
 8009794:	2b08      	cmp	r3, #8
 8009796:	d104      	bne.n	80097a2 <HAL_TIM_PWM_Start+0xd6>
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	2202      	movs	r2, #2
 800979c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80097a0:	e013      	b.n	80097ca <HAL_TIM_PWM_Start+0xfe>
 80097a2:	683b      	ldr	r3, [r7, #0]
 80097a4:	2b0c      	cmp	r3, #12
 80097a6:	d104      	bne.n	80097b2 <HAL_TIM_PWM_Start+0xe6>
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	2202      	movs	r2, #2
 80097ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80097b0:	e00b      	b.n	80097ca <HAL_TIM_PWM_Start+0xfe>
 80097b2:	683b      	ldr	r3, [r7, #0]
 80097b4:	2b10      	cmp	r3, #16
 80097b6:	d104      	bne.n	80097c2 <HAL_TIM_PWM_Start+0xf6>
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	2202      	movs	r2, #2
 80097bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80097c0:	e003      	b.n	80097ca <HAL_TIM_PWM_Start+0xfe>
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	2202      	movs	r2, #2
 80097c6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	2201      	movs	r2, #1
 80097d0:	6839      	ldr	r1, [r7, #0]
 80097d2:	4618      	mov	r0, r3
 80097d4:	f000 feca 	bl	800a56c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	4a26      	ldr	r2, [pc, #152]	; (8009878 <HAL_TIM_PWM_Start+0x1ac>)
 80097de:	4293      	cmp	r3, r2
 80097e0:	d009      	beq.n	80097f6 <HAL_TIM_PWM_Start+0x12a>
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	4a25      	ldr	r2, [pc, #148]	; (800987c <HAL_TIM_PWM_Start+0x1b0>)
 80097e8:	4293      	cmp	r3, r2
 80097ea:	d004      	beq.n	80097f6 <HAL_TIM_PWM_Start+0x12a>
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	4a23      	ldr	r2, [pc, #140]	; (8009880 <HAL_TIM_PWM_Start+0x1b4>)
 80097f2:	4293      	cmp	r3, r2
 80097f4:	d101      	bne.n	80097fa <HAL_TIM_PWM_Start+0x12e>
 80097f6:	2301      	movs	r3, #1
 80097f8:	e000      	b.n	80097fc <HAL_TIM_PWM_Start+0x130>
 80097fa:	2300      	movs	r3, #0
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d007      	beq.n	8009810 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800980e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	4a18      	ldr	r2, [pc, #96]	; (8009878 <HAL_TIM_PWM_Start+0x1ac>)
 8009816:	4293      	cmp	r3, r2
 8009818:	d009      	beq.n	800982e <HAL_TIM_PWM_Start+0x162>
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009822:	d004      	beq.n	800982e <HAL_TIM_PWM_Start+0x162>
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	4a14      	ldr	r2, [pc, #80]	; (800987c <HAL_TIM_PWM_Start+0x1b0>)
 800982a:	4293      	cmp	r3, r2
 800982c:	d115      	bne.n	800985a <HAL_TIM_PWM_Start+0x18e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	689a      	ldr	r2, [r3, #8]
 8009834:	4b13      	ldr	r3, [pc, #76]	; (8009884 <HAL_TIM_PWM_Start+0x1b8>)
 8009836:	4013      	ands	r3, r2
 8009838:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	2b06      	cmp	r3, #6
 800983e:	d015      	beq.n	800986c <HAL_TIM_PWM_Start+0x1a0>
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009846:	d011      	beq.n	800986c <HAL_TIM_PWM_Start+0x1a0>
    {
      __HAL_TIM_ENABLE(htim);
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	681a      	ldr	r2, [r3, #0]
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	f042 0201 	orr.w	r2, r2, #1
 8009856:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009858:	e008      	b.n	800986c <HAL_TIM_PWM_Start+0x1a0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	681a      	ldr	r2, [r3, #0]
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	f042 0201 	orr.w	r2, r2, #1
 8009868:	601a      	str	r2, [r3, #0]
 800986a:	e000      	b.n	800986e <HAL_TIM_PWM_Start+0x1a2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800986c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800986e:	2300      	movs	r3, #0
}
 8009870:	4618      	mov	r0, r3
 8009872:	3710      	adds	r7, #16
 8009874:	46bd      	mov	sp, r7
 8009876:	bd80      	pop	{r7, pc}
 8009878:	40012c00 	.word	0x40012c00
 800987c:	40014000 	.word	0x40014000
 8009880:	40014400 	.word	0x40014400
 8009884:	00010007 	.word	0x00010007

08009888 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8009888:	b580      	push	{r7, lr}
 800988a:	b086      	sub	sp, #24
 800988c:	af00      	add	r7, sp, #0
 800988e:	6078      	str	r0, [r7, #4]
 8009890:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	2b00      	cmp	r3, #0
 8009896:	d101      	bne.n	800989c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8009898:	2301      	movs	r3, #1
 800989a:	e097      	b.n	80099cc <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80098a2:	b2db      	uxtb	r3, r3
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d106      	bne.n	80098b6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	2200      	movs	r2, #0
 80098ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80098b0:	6878      	ldr	r0, [r7, #4]
 80098b2:	f7fa f839 	bl	8003928 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	2202      	movs	r2, #2
 80098ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	689b      	ldr	r3, [r3, #8]
 80098c4:	687a      	ldr	r2, [r7, #4]
 80098c6:	6812      	ldr	r2, [r2, #0]
 80098c8:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 80098cc:	f023 0307 	bic.w	r3, r3, #7
 80098d0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	681a      	ldr	r2, [r3, #0]
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	3304      	adds	r3, #4
 80098da:	4619      	mov	r1, r3
 80098dc:	4610      	mov	r0, r2
 80098de:	f000 fb63 	bl	8009fa8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	689b      	ldr	r3, [r3, #8]
 80098e8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	699b      	ldr	r3, [r3, #24]
 80098f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	6a1b      	ldr	r3, [r3, #32]
 80098f8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80098fa:	683b      	ldr	r3, [r7, #0]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	697a      	ldr	r2, [r7, #20]
 8009900:	4313      	orrs	r3, r2
 8009902:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8009904:	693b      	ldr	r3, [r7, #16]
 8009906:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800990a:	f023 0303 	bic.w	r3, r3, #3
 800990e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8009910:	683b      	ldr	r3, [r7, #0]
 8009912:	689a      	ldr	r2, [r3, #8]
 8009914:	683b      	ldr	r3, [r7, #0]
 8009916:	699b      	ldr	r3, [r3, #24]
 8009918:	021b      	lsls	r3, r3, #8
 800991a:	4313      	orrs	r3, r2
 800991c:	693a      	ldr	r2, [r7, #16]
 800991e:	4313      	orrs	r3, r2
 8009920:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8009922:	693b      	ldr	r3, [r7, #16]
 8009924:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8009928:	f023 030c 	bic.w	r3, r3, #12
 800992c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800992e:	693b      	ldr	r3, [r7, #16]
 8009930:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009934:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009938:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800993a:	683b      	ldr	r3, [r7, #0]
 800993c:	68da      	ldr	r2, [r3, #12]
 800993e:	683b      	ldr	r3, [r7, #0]
 8009940:	69db      	ldr	r3, [r3, #28]
 8009942:	021b      	lsls	r3, r3, #8
 8009944:	4313      	orrs	r3, r2
 8009946:	693a      	ldr	r2, [r7, #16]
 8009948:	4313      	orrs	r3, r2
 800994a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800994c:	683b      	ldr	r3, [r7, #0]
 800994e:	691b      	ldr	r3, [r3, #16]
 8009950:	011a      	lsls	r2, r3, #4
 8009952:	683b      	ldr	r3, [r7, #0]
 8009954:	6a1b      	ldr	r3, [r3, #32]
 8009956:	031b      	lsls	r3, r3, #12
 8009958:	4313      	orrs	r3, r2
 800995a:	693a      	ldr	r2, [r7, #16]
 800995c:	4313      	orrs	r3, r2
 800995e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8009966:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800996e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8009970:	683b      	ldr	r3, [r7, #0]
 8009972:	685a      	ldr	r2, [r3, #4]
 8009974:	683b      	ldr	r3, [r7, #0]
 8009976:	695b      	ldr	r3, [r3, #20]
 8009978:	011b      	lsls	r3, r3, #4
 800997a:	4313      	orrs	r3, r2
 800997c:	68fa      	ldr	r2, [r7, #12]
 800997e:	4313      	orrs	r3, r2
 8009980:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	697a      	ldr	r2, [r7, #20]
 8009988:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	693a      	ldr	r2, [r7, #16]
 8009990:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	68fa      	ldr	r2, [r7, #12]
 8009998:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	2201      	movs	r2, #1
 800999e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	2201      	movs	r2, #1
 80099a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	2201      	movs	r2, #1
 80099ae:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	2201      	movs	r2, #1
 80099b6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	2201      	movs	r2, #1
 80099be:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	2201      	movs	r2, #1
 80099c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80099ca:	2300      	movs	r3, #0
}
 80099cc:	4618      	mov	r0, r3
 80099ce:	3718      	adds	r7, #24
 80099d0:	46bd      	mov	sp, r7
 80099d2:	bd80      	pop	{r7, pc}

080099d4 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80099d4:	b580      	push	{r7, lr}
 80099d6:	b084      	sub	sp, #16
 80099d8:	af00      	add	r7, sp, #0
 80099da:	6078      	str	r0, [r7, #4]
 80099dc:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80099e4:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80099ec:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80099f4:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80099fc:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80099fe:	683b      	ldr	r3, [r7, #0]
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d110      	bne.n	8009a26 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009a04:	7bfb      	ldrb	r3, [r7, #15]
 8009a06:	2b01      	cmp	r3, #1
 8009a08:	d102      	bne.n	8009a10 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8009a0a:	7b7b      	ldrb	r3, [r7, #13]
 8009a0c:	2b01      	cmp	r3, #1
 8009a0e:	d001      	beq.n	8009a14 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8009a10:	2301      	movs	r3, #1
 8009a12:	e069      	b.n	8009ae8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	2202      	movs	r2, #2
 8009a18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	2202      	movs	r2, #2
 8009a20:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009a24:	e031      	b.n	8009a8a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8009a26:	683b      	ldr	r3, [r7, #0]
 8009a28:	2b04      	cmp	r3, #4
 8009a2a:	d110      	bne.n	8009a4e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009a2c:	7bbb      	ldrb	r3, [r7, #14]
 8009a2e:	2b01      	cmp	r3, #1
 8009a30:	d102      	bne.n	8009a38 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009a32:	7b3b      	ldrb	r3, [r7, #12]
 8009a34:	2b01      	cmp	r3, #1
 8009a36:	d001      	beq.n	8009a3c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8009a38:	2301      	movs	r3, #1
 8009a3a:	e055      	b.n	8009ae8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	2202      	movs	r2, #2
 8009a40:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	2202      	movs	r2, #2
 8009a48:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009a4c:	e01d      	b.n	8009a8a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009a4e:	7bfb      	ldrb	r3, [r7, #15]
 8009a50:	2b01      	cmp	r3, #1
 8009a52:	d108      	bne.n	8009a66 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009a54:	7bbb      	ldrb	r3, [r7, #14]
 8009a56:	2b01      	cmp	r3, #1
 8009a58:	d105      	bne.n	8009a66 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009a5a:	7b7b      	ldrb	r3, [r7, #13]
 8009a5c:	2b01      	cmp	r3, #1
 8009a5e:	d102      	bne.n	8009a66 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009a60:	7b3b      	ldrb	r3, [r7, #12]
 8009a62:	2b01      	cmp	r3, #1
 8009a64:	d001      	beq.n	8009a6a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8009a66:	2301      	movs	r3, #1
 8009a68:	e03e      	b.n	8009ae8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	2202      	movs	r2, #2
 8009a6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	2202      	movs	r2, #2
 8009a76:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	2202      	movs	r2, #2
 8009a7e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	2202      	movs	r2, #2
 8009a86:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8009a8a:	683b      	ldr	r3, [r7, #0]
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d003      	beq.n	8009a98 <HAL_TIM_Encoder_Start+0xc4>
 8009a90:	683b      	ldr	r3, [r7, #0]
 8009a92:	2b04      	cmp	r3, #4
 8009a94:	d008      	beq.n	8009aa8 <HAL_TIM_Encoder_Start+0xd4>
 8009a96:	e00f      	b.n	8009ab8 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	2201      	movs	r2, #1
 8009a9e:	2100      	movs	r1, #0
 8009aa0:	4618      	mov	r0, r3
 8009aa2:	f000 fd63 	bl	800a56c <TIM_CCxChannelCmd>
      break;
 8009aa6:	e016      	b.n	8009ad6 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	2201      	movs	r2, #1
 8009aae:	2104      	movs	r1, #4
 8009ab0:	4618      	mov	r0, r3
 8009ab2:	f000 fd5b 	bl	800a56c <TIM_CCxChannelCmd>
      break;
 8009ab6:	e00e      	b.n	8009ad6 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	2201      	movs	r2, #1
 8009abe:	2100      	movs	r1, #0
 8009ac0:	4618      	mov	r0, r3
 8009ac2:	f000 fd53 	bl	800a56c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	2201      	movs	r2, #1
 8009acc:	2104      	movs	r1, #4
 8009ace:	4618      	mov	r0, r3
 8009ad0:	f000 fd4c 	bl	800a56c <TIM_CCxChannelCmd>
      break;
 8009ad4:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	681a      	ldr	r2, [r3, #0]
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	f042 0201 	orr.w	r2, r2, #1
 8009ae4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8009ae6:	2300      	movs	r3, #0
}
 8009ae8:	4618      	mov	r0, r3
 8009aea:	3710      	adds	r7, #16
 8009aec:	46bd      	mov	sp, r7
 8009aee:	bd80      	pop	{r7, pc}

08009af0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009af0:	b580      	push	{r7, lr}
 8009af2:	b082      	sub	sp, #8
 8009af4:	af00      	add	r7, sp, #0
 8009af6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	691b      	ldr	r3, [r3, #16]
 8009afe:	f003 0302 	and.w	r3, r3, #2
 8009b02:	2b02      	cmp	r3, #2
 8009b04:	d122      	bne.n	8009b4c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	68db      	ldr	r3, [r3, #12]
 8009b0c:	f003 0302 	and.w	r3, r3, #2
 8009b10:	2b02      	cmp	r3, #2
 8009b12:	d11b      	bne.n	8009b4c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	f06f 0202 	mvn.w	r2, #2
 8009b1c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	2201      	movs	r2, #1
 8009b22:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	699b      	ldr	r3, [r3, #24]
 8009b2a:	f003 0303 	and.w	r3, r3, #3
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d003      	beq.n	8009b3a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009b32:	6878      	ldr	r0, [r7, #4]
 8009b34:	f000 fa1a 	bl	8009f6c <HAL_TIM_IC_CaptureCallback>
 8009b38:	e005      	b.n	8009b46 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009b3a:	6878      	ldr	r0, [r7, #4]
 8009b3c:	f000 fa0c 	bl	8009f58 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009b40:	6878      	ldr	r0, [r7, #4]
 8009b42:	f000 fa1d 	bl	8009f80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	2200      	movs	r2, #0
 8009b4a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	691b      	ldr	r3, [r3, #16]
 8009b52:	f003 0304 	and.w	r3, r3, #4
 8009b56:	2b04      	cmp	r3, #4
 8009b58:	d122      	bne.n	8009ba0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	68db      	ldr	r3, [r3, #12]
 8009b60:	f003 0304 	and.w	r3, r3, #4
 8009b64:	2b04      	cmp	r3, #4
 8009b66:	d11b      	bne.n	8009ba0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	f06f 0204 	mvn.w	r2, #4
 8009b70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	2202      	movs	r2, #2
 8009b76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	699b      	ldr	r3, [r3, #24]
 8009b7e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d003      	beq.n	8009b8e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009b86:	6878      	ldr	r0, [r7, #4]
 8009b88:	f000 f9f0 	bl	8009f6c <HAL_TIM_IC_CaptureCallback>
 8009b8c:	e005      	b.n	8009b9a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009b8e:	6878      	ldr	r0, [r7, #4]
 8009b90:	f000 f9e2 	bl	8009f58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009b94:	6878      	ldr	r0, [r7, #4]
 8009b96:	f000 f9f3 	bl	8009f80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	2200      	movs	r2, #0
 8009b9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	691b      	ldr	r3, [r3, #16]
 8009ba6:	f003 0308 	and.w	r3, r3, #8
 8009baa:	2b08      	cmp	r3, #8
 8009bac:	d122      	bne.n	8009bf4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	68db      	ldr	r3, [r3, #12]
 8009bb4:	f003 0308 	and.w	r3, r3, #8
 8009bb8:	2b08      	cmp	r3, #8
 8009bba:	d11b      	bne.n	8009bf4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	f06f 0208 	mvn.w	r2, #8
 8009bc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	2204      	movs	r2, #4
 8009bca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	69db      	ldr	r3, [r3, #28]
 8009bd2:	f003 0303 	and.w	r3, r3, #3
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d003      	beq.n	8009be2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009bda:	6878      	ldr	r0, [r7, #4]
 8009bdc:	f000 f9c6 	bl	8009f6c <HAL_TIM_IC_CaptureCallback>
 8009be0:	e005      	b.n	8009bee <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009be2:	6878      	ldr	r0, [r7, #4]
 8009be4:	f000 f9b8 	bl	8009f58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009be8:	6878      	ldr	r0, [r7, #4]
 8009bea:	f000 f9c9 	bl	8009f80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	2200      	movs	r2, #0
 8009bf2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	691b      	ldr	r3, [r3, #16]
 8009bfa:	f003 0310 	and.w	r3, r3, #16
 8009bfe:	2b10      	cmp	r3, #16
 8009c00:	d122      	bne.n	8009c48 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	68db      	ldr	r3, [r3, #12]
 8009c08:	f003 0310 	and.w	r3, r3, #16
 8009c0c:	2b10      	cmp	r3, #16
 8009c0e:	d11b      	bne.n	8009c48 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	f06f 0210 	mvn.w	r2, #16
 8009c18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	2208      	movs	r2, #8
 8009c1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	69db      	ldr	r3, [r3, #28]
 8009c26:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d003      	beq.n	8009c36 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009c2e:	6878      	ldr	r0, [r7, #4]
 8009c30:	f000 f99c 	bl	8009f6c <HAL_TIM_IC_CaptureCallback>
 8009c34:	e005      	b.n	8009c42 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009c36:	6878      	ldr	r0, [r7, #4]
 8009c38:	f000 f98e 	bl	8009f58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009c3c:	6878      	ldr	r0, [r7, #4]
 8009c3e:	f000 f99f 	bl	8009f80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	2200      	movs	r2, #0
 8009c46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	691b      	ldr	r3, [r3, #16]
 8009c4e:	f003 0301 	and.w	r3, r3, #1
 8009c52:	2b01      	cmp	r3, #1
 8009c54:	d10e      	bne.n	8009c74 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	68db      	ldr	r3, [r3, #12]
 8009c5c:	f003 0301 	and.w	r3, r3, #1
 8009c60:	2b01      	cmp	r3, #1
 8009c62:	d107      	bne.n	8009c74 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	f06f 0201 	mvn.w	r2, #1
 8009c6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009c6e:	6878      	ldr	r0, [r7, #4]
 8009c70:	f7f9 fb88 	bl	8003384 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	691b      	ldr	r3, [r3, #16]
 8009c7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009c7e:	2b80      	cmp	r3, #128	; 0x80
 8009c80:	d10e      	bne.n	8009ca0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	68db      	ldr	r3, [r3, #12]
 8009c88:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009c8c:	2b80      	cmp	r3, #128	; 0x80
 8009c8e:	d107      	bne.n	8009ca0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009c98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009c9a:	6878      	ldr	r0, [r7, #4]
 8009c9c:	f000 fcfc 	bl	800a698 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	691b      	ldr	r3, [r3, #16]
 8009ca6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009caa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009cae:	d10e      	bne.n	8009cce <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	68db      	ldr	r3, [r3, #12]
 8009cb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009cba:	2b80      	cmp	r3, #128	; 0x80
 8009cbc:	d107      	bne.n	8009cce <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8009cc6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009cc8:	6878      	ldr	r0, [r7, #4]
 8009cca:	f000 fcef 	bl	800a6ac <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	691b      	ldr	r3, [r3, #16]
 8009cd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009cd8:	2b40      	cmp	r3, #64	; 0x40
 8009cda:	d10e      	bne.n	8009cfa <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	68db      	ldr	r3, [r3, #12]
 8009ce2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ce6:	2b40      	cmp	r3, #64	; 0x40
 8009ce8:	d107      	bne.n	8009cfa <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009cf2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009cf4:	6878      	ldr	r0, [r7, #4]
 8009cf6:	f000 f94d 	bl	8009f94 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	691b      	ldr	r3, [r3, #16]
 8009d00:	f003 0320 	and.w	r3, r3, #32
 8009d04:	2b20      	cmp	r3, #32
 8009d06:	d10e      	bne.n	8009d26 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	68db      	ldr	r3, [r3, #12]
 8009d0e:	f003 0320 	and.w	r3, r3, #32
 8009d12:	2b20      	cmp	r3, #32
 8009d14:	d107      	bne.n	8009d26 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	f06f 0220 	mvn.w	r2, #32
 8009d1e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009d20:	6878      	ldr	r0, [r7, #4]
 8009d22:	f000 fcaf 	bl	800a684 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009d26:	bf00      	nop
 8009d28:	3708      	adds	r7, #8
 8009d2a:	46bd      	mov	sp, r7
 8009d2c:	bd80      	pop	{r7, pc}
	...

08009d30 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009d30:	b580      	push	{r7, lr}
 8009d32:	b086      	sub	sp, #24
 8009d34:	af00      	add	r7, sp, #0
 8009d36:	60f8      	str	r0, [r7, #12]
 8009d38:	60b9      	str	r1, [r7, #8]
 8009d3a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009d3c:	2300      	movs	r3, #0
 8009d3e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009d46:	2b01      	cmp	r3, #1
 8009d48:	d101      	bne.n	8009d4e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009d4a:	2302      	movs	r3, #2
 8009d4c:	e0ff      	b.n	8009f4e <HAL_TIM_PWM_ConfigChannel+0x21e>
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	2201      	movs	r2, #1
 8009d52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	2b14      	cmp	r3, #20
 8009d5a:	f200 80f0 	bhi.w	8009f3e <HAL_TIM_PWM_ConfigChannel+0x20e>
 8009d5e:	a201      	add	r2, pc, #4	; (adr r2, 8009d64 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009d60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d64:	08009db9 	.word	0x08009db9
 8009d68:	08009f3f 	.word	0x08009f3f
 8009d6c:	08009f3f 	.word	0x08009f3f
 8009d70:	08009f3f 	.word	0x08009f3f
 8009d74:	08009df9 	.word	0x08009df9
 8009d78:	08009f3f 	.word	0x08009f3f
 8009d7c:	08009f3f 	.word	0x08009f3f
 8009d80:	08009f3f 	.word	0x08009f3f
 8009d84:	08009e3b 	.word	0x08009e3b
 8009d88:	08009f3f 	.word	0x08009f3f
 8009d8c:	08009f3f 	.word	0x08009f3f
 8009d90:	08009f3f 	.word	0x08009f3f
 8009d94:	08009e7b 	.word	0x08009e7b
 8009d98:	08009f3f 	.word	0x08009f3f
 8009d9c:	08009f3f 	.word	0x08009f3f
 8009da0:	08009f3f 	.word	0x08009f3f
 8009da4:	08009ebd 	.word	0x08009ebd
 8009da8:	08009f3f 	.word	0x08009f3f
 8009dac:	08009f3f 	.word	0x08009f3f
 8009db0:	08009f3f 	.word	0x08009f3f
 8009db4:	08009efd 	.word	0x08009efd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	68b9      	ldr	r1, [r7, #8]
 8009dbe:	4618      	mov	r0, r3
 8009dc0:	f000 f956 	bl	800a070 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	699a      	ldr	r2, [r3, #24]
 8009dca:	68fb      	ldr	r3, [r7, #12]
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	f042 0208 	orr.w	r2, r2, #8
 8009dd2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	699a      	ldr	r2, [r3, #24]
 8009dda:	68fb      	ldr	r3, [r7, #12]
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	f022 0204 	bic.w	r2, r2, #4
 8009de2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	6999      	ldr	r1, [r3, #24]
 8009dea:	68bb      	ldr	r3, [r7, #8]
 8009dec:	691a      	ldr	r2, [r3, #16]
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	430a      	orrs	r2, r1
 8009df4:	619a      	str	r2, [r3, #24]
      break;
 8009df6:	e0a5      	b.n	8009f44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	68b9      	ldr	r1, [r7, #8]
 8009dfe:	4618      	mov	r0, r3
 8009e00:	f000 f9b2 	bl	800a168 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	699a      	ldr	r2, [r3, #24]
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009e12:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	699a      	ldr	r2, [r3, #24]
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009e22:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	6999      	ldr	r1, [r3, #24]
 8009e2a:	68bb      	ldr	r3, [r7, #8]
 8009e2c:	691b      	ldr	r3, [r3, #16]
 8009e2e:	021a      	lsls	r2, r3, #8
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	430a      	orrs	r2, r1
 8009e36:	619a      	str	r2, [r3, #24]
      break;
 8009e38:	e084      	b.n	8009f44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	68b9      	ldr	r1, [r7, #8]
 8009e40:	4618      	mov	r0, r3
 8009e42:	f000 fa0b 	bl	800a25c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	69da      	ldr	r2, [r3, #28]
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	f042 0208 	orr.w	r2, r2, #8
 8009e54:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	69da      	ldr	r2, [r3, #28]
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	f022 0204 	bic.w	r2, r2, #4
 8009e64:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	69d9      	ldr	r1, [r3, #28]
 8009e6c:	68bb      	ldr	r3, [r7, #8]
 8009e6e:	691a      	ldr	r2, [r3, #16]
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	430a      	orrs	r2, r1
 8009e76:	61da      	str	r2, [r3, #28]
      break;
 8009e78:	e064      	b.n	8009f44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	68b9      	ldr	r1, [r7, #8]
 8009e80:	4618      	mov	r0, r3
 8009e82:	f000 fa63 	bl	800a34c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	69da      	ldr	r2, [r3, #28]
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009e94:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	69da      	ldr	r2, [r3, #28]
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009ea4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	69d9      	ldr	r1, [r3, #28]
 8009eac:	68bb      	ldr	r3, [r7, #8]
 8009eae:	691b      	ldr	r3, [r3, #16]
 8009eb0:	021a      	lsls	r2, r3, #8
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	430a      	orrs	r2, r1
 8009eb8:	61da      	str	r2, [r3, #28]
      break;
 8009eba:	e043      	b.n	8009f44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	68b9      	ldr	r1, [r7, #8]
 8009ec2:	4618      	mov	r0, r3
 8009ec4:	f000 faa0 	bl	800a408 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	f042 0208 	orr.w	r2, r2, #8
 8009ed6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	f022 0204 	bic.w	r2, r2, #4
 8009ee6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8009eee:	68bb      	ldr	r3, [r7, #8]
 8009ef0:	691a      	ldr	r2, [r3, #16]
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	430a      	orrs	r2, r1
 8009ef8:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8009efa:	e023      	b.n	8009f44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	68b9      	ldr	r1, [r7, #8]
 8009f02:	4618      	mov	r0, r3
 8009f04:	f000 fad8 	bl	800a4b8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009f16:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009f26:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8009f2e:	68bb      	ldr	r3, [r7, #8]
 8009f30:	691b      	ldr	r3, [r3, #16]
 8009f32:	021a      	lsls	r2, r3, #8
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	430a      	orrs	r2, r1
 8009f3a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8009f3c:	e002      	b.n	8009f44 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8009f3e:	2301      	movs	r3, #1
 8009f40:	75fb      	strb	r3, [r7, #23]
      break;
 8009f42:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009f44:	68fb      	ldr	r3, [r7, #12]
 8009f46:	2200      	movs	r2, #0
 8009f48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009f4c:	7dfb      	ldrb	r3, [r7, #23]
}
 8009f4e:	4618      	mov	r0, r3
 8009f50:	3718      	adds	r7, #24
 8009f52:	46bd      	mov	sp, r7
 8009f54:	bd80      	pop	{r7, pc}
 8009f56:	bf00      	nop

08009f58 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009f58:	b480      	push	{r7}
 8009f5a:	b083      	sub	sp, #12
 8009f5c:	af00      	add	r7, sp, #0
 8009f5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009f60:	bf00      	nop
 8009f62:	370c      	adds	r7, #12
 8009f64:	46bd      	mov	sp, r7
 8009f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f6a:	4770      	bx	lr

08009f6c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009f6c:	b480      	push	{r7}
 8009f6e:	b083      	sub	sp, #12
 8009f70:	af00      	add	r7, sp, #0
 8009f72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009f74:	bf00      	nop
 8009f76:	370c      	adds	r7, #12
 8009f78:	46bd      	mov	sp, r7
 8009f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f7e:	4770      	bx	lr

08009f80 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009f80:	b480      	push	{r7}
 8009f82:	b083      	sub	sp, #12
 8009f84:	af00      	add	r7, sp, #0
 8009f86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009f88:	bf00      	nop
 8009f8a:	370c      	adds	r7, #12
 8009f8c:	46bd      	mov	sp, r7
 8009f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f92:	4770      	bx	lr

08009f94 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009f94:	b480      	push	{r7}
 8009f96:	b083      	sub	sp, #12
 8009f98:	af00      	add	r7, sp, #0
 8009f9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009f9c:	bf00      	nop
 8009f9e:	370c      	adds	r7, #12
 8009fa0:	46bd      	mov	sp, r7
 8009fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fa6:	4770      	bx	lr

08009fa8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009fa8:	b480      	push	{r7}
 8009faa:	b085      	sub	sp, #20
 8009fac:	af00      	add	r7, sp, #0
 8009fae:	6078      	str	r0, [r7, #4]
 8009fb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	4a2a      	ldr	r2, [pc, #168]	; (800a064 <TIM_Base_SetConfig+0xbc>)
 8009fbc:	4293      	cmp	r3, r2
 8009fbe:	d003      	beq.n	8009fc8 <TIM_Base_SetConfig+0x20>
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009fc6:	d108      	bne.n	8009fda <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009fce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009fd0:	683b      	ldr	r3, [r7, #0]
 8009fd2:	685b      	ldr	r3, [r3, #4]
 8009fd4:	68fa      	ldr	r2, [r7, #12]
 8009fd6:	4313      	orrs	r3, r2
 8009fd8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	4a21      	ldr	r2, [pc, #132]	; (800a064 <TIM_Base_SetConfig+0xbc>)
 8009fde:	4293      	cmp	r3, r2
 8009fe0:	d00b      	beq.n	8009ffa <TIM_Base_SetConfig+0x52>
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009fe8:	d007      	beq.n	8009ffa <TIM_Base_SetConfig+0x52>
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	4a1e      	ldr	r2, [pc, #120]	; (800a068 <TIM_Base_SetConfig+0xc0>)
 8009fee:	4293      	cmp	r3, r2
 8009ff0:	d003      	beq.n	8009ffa <TIM_Base_SetConfig+0x52>
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	4a1d      	ldr	r2, [pc, #116]	; (800a06c <TIM_Base_SetConfig+0xc4>)
 8009ff6:	4293      	cmp	r3, r2
 8009ff8:	d108      	bne.n	800a00c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a000:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a002:	683b      	ldr	r3, [r7, #0]
 800a004:	68db      	ldr	r3, [r3, #12]
 800a006:	68fa      	ldr	r2, [r7, #12]
 800a008:	4313      	orrs	r3, r2
 800a00a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a012:	683b      	ldr	r3, [r7, #0]
 800a014:	695b      	ldr	r3, [r3, #20]
 800a016:	4313      	orrs	r3, r2
 800a018:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	68fa      	ldr	r2, [r7, #12]
 800a01e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a020:	683b      	ldr	r3, [r7, #0]
 800a022:	689a      	ldr	r2, [r3, #8]
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a028:	683b      	ldr	r3, [r7, #0]
 800a02a:	681a      	ldr	r2, [r3, #0]
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	4a0c      	ldr	r2, [pc, #48]	; (800a064 <TIM_Base_SetConfig+0xbc>)
 800a034:	4293      	cmp	r3, r2
 800a036:	d007      	beq.n	800a048 <TIM_Base_SetConfig+0xa0>
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	4a0b      	ldr	r2, [pc, #44]	; (800a068 <TIM_Base_SetConfig+0xc0>)
 800a03c:	4293      	cmp	r3, r2
 800a03e:	d003      	beq.n	800a048 <TIM_Base_SetConfig+0xa0>
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	4a0a      	ldr	r2, [pc, #40]	; (800a06c <TIM_Base_SetConfig+0xc4>)
 800a044:	4293      	cmp	r3, r2
 800a046:	d103      	bne.n	800a050 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a048:	683b      	ldr	r3, [r7, #0]
 800a04a:	691a      	ldr	r2, [r3, #16]
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	2201      	movs	r2, #1
 800a054:	615a      	str	r2, [r3, #20]
}
 800a056:	bf00      	nop
 800a058:	3714      	adds	r7, #20
 800a05a:	46bd      	mov	sp, r7
 800a05c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a060:	4770      	bx	lr
 800a062:	bf00      	nop
 800a064:	40012c00 	.word	0x40012c00
 800a068:	40014000 	.word	0x40014000
 800a06c:	40014400 	.word	0x40014400

0800a070 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a070:	b480      	push	{r7}
 800a072:	b087      	sub	sp, #28
 800a074:	af00      	add	r7, sp, #0
 800a076:	6078      	str	r0, [r7, #4]
 800a078:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	6a1b      	ldr	r3, [r3, #32]
 800a07e:	f023 0201 	bic.w	r2, r3, #1
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	6a1b      	ldr	r3, [r3, #32]
 800a08a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	685b      	ldr	r3, [r3, #4]
 800a090:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	699b      	ldr	r3, [r3, #24]
 800a096:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a098:	68fb      	ldr	r3, [r7, #12]
 800a09a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a09e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a0a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	f023 0303 	bic.w	r3, r3, #3
 800a0aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a0ac:	683b      	ldr	r3, [r7, #0]
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	68fa      	ldr	r2, [r7, #12]
 800a0b2:	4313      	orrs	r3, r2
 800a0b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a0b6:	697b      	ldr	r3, [r7, #20]
 800a0b8:	f023 0302 	bic.w	r3, r3, #2
 800a0bc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a0be:	683b      	ldr	r3, [r7, #0]
 800a0c0:	689b      	ldr	r3, [r3, #8]
 800a0c2:	697a      	ldr	r2, [r7, #20]
 800a0c4:	4313      	orrs	r3, r2
 800a0c6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	4a24      	ldr	r2, [pc, #144]	; (800a15c <TIM_OC1_SetConfig+0xec>)
 800a0cc:	4293      	cmp	r3, r2
 800a0ce:	d007      	beq.n	800a0e0 <TIM_OC1_SetConfig+0x70>
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	4a23      	ldr	r2, [pc, #140]	; (800a160 <TIM_OC1_SetConfig+0xf0>)
 800a0d4:	4293      	cmp	r3, r2
 800a0d6:	d003      	beq.n	800a0e0 <TIM_OC1_SetConfig+0x70>
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	4a22      	ldr	r2, [pc, #136]	; (800a164 <TIM_OC1_SetConfig+0xf4>)
 800a0dc:	4293      	cmp	r3, r2
 800a0de:	d10c      	bne.n	800a0fa <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a0e0:	697b      	ldr	r3, [r7, #20]
 800a0e2:	f023 0308 	bic.w	r3, r3, #8
 800a0e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a0e8:	683b      	ldr	r3, [r7, #0]
 800a0ea:	68db      	ldr	r3, [r3, #12]
 800a0ec:	697a      	ldr	r2, [r7, #20]
 800a0ee:	4313      	orrs	r3, r2
 800a0f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a0f2:	697b      	ldr	r3, [r7, #20]
 800a0f4:	f023 0304 	bic.w	r3, r3, #4
 800a0f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	4a17      	ldr	r2, [pc, #92]	; (800a15c <TIM_OC1_SetConfig+0xec>)
 800a0fe:	4293      	cmp	r3, r2
 800a100:	d007      	beq.n	800a112 <TIM_OC1_SetConfig+0xa2>
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	4a16      	ldr	r2, [pc, #88]	; (800a160 <TIM_OC1_SetConfig+0xf0>)
 800a106:	4293      	cmp	r3, r2
 800a108:	d003      	beq.n	800a112 <TIM_OC1_SetConfig+0xa2>
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	4a15      	ldr	r2, [pc, #84]	; (800a164 <TIM_OC1_SetConfig+0xf4>)
 800a10e:	4293      	cmp	r3, r2
 800a110:	d111      	bne.n	800a136 <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a112:	693b      	ldr	r3, [r7, #16]
 800a114:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a118:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a11a:	693b      	ldr	r3, [r7, #16]
 800a11c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a120:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a122:	683b      	ldr	r3, [r7, #0]
 800a124:	695b      	ldr	r3, [r3, #20]
 800a126:	693a      	ldr	r2, [r7, #16]
 800a128:	4313      	orrs	r3, r2
 800a12a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a12c:	683b      	ldr	r3, [r7, #0]
 800a12e:	699b      	ldr	r3, [r3, #24]
 800a130:	693a      	ldr	r2, [r7, #16]
 800a132:	4313      	orrs	r3, r2
 800a134:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	693a      	ldr	r2, [r7, #16]
 800a13a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	68fa      	ldr	r2, [r7, #12]
 800a140:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a142:	683b      	ldr	r3, [r7, #0]
 800a144:	685a      	ldr	r2, [r3, #4]
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	697a      	ldr	r2, [r7, #20]
 800a14e:	621a      	str	r2, [r3, #32]
}
 800a150:	bf00      	nop
 800a152:	371c      	adds	r7, #28
 800a154:	46bd      	mov	sp, r7
 800a156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a15a:	4770      	bx	lr
 800a15c:	40012c00 	.word	0x40012c00
 800a160:	40014000 	.word	0x40014000
 800a164:	40014400 	.word	0x40014400

0800a168 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a168:	b480      	push	{r7}
 800a16a:	b087      	sub	sp, #28
 800a16c:	af00      	add	r7, sp, #0
 800a16e:	6078      	str	r0, [r7, #4]
 800a170:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	6a1b      	ldr	r3, [r3, #32]
 800a176:	f023 0210 	bic.w	r2, r3, #16
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	6a1b      	ldr	r3, [r3, #32]
 800a182:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	685b      	ldr	r3, [r3, #4]
 800a188:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	699b      	ldr	r3, [r3, #24]
 800a18e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a196:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a19a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a1a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a1a4:	683b      	ldr	r3, [r7, #0]
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	021b      	lsls	r3, r3, #8
 800a1aa:	68fa      	ldr	r2, [r7, #12]
 800a1ac:	4313      	orrs	r3, r2
 800a1ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a1b0:	697b      	ldr	r3, [r7, #20]
 800a1b2:	f023 0320 	bic.w	r3, r3, #32
 800a1b6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a1b8:	683b      	ldr	r3, [r7, #0]
 800a1ba:	689b      	ldr	r3, [r3, #8]
 800a1bc:	011b      	lsls	r3, r3, #4
 800a1be:	697a      	ldr	r2, [r7, #20]
 800a1c0:	4313      	orrs	r3, r2
 800a1c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	4a22      	ldr	r2, [pc, #136]	; (800a250 <TIM_OC2_SetConfig+0xe8>)
 800a1c8:	4293      	cmp	r3, r2
 800a1ca:	d10d      	bne.n	800a1e8 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a1cc:	697b      	ldr	r3, [r7, #20]
 800a1ce:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a1d2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a1d4:	683b      	ldr	r3, [r7, #0]
 800a1d6:	68db      	ldr	r3, [r3, #12]
 800a1d8:	011b      	lsls	r3, r3, #4
 800a1da:	697a      	ldr	r2, [r7, #20]
 800a1dc:	4313      	orrs	r3, r2
 800a1de:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a1e0:	697b      	ldr	r3, [r7, #20]
 800a1e2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a1e6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	4a19      	ldr	r2, [pc, #100]	; (800a250 <TIM_OC2_SetConfig+0xe8>)
 800a1ec:	4293      	cmp	r3, r2
 800a1ee:	d007      	beq.n	800a200 <TIM_OC2_SetConfig+0x98>
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	4a18      	ldr	r2, [pc, #96]	; (800a254 <TIM_OC2_SetConfig+0xec>)
 800a1f4:	4293      	cmp	r3, r2
 800a1f6:	d003      	beq.n	800a200 <TIM_OC2_SetConfig+0x98>
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	4a17      	ldr	r2, [pc, #92]	; (800a258 <TIM_OC2_SetConfig+0xf0>)
 800a1fc:	4293      	cmp	r3, r2
 800a1fe:	d113      	bne.n	800a228 <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a200:	693b      	ldr	r3, [r7, #16]
 800a202:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a206:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a208:	693b      	ldr	r3, [r7, #16]
 800a20a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a20e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a210:	683b      	ldr	r3, [r7, #0]
 800a212:	695b      	ldr	r3, [r3, #20]
 800a214:	009b      	lsls	r3, r3, #2
 800a216:	693a      	ldr	r2, [r7, #16]
 800a218:	4313      	orrs	r3, r2
 800a21a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a21c:	683b      	ldr	r3, [r7, #0]
 800a21e:	699b      	ldr	r3, [r3, #24]
 800a220:	009b      	lsls	r3, r3, #2
 800a222:	693a      	ldr	r2, [r7, #16]
 800a224:	4313      	orrs	r3, r2
 800a226:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	693a      	ldr	r2, [r7, #16]
 800a22c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	68fa      	ldr	r2, [r7, #12]
 800a232:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a234:	683b      	ldr	r3, [r7, #0]
 800a236:	685a      	ldr	r2, [r3, #4]
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	697a      	ldr	r2, [r7, #20]
 800a240:	621a      	str	r2, [r3, #32]
}
 800a242:	bf00      	nop
 800a244:	371c      	adds	r7, #28
 800a246:	46bd      	mov	sp, r7
 800a248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a24c:	4770      	bx	lr
 800a24e:	bf00      	nop
 800a250:	40012c00 	.word	0x40012c00
 800a254:	40014000 	.word	0x40014000
 800a258:	40014400 	.word	0x40014400

0800a25c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a25c:	b480      	push	{r7}
 800a25e:	b087      	sub	sp, #28
 800a260:	af00      	add	r7, sp, #0
 800a262:	6078      	str	r0, [r7, #4]
 800a264:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	6a1b      	ldr	r3, [r3, #32]
 800a26a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	6a1b      	ldr	r3, [r3, #32]
 800a276:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	685b      	ldr	r3, [r3, #4]
 800a27c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	69db      	ldr	r3, [r3, #28]
 800a282:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a28a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a28e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	f023 0303 	bic.w	r3, r3, #3
 800a296:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a298:	683b      	ldr	r3, [r7, #0]
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	68fa      	ldr	r2, [r7, #12]
 800a29e:	4313      	orrs	r3, r2
 800a2a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a2a2:	697b      	ldr	r3, [r7, #20]
 800a2a4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a2a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a2aa:	683b      	ldr	r3, [r7, #0]
 800a2ac:	689b      	ldr	r3, [r3, #8]
 800a2ae:	021b      	lsls	r3, r3, #8
 800a2b0:	697a      	ldr	r2, [r7, #20]
 800a2b2:	4313      	orrs	r3, r2
 800a2b4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	4a21      	ldr	r2, [pc, #132]	; (800a340 <TIM_OC3_SetConfig+0xe4>)
 800a2ba:	4293      	cmp	r3, r2
 800a2bc:	d10d      	bne.n	800a2da <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a2be:	697b      	ldr	r3, [r7, #20]
 800a2c0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a2c4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a2c6:	683b      	ldr	r3, [r7, #0]
 800a2c8:	68db      	ldr	r3, [r3, #12]
 800a2ca:	021b      	lsls	r3, r3, #8
 800a2cc:	697a      	ldr	r2, [r7, #20]
 800a2ce:	4313      	orrs	r3, r2
 800a2d0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a2d2:	697b      	ldr	r3, [r7, #20]
 800a2d4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a2d8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	4a18      	ldr	r2, [pc, #96]	; (800a340 <TIM_OC3_SetConfig+0xe4>)
 800a2de:	4293      	cmp	r3, r2
 800a2e0:	d007      	beq.n	800a2f2 <TIM_OC3_SetConfig+0x96>
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	4a17      	ldr	r2, [pc, #92]	; (800a344 <TIM_OC3_SetConfig+0xe8>)
 800a2e6:	4293      	cmp	r3, r2
 800a2e8:	d003      	beq.n	800a2f2 <TIM_OC3_SetConfig+0x96>
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	4a16      	ldr	r2, [pc, #88]	; (800a348 <TIM_OC3_SetConfig+0xec>)
 800a2ee:	4293      	cmp	r3, r2
 800a2f0:	d113      	bne.n	800a31a <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a2f2:	693b      	ldr	r3, [r7, #16]
 800a2f4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a2f8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a2fa:	693b      	ldr	r3, [r7, #16]
 800a2fc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a300:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a302:	683b      	ldr	r3, [r7, #0]
 800a304:	695b      	ldr	r3, [r3, #20]
 800a306:	011b      	lsls	r3, r3, #4
 800a308:	693a      	ldr	r2, [r7, #16]
 800a30a:	4313      	orrs	r3, r2
 800a30c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a30e:	683b      	ldr	r3, [r7, #0]
 800a310:	699b      	ldr	r3, [r3, #24]
 800a312:	011b      	lsls	r3, r3, #4
 800a314:	693a      	ldr	r2, [r7, #16]
 800a316:	4313      	orrs	r3, r2
 800a318:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	693a      	ldr	r2, [r7, #16]
 800a31e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	68fa      	ldr	r2, [r7, #12]
 800a324:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a326:	683b      	ldr	r3, [r7, #0]
 800a328:	685a      	ldr	r2, [r3, #4]
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	697a      	ldr	r2, [r7, #20]
 800a332:	621a      	str	r2, [r3, #32]
}
 800a334:	bf00      	nop
 800a336:	371c      	adds	r7, #28
 800a338:	46bd      	mov	sp, r7
 800a33a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a33e:	4770      	bx	lr
 800a340:	40012c00 	.word	0x40012c00
 800a344:	40014000 	.word	0x40014000
 800a348:	40014400 	.word	0x40014400

0800a34c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a34c:	b480      	push	{r7}
 800a34e:	b087      	sub	sp, #28
 800a350:	af00      	add	r7, sp, #0
 800a352:	6078      	str	r0, [r7, #4]
 800a354:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	6a1b      	ldr	r3, [r3, #32]
 800a35a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	6a1b      	ldr	r3, [r3, #32]
 800a366:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	685b      	ldr	r3, [r3, #4]
 800a36c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	69db      	ldr	r3, [r3, #28]
 800a372:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a374:	68fb      	ldr	r3, [r7, #12]
 800a376:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a37a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a37e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a380:	68fb      	ldr	r3, [r7, #12]
 800a382:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a386:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a388:	683b      	ldr	r3, [r7, #0]
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	021b      	lsls	r3, r3, #8
 800a38e:	68fa      	ldr	r2, [r7, #12]
 800a390:	4313      	orrs	r3, r2
 800a392:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a394:	693b      	ldr	r3, [r7, #16]
 800a396:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a39a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a39c:	683b      	ldr	r3, [r7, #0]
 800a39e:	689b      	ldr	r3, [r3, #8]
 800a3a0:	031b      	lsls	r3, r3, #12
 800a3a2:	693a      	ldr	r2, [r7, #16]
 800a3a4:	4313      	orrs	r3, r2
 800a3a6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	4a14      	ldr	r2, [pc, #80]	; (800a3fc <TIM_OC4_SetConfig+0xb0>)
 800a3ac:	4293      	cmp	r3, r2
 800a3ae:	d007      	beq.n	800a3c0 <TIM_OC4_SetConfig+0x74>
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	4a13      	ldr	r2, [pc, #76]	; (800a400 <TIM_OC4_SetConfig+0xb4>)
 800a3b4:	4293      	cmp	r3, r2
 800a3b6:	d003      	beq.n	800a3c0 <TIM_OC4_SetConfig+0x74>
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	4a12      	ldr	r2, [pc, #72]	; (800a404 <TIM_OC4_SetConfig+0xb8>)
 800a3bc:	4293      	cmp	r3, r2
 800a3be:	d109      	bne.n	800a3d4 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a3c0:	697b      	ldr	r3, [r7, #20]
 800a3c2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a3c6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a3c8:	683b      	ldr	r3, [r7, #0]
 800a3ca:	695b      	ldr	r3, [r3, #20]
 800a3cc:	019b      	lsls	r3, r3, #6
 800a3ce:	697a      	ldr	r2, [r7, #20]
 800a3d0:	4313      	orrs	r3, r2
 800a3d2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	697a      	ldr	r2, [r7, #20]
 800a3d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	68fa      	ldr	r2, [r7, #12]
 800a3de:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a3e0:	683b      	ldr	r3, [r7, #0]
 800a3e2:	685a      	ldr	r2, [r3, #4]
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	693a      	ldr	r2, [r7, #16]
 800a3ec:	621a      	str	r2, [r3, #32]
}
 800a3ee:	bf00      	nop
 800a3f0:	371c      	adds	r7, #28
 800a3f2:	46bd      	mov	sp, r7
 800a3f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3f8:	4770      	bx	lr
 800a3fa:	bf00      	nop
 800a3fc:	40012c00 	.word	0x40012c00
 800a400:	40014000 	.word	0x40014000
 800a404:	40014400 	.word	0x40014400

0800a408 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a408:	b480      	push	{r7}
 800a40a:	b087      	sub	sp, #28
 800a40c:	af00      	add	r7, sp, #0
 800a40e:	6078      	str	r0, [r7, #4]
 800a410:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	6a1b      	ldr	r3, [r3, #32]
 800a416:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	6a1b      	ldr	r3, [r3, #32]
 800a422:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	685b      	ldr	r3, [r3, #4]
 800a428:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a42e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a436:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a43a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a43c:	683b      	ldr	r3, [r7, #0]
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	68fa      	ldr	r2, [r7, #12]
 800a442:	4313      	orrs	r3, r2
 800a444:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800a446:	693b      	ldr	r3, [r7, #16]
 800a448:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800a44c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800a44e:	683b      	ldr	r3, [r7, #0]
 800a450:	689b      	ldr	r3, [r3, #8]
 800a452:	041b      	lsls	r3, r3, #16
 800a454:	693a      	ldr	r2, [r7, #16]
 800a456:	4313      	orrs	r3, r2
 800a458:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	4a13      	ldr	r2, [pc, #76]	; (800a4ac <TIM_OC5_SetConfig+0xa4>)
 800a45e:	4293      	cmp	r3, r2
 800a460:	d007      	beq.n	800a472 <TIM_OC5_SetConfig+0x6a>
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	4a12      	ldr	r2, [pc, #72]	; (800a4b0 <TIM_OC5_SetConfig+0xa8>)
 800a466:	4293      	cmp	r3, r2
 800a468:	d003      	beq.n	800a472 <TIM_OC5_SetConfig+0x6a>
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	4a11      	ldr	r2, [pc, #68]	; (800a4b4 <TIM_OC5_SetConfig+0xac>)
 800a46e:	4293      	cmp	r3, r2
 800a470:	d109      	bne.n	800a486 <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800a472:	697b      	ldr	r3, [r7, #20]
 800a474:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a478:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800a47a:	683b      	ldr	r3, [r7, #0]
 800a47c:	695b      	ldr	r3, [r3, #20]
 800a47e:	021b      	lsls	r3, r3, #8
 800a480:	697a      	ldr	r2, [r7, #20]
 800a482:	4313      	orrs	r3, r2
 800a484:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	697a      	ldr	r2, [r7, #20]
 800a48a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	68fa      	ldr	r2, [r7, #12]
 800a490:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800a492:	683b      	ldr	r3, [r7, #0]
 800a494:	685a      	ldr	r2, [r3, #4]
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	693a      	ldr	r2, [r7, #16]
 800a49e:	621a      	str	r2, [r3, #32]
}
 800a4a0:	bf00      	nop
 800a4a2:	371c      	adds	r7, #28
 800a4a4:	46bd      	mov	sp, r7
 800a4a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4aa:	4770      	bx	lr
 800a4ac:	40012c00 	.word	0x40012c00
 800a4b0:	40014000 	.word	0x40014000
 800a4b4:	40014400 	.word	0x40014400

0800a4b8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a4b8:	b480      	push	{r7}
 800a4ba:	b087      	sub	sp, #28
 800a4bc:	af00      	add	r7, sp, #0
 800a4be:	6078      	str	r0, [r7, #4]
 800a4c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	6a1b      	ldr	r3, [r3, #32]
 800a4c6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	6a1b      	ldr	r3, [r3, #32]
 800a4d2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	685b      	ldr	r3, [r3, #4]
 800a4d8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a4de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a4e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a4ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a4ec:	683b      	ldr	r3, [r7, #0]
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	021b      	lsls	r3, r3, #8
 800a4f2:	68fa      	ldr	r2, [r7, #12]
 800a4f4:	4313      	orrs	r3, r2
 800a4f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800a4f8:	693b      	ldr	r3, [r7, #16]
 800a4fa:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800a4fe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800a500:	683b      	ldr	r3, [r7, #0]
 800a502:	689b      	ldr	r3, [r3, #8]
 800a504:	051b      	lsls	r3, r3, #20
 800a506:	693a      	ldr	r2, [r7, #16]
 800a508:	4313      	orrs	r3, r2
 800a50a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	4a14      	ldr	r2, [pc, #80]	; (800a560 <TIM_OC6_SetConfig+0xa8>)
 800a510:	4293      	cmp	r3, r2
 800a512:	d007      	beq.n	800a524 <TIM_OC6_SetConfig+0x6c>
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	4a13      	ldr	r2, [pc, #76]	; (800a564 <TIM_OC6_SetConfig+0xac>)
 800a518:	4293      	cmp	r3, r2
 800a51a:	d003      	beq.n	800a524 <TIM_OC6_SetConfig+0x6c>
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	4a12      	ldr	r2, [pc, #72]	; (800a568 <TIM_OC6_SetConfig+0xb0>)
 800a520:	4293      	cmp	r3, r2
 800a522:	d109      	bne.n	800a538 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800a524:	697b      	ldr	r3, [r7, #20]
 800a526:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a52a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800a52c:	683b      	ldr	r3, [r7, #0]
 800a52e:	695b      	ldr	r3, [r3, #20]
 800a530:	029b      	lsls	r3, r3, #10
 800a532:	697a      	ldr	r2, [r7, #20]
 800a534:	4313      	orrs	r3, r2
 800a536:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	697a      	ldr	r2, [r7, #20]
 800a53c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	68fa      	ldr	r2, [r7, #12]
 800a542:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800a544:	683b      	ldr	r3, [r7, #0]
 800a546:	685a      	ldr	r2, [r3, #4]
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	693a      	ldr	r2, [r7, #16]
 800a550:	621a      	str	r2, [r3, #32]
}
 800a552:	bf00      	nop
 800a554:	371c      	adds	r7, #28
 800a556:	46bd      	mov	sp, r7
 800a558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a55c:	4770      	bx	lr
 800a55e:	bf00      	nop
 800a560:	40012c00 	.word	0x40012c00
 800a564:	40014000 	.word	0x40014000
 800a568:	40014400 	.word	0x40014400

0800a56c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a56c:	b480      	push	{r7}
 800a56e:	b087      	sub	sp, #28
 800a570:	af00      	add	r7, sp, #0
 800a572:	60f8      	str	r0, [r7, #12]
 800a574:	60b9      	str	r1, [r7, #8]
 800a576:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a578:	68bb      	ldr	r3, [r7, #8]
 800a57a:	f003 031f 	and.w	r3, r3, #31
 800a57e:	2201      	movs	r2, #1
 800a580:	fa02 f303 	lsl.w	r3, r2, r3
 800a584:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a586:	68fb      	ldr	r3, [r7, #12]
 800a588:	6a1a      	ldr	r2, [r3, #32]
 800a58a:	697b      	ldr	r3, [r7, #20]
 800a58c:	43db      	mvns	r3, r3
 800a58e:	401a      	ands	r2, r3
 800a590:	68fb      	ldr	r3, [r7, #12]
 800a592:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a594:	68fb      	ldr	r3, [r7, #12]
 800a596:	6a1a      	ldr	r2, [r3, #32]
 800a598:	68bb      	ldr	r3, [r7, #8]
 800a59a:	f003 031f 	and.w	r3, r3, #31
 800a59e:	6879      	ldr	r1, [r7, #4]
 800a5a0:	fa01 f303 	lsl.w	r3, r1, r3
 800a5a4:	431a      	orrs	r2, r3
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	621a      	str	r2, [r3, #32]
}
 800a5aa:	bf00      	nop
 800a5ac:	371c      	adds	r7, #28
 800a5ae:	46bd      	mov	sp, r7
 800a5b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5b4:	4770      	bx	lr
	...

0800a5b8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a5b8:	b480      	push	{r7}
 800a5ba:	b085      	sub	sp, #20
 800a5bc:	af00      	add	r7, sp, #0
 800a5be:	6078      	str	r0, [r7, #4]
 800a5c0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a5c8:	2b01      	cmp	r3, #1
 800a5ca:	d101      	bne.n	800a5d0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a5cc:	2302      	movs	r3, #2
 800a5ce:	e04f      	b.n	800a670 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	2201      	movs	r2, #1
 800a5d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	2202      	movs	r2, #2
 800a5dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	685b      	ldr	r3, [r3, #4]
 800a5e6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	689b      	ldr	r3, [r3, #8]
 800a5ee:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	4a21      	ldr	r2, [pc, #132]	; (800a67c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800a5f6:	4293      	cmp	r3, r2
 800a5f8:	d108      	bne.n	800a60c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a5fa:	68fb      	ldr	r3, [r7, #12]
 800a5fc:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800a600:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a602:	683b      	ldr	r3, [r7, #0]
 800a604:	685b      	ldr	r3, [r3, #4]
 800a606:	68fa      	ldr	r2, [r7, #12]
 800a608:	4313      	orrs	r3, r2
 800a60a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a612:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a614:	683b      	ldr	r3, [r7, #0]
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	68fa      	ldr	r2, [r7, #12]
 800a61a:	4313      	orrs	r3, r2
 800a61c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	68fa      	ldr	r2, [r7, #12]
 800a624:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	681b      	ldr	r3, [r3, #0]
 800a62a:	4a14      	ldr	r2, [pc, #80]	; (800a67c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800a62c:	4293      	cmp	r3, r2
 800a62e:	d009      	beq.n	800a644 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	681b      	ldr	r3, [r3, #0]
 800a634:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a638:	d004      	beq.n	800a644 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	4a10      	ldr	r2, [pc, #64]	; (800a680 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800a640:	4293      	cmp	r3, r2
 800a642:	d10c      	bne.n	800a65e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a644:	68bb      	ldr	r3, [r7, #8]
 800a646:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a64a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a64c:	683b      	ldr	r3, [r7, #0]
 800a64e:	689b      	ldr	r3, [r3, #8]
 800a650:	68ba      	ldr	r2, [r7, #8]
 800a652:	4313      	orrs	r3, r2
 800a654:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	68ba      	ldr	r2, [r7, #8]
 800a65c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	2201      	movs	r2, #1
 800a662:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	2200      	movs	r2, #0
 800a66a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a66e:	2300      	movs	r3, #0
}
 800a670:	4618      	mov	r0, r3
 800a672:	3714      	adds	r7, #20
 800a674:	46bd      	mov	sp, r7
 800a676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a67a:	4770      	bx	lr
 800a67c:	40012c00 	.word	0x40012c00
 800a680:	40014000 	.word	0x40014000

0800a684 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a684:	b480      	push	{r7}
 800a686:	b083      	sub	sp, #12
 800a688:	af00      	add	r7, sp, #0
 800a68a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a68c:	bf00      	nop
 800a68e:	370c      	adds	r7, #12
 800a690:	46bd      	mov	sp, r7
 800a692:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a696:	4770      	bx	lr

0800a698 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a698:	b480      	push	{r7}
 800a69a:	b083      	sub	sp, #12
 800a69c:	af00      	add	r7, sp, #0
 800a69e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a6a0:	bf00      	nop
 800a6a2:	370c      	adds	r7, #12
 800a6a4:	46bd      	mov	sp, r7
 800a6a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6aa:	4770      	bx	lr

0800a6ac <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a6ac:	b480      	push	{r7}
 800a6ae:	b083      	sub	sp, #12
 800a6b0:	af00      	add	r7, sp, #0
 800a6b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a6b4:	bf00      	nop
 800a6b6:	370c      	adds	r7, #12
 800a6b8:	46bd      	mov	sp, r7
 800a6ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6be:	4770      	bx	lr

0800a6c0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800a6c0:	b084      	sub	sp, #16
 800a6c2:	b480      	push	{r7}
 800a6c4:	b083      	sub	sp, #12
 800a6c6:	af00      	add	r7, sp, #0
 800a6c8:	6078      	str	r0, [r7, #4]
 800a6ca:	f107 0014 	add.w	r0, r7, #20
 800a6ce:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800a6d2:	2300      	movs	r3, #0
}
 800a6d4:	4618      	mov	r0, r3
 800a6d6:	370c      	adds	r7, #12
 800a6d8:	46bd      	mov	sp, r7
 800a6da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6de:	b004      	add	sp, #16
 800a6e0:	4770      	bx	lr

0800a6e2 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800a6e2:	b480      	push	{r7}
 800a6e4:	b085      	sub	sp, #20
 800a6e6:	af00      	add	r7, sp, #0
 800a6e8:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	2200      	movs	r2, #0
 800a6ee:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800a6f2:	f64b 7380 	movw	r3, #49024	; 0xbf80
 800a6f6:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	b29a      	uxth	r2, r3
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800a702:	2300      	movs	r3, #0
}
 800a704:	4618      	mov	r0, r3
 800a706:	3714      	adds	r7, #20
 800a708:	46bd      	mov	sp, r7
 800a70a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a70e:	4770      	bx	lr

0800a710 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800a710:	b480      	push	{r7}
 800a712:	b085      	sub	sp, #20
 800a714:	af00      	add	r7, sp, #0
 800a716:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800a718:	f64b 7380 	movw	r3, #49024	; 0xbf80
 800a71c:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800a724:	b29a      	uxth	r2, r3
 800a726:	68fb      	ldr	r3, [r7, #12]
 800a728:	b29b      	uxth	r3, r3
 800a72a:	43db      	mvns	r3, r3
 800a72c:	b29b      	uxth	r3, r3
 800a72e:	4013      	ands	r3, r2
 800a730:	b29a      	uxth	r2, r3
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800a738:	2300      	movs	r3, #0
}
 800a73a:	4618      	mov	r0, r3
 800a73c:	3714      	adds	r7, #20
 800a73e:	46bd      	mov	sp, r7
 800a740:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a744:	4770      	bx	lr

0800a746 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 800a746:	b480      	push	{r7}
 800a748:	b083      	sub	sp, #12
 800a74a:	af00      	add	r7, sp, #0
 800a74c:	6078      	str	r0, [r7, #4]
 800a74e:	460b      	mov	r3, r1
 800a750:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800a752:	2300      	movs	r3, #0
}
 800a754:	4618      	mov	r0, r3
 800a756:	370c      	adds	r7, #12
 800a758:	46bd      	mov	sp, r7
 800a75a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a75e:	4770      	bx	lr

0800a760 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800a760:	b084      	sub	sp, #16
 800a762:	b480      	push	{r7}
 800a764:	b083      	sub	sp, #12
 800a766:	af00      	add	r7, sp, #0
 800a768:	6078      	str	r0, [r7, #4]
 800a76a:	f107 0014 	add.w	r0, r7, #20
 800a76e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	2201      	movs	r2, #1
 800a776:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	2200      	movs	r2, #0
 800a77e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	2200      	movs	r2, #0
 800a786:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	2200      	movs	r2, #0
 800a78e:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800a792:	2300      	movs	r3, #0
}
 800a794:	4618      	mov	r0, r3
 800a796:	370c      	adds	r7, #12
 800a798:	46bd      	mov	sp, r7
 800a79a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a79e:	b004      	add	sp, #16
 800a7a0:	4770      	bx	lr
	...

0800a7a4 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800a7a4:	b480      	push	{r7}
 800a7a6:	b09d      	sub	sp, #116	; 0x74
 800a7a8:	af00      	add	r7, sp, #0
 800a7aa:	6078      	str	r0, [r7, #4]
 800a7ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800a7ae:	2300      	movs	r3, #0
 800a7b0:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800a7b4:	687a      	ldr	r2, [r7, #4]
 800a7b6:	683b      	ldr	r3, [r7, #0]
 800a7b8:	781b      	ldrb	r3, [r3, #0]
 800a7ba:	009b      	lsls	r3, r3, #2
 800a7bc:	4413      	add	r3, r2
 800a7be:	881b      	ldrh	r3, [r3, #0]
 800a7c0:	b29b      	uxth	r3, r3
 800a7c2:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 800a7c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a7ca:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 800a7ce:	683b      	ldr	r3, [r7, #0]
 800a7d0:	78db      	ldrb	r3, [r3, #3]
 800a7d2:	2b03      	cmp	r3, #3
 800a7d4:	d81f      	bhi.n	800a816 <USB_ActivateEndpoint+0x72>
 800a7d6:	a201      	add	r2, pc, #4	; (adr r2, 800a7dc <USB_ActivateEndpoint+0x38>)
 800a7d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a7dc:	0800a7ed 	.word	0x0800a7ed
 800a7e0:	0800a809 	.word	0x0800a809
 800a7e4:	0800a81f 	.word	0x0800a81f
 800a7e8:	0800a7fb 	.word	0x0800a7fb
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800a7ec:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800a7f0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a7f4:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 800a7f8:	e012      	b.n	800a820 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800a7fa:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800a7fe:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 800a802:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 800a806:	e00b      	b.n	800a820 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800a808:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800a80c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800a810:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 800a814:	e004      	b.n	800a820 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800a816:	2301      	movs	r3, #1
 800a818:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
      break;
 800a81c:	e000      	b.n	800a820 <USB_ActivateEndpoint+0x7c>
      break;
 800a81e:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800a820:	687a      	ldr	r2, [r7, #4]
 800a822:	683b      	ldr	r3, [r7, #0]
 800a824:	781b      	ldrb	r3, [r3, #0]
 800a826:	009b      	lsls	r3, r3, #2
 800a828:	441a      	add	r2, r3
 800a82a:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800a82e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a832:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a836:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a83a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a83e:	b29b      	uxth	r3, r3
 800a840:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800a842:	687a      	ldr	r2, [r7, #4]
 800a844:	683b      	ldr	r3, [r7, #0]
 800a846:	781b      	ldrb	r3, [r3, #0]
 800a848:	009b      	lsls	r3, r3, #2
 800a84a:	4413      	add	r3, r2
 800a84c:	881b      	ldrh	r3, [r3, #0]
 800a84e:	b29b      	uxth	r3, r3
 800a850:	b21b      	sxth	r3, r3
 800a852:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a856:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a85a:	b21a      	sxth	r2, r3
 800a85c:	683b      	ldr	r3, [r7, #0]
 800a85e:	781b      	ldrb	r3, [r3, #0]
 800a860:	b21b      	sxth	r3, r3
 800a862:	4313      	orrs	r3, r2
 800a864:	b21b      	sxth	r3, r3
 800a866:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 800a86a:	687a      	ldr	r2, [r7, #4]
 800a86c:	683b      	ldr	r3, [r7, #0]
 800a86e:	781b      	ldrb	r3, [r3, #0]
 800a870:	009b      	lsls	r3, r3, #2
 800a872:	441a      	add	r2, r3
 800a874:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 800a878:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a87c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a880:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a884:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a888:	b29b      	uxth	r3, r3
 800a88a:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800a88c:	683b      	ldr	r3, [r7, #0]
 800a88e:	7b1b      	ldrb	r3, [r3, #12]
 800a890:	2b00      	cmp	r3, #0
 800a892:	f040 816e 	bne.w	800ab72 <USB_ActivateEndpoint+0x3ce>
  {
    if (ep->is_in != 0U)
 800a896:	683b      	ldr	r3, [r7, #0]
 800a898:	785b      	ldrb	r3, [r3, #1]
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	f000 8084 	beq.w	800a9a8 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	61bb      	str	r3, [r7, #24]
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a8aa:	b29b      	uxth	r3, r3
 800a8ac:	461a      	mov	r2, r3
 800a8ae:	69bb      	ldr	r3, [r7, #24]
 800a8b0:	4413      	add	r3, r2
 800a8b2:	61bb      	str	r3, [r7, #24]
 800a8b4:	683b      	ldr	r3, [r7, #0]
 800a8b6:	781b      	ldrb	r3, [r3, #0]
 800a8b8:	00da      	lsls	r2, r3, #3
 800a8ba:	69bb      	ldr	r3, [r7, #24]
 800a8bc:	4413      	add	r3, r2
 800a8be:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a8c2:	617b      	str	r3, [r7, #20]
 800a8c4:	683b      	ldr	r3, [r7, #0]
 800a8c6:	88db      	ldrh	r3, [r3, #6]
 800a8c8:	085b      	lsrs	r3, r3, #1
 800a8ca:	b29b      	uxth	r3, r3
 800a8cc:	005b      	lsls	r3, r3, #1
 800a8ce:	b29a      	uxth	r2, r3
 800a8d0:	697b      	ldr	r3, [r7, #20]
 800a8d2:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a8d4:	687a      	ldr	r2, [r7, #4]
 800a8d6:	683b      	ldr	r3, [r7, #0]
 800a8d8:	781b      	ldrb	r3, [r3, #0]
 800a8da:	009b      	lsls	r3, r3, #2
 800a8dc:	4413      	add	r3, r2
 800a8de:	881b      	ldrh	r3, [r3, #0]
 800a8e0:	827b      	strh	r3, [r7, #18]
 800a8e2:	8a7b      	ldrh	r3, [r7, #18]
 800a8e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	d01b      	beq.n	800a924 <USB_ActivateEndpoint+0x180>
 800a8ec:	687a      	ldr	r2, [r7, #4]
 800a8ee:	683b      	ldr	r3, [r7, #0]
 800a8f0:	781b      	ldrb	r3, [r3, #0]
 800a8f2:	009b      	lsls	r3, r3, #2
 800a8f4:	4413      	add	r3, r2
 800a8f6:	881b      	ldrh	r3, [r3, #0]
 800a8f8:	b29b      	uxth	r3, r3
 800a8fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a8fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a902:	823b      	strh	r3, [r7, #16]
 800a904:	687a      	ldr	r2, [r7, #4]
 800a906:	683b      	ldr	r3, [r7, #0]
 800a908:	781b      	ldrb	r3, [r3, #0]
 800a90a:	009b      	lsls	r3, r3, #2
 800a90c:	441a      	add	r2, r3
 800a90e:	8a3b      	ldrh	r3, [r7, #16]
 800a910:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a914:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a918:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a91c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800a920:	b29b      	uxth	r3, r3
 800a922:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800a924:	683b      	ldr	r3, [r7, #0]
 800a926:	78db      	ldrb	r3, [r3, #3]
 800a928:	2b01      	cmp	r3, #1
 800a92a:	d020      	beq.n	800a96e <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800a92c:	687a      	ldr	r2, [r7, #4]
 800a92e:	683b      	ldr	r3, [r7, #0]
 800a930:	781b      	ldrb	r3, [r3, #0]
 800a932:	009b      	lsls	r3, r3, #2
 800a934:	4413      	add	r3, r2
 800a936:	881b      	ldrh	r3, [r3, #0]
 800a938:	b29b      	uxth	r3, r3
 800a93a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a93e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a942:	81bb      	strh	r3, [r7, #12]
 800a944:	89bb      	ldrh	r3, [r7, #12]
 800a946:	f083 0320 	eor.w	r3, r3, #32
 800a94a:	81bb      	strh	r3, [r7, #12]
 800a94c:	687a      	ldr	r2, [r7, #4]
 800a94e:	683b      	ldr	r3, [r7, #0]
 800a950:	781b      	ldrb	r3, [r3, #0]
 800a952:	009b      	lsls	r3, r3, #2
 800a954:	441a      	add	r2, r3
 800a956:	89bb      	ldrh	r3, [r7, #12]
 800a958:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a95c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a960:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a964:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a968:	b29b      	uxth	r3, r3
 800a96a:	8013      	strh	r3, [r2, #0]
 800a96c:	e2cb      	b.n	800af06 <USB_ActivateEndpoint+0x762>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a96e:	687a      	ldr	r2, [r7, #4]
 800a970:	683b      	ldr	r3, [r7, #0]
 800a972:	781b      	ldrb	r3, [r3, #0]
 800a974:	009b      	lsls	r3, r3, #2
 800a976:	4413      	add	r3, r2
 800a978:	881b      	ldrh	r3, [r3, #0]
 800a97a:	b29b      	uxth	r3, r3
 800a97c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a980:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a984:	81fb      	strh	r3, [r7, #14]
 800a986:	687a      	ldr	r2, [r7, #4]
 800a988:	683b      	ldr	r3, [r7, #0]
 800a98a:	781b      	ldrb	r3, [r3, #0]
 800a98c:	009b      	lsls	r3, r3, #2
 800a98e:	441a      	add	r2, r3
 800a990:	89fb      	ldrh	r3, [r7, #14]
 800a992:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a996:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a99a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a99e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a9a2:	b29b      	uxth	r3, r3
 800a9a4:	8013      	strh	r3, [r2, #0]
 800a9a6:	e2ae      	b.n	800af06 <USB_ActivateEndpoint+0x762>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	633b      	str	r3, [r7, #48]	; 0x30
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a9b2:	b29b      	uxth	r3, r3
 800a9b4:	461a      	mov	r2, r3
 800a9b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9b8:	4413      	add	r3, r2
 800a9ba:	633b      	str	r3, [r7, #48]	; 0x30
 800a9bc:	683b      	ldr	r3, [r7, #0]
 800a9be:	781b      	ldrb	r3, [r3, #0]
 800a9c0:	00da      	lsls	r2, r3, #3
 800a9c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a9c4:	4413      	add	r3, r2
 800a9c6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800a9ca:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a9cc:	683b      	ldr	r3, [r7, #0]
 800a9ce:	88db      	ldrh	r3, [r3, #6]
 800a9d0:	085b      	lsrs	r3, r3, #1
 800a9d2:	b29b      	uxth	r3, r3
 800a9d4:	005b      	lsls	r3, r3, #1
 800a9d6:	b29a      	uxth	r2, r3
 800a9d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a9da:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	62bb      	str	r3, [r7, #40]	; 0x28
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a9e6:	b29b      	uxth	r3, r3
 800a9e8:	461a      	mov	r2, r3
 800a9ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9ec:	4413      	add	r3, r2
 800a9ee:	62bb      	str	r3, [r7, #40]	; 0x28
 800a9f0:	683b      	ldr	r3, [r7, #0]
 800a9f2:	781b      	ldrb	r3, [r3, #0]
 800a9f4:	00da      	lsls	r2, r3, #3
 800a9f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9f8:	4413      	add	r3, r2
 800a9fa:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800a9fe:	627b      	str	r3, [r7, #36]	; 0x24
 800aa00:	683b      	ldr	r3, [r7, #0]
 800aa02:	691b      	ldr	r3, [r3, #16]
 800aa04:	2b3e      	cmp	r3, #62	; 0x3e
 800aa06:	d918      	bls.n	800aa3a <USB_ActivateEndpoint+0x296>
 800aa08:	683b      	ldr	r3, [r7, #0]
 800aa0a:	691b      	ldr	r3, [r3, #16]
 800aa0c:	095b      	lsrs	r3, r3, #5
 800aa0e:	66bb      	str	r3, [r7, #104]	; 0x68
 800aa10:	683b      	ldr	r3, [r7, #0]
 800aa12:	691b      	ldr	r3, [r3, #16]
 800aa14:	f003 031f 	and.w	r3, r3, #31
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	d102      	bne.n	800aa22 <USB_ActivateEndpoint+0x27e>
 800aa1c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800aa1e:	3b01      	subs	r3, #1
 800aa20:	66bb      	str	r3, [r7, #104]	; 0x68
 800aa22:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800aa24:	b29b      	uxth	r3, r3
 800aa26:	029b      	lsls	r3, r3, #10
 800aa28:	b29b      	uxth	r3, r3
 800aa2a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800aa2e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800aa32:	b29a      	uxth	r2, r3
 800aa34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa36:	801a      	strh	r2, [r3, #0]
 800aa38:	e029      	b.n	800aa8e <USB_ActivateEndpoint+0x2ea>
 800aa3a:	683b      	ldr	r3, [r7, #0]
 800aa3c:	691b      	ldr	r3, [r3, #16]
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	d112      	bne.n	800aa68 <USB_ActivateEndpoint+0x2c4>
 800aa42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa44:	881b      	ldrh	r3, [r3, #0]
 800aa46:	b29b      	uxth	r3, r3
 800aa48:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800aa4c:	b29a      	uxth	r2, r3
 800aa4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa50:	801a      	strh	r2, [r3, #0]
 800aa52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa54:	881b      	ldrh	r3, [r3, #0]
 800aa56:	b29b      	uxth	r3, r3
 800aa58:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800aa5c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800aa60:	b29a      	uxth	r2, r3
 800aa62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa64:	801a      	strh	r2, [r3, #0]
 800aa66:	e012      	b.n	800aa8e <USB_ActivateEndpoint+0x2ea>
 800aa68:	683b      	ldr	r3, [r7, #0]
 800aa6a:	691b      	ldr	r3, [r3, #16]
 800aa6c:	085b      	lsrs	r3, r3, #1
 800aa6e:	66bb      	str	r3, [r7, #104]	; 0x68
 800aa70:	683b      	ldr	r3, [r7, #0]
 800aa72:	691b      	ldr	r3, [r3, #16]
 800aa74:	f003 0301 	and.w	r3, r3, #1
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d002      	beq.n	800aa82 <USB_ActivateEndpoint+0x2de>
 800aa7c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800aa7e:	3301      	adds	r3, #1
 800aa80:	66bb      	str	r3, [r7, #104]	; 0x68
 800aa82:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800aa84:	b29b      	uxth	r3, r3
 800aa86:	029b      	lsls	r3, r3, #10
 800aa88:	b29a      	uxth	r2, r3
 800aa8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa8c:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800aa8e:	687a      	ldr	r2, [r7, #4]
 800aa90:	683b      	ldr	r3, [r7, #0]
 800aa92:	781b      	ldrb	r3, [r3, #0]
 800aa94:	009b      	lsls	r3, r3, #2
 800aa96:	4413      	add	r3, r2
 800aa98:	881b      	ldrh	r3, [r3, #0]
 800aa9a:	847b      	strh	r3, [r7, #34]	; 0x22
 800aa9c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800aa9e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800aaa2:	2b00      	cmp	r3, #0
 800aaa4:	d01b      	beq.n	800aade <USB_ActivateEndpoint+0x33a>
 800aaa6:	687a      	ldr	r2, [r7, #4]
 800aaa8:	683b      	ldr	r3, [r7, #0]
 800aaaa:	781b      	ldrb	r3, [r3, #0]
 800aaac:	009b      	lsls	r3, r3, #2
 800aaae:	4413      	add	r3, r2
 800aab0:	881b      	ldrh	r3, [r3, #0]
 800aab2:	b29b      	uxth	r3, r3
 800aab4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800aab8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800aabc:	843b      	strh	r3, [r7, #32]
 800aabe:	687a      	ldr	r2, [r7, #4]
 800aac0:	683b      	ldr	r3, [r7, #0]
 800aac2:	781b      	ldrb	r3, [r3, #0]
 800aac4:	009b      	lsls	r3, r3, #2
 800aac6:	441a      	add	r2, r3
 800aac8:	8c3b      	ldrh	r3, [r7, #32]
 800aaca:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800aace:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800aad2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800aad6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aada:	b29b      	uxth	r3, r3
 800aadc:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800aade:	683b      	ldr	r3, [r7, #0]
 800aae0:	781b      	ldrb	r3, [r3, #0]
 800aae2:	2b00      	cmp	r3, #0
 800aae4:	d124      	bne.n	800ab30 <USB_ActivateEndpoint+0x38c>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800aae6:	687a      	ldr	r2, [r7, #4]
 800aae8:	683b      	ldr	r3, [r7, #0]
 800aaea:	781b      	ldrb	r3, [r3, #0]
 800aaec:	009b      	lsls	r3, r3, #2
 800aaee:	4413      	add	r3, r2
 800aaf0:	881b      	ldrh	r3, [r3, #0]
 800aaf2:	b29b      	uxth	r3, r3
 800aaf4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800aaf8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800aafc:	83bb      	strh	r3, [r7, #28]
 800aafe:	8bbb      	ldrh	r3, [r7, #28]
 800ab00:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800ab04:	83bb      	strh	r3, [r7, #28]
 800ab06:	8bbb      	ldrh	r3, [r7, #28]
 800ab08:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800ab0c:	83bb      	strh	r3, [r7, #28]
 800ab0e:	687a      	ldr	r2, [r7, #4]
 800ab10:	683b      	ldr	r3, [r7, #0]
 800ab12:	781b      	ldrb	r3, [r3, #0]
 800ab14:	009b      	lsls	r3, r3, #2
 800ab16:	441a      	add	r2, r3
 800ab18:	8bbb      	ldrh	r3, [r7, #28]
 800ab1a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ab1e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ab22:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ab26:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ab2a:	b29b      	uxth	r3, r3
 800ab2c:	8013      	strh	r3, [r2, #0]
 800ab2e:	e1ea      	b.n	800af06 <USB_ActivateEndpoint+0x762>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800ab30:	687a      	ldr	r2, [r7, #4]
 800ab32:	683b      	ldr	r3, [r7, #0]
 800ab34:	781b      	ldrb	r3, [r3, #0]
 800ab36:	009b      	lsls	r3, r3, #2
 800ab38:	4413      	add	r3, r2
 800ab3a:	881b      	ldrh	r3, [r3, #0]
 800ab3c:	b29b      	uxth	r3, r3
 800ab3e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ab42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ab46:	83fb      	strh	r3, [r7, #30]
 800ab48:	8bfb      	ldrh	r3, [r7, #30]
 800ab4a:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800ab4e:	83fb      	strh	r3, [r7, #30]
 800ab50:	687a      	ldr	r2, [r7, #4]
 800ab52:	683b      	ldr	r3, [r7, #0]
 800ab54:	781b      	ldrb	r3, [r3, #0]
 800ab56:	009b      	lsls	r3, r3, #2
 800ab58:	441a      	add	r2, r3
 800ab5a:	8bfb      	ldrh	r3, [r7, #30]
 800ab5c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ab60:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ab64:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ab68:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ab6c:	b29b      	uxth	r3, r3
 800ab6e:	8013      	strh	r3, [r2, #0]
 800ab70:	e1c9      	b.n	800af06 <USB_ActivateEndpoint+0x762>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800ab72:	683b      	ldr	r3, [r7, #0]
 800ab74:	78db      	ldrb	r3, [r3, #3]
 800ab76:	2b02      	cmp	r3, #2
 800ab78:	d11e      	bne.n	800abb8 <USB_ActivateEndpoint+0x414>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800ab7a:	687a      	ldr	r2, [r7, #4]
 800ab7c:	683b      	ldr	r3, [r7, #0]
 800ab7e:	781b      	ldrb	r3, [r3, #0]
 800ab80:	009b      	lsls	r3, r3, #2
 800ab82:	4413      	add	r3, r2
 800ab84:	881b      	ldrh	r3, [r3, #0]
 800ab86:	b29b      	uxth	r3, r3
 800ab88:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ab8c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ab90:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 800ab94:	687a      	ldr	r2, [r7, #4]
 800ab96:	683b      	ldr	r3, [r7, #0]
 800ab98:	781b      	ldrb	r3, [r3, #0]
 800ab9a:	009b      	lsls	r3, r3, #2
 800ab9c:	441a      	add	r2, r3
 800ab9e:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800aba2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800aba6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800abaa:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800abae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800abb2:	b29b      	uxth	r3, r3
 800abb4:	8013      	strh	r3, [r2, #0]
 800abb6:	e01d      	b.n	800abf4 <USB_ActivateEndpoint+0x450>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800abb8:	687a      	ldr	r2, [r7, #4]
 800abba:	683b      	ldr	r3, [r7, #0]
 800abbc:	781b      	ldrb	r3, [r3, #0]
 800abbe:	009b      	lsls	r3, r3, #2
 800abc0:	4413      	add	r3, r2
 800abc2:	881b      	ldrh	r3, [r3, #0]
 800abc4:	b29b      	uxth	r3, r3
 800abc6:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 800abca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800abce:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
 800abd2:	687a      	ldr	r2, [r7, #4]
 800abd4:	683b      	ldr	r3, [r7, #0]
 800abd6:	781b      	ldrb	r3, [r3, #0]
 800abd8:	009b      	lsls	r3, r3, #2
 800abda:	441a      	add	r2, r3
 800abdc:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800abe0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800abe4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800abe8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800abec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800abf0:	b29b      	uxth	r3, r3
 800abf2:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	65fb      	str	r3, [r7, #92]	; 0x5c
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800abfe:	b29b      	uxth	r3, r3
 800ac00:	461a      	mov	r2, r3
 800ac02:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ac04:	4413      	add	r3, r2
 800ac06:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ac08:	683b      	ldr	r3, [r7, #0]
 800ac0a:	781b      	ldrb	r3, [r3, #0]
 800ac0c:	00da      	lsls	r2, r3, #3
 800ac0e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ac10:	4413      	add	r3, r2
 800ac12:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ac16:	65bb      	str	r3, [r7, #88]	; 0x58
 800ac18:	683b      	ldr	r3, [r7, #0]
 800ac1a:	891b      	ldrh	r3, [r3, #8]
 800ac1c:	085b      	lsrs	r3, r3, #1
 800ac1e:	b29b      	uxth	r3, r3
 800ac20:	005b      	lsls	r3, r3, #1
 800ac22:	b29a      	uxth	r2, r3
 800ac24:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800ac26:	801a      	strh	r2, [r3, #0]
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	657b      	str	r3, [r7, #84]	; 0x54
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ac32:	b29b      	uxth	r3, r3
 800ac34:	461a      	mov	r2, r3
 800ac36:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ac38:	4413      	add	r3, r2
 800ac3a:	657b      	str	r3, [r7, #84]	; 0x54
 800ac3c:	683b      	ldr	r3, [r7, #0]
 800ac3e:	781b      	ldrb	r3, [r3, #0]
 800ac40:	00da      	lsls	r2, r3, #3
 800ac42:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ac44:	4413      	add	r3, r2
 800ac46:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800ac4a:	653b      	str	r3, [r7, #80]	; 0x50
 800ac4c:	683b      	ldr	r3, [r7, #0]
 800ac4e:	895b      	ldrh	r3, [r3, #10]
 800ac50:	085b      	lsrs	r3, r3, #1
 800ac52:	b29b      	uxth	r3, r3
 800ac54:	005b      	lsls	r3, r3, #1
 800ac56:	b29a      	uxth	r2, r3
 800ac58:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ac5a:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800ac5c:	683b      	ldr	r3, [r7, #0]
 800ac5e:	785b      	ldrb	r3, [r3, #1]
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	f040 8093 	bne.w	800ad8c <USB_ActivateEndpoint+0x5e8>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800ac66:	687a      	ldr	r2, [r7, #4]
 800ac68:	683b      	ldr	r3, [r7, #0]
 800ac6a:	781b      	ldrb	r3, [r3, #0]
 800ac6c:	009b      	lsls	r3, r3, #2
 800ac6e:	4413      	add	r3, r2
 800ac70:	881b      	ldrh	r3, [r3, #0]
 800ac72:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 800ac76:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800ac7a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	d01b      	beq.n	800acba <USB_ActivateEndpoint+0x516>
 800ac82:	687a      	ldr	r2, [r7, #4]
 800ac84:	683b      	ldr	r3, [r7, #0]
 800ac86:	781b      	ldrb	r3, [r3, #0]
 800ac88:	009b      	lsls	r3, r3, #2
 800ac8a:	4413      	add	r3, r2
 800ac8c:	881b      	ldrh	r3, [r3, #0]
 800ac8e:	b29b      	uxth	r3, r3
 800ac90:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ac94:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ac98:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800ac9a:	687a      	ldr	r2, [r7, #4]
 800ac9c:	683b      	ldr	r3, [r7, #0]
 800ac9e:	781b      	ldrb	r3, [r3, #0]
 800aca0:	009b      	lsls	r3, r3, #2
 800aca2:	441a      	add	r2, r3
 800aca4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800aca6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800acaa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800acae:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800acb2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800acb6:	b29b      	uxth	r3, r3
 800acb8:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800acba:	687a      	ldr	r2, [r7, #4]
 800acbc:	683b      	ldr	r3, [r7, #0]
 800acbe:	781b      	ldrb	r3, [r3, #0]
 800acc0:	009b      	lsls	r3, r3, #2
 800acc2:	4413      	add	r3, r2
 800acc4:	881b      	ldrh	r3, [r3, #0]
 800acc6:	87bb      	strh	r3, [r7, #60]	; 0x3c
 800acc8:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800acca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800acce:	2b00      	cmp	r3, #0
 800acd0:	d01b      	beq.n	800ad0a <USB_ActivateEndpoint+0x566>
 800acd2:	687a      	ldr	r2, [r7, #4]
 800acd4:	683b      	ldr	r3, [r7, #0]
 800acd6:	781b      	ldrb	r3, [r3, #0]
 800acd8:	009b      	lsls	r3, r3, #2
 800acda:	4413      	add	r3, r2
 800acdc:	881b      	ldrh	r3, [r3, #0]
 800acde:	b29b      	uxth	r3, r3
 800ace0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ace4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ace8:	877b      	strh	r3, [r7, #58]	; 0x3a
 800acea:	687a      	ldr	r2, [r7, #4]
 800acec:	683b      	ldr	r3, [r7, #0]
 800acee:	781b      	ldrb	r3, [r3, #0]
 800acf0:	009b      	lsls	r3, r3, #2
 800acf2:	441a      	add	r2, r3
 800acf4:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800acf6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800acfa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800acfe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ad02:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800ad06:	b29b      	uxth	r3, r3
 800ad08:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800ad0a:	687a      	ldr	r2, [r7, #4]
 800ad0c:	683b      	ldr	r3, [r7, #0]
 800ad0e:	781b      	ldrb	r3, [r3, #0]
 800ad10:	009b      	lsls	r3, r3, #2
 800ad12:	4413      	add	r3, r2
 800ad14:	881b      	ldrh	r3, [r3, #0]
 800ad16:	b29b      	uxth	r3, r3
 800ad18:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ad1c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ad20:	873b      	strh	r3, [r7, #56]	; 0x38
 800ad22:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800ad24:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800ad28:	873b      	strh	r3, [r7, #56]	; 0x38
 800ad2a:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800ad2c:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800ad30:	873b      	strh	r3, [r7, #56]	; 0x38
 800ad32:	687a      	ldr	r2, [r7, #4]
 800ad34:	683b      	ldr	r3, [r7, #0]
 800ad36:	781b      	ldrb	r3, [r3, #0]
 800ad38:	009b      	lsls	r3, r3, #2
 800ad3a:	441a      	add	r2, r3
 800ad3c:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800ad3e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ad42:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ad46:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ad4a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ad4e:	b29b      	uxth	r3, r3
 800ad50:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800ad52:	687a      	ldr	r2, [r7, #4]
 800ad54:	683b      	ldr	r3, [r7, #0]
 800ad56:	781b      	ldrb	r3, [r3, #0]
 800ad58:	009b      	lsls	r3, r3, #2
 800ad5a:	4413      	add	r3, r2
 800ad5c:	881b      	ldrh	r3, [r3, #0]
 800ad5e:	b29b      	uxth	r3, r3
 800ad60:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ad64:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ad68:	86fb      	strh	r3, [r7, #54]	; 0x36
 800ad6a:	687a      	ldr	r2, [r7, #4]
 800ad6c:	683b      	ldr	r3, [r7, #0]
 800ad6e:	781b      	ldrb	r3, [r3, #0]
 800ad70:	009b      	lsls	r3, r3, #2
 800ad72:	441a      	add	r2, r3
 800ad74:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800ad76:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ad7a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ad7e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ad82:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ad86:	b29b      	uxth	r3, r3
 800ad88:	8013      	strh	r3, [r2, #0]
 800ad8a:	e0bc      	b.n	800af06 <USB_ActivateEndpoint+0x762>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800ad8c:	687a      	ldr	r2, [r7, #4]
 800ad8e:	683b      	ldr	r3, [r7, #0]
 800ad90:	781b      	ldrb	r3, [r3, #0]
 800ad92:	009b      	lsls	r3, r3, #2
 800ad94:	4413      	add	r3, r2
 800ad96:	881b      	ldrh	r3, [r3, #0]
 800ad98:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 800ad9c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800ada0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ada4:	2b00      	cmp	r3, #0
 800ada6:	d01d      	beq.n	800ade4 <USB_ActivateEndpoint+0x640>
 800ada8:	687a      	ldr	r2, [r7, #4]
 800adaa:	683b      	ldr	r3, [r7, #0]
 800adac:	781b      	ldrb	r3, [r3, #0]
 800adae:	009b      	lsls	r3, r3, #2
 800adb0:	4413      	add	r3, r2
 800adb2:	881b      	ldrh	r3, [r3, #0]
 800adb4:	b29b      	uxth	r3, r3
 800adb6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800adba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800adbe:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 800adc2:	687a      	ldr	r2, [r7, #4]
 800adc4:	683b      	ldr	r3, [r7, #0]
 800adc6:	781b      	ldrb	r3, [r3, #0]
 800adc8:	009b      	lsls	r3, r3, #2
 800adca:	441a      	add	r2, r3
 800adcc:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800add0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800add4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800add8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800addc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ade0:	b29b      	uxth	r3, r3
 800ade2:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800ade4:	687a      	ldr	r2, [r7, #4]
 800ade6:	683b      	ldr	r3, [r7, #0]
 800ade8:	781b      	ldrb	r3, [r3, #0]
 800adea:	009b      	lsls	r3, r3, #2
 800adec:	4413      	add	r3, r2
 800adee:	881b      	ldrh	r3, [r3, #0]
 800adf0:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 800adf4:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800adf8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800adfc:	2b00      	cmp	r3, #0
 800adfe:	d01d      	beq.n	800ae3c <USB_ActivateEndpoint+0x698>
 800ae00:	687a      	ldr	r2, [r7, #4]
 800ae02:	683b      	ldr	r3, [r7, #0]
 800ae04:	781b      	ldrb	r3, [r3, #0]
 800ae06:	009b      	lsls	r3, r3, #2
 800ae08:	4413      	add	r3, r2
 800ae0a:	881b      	ldrh	r3, [r3, #0]
 800ae0c:	b29b      	uxth	r3, r3
 800ae0e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ae12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ae16:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 800ae1a:	687a      	ldr	r2, [r7, #4]
 800ae1c:	683b      	ldr	r3, [r7, #0]
 800ae1e:	781b      	ldrb	r3, [r3, #0]
 800ae20:	009b      	lsls	r3, r3, #2
 800ae22:	441a      	add	r2, r3
 800ae24:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800ae28:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ae2c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ae30:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ae34:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800ae38:	b29b      	uxth	r3, r3
 800ae3a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800ae3c:	683b      	ldr	r3, [r7, #0]
 800ae3e:	78db      	ldrb	r3, [r3, #3]
 800ae40:	2b01      	cmp	r3, #1
 800ae42:	d024      	beq.n	800ae8e <USB_ActivateEndpoint+0x6ea>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800ae44:	687a      	ldr	r2, [r7, #4]
 800ae46:	683b      	ldr	r3, [r7, #0]
 800ae48:	781b      	ldrb	r3, [r3, #0]
 800ae4a:	009b      	lsls	r3, r3, #2
 800ae4c:	4413      	add	r3, r2
 800ae4e:	881b      	ldrh	r3, [r3, #0]
 800ae50:	b29b      	uxth	r3, r3
 800ae52:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ae56:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ae5a:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 800ae5e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800ae62:	f083 0320 	eor.w	r3, r3, #32
 800ae66:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 800ae6a:	687a      	ldr	r2, [r7, #4]
 800ae6c:	683b      	ldr	r3, [r7, #0]
 800ae6e:	781b      	ldrb	r3, [r3, #0]
 800ae70:	009b      	lsls	r3, r3, #2
 800ae72:	441a      	add	r2, r3
 800ae74:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800ae78:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ae7c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ae80:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ae84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ae88:	b29b      	uxth	r3, r3
 800ae8a:	8013      	strh	r3, [r2, #0]
 800ae8c:	e01d      	b.n	800aeca <USB_ActivateEndpoint+0x726>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800ae8e:	687a      	ldr	r2, [r7, #4]
 800ae90:	683b      	ldr	r3, [r7, #0]
 800ae92:	781b      	ldrb	r3, [r3, #0]
 800ae94:	009b      	lsls	r3, r3, #2
 800ae96:	4413      	add	r3, r2
 800ae98:	881b      	ldrh	r3, [r3, #0]
 800ae9a:	b29b      	uxth	r3, r3
 800ae9c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800aea0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800aea4:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 800aea8:	687a      	ldr	r2, [r7, #4]
 800aeaa:	683b      	ldr	r3, [r7, #0]
 800aeac:	781b      	ldrb	r3, [r3, #0]
 800aeae:	009b      	lsls	r3, r3, #2
 800aeb0:	441a      	add	r2, r3
 800aeb2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 800aeb6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800aeba:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800aebe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800aec2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aec6:	b29b      	uxth	r3, r3
 800aec8:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800aeca:	687a      	ldr	r2, [r7, #4]
 800aecc:	683b      	ldr	r3, [r7, #0]
 800aece:	781b      	ldrb	r3, [r3, #0]
 800aed0:	009b      	lsls	r3, r3, #2
 800aed2:	4413      	add	r3, r2
 800aed4:	881b      	ldrh	r3, [r3, #0]
 800aed6:	b29b      	uxth	r3, r3
 800aed8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800aedc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800aee0:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 800aee4:	687a      	ldr	r2, [r7, #4]
 800aee6:	683b      	ldr	r3, [r7, #0]
 800aee8:	781b      	ldrb	r3, [r3, #0]
 800aeea:	009b      	lsls	r3, r3, #2
 800aeec:	441a      	add	r2, r3
 800aeee:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800aef2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800aef6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800aefa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800aefe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800af02:	b29b      	uxth	r3, r3
 800af04:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800af06:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 800af0a:	4618      	mov	r0, r3
 800af0c:	3774      	adds	r7, #116	; 0x74
 800af0e:	46bd      	mov	sp, r7
 800af10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af14:	4770      	bx	lr
 800af16:	bf00      	nop

0800af18 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800af18:	b480      	push	{r7}
 800af1a:	b08d      	sub	sp, #52	; 0x34
 800af1c:	af00      	add	r7, sp, #0
 800af1e:	6078      	str	r0, [r7, #4]
 800af20:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800af22:	683b      	ldr	r3, [r7, #0]
 800af24:	7b1b      	ldrb	r3, [r3, #12]
 800af26:	2b00      	cmp	r3, #0
 800af28:	f040 808e 	bne.w	800b048 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800af2c:	683b      	ldr	r3, [r7, #0]
 800af2e:	785b      	ldrb	r3, [r3, #1]
 800af30:	2b00      	cmp	r3, #0
 800af32:	d044      	beq.n	800afbe <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800af34:	687a      	ldr	r2, [r7, #4]
 800af36:	683b      	ldr	r3, [r7, #0]
 800af38:	781b      	ldrb	r3, [r3, #0]
 800af3a:	009b      	lsls	r3, r3, #2
 800af3c:	4413      	add	r3, r2
 800af3e:	881b      	ldrh	r3, [r3, #0]
 800af40:	81bb      	strh	r3, [r7, #12]
 800af42:	89bb      	ldrh	r3, [r7, #12]
 800af44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800af48:	2b00      	cmp	r3, #0
 800af4a:	d01b      	beq.n	800af84 <USB_DeactivateEndpoint+0x6c>
 800af4c:	687a      	ldr	r2, [r7, #4]
 800af4e:	683b      	ldr	r3, [r7, #0]
 800af50:	781b      	ldrb	r3, [r3, #0]
 800af52:	009b      	lsls	r3, r3, #2
 800af54:	4413      	add	r3, r2
 800af56:	881b      	ldrh	r3, [r3, #0]
 800af58:	b29b      	uxth	r3, r3
 800af5a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800af5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800af62:	817b      	strh	r3, [r7, #10]
 800af64:	687a      	ldr	r2, [r7, #4]
 800af66:	683b      	ldr	r3, [r7, #0]
 800af68:	781b      	ldrb	r3, [r3, #0]
 800af6a:	009b      	lsls	r3, r3, #2
 800af6c:	441a      	add	r2, r3
 800af6e:	897b      	ldrh	r3, [r7, #10]
 800af70:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800af74:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800af78:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800af7c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800af80:	b29b      	uxth	r3, r3
 800af82:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800af84:	687a      	ldr	r2, [r7, #4]
 800af86:	683b      	ldr	r3, [r7, #0]
 800af88:	781b      	ldrb	r3, [r3, #0]
 800af8a:	009b      	lsls	r3, r3, #2
 800af8c:	4413      	add	r3, r2
 800af8e:	881b      	ldrh	r3, [r3, #0]
 800af90:	b29b      	uxth	r3, r3
 800af92:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800af96:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800af9a:	813b      	strh	r3, [r7, #8]
 800af9c:	687a      	ldr	r2, [r7, #4]
 800af9e:	683b      	ldr	r3, [r7, #0]
 800afa0:	781b      	ldrb	r3, [r3, #0]
 800afa2:	009b      	lsls	r3, r3, #2
 800afa4:	441a      	add	r2, r3
 800afa6:	893b      	ldrh	r3, [r7, #8]
 800afa8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800afac:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800afb0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800afb4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800afb8:	b29b      	uxth	r3, r3
 800afba:	8013      	strh	r3, [r2, #0]
 800afbc:	e192      	b.n	800b2e4 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800afbe:	687a      	ldr	r2, [r7, #4]
 800afc0:	683b      	ldr	r3, [r7, #0]
 800afc2:	781b      	ldrb	r3, [r3, #0]
 800afc4:	009b      	lsls	r3, r3, #2
 800afc6:	4413      	add	r3, r2
 800afc8:	881b      	ldrh	r3, [r3, #0]
 800afca:	827b      	strh	r3, [r7, #18]
 800afcc:	8a7b      	ldrh	r3, [r7, #18]
 800afce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	d01b      	beq.n	800b00e <USB_DeactivateEndpoint+0xf6>
 800afd6:	687a      	ldr	r2, [r7, #4]
 800afd8:	683b      	ldr	r3, [r7, #0]
 800afda:	781b      	ldrb	r3, [r3, #0]
 800afdc:	009b      	lsls	r3, r3, #2
 800afde:	4413      	add	r3, r2
 800afe0:	881b      	ldrh	r3, [r3, #0]
 800afe2:	b29b      	uxth	r3, r3
 800afe4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800afe8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800afec:	823b      	strh	r3, [r7, #16]
 800afee:	687a      	ldr	r2, [r7, #4]
 800aff0:	683b      	ldr	r3, [r7, #0]
 800aff2:	781b      	ldrb	r3, [r3, #0]
 800aff4:	009b      	lsls	r3, r3, #2
 800aff6:	441a      	add	r2, r3
 800aff8:	8a3b      	ldrh	r3, [r7, #16]
 800affa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800affe:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b002:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800b006:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b00a:	b29b      	uxth	r3, r3
 800b00c:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800b00e:	687a      	ldr	r2, [r7, #4]
 800b010:	683b      	ldr	r3, [r7, #0]
 800b012:	781b      	ldrb	r3, [r3, #0]
 800b014:	009b      	lsls	r3, r3, #2
 800b016:	4413      	add	r3, r2
 800b018:	881b      	ldrh	r3, [r3, #0]
 800b01a:	b29b      	uxth	r3, r3
 800b01c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b020:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b024:	81fb      	strh	r3, [r7, #14]
 800b026:	687a      	ldr	r2, [r7, #4]
 800b028:	683b      	ldr	r3, [r7, #0]
 800b02a:	781b      	ldrb	r3, [r3, #0]
 800b02c:	009b      	lsls	r3, r3, #2
 800b02e:	441a      	add	r2, r3
 800b030:	89fb      	ldrh	r3, [r7, #14]
 800b032:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b036:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b03a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b03e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b042:	b29b      	uxth	r3, r3
 800b044:	8013      	strh	r3, [r2, #0]
 800b046:	e14d      	b.n	800b2e4 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800b048:	683b      	ldr	r3, [r7, #0]
 800b04a:	785b      	ldrb	r3, [r3, #1]
 800b04c:	2b00      	cmp	r3, #0
 800b04e:	f040 80a5 	bne.w	800b19c <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b052:	687a      	ldr	r2, [r7, #4]
 800b054:	683b      	ldr	r3, [r7, #0]
 800b056:	781b      	ldrb	r3, [r3, #0]
 800b058:	009b      	lsls	r3, r3, #2
 800b05a:	4413      	add	r3, r2
 800b05c:	881b      	ldrh	r3, [r3, #0]
 800b05e:	843b      	strh	r3, [r7, #32]
 800b060:	8c3b      	ldrh	r3, [r7, #32]
 800b062:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b066:	2b00      	cmp	r3, #0
 800b068:	d01b      	beq.n	800b0a2 <USB_DeactivateEndpoint+0x18a>
 800b06a:	687a      	ldr	r2, [r7, #4]
 800b06c:	683b      	ldr	r3, [r7, #0]
 800b06e:	781b      	ldrb	r3, [r3, #0]
 800b070:	009b      	lsls	r3, r3, #2
 800b072:	4413      	add	r3, r2
 800b074:	881b      	ldrh	r3, [r3, #0]
 800b076:	b29b      	uxth	r3, r3
 800b078:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b07c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b080:	83fb      	strh	r3, [r7, #30]
 800b082:	687a      	ldr	r2, [r7, #4]
 800b084:	683b      	ldr	r3, [r7, #0]
 800b086:	781b      	ldrb	r3, [r3, #0]
 800b088:	009b      	lsls	r3, r3, #2
 800b08a:	441a      	add	r2, r3
 800b08c:	8bfb      	ldrh	r3, [r7, #30]
 800b08e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b092:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b096:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800b09a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b09e:	b29b      	uxth	r3, r3
 800b0a0:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b0a2:	687a      	ldr	r2, [r7, #4]
 800b0a4:	683b      	ldr	r3, [r7, #0]
 800b0a6:	781b      	ldrb	r3, [r3, #0]
 800b0a8:	009b      	lsls	r3, r3, #2
 800b0aa:	4413      	add	r3, r2
 800b0ac:	881b      	ldrh	r3, [r3, #0]
 800b0ae:	83bb      	strh	r3, [r7, #28]
 800b0b0:	8bbb      	ldrh	r3, [r7, #28]
 800b0b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	d01b      	beq.n	800b0f2 <USB_DeactivateEndpoint+0x1da>
 800b0ba:	687a      	ldr	r2, [r7, #4]
 800b0bc:	683b      	ldr	r3, [r7, #0]
 800b0be:	781b      	ldrb	r3, [r3, #0]
 800b0c0:	009b      	lsls	r3, r3, #2
 800b0c2:	4413      	add	r3, r2
 800b0c4:	881b      	ldrh	r3, [r3, #0]
 800b0c6:	b29b      	uxth	r3, r3
 800b0c8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b0cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b0d0:	837b      	strh	r3, [r7, #26]
 800b0d2:	687a      	ldr	r2, [r7, #4]
 800b0d4:	683b      	ldr	r3, [r7, #0]
 800b0d6:	781b      	ldrb	r3, [r3, #0]
 800b0d8:	009b      	lsls	r3, r3, #2
 800b0da:	441a      	add	r2, r3
 800b0dc:	8b7b      	ldrh	r3, [r7, #26]
 800b0de:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b0e2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b0e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b0ea:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800b0ee:	b29b      	uxth	r3, r3
 800b0f0:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800b0f2:	687a      	ldr	r2, [r7, #4]
 800b0f4:	683b      	ldr	r3, [r7, #0]
 800b0f6:	781b      	ldrb	r3, [r3, #0]
 800b0f8:	009b      	lsls	r3, r3, #2
 800b0fa:	4413      	add	r3, r2
 800b0fc:	881b      	ldrh	r3, [r3, #0]
 800b0fe:	b29b      	uxth	r3, r3
 800b100:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b104:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b108:	833b      	strh	r3, [r7, #24]
 800b10a:	687a      	ldr	r2, [r7, #4]
 800b10c:	683b      	ldr	r3, [r7, #0]
 800b10e:	781b      	ldrb	r3, [r3, #0]
 800b110:	009b      	lsls	r3, r3, #2
 800b112:	441a      	add	r2, r3
 800b114:	8b3b      	ldrh	r3, [r7, #24]
 800b116:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b11a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b11e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b122:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800b126:	b29b      	uxth	r3, r3
 800b128:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800b12a:	687a      	ldr	r2, [r7, #4]
 800b12c:	683b      	ldr	r3, [r7, #0]
 800b12e:	781b      	ldrb	r3, [r3, #0]
 800b130:	009b      	lsls	r3, r3, #2
 800b132:	4413      	add	r3, r2
 800b134:	881b      	ldrh	r3, [r3, #0]
 800b136:	b29b      	uxth	r3, r3
 800b138:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b13c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b140:	82fb      	strh	r3, [r7, #22]
 800b142:	687a      	ldr	r2, [r7, #4]
 800b144:	683b      	ldr	r3, [r7, #0]
 800b146:	781b      	ldrb	r3, [r3, #0]
 800b148:	009b      	lsls	r3, r3, #2
 800b14a:	441a      	add	r2, r3
 800b14c:	8afb      	ldrh	r3, [r7, #22]
 800b14e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b152:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b156:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b15a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b15e:	b29b      	uxth	r3, r3
 800b160:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b162:	687a      	ldr	r2, [r7, #4]
 800b164:	683b      	ldr	r3, [r7, #0]
 800b166:	781b      	ldrb	r3, [r3, #0]
 800b168:	009b      	lsls	r3, r3, #2
 800b16a:	4413      	add	r3, r2
 800b16c:	881b      	ldrh	r3, [r3, #0]
 800b16e:	b29b      	uxth	r3, r3
 800b170:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b174:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b178:	82bb      	strh	r3, [r7, #20]
 800b17a:	687a      	ldr	r2, [r7, #4]
 800b17c:	683b      	ldr	r3, [r7, #0]
 800b17e:	781b      	ldrb	r3, [r3, #0]
 800b180:	009b      	lsls	r3, r3, #2
 800b182:	441a      	add	r2, r3
 800b184:	8abb      	ldrh	r3, [r7, #20]
 800b186:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b18a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b18e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b192:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b196:	b29b      	uxth	r3, r3
 800b198:	8013      	strh	r3, [r2, #0]
 800b19a:	e0a3      	b.n	800b2e4 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b19c:	687a      	ldr	r2, [r7, #4]
 800b19e:	683b      	ldr	r3, [r7, #0]
 800b1a0:	781b      	ldrb	r3, [r3, #0]
 800b1a2:	009b      	lsls	r3, r3, #2
 800b1a4:	4413      	add	r3, r2
 800b1a6:	881b      	ldrh	r3, [r3, #0]
 800b1a8:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800b1aa:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800b1ac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b1b0:	2b00      	cmp	r3, #0
 800b1b2:	d01b      	beq.n	800b1ec <USB_DeactivateEndpoint+0x2d4>
 800b1b4:	687a      	ldr	r2, [r7, #4]
 800b1b6:	683b      	ldr	r3, [r7, #0]
 800b1b8:	781b      	ldrb	r3, [r3, #0]
 800b1ba:	009b      	lsls	r3, r3, #2
 800b1bc:	4413      	add	r3, r2
 800b1be:	881b      	ldrh	r3, [r3, #0]
 800b1c0:	b29b      	uxth	r3, r3
 800b1c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b1c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b1ca:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800b1cc:	687a      	ldr	r2, [r7, #4]
 800b1ce:	683b      	ldr	r3, [r7, #0]
 800b1d0:	781b      	ldrb	r3, [r3, #0]
 800b1d2:	009b      	lsls	r3, r3, #2
 800b1d4:	441a      	add	r2, r3
 800b1d6:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800b1d8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b1dc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b1e0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800b1e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b1e8:	b29b      	uxth	r3, r3
 800b1ea:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b1ec:	687a      	ldr	r2, [r7, #4]
 800b1ee:	683b      	ldr	r3, [r7, #0]
 800b1f0:	781b      	ldrb	r3, [r3, #0]
 800b1f2:	009b      	lsls	r3, r3, #2
 800b1f4:	4413      	add	r3, r2
 800b1f6:	881b      	ldrh	r3, [r3, #0]
 800b1f8:	857b      	strh	r3, [r7, #42]	; 0x2a
 800b1fa:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800b1fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b200:	2b00      	cmp	r3, #0
 800b202:	d01b      	beq.n	800b23c <USB_DeactivateEndpoint+0x324>
 800b204:	687a      	ldr	r2, [r7, #4]
 800b206:	683b      	ldr	r3, [r7, #0]
 800b208:	781b      	ldrb	r3, [r3, #0]
 800b20a:	009b      	lsls	r3, r3, #2
 800b20c:	4413      	add	r3, r2
 800b20e:	881b      	ldrh	r3, [r3, #0]
 800b210:	b29b      	uxth	r3, r3
 800b212:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b216:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b21a:	853b      	strh	r3, [r7, #40]	; 0x28
 800b21c:	687a      	ldr	r2, [r7, #4]
 800b21e:	683b      	ldr	r3, [r7, #0]
 800b220:	781b      	ldrb	r3, [r3, #0]
 800b222:	009b      	lsls	r3, r3, #2
 800b224:	441a      	add	r2, r3
 800b226:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800b228:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b22c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b230:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b234:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800b238:	b29b      	uxth	r3, r3
 800b23a:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800b23c:	687a      	ldr	r2, [r7, #4]
 800b23e:	683b      	ldr	r3, [r7, #0]
 800b240:	781b      	ldrb	r3, [r3, #0]
 800b242:	009b      	lsls	r3, r3, #2
 800b244:	4413      	add	r3, r2
 800b246:	881b      	ldrh	r3, [r3, #0]
 800b248:	b29b      	uxth	r3, r3
 800b24a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b24e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b252:	84fb      	strh	r3, [r7, #38]	; 0x26
 800b254:	687a      	ldr	r2, [r7, #4]
 800b256:	683b      	ldr	r3, [r7, #0]
 800b258:	781b      	ldrb	r3, [r3, #0]
 800b25a:	009b      	lsls	r3, r3, #2
 800b25c:	441a      	add	r2, r3
 800b25e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800b260:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b264:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b268:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800b26c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b270:	b29b      	uxth	r3, r3
 800b272:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b274:	687a      	ldr	r2, [r7, #4]
 800b276:	683b      	ldr	r3, [r7, #0]
 800b278:	781b      	ldrb	r3, [r3, #0]
 800b27a:	009b      	lsls	r3, r3, #2
 800b27c:	4413      	add	r3, r2
 800b27e:	881b      	ldrh	r3, [r3, #0]
 800b280:	b29b      	uxth	r3, r3
 800b282:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b286:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b28a:	84bb      	strh	r3, [r7, #36]	; 0x24
 800b28c:	687a      	ldr	r2, [r7, #4]
 800b28e:	683b      	ldr	r3, [r7, #0]
 800b290:	781b      	ldrb	r3, [r3, #0]
 800b292:	009b      	lsls	r3, r3, #2
 800b294:	441a      	add	r2, r3
 800b296:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b298:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b29c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b2a0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b2a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b2a8:	b29b      	uxth	r3, r3
 800b2aa:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800b2ac:	687a      	ldr	r2, [r7, #4]
 800b2ae:	683b      	ldr	r3, [r7, #0]
 800b2b0:	781b      	ldrb	r3, [r3, #0]
 800b2b2:	009b      	lsls	r3, r3, #2
 800b2b4:	4413      	add	r3, r2
 800b2b6:	881b      	ldrh	r3, [r3, #0]
 800b2b8:	b29b      	uxth	r3, r3
 800b2ba:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b2be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b2c2:	847b      	strh	r3, [r7, #34]	; 0x22
 800b2c4:	687a      	ldr	r2, [r7, #4]
 800b2c6:	683b      	ldr	r3, [r7, #0]
 800b2c8:	781b      	ldrb	r3, [r3, #0]
 800b2ca:	009b      	lsls	r3, r3, #2
 800b2cc:	441a      	add	r2, r3
 800b2ce:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800b2d0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b2d4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b2d8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b2dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b2e0:	b29b      	uxth	r3, r3
 800b2e2:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800b2e4:	2300      	movs	r3, #0
}
 800b2e6:	4618      	mov	r0, r3
 800b2e8:	3734      	adds	r7, #52	; 0x34
 800b2ea:	46bd      	mov	sp, r7
 800b2ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2f0:	4770      	bx	lr

0800b2f2 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800b2f2:	b580      	push	{r7, lr}
 800b2f4:	b0c2      	sub	sp, #264	; 0x108
 800b2f6:	af00      	add	r7, sp, #0
 800b2f8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b2fc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b300:	6018      	str	r0, [r3, #0]
 800b302:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b306:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b30a:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b30c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b310:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b314:	681b      	ldr	r3, [r3, #0]
 800b316:	785b      	ldrb	r3, [r3, #1]
 800b318:	2b01      	cmp	r3, #1
 800b31a:	f040 867b 	bne.w	800c014 <USB_EPStartXfer+0xd22>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800b31e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b322:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b326:	681b      	ldr	r3, [r3, #0]
 800b328:	699a      	ldr	r2, [r3, #24]
 800b32a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b32e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b332:	681b      	ldr	r3, [r3, #0]
 800b334:	691b      	ldr	r3, [r3, #16]
 800b336:	429a      	cmp	r2, r3
 800b338:	d908      	bls.n	800b34c <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 800b33a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b33e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b342:	681b      	ldr	r3, [r3, #0]
 800b344:	691b      	ldr	r3, [r3, #16]
 800b346:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800b34a:	e007      	b.n	800b35c <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 800b34c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b350:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b354:	681b      	ldr	r3, [r3, #0]
 800b356:	699b      	ldr	r3, [r3, #24]
 800b358:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800b35c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b360:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b364:	681b      	ldr	r3, [r3, #0]
 800b366:	7b1b      	ldrb	r3, [r3, #12]
 800b368:	2b00      	cmp	r3, #0
 800b36a:	d13a      	bne.n	800b3e2 <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800b36c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b370:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b374:	681b      	ldr	r3, [r3, #0]
 800b376:	6959      	ldr	r1, [r3, #20]
 800b378:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b37c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b380:	681b      	ldr	r3, [r3, #0]
 800b382:	88da      	ldrh	r2, [r3, #6]
 800b384:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b388:	b29b      	uxth	r3, r3
 800b38a:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800b38e:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800b392:	6800      	ldr	r0, [r0, #0]
 800b394:	f001 fc3e 	bl	800cc14 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800b398:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b39c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b3a0:	681b      	ldr	r3, [r3, #0]
 800b3a2:	613b      	str	r3, [r7, #16]
 800b3a4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b3a8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b3b2:	b29b      	uxth	r3, r3
 800b3b4:	461a      	mov	r2, r3
 800b3b6:	693b      	ldr	r3, [r7, #16]
 800b3b8:	4413      	add	r3, r2
 800b3ba:	613b      	str	r3, [r7, #16]
 800b3bc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b3c0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b3c4:	681b      	ldr	r3, [r3, #0]
 800b3c6:	781b      	ldrb	r3, [r3, #0]
 800b3c8:	00da      	lsls	r2, r3, #3
 800b3ca:	693b      	ldr	r3, [r7, #16]
 800b3cc:	4413      	add	r3, r2
 800b3ce:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800b3d2:	60fb      	str	r3, [r7, #12]
 800b3d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b3d8:	b29a      	uxth	r2, r3
 800b3da:	68fb      	ldr	r3, [r7, #12]
 800b3dc:	801a      	strh	r2, [r3, #0]
 800b3de:	f000 bde3 	b.w	800bfa8 <USB_EPStartXfer+0xcb6>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800b3e2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b3e6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b3ea:	681b      	ldr	r3, [r3, #0]
 800b3ec:	78db      	ldrb	r3, [r3, #3]
 800b3ee:	2b02      	cmp	r3, #2
 800b3f0:	f040 843a 	bne.w	800bc68 <USB_EPStartXfer+0x976>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800b3f4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b3f8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	6a1a      	ldr	r2, [r3, #32]
 800b400:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b404:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b408:	681b      	ldr	r3, [r3, #0]
 800b40a:	691b      	ldr	r3, [r3, #16]
 800b40c:	429a      	cmp	r2, r3
 800b40e:	f240 83b7 	bls.w	800bb80 <USB_EPStartXfer+0x88e>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800b412:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b416:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b41a:	681a      	ldr	r2, [r3, #0]
 800b41c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b420:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	781b      	ldrb	r3, [r3, #0]
 800b428:	009b      	lsls	r3, r3, #2
 800b42a:	4413      	add	r3, r2
 800b42c:	881b      	ldrh	r3, [r3, #0]
 800b42e:	b29b      	uxth	r3, r3
 800b430:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b434:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b438:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 800b43c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b440:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b444:	681a      	ldr	r2, [r3, #0]
 800b446:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b44a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	781b      	ldrb	r3, [r3, #0]
 800b452:	009b      	lsls	r3, r3, #2
 800b454:	441a      	add	r2, r3
 800b456:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800b45a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b45e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b462:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800b466:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b46a:	b29b      	uxth	r3, r3
 800b46c:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800b46e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b472:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	6a1a      	ldr	r2, [r3, #32]
 800b47a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b47e:	1ad2      	subs	r2, r2, r3
 800b480:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b484:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b488:	681b      	ldr	r3, [r3, #0]
 800b48a:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800b48c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b490:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b494:	681a      	ldr	r2, [r3, #0]
 800b496:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b49a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b49e:	681b      	ldr	r3, [r3, #0]
 800b4a0:	781b      	ldrb	r3, [r3, #0]
 800b4a2:	009b      	lsls	r3, r3, #2
 800b4a4:	4413      	add	r3, r2
 800b4a6:	881b      	ldrh	r3, [r3, #0]
 800b4a8:	b29b      	uxth	r3, r3
 800b4aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b4ae:	2b00      	cmp	r3, #0
 800b4b0:	f000 81b3 	beq.w	800b81a <USB_EPStartXfer+0x528>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800b4b4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b4b8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	633b      	str	r3, [r7, #48]	; 0x30
 800b4c0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b4c4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b4c8:	681b      	ldr	r3, [r3, #0]
 800b4ca:	785b      	ldrb	r3, [r3, #1]
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	d16d      	bne.n	800b5ac <USB_EPStartXfer+0x2ba>
 800b4d0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b4d4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b4d8:	681b      	ldr	r3, [r3, #0]
 800b4da:	62bb      	str	r3, [r7, #40]	; 0x28
 800b4dc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b4e0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b4e4:	681b      	ldr	r3, [r3, #0]
 800b4e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b4ea:	b29b      	uxth	r3, r3
 800b4ec:	461a      	mov	r2, r3
 800b4ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b4f0:	4413      	add	r3, r2
 800b4f2:	62bb      	str	r3, [r7, #40]	; 0x28
 800b4f4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b4f8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	781b      	ldrb	r3, [r3, #0]
 800b500:	00da      	lsls	r2, r3, #3
 800b502:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b504:	4413      	add	r3, r2
 800b506:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800b50a:	627b      	str	r3, [r7, #36]	; 0x24
 800b50c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b510:	2b3e      	cmp	r3, #62	; 0x3e
 800b512:	d91c      	bls.n	800b54e <USB_EPStartXfer+0x25c>
 800b514:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b518:	095b      	lsrs	r3, r3, #5
 800b51a:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800b51e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b522:	f003 031f 	and.w	r3, r3, #31
 800b526:	2b00      	cmp	r3, #0
 800b528:	d104      	bne.n	800b534 <USB_EPStartXfer+0x242>
 800b52a:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800b52e:	3b01      	subs	r3, #1
 800b530:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800b534:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800b538:	b29b      	uxth	r3, r3
 800b53a:	029b      	lsls	r3, r3, #10
 800b53c:	b29b      	uxth	r3, r3
 800b53e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b542:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b546:	b29a      	uxth	r2, r3
 800b548:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b54a:	801a      	strh	r2, [r3, #0]
 800b54c:	e053      	b.n	800b5f6 <USB_EPStartXfer+0x304>
 800b54e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b552:	2b00      	cmp	r3, #0
 800b554:	d112      	bne.n	800b57c <USB_EPStartXfer+0x28a>
 800b556:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b558:	881b      	ldrh	r3, [r3, #0]
 800b55a:	b29b      	uxth	r3, r3
 800b55c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800b560:	b29a      	uxth	r2, r3
 800b562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b564:	801a      	strh	r2, [r3, #0]
 800b566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b568:	881b      	ldrh	r3, [r3, #0]
 800b56a:	b29b      	uxth	r3, r3
 800b56c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b570:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b574:	b29a      	uxth	r2, r3
 800b576:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b578:	801a      	strh	r2, [r3, #0]
 800b57a:	e03c      	b.n	800b5f6 <USB_EPStartXfer+0x304>
 800b57c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b580:	085b      	lsrs	r3, r3, #1
 800b582:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800b586:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b58a:	f003 0301 	and.w	r3, r3, #1
 800b58e:	2b00      	cmp	r3, #0
 800b590:	d004      	beq.n	800b59c <USB_EPStartXfer+0x2aa>
 800b592:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800b596:	3301      	adds	r3, #1
 800b598:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800b59c:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800b5a0:	b29b      	uxth	r3, r3
 800b5a2:	029b      	lsls	r3, r3, #10
 800b5a4:	b29a      	uxth	r2, r3
 800b5a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b5a8:	801a      	strh	r2, [r3, #0]
 800b5aa:	e024      	b.n	800b5f6 <USB_EPStartXfer+0x304>
 800b5ac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b5b0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b5b4:	681b      	ldr	r3, [r3, #0]
 800b5b6:	785b      	ldrb	r3, [r3, #1]
 800b5b8:	2b01      	cmp	r3, #1
 800b5ba:	d11c      	bne.n	800b5f6 <USB_EPStartXfer+0x304>
 800b5bc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b5c0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b5c4:	681b      	ldr	r3, [r3, #0]
 800b5c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b5ca:	b29b      	uxth	r3, r3
 800b5cc:	461a      	mov	r2, r3
 800b5ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5d0:	4413      	add	r3, r2
 800b5d2:	633b      	str	r3, [r7, #48]	; 0x30
 800b5d4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b5d8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b5dc:	681b      	ldr	r3, [r3, #0]
 800b5de:	781b      	ldrb	r3, [r3, #0]
 800b5e0:	00da      	lsls	r2, r3, #3
 800b5e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5e4:	4413      	add	r3, r2
 800b5e6:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800b5ea:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b5ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b5f0:	b29a      	uxth	r2, r3
 800b5f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b5f4:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800b5f6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b5fa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b5fe:	681b      	ldr	r3, [r3, #0]
 800b600:	895b      	ldrh	r3, [r3, #10]
 800b602:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b606:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b60a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b60e:	681b      	ldr	r3, [r3, #0]
 800b610:	6959      	ldr	r1, [r3, #20]
 800b612:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b616:	b29b      	uxth	r3, r3
 800b618:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800b61c:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800b620:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800b624:	6800      	ldr	r0, [r0, #0]
 800b626:	f001 faf5 	bl	800cc14 <USB_WritePMA>
            ep->xfer_buff += len;
 800b62a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b62e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b632:	681b      	ldr	r3, [r3, #0]
 800b634:	695a      	ldr	r2, [r3, #20]
 800b636:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b63a:	441a      	add	r2, r3
 800b63c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b640:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b644:	681b      	ldr	r3, [r3, #0]
 800b646:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800b648:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b64c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b650:	681b      	ldr	r3, [r3, #0]
 800b652:	6a1a      	ldr	r2, [r3, #32]
 800b654:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b658:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b65c:	681b      	ldr	r3, [r3, #0]
 800b65e:	691b      	ldr	r3, [r3, #16]
 800b660:	429a      	cmp	r2, r3
 800b662:	d90f      	bls.n	800b684 <USB_EPStartXfer+0x392>
            {
              ep->xfer_len_db -= len;
 800b664:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b668:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	6a1a      	ldr	r2, [r3, #32]
 800b670:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b674:	1ad2      	subs	r2, r2, r3
 800b676:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b67a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b67e:	681b      	ldr	r3, [r3, #0]
 800b680:	621a      	str	r2, [r3, #32]
 800b682:	e00e      	b.n	800b6a2 <USB_EPStartXfer+0x3b0>
            }
            else
            {
              len = ep->xfer_len_db;
 800b684:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b688:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b68c:	681b      	ldr	r3, [r3, #0]
 800b68e:	6a1b      	ldr	r3, [r3, #32]
 800b690:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 800b694:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b698:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b69c:	681b      	ldr	r3, [r3, #0]
 800b69e:	2200      	movs	r2, #0
 800b6a0:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800b6a2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b6a6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b6aa:	681b      	ldr	r3, [r3, #0]
 800b6ac:	785b      	ldrb	r3, [r3, #1]
 800b6ae:	2b00      	cmp	r3, #0
 800b6b0:	d16d      	bne.n	800b78e <USB_EPStartXfer+0x49c>
 800b6b2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b6b6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b6ba:	681b      	ldr	r3, [r3, #0]
 800b6bc:	61bb      	str	r3, [r7, #24]
 800b6be:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b6c2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b6c6:	681b      	ldr	r3, [r3, #0]
 800b6c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b6cc:	b29b      	uxth	r3, r3
 800b6ce:	461a      	mov	r2, r3
 800b6d0:	69bb      	ldr	r3, [r7, #24]
 800b6d2:	4413      	add	r3, r2
 800b6d4:	61bb      	str	r3, [r7, #24]
 800b6d6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b6da:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	781b      	ldrb	r3, [r3, #0]
 800b6e2:	00da      	lsls	r2, r3, #3
 800b6e4:	69bb      	ldr	r3, [r7, #24]
 800b6e6:	4413      	add	r3, r2
 800b6e8:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800b6ec:	617b      	str	r3, [r7, #20]
 800b6ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b6f2:	2b3e      	cmp	r3, #62	; 0x3e
 800b6f4:	d91c      	bls.n	800b730 <USB_EPStartXfer+0x43e>
 800b6f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b6fa:	095b      	lsrs	r3, r3, #5
 800b6fc:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800b700:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b704:	f003 031f 	and.w	r3, r3, #31
 800b708:	2b00      	cmp	r3, #0
 800b70a:	d104      	bne.n	800b716 <USB_EPStartXfer+0x424>
 800b70c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b710:	3b01      	subs	r3, #1
 800b712:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800b716:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b71a:	b29b      	uxth	r3, r3
 800b71c:	029b      	lsls	r3, r3, #10
 800b71e:	b29b      	uxth	r3, r3
 800b720:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b724:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b728:	b29a      	uxth	r2, r3
 800b72a:	697b      	ldr	r3, [r7, #20]
 800b72c:	801a      	strh	r2, [r3, #0]
 800b72e:	e059      	b.n	800b7e4 <USB_EPStartXfer+0x4f2>
 800b730:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b734:	2b00      	cmp	r3, #0
 800b736:	d112      	bne.n	800b75e <USB_EPStartXfer+0x46c>
 800b738:	697b      	ldr	r3, [r7, #20]
 800b73a:	881b      	ldrh	r3, [r3, #0]
 800b73c:	b29b      	uxth	r3, r3
 800b73e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800b742:	b29a      	uxth	r2, r3
 800b744:	697b      	ldr	r3, [r7, #20]
 800b746:	801a      	strh	r2, [r3, #0]
 800b748:	697b      	ldr	r3, [r7, #20]
 800b74a:	881b      	ldrh	r3, [r3, #0]
 800b74c:	b29b      	uxth	r3, r3
 800b74e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b752:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b756:	b29a      	uxth	r2, r3
 800b758:	697b      	ldr	r3, [r7, #20]
 800b75a:	801a      	strh	r2, [r3, #0]
 800b75c:	e042      	b.n	800b7e4 <USB_EPStartXfer+0x4f2>
 800b75e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b762:	085b      	lsrs	r3, r3, #1
 800b764:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800b768:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b76c:	f003 0301 	and.w	r3, r3, #1
 800b770:	2b00      	cmp	r3, #0
 800b772:	d004      	beq.n	800b77e <USB_EPStartXfer+0x48c>
 800b774:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b778:	3301      	adds	r3, #1
 800b77a:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800b77e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b782:	b29b      	uxth	r3, r3
 800b784:	029b      	lsls	r3, r3, #10
 800b786:	b29a      	uxth	r2, r3
 800b788:	697b      	ldr	r3, [r7, #20]
 800b78a:	801a      	strh	r2, [r3, #0]
 800b78c:	e02a      	b.n	800b7e4 <USB_EPStartXfer+0x4f2>
 800b78e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b792:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b796:	681b      	ldr	r3, [r3, #0]
 800b798:	785b      	ldrb	r3, [r3, #1]
 800b79a:	2b01      	cmp	r3, #1
 800b79c:	d122      	bne.n	800b7e4 <USB_EPStartXfer+0x4f2>
 800b79e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b7a2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b7a6:	681b      	ldr	r3, [r3, #0]
 800b7a8:	623b      	str	r3, [r7, #32]
 800b7aa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b7ae:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b7b2:	681b      	ldr	r3, [r3, #0]
 800b7b4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b7b8:	b29b      	uxth	r3, r3
 800b7ba:	461a      	mov	r2, r3
 800b7bc:	6a3b      	ldr	r3, [r7, #32]
 800b7be:	4413      	add	r3, r2
 800b7c0:	623b      	str	r3, [r7, #32]
 800b7c2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b7c6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b7ca:	681b      	ldr	r3, [r3, #0]
 800b7cc:	781b      	ldrb	r3, [r3, #0]
 800b7ce:	00da      	lsls	r2, r3, #3
 800b7d0:	6a3b      	ldr	r3, [r7, #32]
 800b7d2:	4413      	add	r3, r2
 800b7d4:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800b7d8:	61fb      	str	r3, [r7, #28]
 800b7da:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b7de:	b29a      	uxth	r2, r3
 800b7e0:	69fb      	ldr	r3, [r7, #28]
 800b7e2:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800b7e4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b7e8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b7ec:	681b      	ldr	r3, [r3, #0]
 800b7ee:	891b      	ldrh	r3, [r3, #8]
 800b7f0:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b7f4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b7f8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b7fc:	681b      	ldr	r3, [r3, #0]
 800b7fe:	6959      	ldr	r1, [r3, #20]
 800b800:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b804:	b29b      	uxth	r3, r3
 800b806:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800b80a:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800b80e:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800b812:	6800      	ldr	r0, [r0, #0]
 800b814:	f001 f9fe 	bl	800cc14 <USB_WritePMA>
 800b818:	e3c6      	b.n	800bfa8 <USB_EPStartXfer+0xcb6>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800b81a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b81e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b822:	681b      	ldr	r3, [r3, #0]
 800b824:	785b      	ldrb	r3, [r3, #1]
 800b826:	2b00      	cmp	r3, #0
 800b828:	d16d      	bne.n	800b906 <USB_EPStartXfer+0x614>
 800b82a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b82e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b832:	681b      	ldr	r3, [r3, #0]
 800b834:	64bb      	str	r3, [r7, #72]	; 0x48
 800b836:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b83a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b844:	b29b      	uxth	r3, r3
 800b846:	461a      	mov	r2, r3
 800b848:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b84a:	4413      	add	r3, r2
 800b84c:	64bb      	str	r3, [r7, #72]	; 0x48
 800b84e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b852:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b856:	681b      	ldr	r3, [r3, #0]
 800b858:	781b      	ldrb	r3, [r3, #0]
 800b85a:	00da      	lsls	r2, r3, #3
 800b85c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b85e:	4413      	add	r3, r2
 800b860:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800b864:	647b      	str	r3, [r7, #68]	; 0x44
 800b866:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b86a:	2b3e      	cmp	r3, #62	; 0x3e
 800b86c:	d91c      	bls.n	800b8a8 <USB_EPStartXfer+0x5b6>
 800b86e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b872:	095b      	lsrs	r3, r3, #5
 800b874:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800b878:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b87c:	f003 031f 	and.w	r3, r3, #31
 800b880:	2b00      	cmp	r3, #0
 800b882:	d104      	bne.n	800b88e <USB_EPStartXfer+0x59c>
 800b884:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800b888:	3b01      	subs	r3, #1
 800b88a:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800b88e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800b892:	b29b      	uxth	r3, r3
 800b894:	029b      	lsls	r3, r3, #10
 800b896:	b29b      	uxth	r3, r3
 800b898:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b89c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b8a0:	b29a      	uxth	r2, r3
 800b8a2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b8a4:	801a      	strh	r2, [r3, #0]
 800b8a6:	e059      	b.n	800b95c <USB_EPStartXfer+0x66a>
 800b8a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b8ac:	2b00      	cmp	r3, #0
 800b8ae:	d112      	bne.n	800b8d6 <USB_EPStartXfer+0x5e4>
 800b8b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b8b2:	881b      	ldrh	r3, [r3, #0]
 800b8b4:	b29b      	uxth	r3, r3
 800b8b6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800b8ba:	b29a      	uxth	r2, r3
 800b8bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b8be:	801a      	strh	r2, [r3, #0]
 800b8c0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b8c2:	881b      	ldrh	r3, [r3, #0]
 800b8c4:	b29b      	uxth	r3, r3
 800b8c6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b8ca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b8ce:	b29a      	uxth	r2, r3
 800b8d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b8d2:	801a      	strh	r2, [r3, #0]
 800b8d4:	e042      	b.n	800b95c <USB_EPStartXfer+0x66a>
 800b8d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b8da:	085b      	lsrs	r3, r3, #1
 800b8dc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800b8e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b8e4:	f003 0301 	and.w	r3, r3, #1
 800b8e8:	2b00      	cmp	r3, #0
 800b8ea:	d004      	beq.n	800b8f6 <USB_EPStartXfer+0x604>
 800b8ec:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800b8f0:	3301      	adds	r3, #1
 800b8f2:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800b8f6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800b8fa:	b29b      	uxth	r3, r3
 800b8fc:	029b      	lsls	r3, r3, #10
 800b8fe:	b29a      	uxth	r2, r3
 800b900:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b902:	801a      	strh	r2, [r3, #0]
 800b904:	e02a      	b.n	800b95c <USB_EPStartXfer+0x66a>
 800b906:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b90a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	785b      	ldrb	r3, [r3, #1]
 800b912:	2b01      	cmp	r3, #1
 800b914:	d122      	bne.n	800b95c <USB_EPStartXfer+0x66a>
 800b916:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b91a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b91e:	681b      	ldr	r3, [r3, #0]
 800b920:	653b      	str	r3, [r7, #80]	; 0x50
 800b922:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b926:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b92a:	681b      	ldr	r3, [r3, #0]
 800b92c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b930:	b29b      	uxth	r3, r3
 800b932:	461a      	mov	r2, r3
 800b934:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b936:	4413      	add	r3, r2
 800b938:	653b      	str	r3, [r7, #80]	; 0x50
 800b93a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b93e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b942:	681b      	ldr	r3, [r3, #0]
 800b944:	781b      	ldrb	r3, [r3, #0]
 800b946:	00da      	lsls	r2, r3, #3
 800b948:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b94a:	4413      	add	r3, r2
 800b94c:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800b950:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b952:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b956:	b29a      	uxth	r2, r3
 800b958:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b95a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800b95c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b960:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b964:	681b      	ldr	r3, [r3, #0]
 800b966:	891b      	ldrh	r3, [r3, #8]
 800b968:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b96c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b970:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b974:	681b      	ldr	r3, [r3, #0]
 800b976:	6959      	ldr	r1, [r3, #20]
 800b978:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b97c:	b29b      	uxth	r3, r3
 800b97e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800b982:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800b986:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800b98a:	6800      	ldr	r0, [r0, #0]
 800b98c:	f001 f942 	bl	800cc14 <USB_WritePMA>
            ep->xfer_buff += len;
 800b990:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b994:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b998:	681b      	ldr	r3, [r3, #0]
 800b99a:	695a      	ldr	r2, [r3, #20]
 800b99c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b9a0:	441a      	add	r2, r3
 800b9a2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b9a6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800b9ae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b9b2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b9b6:	681b      	ldr	r3, [r3, #0]
 800b9b8:	6a1a      	ldr	r2, [r3, #32]
 800b9ba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b9be:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b9c2:	681b      	ldr	r3, [r3, #0]
 800b9c4:	691b      	ldr	r3, [r3, #16]
 800b9c6:	429a      	cmp	r2, r3
 800b9c8:	d90f      	bls.n	800b9ea <USB_EPStartXfer+0x6f8>
            {
              ep->xfer_len_db -= len;
 800b9ca:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b9ce:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b9d2:	681b      	ldr	r3, [r3, #0]
 800b9d4:	6a1a      	ldr	r2, [r3, #32]
 800b9d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b9da:	1ad2      	subs	r2, r2, r3
 800b9dc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b9e0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b9e4:	681b      	ldr	r3, [r3, #0]
 800b9e6:	621a      	str	r2, [r3, #32]
 800b9e8:	e00e      	b.n	800ba08 <USB_EPStartXfer+0x716>
            }
            else
            {
              len = ep->xfer_len_db;
 800b9ea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b9ee:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b9f2:	681b      	ldr	r3, [r3, #0]
 800b9f4:	6a1b      	ldr	r3, [r3, #32]
 800b9f6:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 800b9fa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b9fe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ba02:	681b      	ldr	r3, [r3, #0]
 800ba04:	2200      	movs	r2, #0
 800ba06:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800ba08:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ba0c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ba10:	681b      	ldr	r3, [r3, #0]
 800ba12:	643b      	str	r3, [r7, #64]	; 0x40
 800ba14:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ba18:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ba1c:	681b      	ldr	r3, [r3, #0]
 800ba1e:	785b      	ldrb	r3, [r3, #1]
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	d16d      	bne.n	800bb00 <USB_EPStartXfer+0x80e>
 800ba24:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ba28:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ba2c:	681b      	ldr	r3, [r3, #0]
 800ba2e:	63bb      	str	r3, [r7, #56]	; 0x38
 800ba30:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ba34:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ba38:	681b      	ldr	r3, [r3, #0]
 800ba3a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ba3e:	b29b      	uxth	r3, r3
 800ba40:	461a      	mov	r2, r3
 800ba42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba44:	4413      	add	r3, r2
 800ba46:	63bb      	str	r3, [r7, #56]	; 0x38
 800ba48:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ba4c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ba50:	681b      	ldr	r3, [r3, #0]
 800ba52:	781b      	ldrb	r3, [r3, #0]
 800ba54:	00da      	lsls	r2, r3, #3
 800ba56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba58:	4413      	add	r3, r2
 800ba5a:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800ba5e:	637b      	str	r3, [r7, #52]	; 0x34
 800ba60:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ba64:	2b3e      	cmp	r3, #62	; 0x3e
 800ba66:	d91c      	bls.n	800baa2 <USB_EPStartXfer+0x7b0>
 800ba68:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ba6c:	095b      	lsrs	r3, r3, #5
 800ba6e:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800ba72:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ba76:	f003 031f 	and.w	r3, r3, #31
 800ba7a:	2b00      	cmp	r3, #0
 800ba7c:	d104      	bne.n	800ba88 <USB_EPStartXfer+0x796>
 800ba7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ba82:	3b01      	subs	r3, #1
 800ba84:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800ba88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ba8c:	b29b      	uxth	r3, r3
 800ba8e:	029b      	lsls	r3, r3, #10
 800ba90:	b29b      	uxth	r3, r3
 800ba92:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ba96:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ba9a:	b29a      	uxth	r2, r3
 800ba9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ba9e:	801a      	strh	r2, [r3, #0]
 800baa0:	e053      	b.n	800bb4a <USB_EPStartXfer+0x858>
 800baa2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800baa6:	2b00      	cmp	r3, #0
 800baa8:	d112      	bne.n	800bad0 <USB_EPStartXfer+0x7de>
 800baaa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800baac:	881b      	ldrh	r3, [r3, #0]
 800baae:	b29b      	uxth	r3, r3
 800bab0:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800bab4:	b29a      	uxth	r2, r3
 800bab6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bab8:	801a      	strh	r2, [r3, #0]
 800baba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800babc:	881b      	ldrh	r3, [r3, #0]
 800babe:	b29b      	uxth	r3, r3
 800bac0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bac4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bac8:	b29a      	uxth	r2, r3
 800baca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bacc:	801a      	strh	r2, [r3, #0]
 800bace:	e03c      	b.n	800bb4a <USB_EPStartXfer+0x858>
 800bad0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bad4:	085b      	lsrs	r3, r3, #1
 800bad6:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800bada:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bade:	f003 0301 	and.w	r3, r3, #1
 800bae2:	2b00      	cmp	r3, #0
 800bae4:	d004      	beq.n	800baf0 <USB_EPStartXfer+0x7fe>
 800bae6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800baea:	3301      	adds	r3, #1
 800baec:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800baf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800baf4:	b29b      	uxth	r3, r3
 800baf6:	029b      	lsls	r3, r3, #10
 800baf8:	b29a      	uxth	r2, r3
 800bafa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bafc:	801a      	strh	r2, [r3, #0]
 800bafe:	e024      	b.n	800bb4a <USB_EPStartXfer+0x858>
 800bb00:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bb04:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bb08:	681b      	ldr	r3, [r3, #0]
 800bb0a:	785b      	ldrb	r3, [r3, #1]
 800bb0c:	2b01      	cmp	r3, #1
 800bb0e:	d11c      	bne.n	800bb4a <USB_EPStartXfer+0x858>
 800bb10:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bb14:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800bb18:	681b      	ldr	r3, [r3, #0]
 800bb1a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bb1e:	b29b      	uxth	r3, r3
 800bb20:	461a      	mov	r2, r3
 800bb22:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bb24:	4413      	add	r3, r2
 800bb26:	643b      	str	r3, [r7, #64]	; 0x40
 800bb28:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bb2c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bb30:	681b      	ldr	r3, [r3, #0]
 800bb32:	781b      	ldrb	r3, [r3, #0]
 800bb34:	00da      	lsls	r2, r3, #3
 800bb36:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bb38:	4413      	add	r3, r2
 800bb3a:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800bb3e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bb40:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bb44:	b29a      	uxth	r2, r3
 800bb46:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bb48:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800bb4a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bb4e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bb52:	681b      	ldr	r3, [r3, #0]
 800bb54:	895b      	ldrh	r3, [r3, #10]
 800bb56:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800bb5a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bb5e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bb62:	681b      	ldr	r3, [r3, #0]
 800bb64:	6959      	ldr	r1, [r3, #20]
 800bb66:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bb6a:	b29b      	uxth	r3, r3
 800bb6c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800bb70:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800bb74:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800bb78:	6800      	ldr	r0, [r0, #0]
 800bb7a:	f001 f84b 	bl	800cc14 <USB_WritePMA>
 800bb7e:	e213      	b.n	800bfa8 <USB_EPStartXfer+0xcb6>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800bb80:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bb84:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bb88:	681b      	ldr	r3, [r3, #0]
 800bb8a:	6a1b      	ldr	r3, [r3, #32]
 800bb8c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800bb90:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bb94:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800bb98:	681a      	ldr	r2, [r3, #0]
 800bb9a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bb9e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bba2:	681b      	ldr	r3, [r3, #0]
 800bba4:	781b      	ldrb	r3, [r3, #0]
 800bba6:	009b      	lsls	r3, r3, #2
 800bba8:	4413      	add	r3, r2
 800bbaa:	881b      	ldrh	r3, [r3, #0]
 800bbac:	b29b      	uxth	r3, r3
 800bbae:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 800bbb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bbb6:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 800bbba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bbbe:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800bbc2:	681a      	ldr	r2, [r3, #0]
 800bbc4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bbc8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bbcc:	681b      	ldr	r3, [r3, #0]
 800bbce:	781b      	ldrb	r3, [r3, #0]
 800bbd0:	009b      	lsls	r3, r3, #2
 800bbd2:	441a      	add	r2, r3
 800bbd4:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800bbd8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800bbdc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800bbe0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800bbe4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bbe8:	b29b      	uxth	r3, r3
 800bbea:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800bbec:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bbf0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800bbf4:	681b      	ldr	r3, [r3, #0]
 800bbf6:	65fb      	str	r3, [r7, #92]	; 0x5c
 800bbf8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bbfc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800bc00:	681b      	ldr	r3, [r3, #0]
 800bc02:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bc06:	b29b      	uxth	r3, r3
 800bc08:	461a      	mov	r2, r3
 800bc0a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bc0c:	4413      	add	r3, r2
 800bc0e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800bc10:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bc14:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bc18:	681b      	ldr	r3, [r3, #0]
 800bc1a:	781b      	ldrb	r3, [r3, #0]
 800bc1c:	00da      	lsls	r2, r3, #3
 800bc1e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bc20:	4413      	add	r3, r2
 800bc22:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800bc26:	65bb      	str	r3, [r7, #88]	; 0x58
 800bc28:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bc2c:	b29a      	uxth	r2, r3
 800bc2e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800bc30:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800bc32:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bc36:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bc3a:	681b      	ldr	r3, [r3, #0]
 800bc3c:	891b      	ldrh	r3, [r3, #8]
 800bc3e:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800bc42:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bc46:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bc4a:	681b      	ldr	r3, [r3, #0]
 800bc4c:	6959      	ldr	r1, [r3, #20]
 800bc4e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bc52:	b29b      	uxth	r3, r3
 800bc54:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800bc58:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800bc5c:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800bc60:	6800      	ldr	r0, [r0, #0]
 800bc62:	f000 ffd7 	bl	800cc14 <USB_WritePMA>
 800bc66:	e19f      	b.n	800bfa8 <USB_EPStartXfer+0xcb6>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800bc68:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bc6c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bc70:	681b      	ldr	r3, [r3, #0]
 800bc72:	6a1a      	ldr	r2, [r3, #32]
 800bc74:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bc78:	1ad2      	subs	r2, r2, r3
 800bc7a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bc7e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bc82:	681b      	ldr	r3, [r3, #0]
 800bc84:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800bc86:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bc8a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800bc8e:	681a      	ldr	r2, [r3, #0]
 800bc90:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bc94:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bc98:	681b      	ldr	r3, [r3, #0]
 800bc9a:	781b      	ldrb	r3, [r3, #0]
 800bc9c:	009b      	lsls	r3, r3, #2
 800bc9e:	4413      	add	r3, r2
 800bca0:	881b      	ldrh	r3, [r3, #0]
 800bca2:	b29b      	uxth	r3, r3
 800bca4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bca8:	2b00      	cmp	r3, #0
 800bcaa:	f000 80bc 	beq.w	800be26 <USB_EPStartXfer+0xb34>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800bcae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bcb2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800bcb6:	681b      	ldr	r3, [r3, #0]
 800bcb8:	673b      	str	r3, [r7, #112]	; 0x70
 800bcba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bcbe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	785b      	ldrb	r3, [r3, #1]
 800bcc6:	2b00      	cmp	r3, #0
 800bcc8:	d16d      	bne.n	800bda6 <USB_EPStartXfer+0xab4>
 800bcca:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bcce:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800bcd2:	681b      	ldr	r3, [r3, #0]
 800bcd4:	66bb      	str	r3, [r7, #104]	; 0x68
 800bcd6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bcda:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800bcde:	681b      	ldr	r3, [r3, #0]
 800bce0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bce4:	b29b      	uxth	r3, r3
 800bce6:	461a      	mov	r2, r3
 800bce8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800bcea:	4413      	add	r3, r2
 800bcec:	66bb      	str	r3, [r7, #104]	; 0x68
 800bcee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bcf2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bcf6:	681b      	ldr	r3, [r3, #0]
 800bcf8:	781b      	ldrb	r3, [r3, #0]
 800bcfa:	00da      	lsls	r2, r3, #3
 800bcfc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800bcfe:	4413      	add	r3, r2
 800bd00:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800bd04:	667b      	str	r3, [r7, #100]	; 0x64
 800bd06:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bd0a:	2b3e      	cmp	r3, #62	; 0x3e
 800bd0c:	d91c      	bls.n	800bd48 <USB_EPStartXfer+0xa56>
 800bd0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bd12:	095b      	lsrs	r3, r3, #5
 800bd14:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800bd18:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bd1c:	f003 031f 	and.w	r3, r3, #31
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	d104      	bne.n	800bd2e <USB_EPStartXfer+0xa3c>
 800bd24:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800bd28:	3b01      	subs	r3, #1
 800bd2a:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800bd2e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800bd32:	b29b      	uxth	r3, r3
 800bd34:	029b      	lsls	r3, r3, #10
 800bd36:	b29b      	uxth	r3, r3
 800bd38:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bd3c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bd40:	b29a      	uxth	r2, r3
 800bd42:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800bd44:	801a      	strh	r2, [r3, #0]
 800bd46:	e053      	b.n	800bdf0 <USB_EPStartXfer+0xafe>
 800bd48:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bd4c:	2b00      	cmp	r3, #0
 800bd4e:	d112      	bne.n	800bd76 <USB_EPStartXfer+0xa84>
 800bd50:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800bd52:	881b      	ldrh	r3, [r3, #0]
 800bd54:	b29b      	uxth	r3, r3
 800bd56:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800bd5a:	b29a      	uxth	r2, r3
 800bd5c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800bd5e:	801a      	strh	r2, [r3, #0]
 800bd60:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800bd62:	881b      	ldrh	r3, [r3, #0]
 800bd64:	b29b      	uxth	r3, r3
 800bd66:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bd6a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bd6e:	b29a      	uxth	r2, r3
 800bd70:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800bd72:	801a      	strh	r2, [r3, #0]
 800bd74:	e03c      	b.n	800bdf0 <USB_EPStartXfer+0xafe>
 800bd76:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bd7a:	085b      	lsrs	r3, r3, #1
 800bd7c:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800bd80:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bd84:	f003 0301 	and.w	r3, r3, #1
 800bd88:	2b00      	cmp	r3, #0
 800bd8a:	d004      	beq.n	800bd96 <USB_EPStartXfer+0xaa4>
 800bd8c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800bd90:	3301      	adds	r3, #1
 800bd92:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800bd96:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800bd9a:	b29b      	uxth	r3, r3
 800bd9c:	029b      	lsls	r3, r3, #10
 800bd9e:	b29a      	uxth	r2, r3
 800bda0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800bda2:	801a      	strh	r2, [r3, #0]
 800bda4:	e024      	b.n	800bdf0 <USB_EPStartXfer+0xafe>
 800bda6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bdaa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bdae:	681b      	ldr	r3, [r3, #0]
 800bdb0:	785b      	ldrb	r3, [r3, #1]
 800bdb2:	2b01      	cmp	r3, #1
 800bdb4:	d11c      	bne.n	800bdf0 <USB_EPStartXfer+0xafe>
 800bdb6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bdba:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800bdbe:	681b      	ldr	r3, [r3, #0]
 800bdc0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bdc4:	b29b      	uxth	r3, r3
 800bdc6:	461a      	mov	r2, r3
 800bdc8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800bdca:	4413      	add	r3, r2
 800bdcc:	673b      	str	r3, [r7, #112]	; 0x70
 800bdce:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bdd2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bdd6:	681b      	ldr	r3, [r3, #0]
 800bdd8:	781b      	ldrb	r3, [r3, #0]
 800bdda:	00da      	lsls	r2, r3, #3
 800bddc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800bdde:	4413      	add	r3, r2
 800bde0:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800bde4:	66fb      	str	r3, [r7, #108]	; 0x6c
 800bde6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bdea:	b29a      	uxth	r2, r3
 800bdec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800bdee:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800bdf0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bdf4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bdf8:	681b      	ldr	r3, [r3, #0]
 800bdfa:	895b      	ldrh	r3, [r3, #10]
 800bdfc:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800be00:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800be04:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800be08:	681b      	ldr	r3, [r3, #0]
 800be0a:	6959      	ldr	r1, [r3, #20]
 800be0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800be10:	b29b      	uxth	r3, r3
 800be12:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800be16:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800be1a:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800be1e:	6800      	ldr	r0, [r0, #0]
 800be20:	f000 fef8 	bl	800cc14 <USB_WritePMA>
 800be24:	e0c0      	b.n	800bfa8 <USB_EPStartXfer+0xcb6>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800be26:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800be2a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800be2e:	681b      	ldr	r3, [r3, #0]
 800be30:	785b      	ldrb	r3, [r3, #1]
 800be32:	2b00      	cmp	r3, #0
 800be34:	d16d      	bne.n	800bf12 <USB_EPStartXfer+0xc20>
 800be36:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800be3a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800be3e:	681b      	ldr	r3, [r3, #0]
 800be40:	67fb      	str	r3, [r7, #124]	; 0x7c
 800be42:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800be46:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800be4a:	681b      	ldr	r3, [r3, #0]
 800be4c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800be50:	b29b      	uxth	r3, r3
 800be52:	461a      	mov	r2, r3
 800be54:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800be56:	4413      	add	r3, r2
 800be58:	67fb      	str	r3, [r7, #124]	; 0x7c
 800be5a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800be5e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800be62:	681b      	ldr	r3, [r3, #0]
 800be64:	781b      	ldrb	r3, [r3, #0]
 800be66:	00da      	lsls	r2, r3, #3
 800be68:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800be6a:	4413      	add	r3, r2
 800be6c:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800be70:	67bb      	str	r3, [r7, #120]	; 0x78
 800be72:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800be76:	2b3e      	cmp	r3, #62	; 0x3e
 800be78:	d91c      	bls.n	800beb4 <USB_EPStartXfer+0xbc2>
 800be7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800be7e:	095b      	lsrs	r3, r3, #5
 800be80:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800be84:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800be88:	f003 031f 	and.w	r3, r3, #31
 800be8c:	2b00      	cmp	r3, #0
 800be8e:	d104      	bne.n	800be9a <USB_EPStartXfer+0xba8>
 800be90:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800be94:	3b01      	subs	r3, #1
 800be96:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800be9a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800be9e:	b29b      	uxth	r3, r3
 800bea0:	029b      	lsls	r3, r3, #10
 800bea2:	b29b      	uxth	r3, r3
 800bea4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bea8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800beac:	b29a      	uxth	r2, r3
 800beae:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800beb0:	801a      	strh	r2, [r3, #0]
 800beb2:	e05f      	b.n	800bf74 <USB_EPStartXfer+0xc82>
 800beb4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800beb8:	2b00      	cmp	r3, #0
 800beba:	d112      	bne.n	800bee2 <USB_EPStartXfer+0xbf0>
 800bebc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800bebe:	881b      	ldrh	r3, [r3, #0]
 800bec0:	b29b      	uxth	r3, r3
 800bec2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800bec6:	b29a      	uxth	r2, r3
 800bec8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800beca:	801a      	strh	r2, [r3, #0]
 800becc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800bece:	881b      	ldrh	r3, [r3, #0]
 800bed0:	b29b      	uxth	r3, r3
 800bed2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bed6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800beda:	b29a      	uxth	r2, r3
 800bedc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800bede:	801a      	strh	r2, [r3, #0]
 800bee0:	e048      	b.n	800bf74 <USB_EPStartXfer+0xc82>
 800bee2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bee6:	085b      	lsrs	r3, r3, #1
 800bee8:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800beec:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bef0:	f003 0301 	and.w	r3, r3, #1
 800bef4:	2b00      	cmp	r3, #0
 800bef6:	d004      	beq.n	800bf02 <USB_EPStartXfer+0xc10>
 800bef8:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800befc:	3301      	adds	r3, #1
 800befe:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800bf02:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800bf06:	b29b      	uxth	r3, r3
 800bf08:	029b      	lsls	r3, r3, #10
 800bf0a:	b29a      	uxth	r2, r3
 800bf0c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800bf0e:	801a      	strh	r2, [r3, #0]
 800bf10:	e030      	b.n	800bf74 <USB_EPStartXfer+0xc82>
 800bf12:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bf16:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bf1a:	681b      	ldr	r3, [r3, #0]
 800bf1c:	785b      	ldrb	r3, [r3, #1]
 800bf1e:	2b01      	cmp	r3, #1
 800bf20:	d128      	bne.n	800bf74 <USB_EPStartXfer+0xc82>
 800bf22:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bf26:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800bf2a:	681b      	ldr	r3, [r3, #0]
 800bf2c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800bf30:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bf34:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800bf38:	681b      	ldr	r3, [r3, #0]
 800bf3a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bf3e:	b29b      	uxth	r3, r3
 800bf40:	461a      	mov	r2, r3
 800bf42:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800bf46:	4413      	add	r3, r2
 800bf48:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800bf4c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bf50:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bf54:	681b      	ldr	r3, [r3, #0]
 800bf56:	781b      	ldrb	r3, [r3, #0]
 800bf58:	00da      	lsls	r2, r3, #3
 800bf5a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800bf5e:	4413      	add	r3, r2
 800bf60:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800bf64:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800bf68:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bf6c:	b29a      	uxth	r2, r3
 800bf6e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800bf72:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800bf74:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bf78:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bf7c:	681b      	ldr	r3, [r3, #0]
 800bf7e:	891b      	ldrh	r3, [r3, #8]
 800bf80:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800bf84:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bf88:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bf8c:	681b      	ldr	r3, [r3, #0]
 800bf8e:	6959      	ldr	r1, [r3, #20]
 800bf90:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bf94:	b29b      	uxth	r3, r3
 800bf96:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800bf9a:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800bf9e:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800bfa2:	6800      	ldr	r0, [r0, #0]
 800bfa4:	f000 fe36 	bl	800cc14 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800bfa8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bfac:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800bfb0:	681a      	ldr	r2, [r3, #0]
 800bfb2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bfb6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bfba:	681b      	ldr	r3, [r3, #0]
 800bfbc:	781b      	ldrb	r3, [r3, #0]
 800bfbe:	009b      	lsls	r3, r3, #2
 800bfc0:	4413      	add	r3, r2
 800bfc2:	881b      	ldrh	r3, [r3, #0]
 800bfc4:	b29b      	uxth	r3, r3
 800bfc6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800bfca:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800bfce:	817b      	strh	r3, [r7, #10]
 800bfd0:	897b      	ldrh	r3, [r7, #10]
 800bfd2:	f083 0310 	eor.w	r3, r3, #16
 800bfd6:	817b      	strh	r3, [r7, #10]
 800bfd8:	897b      	ldrh	r3, [r7, #10]
 800bfda:	f083 0320 	eor.w	r3, r3, #32
 800bfde:	817b      	strh	r3, [r7, #10]
 800bfe0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bfe4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800bfe8:	681a      	ldr	r2, [r3, #0]
 800bfea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bfee:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bff2:	681b      	ldr	r3, [r3, #0]
 800bff4:	781b      	ldrb	r3, [r3, #0]
 800bff6:	009b      	lsls	r3, r3, #2
 800bff8:	441a      	add	r2, r3
 800bffa:	897b      	ldrh	r3, [r7, #10]
 800bffc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c000:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c004:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c008:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c00c:	b29b      	uxth	r3, r3
 800c00e:	8013      	strh	r3, [r2, #0]
 800c010:	f000 bc9f 	b.w	800c952 <USB_EPStartXfer+0x1660>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800c014:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c018:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c01c:	681b      	ldr	r3, [r3, #0]
 800c01e:	7b1b      	ldrb	r3, [r3, #12]
 800c020:	2b00      	cmp	r3, #0
 800c022:	f040 80ae 	bne.w	800c182 <USB_EPStartXfer+0xe90>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800c026:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c02a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c02e:	681b      	ldr	r3, [r3, #0]
 800c030:	699a      	ldr	r2, [r3, #24]
 800c032:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c036:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c03a:	681b      	ldr	r3, [r3, #0]
 800c03c:	691b      	ldr	r3, [r3, #16]
 800c03e:	429a      	cmp	r2, r3
 800c040:	d917      	bls.n	800c072 <USB_EPStartXfer+0xd80>
      {
        len = ep->maxpacket;
 800c042:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c046:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c04a:	681b      	ldr	r3, [r3, #0]
 800c04c:	691b      	ldr	r3, [r3, #16]
 800c04e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len -= len;
 800c052:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c056:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c05a:	681b      	ldr	r3, [r3, #0]
 800c05c:	699a      	ldr	r2, [r3, #24]
 800c05e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c062:	1ad2      	subs	r2, r2, r3
 800c064:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c068:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c06c:	681b      	ldr	r3, [r3, #0]
 800c06e:	619a      	str	r2, [r3, #24]
 800c070:	e00e      	b.n	800c090 <USB_EPStartXfer+0xd9e>
      }
      else
      {
        len = ep->xfer_len;
 800c072:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c076:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c07a:	681b      	ldr	r3, [r3, #0]
 800c07c:	699b      	ldr	r3, [r3, #24]
 800c07e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len = 0U;
 800c082:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c086:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c08a:	681b      	ldr	r3, [r3, #0]
 800c08c:	2200      	movs	r2, #0
 800c08e:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800c090:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c094:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c098:	681b      	ldr	r3, [r3, #0]
 800c09a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800c09e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c0a2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c0a6:	681b      	ldr	r3, [r3, #0]
 800c0a8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c0ac:	b29b      	uxth	r3, r3
 800c0ae:	461a      	mov	r2, r3
 800c0b0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800c0b4:	4413      	add	r3, r2
 800c0b6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800c0ba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c0be:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c0c2:	681b      	ldr	r3, [r3, #0]
 800c0c4:	781b      	ldrb	r3, [r3, #0]
 800c0c6:	00da      	lsls	r2, r3, #3
 800c0c8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800c0cc:	4413      	add	r3, r2
 800c0ce:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800c0d2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800c0d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c0da:	2b3e      	cmp	r3, #62	; 0x3e
 800c0dc:	d91d      	bls.n	800c11a <USB_EPStartXfer+0xe28>
 800c0de:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c0e2:	095b      	lsrs	r3, r3, #5
 800c0e4:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800c0e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c0ec:	f003 031f 	and.w	r3, r3, #31
 800c0f0:	2b00      	cmp	r3, #0
 800c0f2:	d104      	bne.n	800c0fe <USB_EPStartXfer+0xe0c>
 800c0f4:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800c0f8:	3b01      	subs	r3, #1
 800c0fa:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800c0fe:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800c102:	b29b      	uxth	r3, r3
 800c104:	029b      	lsls	r3, r3, #10
 800c106:	b29b      	uxth	r3, r3
 800c108:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c10c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c110:	b29a      	uxth	r2, r3
 800c112:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800c116:	801a      	strh	r2, [r3, #0]
 800c118:	e3e1      	b.n	800c8de <USB_EPStartXfer+0x15ec>
 800c11a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c11e:	2b00      	cmp	r3, #0
 800c120:	d116      	bne.n	800c150 <USB_EPStartXfer+0xe5e>
 800c122:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800c126:	881b      	ldrh	r3, [r3, #0]
 800c128:	b29b      	uxth	r3, r3
 800c12a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800c12e:	b29a      	uxth	r2, r3
 800c130:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800c134:	801a      	strh	r2, [r3, #0]
 800c136:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800c13a:	881b      	ldrh	r3, [r3, #0]
 800c13c:	b29b      	uxth	r3, r3
 800c13e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c142:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c146:	b29a      	uxth	r2, r3
 800c148:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800c14c:	801a      	strh	r2, [r3, #0]
 800c14e:	e3c6      	b.n	800c8de <USB_EPStartXfer+0x15ec>
 800c150:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c154:	085b      	lsrs	r3, r3, #1
 800c156:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800c15a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c15e:	f003 0301 	and.w	r3, r3, #1
 800c162:	2b00      	cmp	r3, #0
 800c164:	d004      	beq.n	800c170 <USB_EPStartXfer+0xe7e>
 800c166:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800c16a:	3301      	adds	r3, #1
 800c16c:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800c170:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800c174:	b29b      	uxth	r3, r3
 800c176:	029b      	lsls	r3, r3, #10
 800c178:	b29a      	uxth	r2, r3
 800c17a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800c17e:	801a      	strh	r2, [r3, #0]
 800c180:	e3ad      	b.n	800c8de <USB_EPStartXfer+0x15ec>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800c182:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c186:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c18a:	681b      	ldr	r3, [r3, #0]
 800c18c:	78db      	ldrb	r3, [r3, #3]
 800c18e:	2b02      	cmp	r3, #2
 800c190:	f040 8200 	bne.w	800c594 <USB_EPStartXfer+0x12a2>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800c194:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c198:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c19c:	681b      	ldr	r3, [r3, #0]
 800c19e:	785b      	ldrb	r3, [r3, #1]
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	f040 8091 	bne.w	800c2c8 <USB_EPStartXfer+0xfd6>
 800c1a6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c1aa:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c1ae:	681b      	ldr	r3, [r3, #0]
 800c1b0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800c1b4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c1b8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c1bc:	681b      	ldr	r3, [r3, #0]
 800c1be:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c1c2:	b29b      	uxth	r3, r3
 800c1c4:	461a      	mov	r2, r3
 800c1c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800c1ca:	4413      	add	r3, r2
 800c1cc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800c1d0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c1d4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c1d8:	681b      	ldr	r3, [r3, #0]
 800c1da:	781b      	ldrb	r3, [r3, #0]
 800c1dc:	00da      	lsls	r2, r3, #3
 800c1de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800c1e2:	4413      	add	r3, r2
 800c1e4:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800c1e8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800c1ec:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c1f0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c1f4:	681b      	ldr	r3, [r3, #0]
 800c1f6:	691b      	ldr	r3, [r3, #16]
 800c1f8:	2b3e      	cmp	r3, #62	; 0x3e
 800c1fa:	d925      	bls.n	800c248 <USB_EPStartXfer+0xf56>
 800c1fc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c200:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c204:	681b      	ldr	r3, [r3, #0]
 800c206:	691b      	ldr	r3, [r3, #16]
 800c208:	095b      	lsrs	r3, r3, #5
 800c20a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800c20e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c212:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c216:	681b      	ldr	r3, [r3, #0]
 800c218:	691b      	ldr	r3, [r3, #16]
 800c21a:	f003 031f 	and.w	r3, r3, #31
 800c21e:	2b00      	cmp	r3, #0
 800c220:	d104      	bne.n	800c22c <USB_EPStartXfer+0xf3a>
 800c222:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c226:	3b01      	subs	r3, #1
 800c228:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800c22c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c230:	b29b      	uxth	r3, r3
 800c232:	029b      	lsls	r3, r3, #10
 800c234:	b29b      	uxth	r3, r3
 800c236:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c23a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c23e:	b29a      	uxth	r2, r3
 800c240:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800c244:	801a      	strh	r2, [r3, #0]
 800c246:	e074      	b.n	800c332 <USB_EPStartXfer+0x1040>
 800c248:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c24c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c250:	681b      	ldr	r3, [r3, #0]
 800c252:	691b      	ldr	r3, [r3, #16]
 800c254:	2b00      	cmp	r3, #0
 800c256:	d116      	bne.n	800c286 <USB_EPStartXfer+0xf94>
 800c258:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800c25c:	881b      	ldrh	r3, [r3, #0]
 800c25e:	b29b      	uxth	r3, r3
 800c260:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800c264:	b29a      	uxth	r2, r3
 800c266:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800c26a:	801a      	strh	r2, [r3, #0]
 800c26c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800c270:	881b      	ldrh	r3, [r3, #0]
 800c272:	b29b      	uxth	r3, r3
 800c274:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c278:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c27c:	b29a      	uxth	r2, r3
 800c27e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800c282:	801a      	strh	r2, [r3, #0]
 800c284:	e055      	b.n	800c332 <USB_EPStartXfer+0x1040>
 800c286:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c28a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c28e:	681b      	ldr	r3, [r3, #0]
 800c290:	691b      	ldr	r3, [r3, #16]
 800c292:	085b      	lsrs	r3, r3, #1
 800c294:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800c298:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c29c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c2a0:	681b      	ldr	r3, [r3, #0]
 800c2a2:	691b      	ldr	r3, [r3, #16]
 800c2a4:	f003 0301 	and.w	r3, r3, #1
 800c2a8:	2b00      	cmp	r3, #0
 800c2aa:	d004      	beq.n	800c2b6 <USB_EPStartXfer+0xfc4>
 800c2ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c2b0:	3301      	adds	r3, #1
 800c2b2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800c2b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c2ba:	b29b      	uxth	r3, r3
 800c2bc:	029b      	lsls	r3, r3, #10
 800c2be:	b29a      	uxth	r2, r3
 800c2c0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800c2c4:	801a      	strh	r2, [r3, #0]
 800c2c6:	e034      	b.n	800c332 <USB_EPStartXfer+0x1040>
 800c2c8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c2cc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c2d0:	681b      	ldr	r3, [r3, #0]
 800c2d2:	785b      	ldrb	r3, [r3, #1]
 800c2d4:	2b01      	cmp	r3, #1
 800c2d6:	d12c      	bne.n	800c332 <USB_EPStartXfer+0x1040>
 800c2d8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c2dc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c2e0:	681b      	ldr	r3, [r3, #0]
 800c2e2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800c2e6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c2ea:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c2ee:	681b      	ldr	r3, [r3, #0]
 800c2f0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c2f4:	b29b      	uxth	r3, r3
 800c2f6:	461a      	mov	r2, r3
 800c2f8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800c2fc:	4413      	add	r3, r2
 800c2fe:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800c302:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c306:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c30a:	681b      	ldr	r3, [r3, #0]
 800c30c:	781b      	ldrb	r3, [r3, #0]
 800c30e:	00da      	lsls	r2, r3, #3
 800c310:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800c314:	4413      	add	r3, r2
 800c316:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800c31a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800c31e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c322:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c326:	681b      	ldr	r3, [r3, #0]
 800c328:	691b      	ldr	r3, [r3, #16]
 800c32a:	b29a      	uxth	r2, r3
 800c32c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800c330:	801a      	strh	r2, [r3, #0]
 800c332:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c336:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c33a:	681b      	ldr	r3, [r3, #0]
 800c33c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800c340:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c344:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c348:	681b      	ldr	r3, [r3, #0]
 800c34a:	785b      	ldrb	r3, [r3, #1]
 800c34c:	2b00      	cmp	r3, #0
 800c34e:	f040 8091 	bne.w	800c474 <USB_EPStartXfer+0x1182>
 800c352:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c356:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c35a:	681b      	ldr	r3, [r3, #0]
 800c35c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800c360:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c364:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c368:	681b      	ldr	r3, [r3, #0]
 800c36a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c36e:	b29b      	uxth	r3, r3
 800c370:	461a      	mov	r2, r3
 800c372:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800c376:	4413      	add	r3, r2
 800c378:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800c37c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c380:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c384:	681b      	ldr	r3, [r3, #0]
 800c386:	781b      	ldrb	r3, [r3, #0]
 800c388:	00da      	lsls	r2, r3, #3
 800c38a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800c38e:	4413      	add	r3, r2
 800c390:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800c394:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800c398:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c39c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c3a0:	681b      	ldr	r3, [r3, #0]
 800c3a2:	691b      	ldr	r3, [r3, #16]
 800c3a4:	2b3e      	cmp	r3, #62	; 0x3e
 800c3a6:	d925      	bls.n	800c3f4 <USB_EPStartXfer+0x1102>
 800c3a8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c3ac:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c3b0:	681b      	ldr	r3, [r3, #0]
 800c3b2:	691b      	ldr	r3, [r3, #16]
 800c3b4:	095b      	lsrs	r3, r3, #5
 800c3b6:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800c3ba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c3be:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c3c2:	681b      	ldr	r3, [r3, #0]
 800c3c4:	691b      	ldr	r3, [r3, #16]
 800c3c6:	f003 031f 	and.w	r3, r3, #31
 800c3ca:	2b00      	cmp	r3, #0
 800c3cc:	d104      	bne.n	800c3d8 <USB_EPStartXfer+0x10e6>
 800c3ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c3d2:	3b01      	subs	r3, #1
 800c3d4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800c3d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c3dc:	b29b      	uxth	r3, r3
 800c3de:	029b      	lsls	r3, r3, #10
 800c3e0:	b29b      	uxth	r3, r3
 800c3e2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c3e6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c3ea:	b29a      	uxth	r2, r3
 800c3ec:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800c3f0:	801a      	strh	r2, [r3, #0]
 800c3f2:	e06d      	b.n	800c4d0 <USB_EPStartXfer+0x11de>
 800c3f4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c3f8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c3fc:	681b      	ldr	r3, [r3, #0]
 800c3fe:	691b      	ldr	r3, [r3, #16]
 800c400:	2b00      	cmp	r3, #0
 800c402:	d116      	bne.n	800c432 <USB_EPStartXfer+0x1140>
 800c404:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800c408:	881b      	ldrh	r3, [r3, #0]
 800c40a:	b29b      	uxth	r3, r3
 800c40c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800c410:	b29a      	uxth	r2, r3
 800c412:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800c416:	801a      	strh	r2, [r3, #0]
 800c418:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800c41c:	881b      	ldrh	r3, [r3, #0]
 800c41e:	b29b      	uxth	r3, r3
 800c420:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c424:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c428:	b29a      	uxth	r2, r3
 800c42a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800c42e:	801a      	strh	r2, [r3, #0]
 800c430:	e04e      	b.n	800c4d0 <USB_EPStartXfer+0x11de>
 800c432:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c436:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c43a:	681b      	ldr	r3, [r3, #0]
 800c43c:	691b      	ldr	r3, [r3, #16]
 800c43e:	085b      	lsrs	r3, r3, #1
 800c440:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800c444:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c448:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c44c:	681b      	ldr	r3, [r3, #0]
 800c44e:	691b      	ldr	r3, [r3, #16]
 800c450:	f003 0301 	and.w	r3, r3, #1
 800c454:	2b00      	cmp	r3, #0
 800c456:	d004      	beq.n	800c462 <USB_EPStartXfer+0x1170>
 800c458:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c45c:	3301      	adds	r3, #1
 800c45e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800c462:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c466:	b29b      	uxth	r3, r3
 800c468:	029b      	lsls	r3, r3, #10
 800c46a:	b29a      	uxth	r2, r3
 800c46c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800c470:	801a      	strh	r2, [r3, #0]
 800c472:	e02d      	b.n	800c4d0 <USB_EPStartXfer+0x11de>
 800c474:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c478:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c47c:	681b      	ldr	r3, [r3, #0]
 800c47e:	785b      	ldrb	r3, [r3, #1]
 800c480:	2b01      	cmp	r3, #1
 800c482:	d125      	bne.n	800c4d0 <USB_EPStartXfer+0x11de>
 800c484:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c488:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c48c:	681b      	ldr	r3, [r3, #0]
 800c48e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c492:	b29b      	uxth	r3, r3
 800c494:	461a      	mov	r2, r3
 800c496:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800c49a:	4413      	add	r3, r2
 800c49c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800c4a0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c4a4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c4a8:	681b      	ldr	r3, [r3, #0]
 800c4aa:	781b      	ldrb	r3, [r3, #0]
 800c4ac:	00da      	lsls	r2, r3, #3
 800c4ae:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800c4b2:	4413      	add	r3, r2
 800c4b4:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800c4b8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800c4bc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c4c0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c4c4:	681b      	ldr	r3, [r3, #0]
 800c4c6:	691b      	ldr	r3, [r3, #16]
 800c4c8:	b29a      	uxth	r2, r3
 800c4ca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800c4ce:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800c4d0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c4d4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c4d8:	681b      	ldr	r3, [r3, #0]
 800c4da:	69db      	ldr	r3, [r3, #28]
 800c4dc:	2b00      	cmp	r3, #0
 800c4de:	f000 81fe 	beq.w	800c8de <USB_EPStartXfer+0x15ec>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800c4e2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c4e6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c4ea:	681a      	ldr	r2, [r3, #0]
 800c4ec:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c4f0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c4f4:	681b      	ldr	r3, [r3, #0]
 800c4f6:	781b      	ldrb	r3, [r3, #0]
 800c4f8:	009b      	lsls	r3, r3, #2
 800c4fa:	4413      	add	r3, r2
 800c4fc:	881b      	ldrh	r3, [r3, #0]
 800c4fe:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800c502:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800c506:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	d005      	beq.n	800c51a <USB_EPStartXfer+0x1228>
 800c50e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800c512:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c516:	2b00      	cmp	r3, #0
 800c518:	d10d      	bne.n	800c536 <USB_EPStartXfer+0x1244>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800c51a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800c51e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800c522:	2b00      	cmp	r3, #0
 800c524:	f040 81db 	bne.w	800c8de <USB_EPStartXfer+0x15ec>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800c528:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800c52c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c530:	2b00      	cmp	r3, #0
 800c532:	f040 81d4 	bne.w	800c8de <USB_EPStartXfer+0x15ec>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800c536:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c53a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c53e:	681a      	ldr	r2, [r3, #0]
 800c540:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c544:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c548:	681b      	ldr	r3, [r3, #0]
 800c54a:	781b      	ldrb	r3, [r3, #0]
 800c54c:	009b      	lsls	r3, r3, #2
 800c54e:	4413      	add	r3, r2
 800c550:	881b      	ldrh	r3, [r3, #0]
 800c552:	b29b      	uxth	r3, r3
 800c554:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c558:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c55c:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 800c560:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c564:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c568:	681a      	ldr	r2, [r3, #0]
 800c56a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c56e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c572:	681b      	ldr	r3, [r3, #0]
 800c574:	781b      	ldrb	r3, [r3, #0]
 800c576:	009b      	lsls	r3, r3, #2
 800c578:	441a      	add	r2, r3
 800c57a:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 800c57e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c582:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c586:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c58a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800c58e:	b29b      	uxth	r3, r3
 800c590:	8013      	strh	r3, [r2, #0]
 800c592:	e1a4      	b.n	800c8de <USB_EPStartXfer+0x15ec>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800c594:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c598:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c59c:	681b      	ldr	r3, [r3, #0]
 800c59e:	78db      	ldrb	r3, [r3, #3]
 800c5a0:	2b01      	cmp	r3, #1
 800c5a2:	f040 819a 	bne.w	800c8da <USB_EPStartXfer+0x15e8>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 800c5a6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c5aa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c5ae:	681b      	ldr	r3, [r3, #0]
 800c5b0:	699a      	ldr	r2, [r3, #24]
 800c5b2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c5b6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c5ba:	681b      	ldr	r3, [r3, #0]
 800c5bc:	691b      	ldr	r3, [r3, #16]
 800c5be:	429a      	cmp	r2, r3
 800c5c0:	d917      	bls.n	800c5f2 <USB_EPStartXfer+0x1300>
        {
          len = ep->maxpacket;
 800c5c2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c5c6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c5ca:	681b      	ldr	r3, [r3, #0]
 800c5cc:	691b      	ldr	r3, [r3, #16]
 800c5ce:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len -= len;
 800c5d2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c5d6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c5da:	681b      	ldr	r3, [r3, #0]
 800c5dc:	699a      	ldr	r2, [r3, #24]
 800c5de:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c5e2:	1ad2      	subs	r2, r2, r3
 800c5e4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c5e8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c5ec:	681b      	ldr	r3, [r3, #0]
 800c5ee:	619a      	str	r2, [r3, #24]
 800c5f0:	e00e      	b.n	800c610 <USB_EPStartXfer+0x131e>
        }
        else
        {
          len = ep->xfer_len;
 800c5f2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c5f6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c5fa:	681b      	ldr	r3, [r3, #0]
 800c5fc:	699b      	ldr	r3, [r3, #24]
 800c5fe:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len = 0U;
 800c602:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c606:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c60a:	681b      	ldr	r3, [r3, #0]
 800c60c:	2200      	movs	r2, #0
 800c60e:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800c610:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c614:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c618:	681b      	ldr	r3, [r3, #0]
 800c61a:	785b      	ldrb	r3, [r3, #1]
 800c61c:	2b00      	cmp	r3, #0
 800c61e:	d178      	bne.n	800c712 <USB_EPStartXfer+0x1420>
 800c620:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c624:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c628:	681b      	ldr	r3, [r3, #0]
 800c62a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800c62e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c632:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c636:	681b      	ldr	r3, [r3, #0]
 800c638:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c63c:	b29b      	uxth	r3, r3
 800c63e:	461a      	mov	r2, r3
 800c640:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800c644:	4413      	add	r3, r2
 800c646:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800c64a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c64e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c652:	681b      	ldr	r3, [r3, #0]
 800c654:	781b      	ldrb	r3, [r3, #0]
 800c656:	00da      	lsls	r2, r3, #3
 800c658:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800c65c:	4413      	add	r3, r2
 800c65e:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800c662:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800c666:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c66a:	2b3e      	cmp	r3, #62	; 0x3e
 800c66c:	d91d      	bls.n	800c6aa <USB_EPStartXfer+0x13b8>
 800c66e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c672:	095b      	lsrs	r3, r3, #5
 800c674:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800c678:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c67c:	f003 031f 	and.w	r3, r3, #31
 800c680:	2b00      	cmp	r3, #0
 800c682:	d104      	bne.n	800c68e <USB_EPStartXfer+0x139c>
 800c684:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800c688:	3b01      	subs	r3, #1
 800c68a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800c68e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800c692:	b29b      	uxth	r3, r3
 800c694:	029b      	lsls	r3, r3, #10
 800c696:	b29b      	uxth	r3, r3
 800c698:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c69c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c6a0:	b29a      	uxth	r2, r3
 800c6a2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800c6a6:	801a      	strh	r2, [r3, #0]
 800c6a8:	e064      	b.n	800c774 <USB_EPStartXfer+0x1482>
 800c6aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c6ae:	2b00      	cmp	r3, #0
 800c6b0:	d116      	bne.n	800c6e0 <USB_EPStartXfer+0x13ee>
 800c6b2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800c6b6:	881b      	ldrh	r3, [r3, #0]
 800c6b8:	b29b      	uxth	r3, r3
 800c6ba:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800c6be:	b29a      	uxth	r2, r3
 800c6c0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800c6c4:	801a      	strh	r2, [r3, #0]
 800c6c6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800c6ca:	881b      	ldrh	r3, [r3, #0]
 800c6cc:	b29b      	uxth	r3, r3
 800c6ce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c6d2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c6d6:	b29a      	uxth	r2, r3
 800c6d8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800c6dc:	801a      	strh	r2, [r3, #0]
 800c6de:	e049      	b.n	800c774 <USB_EPStartXfer+0x1482>
 800c6e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c6e4:	085b      	lsrs	r3, r3, #1
 800c6e6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800c6ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c6ee:	f003 0301 	and.w	r3, r3, #1
 800c6f2:	2b00      	cmp	r3, #0
 800c6f4:	d004      	beq.n	800c700 <USB_EPStartXfer+0x140e>
 800c6f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800c6fa:	3301      	adds	r3, #1
 800c6fc:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800c700:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800c704:	b29b      	uxth	r3, r3
 800c706:	029b      	lsls	r3, r3, #10
 800c708:	b29a      	uxth	r2, r3
 800c70a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800c70e:	801a      	strh	r2, [r3, #0]
 800c710:	e030      	b.n	800c774 <USB_EPStartXfer+0x1482>
 800c712:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c716:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c71a:	681b      	ldr	r3, [r3, #0]
 800c71c:	785b      	ldrb	r3, [r3, #1]
 800c71e:	2b01      	cmp	r3, #1
 800c720:	d128      	bne.n	800c774 <USB_EPStartXfer+0x1482>
 800c722:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c726:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c72a:	681b      	ldr	r3, [r3, #0]
 800c72c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800c730:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c734:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c738:	681b      	ldr	r3, [r3, #0]
 800c73a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c73e:	b29b      	uxth	r3, r3
 800c740:	461a      	mov	r2, r3
 800c742:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800c746:	4413      	add	r3, r2
 800c748:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800c74c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c750:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c754:	681b      	ldr	r3, [r3, #0]
 800c756:	781b      	ldrb	r3, [r3, #0]
 800c758:	00da      	lsls	r2, r3, #3
 800c75a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800c75e:	4413      	add	r3, r2
 800c760:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800c764:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800c768:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c76c:	b29a      	uxth	r2, r3
 800c76e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800c772:	801a      	strh	r2, [r3, #0]
 800c774:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c778:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c77c:	681b      	ldr	r3, [r3, #0]
 800c77e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800c782:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c786:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c78a:	681b      	ldr	r3, [r3, #0]
 800c78c:	785b      	ldrb	r3, [r3, #1]
 800c78e:	2b00      	cmp	r3, #0
 800c790:	d178      	bne.n	800c884 <USB_EPStartXfer+0x1592>
 800c792:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c796:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c79a:	681b      	ldr	r3, [r3, #0]
 800c79c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800c7a0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c7a4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c7a8:	681b      	ldr	r3, [r3, #0]
 800c7aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c7ae:	b29b      	uxth	r3, r3
 800c7b0:	461a      	mov	r2, r3
 800c7b2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800c7b6:	4413      	add	r3, r2
 800c7b8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800c7bc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c7c0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c7c4:	681b      	ldr	r3, [r3, #0]
 800c7c6:	781b      	ldrb	r3, [r3, #0]
 800c7c8:	00da      	lsls	r2, r3, #3
 800c7ca:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800c7ce:	4413      	add	r3, r2
 800c7d0:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800c7d4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800c7d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c7dc:	2b3e      	cmp	r3, #62	; 0x3e
 800c7de:	d91d      	bls.n	800c81c <USB_EPStartXfer+0x152a>
 800c7e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c7e4:	095b      	lsrs	r3, r3, #5
 800c7e6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800c7ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c7ee:	f003 031f 	and.w	r3, r3, #31
 800c7f2:	2b00      	cmp	r3, #0
 800c7f4:	d104      	bne.n	800c800 <USB_EPStartXfer+0x150e>
 800c7f6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800c7fa:	3b01      	subs	r3, #1
 800c7fc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800c800:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800c804:	b29b      	uxth	r3, r3
 800c806:	029b      	lsls	r3, r3, #10
 800c808:	b29b      	uxth	r3, r3
 800c80a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c80e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c812:	b29a      	uxth	r2, r3
 800c814:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800c818:	801a      	strh	r2, [r3, #0]
 800c81a:	e060      	b.n	800c8de <USB_EPStartXfer+0x15ec>
 800c81c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c820:	2b00      	cmp	r3, #0
 800c822:	d116      	bne.n	800c852 <USB_EPStartXfer+0x1560>
 800c824:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800c828:	881b      	ldrh	r3, [r3, #0]
 800c82a:	b29b      	uxth	r3, r3
 800c82c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800c830:	b29a      	uxth	r2, r3
 800c832:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800c836:	801a      	strh	r2, [r3, #0]
 800c838:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800c83c:	881b      	ldrh	r3, [r3, #0]
 800c83e:	b29b      	uxth	r3, r3
 800c840:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c844:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c848:	b29a      	uxth	r2, r3
 800c84a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800c84e:	801a      	strh	r2, [r3, #0]
 800c850:	e045      	b.n	800c8de <USB_EPStartXfer+0x15ec>
 800c852:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c856:	085b      	lsrs	r3, r3, #1
 800c858:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800c85c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c860:	f003 0301 	and.w	r3, r3, #1
 800c864:	2b00      	cmp	r3, #0
 800c866:	d004      	beq.n	800c872 <USB_EPStartXfer+0x1580>
 800c868:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800c86c:	3301      	adds	r3, #1
 800c86e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800c872:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800c876:	b29b      	uxth	r3, r3
 800c878:	029b      	lsls	r3, r3, #10
 800c87a:	b29a      	uxth	r2, r3
 800c87c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800c880:	801a      	strh	r2, [r3, #0]
 800c882:	e02c      	b.n	800c8de <USB_EPStartXfer+0x15ec>
 800c884:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c888:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c88c:	681b      	ldr	r3, [r3, #0]
 800c88e:	785b      	ldrb	r3, [r3, #1]
 800c890:	2b01      	cmp	r3, #1
 800c892:	d124      	bne.n	800c8de <USB_EPStartXfer+0x15ec>
 800c894:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c898:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c89c:	681b      	ldr	r3, [r3, #0]
 800c89e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c8a2:	b29b      	uxth	r3, r3
 800c8a4:	461a      	mov	r2, r3
 800c8a6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800c8aa:	4413      	add	r3, r2
 800c8ac:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800c8b0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c8b4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c8b8:	681b      	ldr	r3, [r3, #0]
 800c8ba:	781b      	ldrb	r3, [r3, #0]
 800c8bc:	00da      	lsls	r2, r3, #3
 800c8be:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800c8c2:	4413      	add	r3, r2
 800c8c4:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800c8c8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800c8cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c8d0:	b29a      	uxth	r2, r3
 800c8d2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800c8d6:	801a      	strh	r2, [r3, #0]
 800c8d8:	e001      	b.n	800c8de <USB_EPStartXfer+0x15ec>
      }
      else
      {
        return HAL_ERROR;
 800c8da:	2301      	movs	r3, #1
 800c8dc:	e03a      	b.n	800c954 <USB_EPStartXfer+0x1662>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800c8de:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c8e2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c8e6:	681a      	ldr	r2, [r3, #0]
 800c8e8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c8ec:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c8f0:	681b      	ldr	r3, [r3, #0]
 800c8f2:	781b      	ldrb	r3, [r3, #0]
 800c8f4:	009b      	lsls	r3, r3, #2
 800c8f6:	4413      	add	r3, r2
 800c8f8:	881b      	ldrh	r3, [r3, #0]
 800c8fa:	b29b      	uxth	r3, r3
 800c8fc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800c900:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c904:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800c908:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800c90c:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800c910:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800c914:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800c918:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800c91c:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800c920:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c924:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c928:	681a      	ldr	r2, [r3, #0]
 800c92a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c92e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c932:	681b      	ldr	r3, [r3, #0]
 800c934:	781b      	ldrb	r3, [r3, #0]
 800c936:	009b      	lsls	r3, r3, #2
 800c938:	441a      	add	r2, r3
 800c93a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800c93e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c942:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c946:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c94a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c94e:	b29b      	uxth	r3, r3
 800c950:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800c952:	2300      	movs	r3, #0
}
 800c954:	4618      	mov	r0, r3
 800c956:	f507 7784 	add.w	r7, r7, #264	; 0x108
 800c95a:	46bd      	mov	sp, r7
 800c95c:	bd80      	pop	{r7, pc}

0800c95e <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800c95e:	b480      	push	{r7}
 800c960:	b085      	sub	sp, #20
 800c962:	af00      	add	r7, sp, #0
 800c964:	6078      	str	r0, [r7, #4]
 800c966:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800c968:	683b      	ldr	r3, [r7, #0]
 800c96a:	785b      	ldrb	r3, [r3, #1]
 800c96c:	2b00      	cmp	r3, #0
 800c96e:	d020      	beq.n	800c9b2 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800c970:	687a      	ldr	r2, [r7, #4]
 800c972:	683b      	ldr	r3, [r7, #0]
 800c974:	781b      	ldrb	r3, [r3, #0]
 800c976:	009b      	lsls	r3, r3, #2
 800c978:	4413      	add	r3, r2
 800c97a:	881b      	ldrh	r3, [r3, #0]
 800c97c:	b29b      	uxth	r3, r3
 800c97e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c982:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c986:	81bb      	strh	r3, [r7, #12]
 800c988:	89bb      	ldrh	r3, [r7, #12]
 800c98a:	f083 0310 	eor.w	r3, r3, #16
 800c98e:	81bb      	strh	r3, [r7, #12]
 800c990:	687a      	ldr	r2, [r7, #4]
 800c992:	683b      	ldr	r3, [r7, #0]
 800c994:	781b      	ldrb	r3, [r3, #0]
 800c996:	009b      	lsls	r3, r3, #2
 800c998:	441a      	add	r2, r3
 800c99a:	89bb      	ldrh	r3, [r7, #12]
 800c99c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c9a0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c9a4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c9a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c9ac:	b29b      	uxth	r3, r3
 800c9ae:	8013      	strh	r3, [r2, #0]
 800c9b0:	e01f      	b.n	800c9f2 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800c9b2:	687a      	ldr	r2, [r7, #4]
 800c9b4:	683b      	ldr	r3, [r7, #0]
 800c9b6:	781b      	ldrb	r3, [r3, #0]
 800c9b8:	009b      	lsls	r3, r3, #2
 800c9ba:	4413      	add	r3, r2
 800c9bc:	881b      	ldrh	r3, [r3, #0]
 800c9be:	b29b      	uxth	r3, r3
 800c9c0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800c9c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c9c8:	81fb      	strh	r3, [r7, #14]
 800c9ca:	89fb      	ldrh	r3, [r7, #14]
 800c9cc:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800c9d0:	81fb      	strh	r3, [r7, #14]
 800c9d2:	687a      	ldr	r2, [r7, #4]
 800c9d4:	683b      	ldr	r3, [r7, #0]
 800c9d6:	781b      	ldrb	r3, [r3, #0]
 800c9d8:	009b      	lsls	r3, r3, #2
 800c9da:	441a      	add	r2, r3
 800c9dc:	89fb      	ldrh	r3, [r7, #14]
 800c9de:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c9e2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c9e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c9ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c9ee:	b29b      	uxth	r3, r3
 800c9f0:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800c9f2:	2300      	movs	r3, #0
}
 800c9f4:	4618      	mov	r0, r3
 800c9f6:	3714      	adds	r7, #20
 800c9f8:	46bd      	mov	sp, r7
 800c9fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9fe:	4770      	bx	lr

0800ca00 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800ca00:	b480      	push	{r7}
 800ca02:	b087      	sub	sp, #28
 800ca04:	af00      	add	r7, sp, #0
 800ca06:	6078      	str	r0, [r7, #4]
 800ca08:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800ca0a:	683b      	ldr	r3, [r7, #0]
 800ca0c:	7b1b      	ldrb	r3, [r3, #12]
 800ca0e:	2b00      	cmp	r3, #0
 800ca10:	f040 809d 	bne.w	800cb4e <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 800ca14:	683b      	ldr	r3, [r7, #0]
 800ca16:	785b      	ldrb	r3, [r3, #1]
 800ca18:	2b00      	cmp	r3, #0
 800ca1a:	d04c      	beq.n	800cab6 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800ca1c:	687a      	ldr	r2, [r7, #4]
 800ca1e:	683b      	ldr	r3, [r7, #0]
 800ca20:	781b      	ldrb	r3, [r3, #0]
 800ca22:	009b      	lsls	r3, r3, #2
 800ca24:	4413      	add	r3, r2
 800ca26:	881b      	ldrh	r3, [r3, #0]
 800ca28:	823b      	strh	r3, [r7, #16]
 800ca2a:	8a3b      	ldrh	r3, [r7, #16]
 800ca2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ca30:	2b00      	cmp	r3, #0
 800ca32:	d01b      	beq.n	800ca6c <USB_EPClearStall+0x6c>
 800ca34:	687a      	ldr	r2, [r7, #4]
 800ca36:	683b      	ldr	r3, [r7, #0]
 800ca38:	781b      	ldrb	r3, [r3, #0]
 800ca3a:	009b      	lsls	r3, r3, #2
 800ca3c:	4413      	add	r3, r2
 800ca3e:	881b      	ldrh	r3, [r3, #0]
 800ca40:	b29b      	uxth	r3, r3
 800ca42:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ca46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ca4a:	81fb      	strh	r3, [r7, #14]
 800ca4c:	687a      	ldr	r2, [r7, #4]
 800ca4e:	683b      	ldr	r3, [r7, #0]
 800ca50:	781b      	ldrb	r3, [r3, #0]
 800ca52:	009b      	lsls	r3, r3, #2
 800ca54:	441a      	add	r2, r3
 800ca56:	89fb      	ldrh	r3, [r7, #14]
 800ca58:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ca5c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ca60:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ca64:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800ca68:	b29b      	uxth	r3, r3
 800ca6a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800ca6c:	683b      	ldr	r3, [r7, #0]
 800ca6e:	78db      	ldrb	r3, [r3, #3]
 800ca70:	2b01      	cmp	r3, #1
 800ca72:	d06c      	beq.n	800cb4e <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800ca74:	687a      	ldr	r2, [r7, #4]
 800ca76:	683b      	ldr	r3, [r7, #0]
 800ca78:	781b      	ldrb	r3, [r3, #0]
 800ca7a:	009b      	lsls	r3, r3, #2
 800ca7c:	4413      	add	r3, r2
 800ca7e:	881b      	ldrh	r3, [r3, #0]
 800ca80:	b29b      	uxth	r3, r3
 800ca82:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ca86:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ca8a:	81bb      	strh	r3, [r7, #12]
 800ca8c:	89bb      	ldrh	r3, [r7, #12]
 800ca8e:	f083 0320 	eor.w	r3, r3, #32
 800ca92:	81bb      	strh	r3, [r7, #12]
 800ca94:	687a      	ldr	r2, [r7, #4]
 800ca96:	683b      	ldr	r3, [r7, #0]
 800ca98:	781b      	ldrb	r3, [r3, #0]
 800ca9a:	009b      	lsls	r3, r3, #2
 800ca9c:	441a      	add	r2, r3
 800ca9e:	89bb      	ldrh	r3, [r7, #12]
 800caa0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800caa4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800caa8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800caac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cab0:	b29b      	uxth	r3, r3
 800cab2:	8013      	strh	r3, [r2, #0]
 800cab4:	e04b      	b.n	800cb4e <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800cab6:	687a      	ldr	r2, [r7, #4]
 800cab8:	683b      	ldr	r3, [r7, #0]
 800caba:	781b      	ldrb	r3, [r3, #0]
 800cabc:	009b      	lsls	r3, r3, #2
 800cabe:	4413      	add	r3, r2
 800cac0:	881b      	ldrh	r3, [r3, #0]
 800cac2:	82fb      	strh	r3, [r7, #22]
 800cac4:	8afb      	ldrh	r3, [r7, #22]
 800cac6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800caca:	2b00      	cmp	r3, #0
 800cacc:	d01b      	beq.n	800cb06 <USB_EPClearStall+0x106>
 800cace:	687a      	ldr	r2, [r7, #4]
 800cad0:	683b      	ldr	r3, [r7, #0]
 800cad2:	781b      	ldrb	r3, [r3, #0]
 800cad4:	009b      	lsls	r3, r3, #2
 800cad6:	4413      	add	r3, r2
 800cad8:	881b      	ldrh	r3, [r3, #0]
 800cada:	b29b      	uxth	r3, r3
 800cadc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800cae0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cae4:	82bb      	strh	r3, [r7, #20]
 800cae6:	687a      	ldr	r2, [r7, #4]
 800cae8:	683b      	ldr	r3, [r7, #0]
 800caea:	781b      	ldrb	r3, [r3, #0]
 800caec:	009b      	lsls	r3, r3, #2
 800caee:	441a      	add	r2, r3
 800caf0:	8abb      	ldrh	r3, [r7, #20]
 800caf2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800caf6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800cafa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800cafe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cb02:	b29b      	uxth	r3, r3
 800cb04:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800cb06:	687a      	ldr	r2, [r7, #4]
 800cb08:	683b      	ldr	r3, [r7, #0]
 800cb0a:	781b      	ldrb	r3, [r3, #0]
 800cb0c:	009b      	lsls	r3, r3, #2
 800cb0e:	4413      	add	r3, r2
 800cb10:	881b      	ldrh	r3, [r3, #0]
 800cb12:	b29b      	uxth	r3, r3
 800cb14:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800cb18:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cb1c:	827b      	strh	r3, [r7, #18]
 800cb1e:	8a7b      	ldrh	r3, [r7, #18]
 800cb20:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800cb24:	827b      	strh	r3, [r7, #18]
 800cb26:	8a7b      	ldrh	r3, [r7, #18]
 800cb28:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800cb2c:	827b      	strh	r3, [r7, #18]
 800cb2e:	687a      	ldr	r2, [r7, #4]
 800cb30:	683b      	ldr	r3, [r7, #0]
 800cb32:	781b      	ldrb	r3, [r3, #0]
 800cb34:	009b      	lsls	r3, r3, #2
 800cb36:	441a      	add	r2, r3
 800cb38:	8a7b      	ldrh	r3, [r7, #18]
 800cb3a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800cb3e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800cb42:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800cb46:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cb4a:	b29b      	uxth	r3, r3
 800cb4c:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800cb4e:	2300      	movs	r3, #0
}
 800cb50:	4618      	mov	r0, r3
 800cb52:	371c      	adds	r7, #28
 800cb54:	46bd      	mov	sp, r7
 800cb56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb5a:	4770      	bx	lr

0800cb5c <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800cb5c:	b480      	push	{r7}
 800cb5e:	b083      	sub	sp, #12
 800cb60:	af00      	add	r7, sp, #0
 800cb62:	6078      	str	r0, [r7, #4]
 800cb64:	460b      	mov	r3, r1
 800cb66:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800cb68:	78fb      	ldrb	r3, [r7, #3]
 800cb6a:	2b00      	cmp	r3, #0
 800cb6c:	d103      	bne.n	800cb76 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800cb6e:	687b      	ldr	r3, [r7, #4]
 800cb70:	2280      	movs	r2, #128	; 0x80
 800cb72:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 800cb76:	2300      	movs	r3, #0
}
 800cb78:	4618      	mov	r0, r3
 800cb7a:	370c      	adds	r7, #12
 800cb7c:	46bd      	mov	sp, r7
 800cb7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb82:	4770      	bx	lr

0800cb84 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800cb84:	b480      	push	{r7}
 800cb86:	b083      	sub	sp, #12
 800cb88:	af00      	add	r7, sp, #0
 800cb8a:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800cb92:	b29b      	uxth	r3, r3
 800cb94:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cb98:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cb9c:	b29a      	uxth	r2, r3
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  return HAL_OK;
 800cba4:	2300      	movs	r3, #0
}
 800cba6:	4618      	mov	r0, r3
 800cba8:	370c      	adds	r7, #12
 800cbaa:	46bd      	mov	sp, r7
 800cbac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbb0:	4770      	bx	lr

0800cbb2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 800cbb2:	b480      	push	{r7}
 800cbb4:	b083      	sub	sp, #12
 800cbb6:	af00      	add	r7, sp, #0
 800cbb8:	6078      	str	r0, [r7, #4]
  /* Disable DP Pull-Up bit to disconnect the Internal PU resistor on USB DP line */
  USBx->BCDR &= (uint16_t)(~(USB_BCDR_DPPU));
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800cbc0:	b29b      	uxth	r3, r3
 800cbc2:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800cbc6:	b29a      	uxth	r2, r3
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  return HAL_OK;
 800cbce:	2300      	movs	r3, #0
}
 800cbd0:	4618      	mov	r0, r3
 800cbd2:	370c      	adds	r7, #12
 800cbd4:	46bd      	mov	sp, r7
 800cbd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbda:	4770      	bx	lr

0800cbdc <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 800cbdc:	b480      	push	{r7}
 800cbde:	b085      	sub	sp, #20
 800cbe0:	af00      	add	r7, sp, #0
 800cbe2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800cbea:	b29b      	uxth	r3, r3
 800cbec:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800cbee:	68fb      	ldr	r3, [r7, #12]
}
 800cbf0:	4618      	mov	r0, r3
 800cbf2:	3714      	adds	r7, #20
 800cbf4:	46bd      	mov	sp, r7
 800cbf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbfa:	4770      	bx	lr

0800cbfc <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 800cbfc:	b480      	push	{r7}
 800cbfe:	b083      	sub	sp, #12
 800cc00:	af00      	add	r7, sp, #0
 800cc02:	6078      	str	r0, [r7, #4]
 800cc04:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800cc06:	2300      	movs	r3, #0
}
 800cc08:	4618      	mov	r0, r3
 800cc0a:	370c      	adds	r7, #12
 800cc0c:	46bd      	mov	sp, r7
 800cc0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc12:	4770      	bx	lr

0800cc14 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800cc14:	b480      	push	{r7}
 800cc16:	b08b      	sub	sp, #44	; 0x2c
 800cc18:	af00      	add	r7, sp, #0
 800cc1a:	60f8      	str	r0, [r7, #12]
 800cc1c:	60b9      	str	r1, [r7, #8]
 800cc1e:	4611      	mov	r1, r2
 800cc20:	461a      	mov	r2, r3
 800cc22:	460b      	mov	r3, r1
 800cc24:	80fb      	strh	r3, [r7, #6]
 800cc26:	4613      	mov	r3, r2
 800cc28:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800cc2a:	88bb      	ldrh	r3, [r7, #4]
 800cc2c:	3301      	adds	r3, #1
 800cc2e:	085b      	lsrs	r3, r3, #1
 800cc30:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800cc32:	68fb      	ldr	r3, [r7, #12]
 800cc34:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800cc36:	68bb      	ldr	r3, [r7, #8]
 800cc38:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800cc3a:	88fa      	ldrh	r2, [r7, #6]
 800cc3c:	697b      	ldr	r3, [r7, #20]
 800cc3e:	4413      	add	r3, r2
 800cc40:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800cc44:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800cc46:	69bb      	ldr	r3, [r7, #24]
 800cc48:	627b      	str	r3, [r7, #36]	; 0x24
 800cc4a:	e01b      	b.n	800cc84 <USB_WritePMA+0x70>
  {
    WrVal = pBuf[0];
 800cc4c:	69fb      	ldr	r3, [r7, #28]
 800cc4e:	781b      	ldrb	r3, [r3, #0]
 800cc50:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800cc52:	69fb      	ldr	r3, [r7, #28]
 800cc54:	3301      	adds	r3, #1
 800cc56:	781b      	ldrb	r3, [r3, #0]
 800cc58:	021b      	lsls	r3, r3, #8
 800cc5a:	b21a      	sxth	r2, r3
 800cc5c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800cc60:	4313      	orrs	r3, r2
 800cc62:	b21b      	sxth	r3, r3
 800cc64:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800cc66:	6a3b      	ldr	r3, [r7, #32]
 800cc68:	8a7a      	ldrh	r2, [r7, #18]
 800cc6a:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800cc6c:	6a3b      	ldr	r3, [r7, #32]
 800cc6e:	3302      	adds	r3, #2
 800cc70:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800cc72:	69fb      	ldr	r3, [r7, #28]
 800cc74:	3301      	adds	r3, #1
 800cc76:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800cc78:	69fb      	ldr	r3, [r7, #28]
 800cc7a:	3301      	adds	r3, #1
 800cc7c:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800cc7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc80:	3b01      	subs	r3, #1
 800cc82:	627b      	str	r3, [r7, #36]	; 0x24
 800cc84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc86:	2b00      	cmp	r3, #0
 800cc88:	d1e0      	bne.n	800cc4c <USB_WritePMA+0x38>
  }
}
 800cc8a:	bf00      	nop
 800cc8c:	bf00      	nop
 800cc8e:	372c      	adds	r7, #44	; 0x2c
 800cc90:	46bd      	mov	sp, r7
 800cc92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc96:	4770      	bx	lr

0800cc98 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800cc98:	b480      	push	{r7}
 800cc9a:	b08b      	sub	sp, #44	; 0x2c
 800cc9c:	af00      	add	r7, sp, #0
 800cc9e:	60f8      	str	r0, [r7, #12]
 800cca0:	60b9      	str	r1, [r7, #8]
 800cca2:	4611      	mov	r1, r2
 800cca4:	461a      	mov	r2, r3
 800cca6:	460b      	mov	r3, r1
 800cca8:	80fb      	strh	r3, [r7, #6]
 800ccaa:	4613      	mov	r3, r2
 800ccac:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800ccae:	88bb      	ldrh	r3, [r7, #4]
 800ccb0:	085b      	lsrs	r3, r3, #1
 800ccb2:	b29b      	uxth	r3, r3
 800ccb4:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800ccb6:	68fb      	ldr	r3, [r7, #12]
 800ccb8:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800ccba:	68bb      	ldr	r3, [r7, #8]
 800ccbc:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800ccbe:	88fa      	ldrh	r2, [r7, #6]
 800ccc0:	697b      	ldr	r3, [r7, #20]
 800ccc2:	4413      	add	r3, r2
 800ccc4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ccc8:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800ccca:	69bb      	ldr	r3, [r7, #24]
 800cccc:	627b      	str	r3, [r7, #36]	; 0x24
 800ccce:	e018      	b.n	800cd02 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800ccd0:	6a3b      	ldr	r3, [r7, #32]
 800ccd2:	881b      	ldrh	r3, [r3, #0]
 800ccd4:	b29b      	uxth	r3, r3
 800ccd6:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800ccd8:	6a3b      	ldr	r3, [r7, #32]
 800ccda:	3302      	adds	r3, #2
 800ccdc:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800ccde:	693b      	ldr	r3, [r7, #16]
 800cce0:	b2da      	uxtb	r2, r3
 800cce2:	69fb      	ldr	r3, [r7, #28]
 800cce4:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800cce6:	69fb      	ldr	r3, [r7, #28]
 800cce8:	3301      	adds	r3, #1
 800ccea:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800ccec:	693b      	ldr	r3, [r7, #16]
 800ccee:	0a1b      	lsrs	r3, r3, #8
 800ccf0:	b2da      	uxtb	r2, r3
 800ccf2:	69fb      	ldr	r3, [r7, #28]
 800ccf4:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800ccf6:	69fb      	ldr	r3, [r7, #28]
 800ccf8:	3301      	adds	r3, #1
 800ccfa:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800ccfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ccfe:	3b01      	subs	r3, #1
 800cd00:	627b      	str	r3, [r7, #36]	; 0x24
 800cd02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cd04:	2b00      	cmp	r3, #0
 800cd06:	d1e3      	bne.n	800ccd0 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800cd08:	88bb      	ldrh	r3, [r7, #4]
 800cd0a:	f003 0301 	and.w	r3, r3, #1
 800cd0e:	b29b      	uxth	r3, r3
 800cd10:	2b00      	cmp	r3, #0
 800cd12:	d007      	beq.n	800cd24 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800cd14:	6a3b      	ldr	r3, [r7, #32]
 800cd16:	881b      	ldrh	r3, [r3, #0]
 800cd18:	b29b      	uxth	r3, r3
 800cd1a:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800cd1c:	693b      	ldr	r3, [r7, #16]
 800cd1e:	b2da      	uxtb	r2, r3
 800cd20:	69fb      	ldr	r3, [r7, #28]
 800cd22:	701a      	strb	r2, [r3, #0]
  }
}
 800cd24:	bf00      	nop
 800cd26:	372c      	adds	r7, #44	; 0x2c
 800cd28:	46bd      	mov	sp, r7
 800cd2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd2e:	4770      	bx	lr

0800cd30 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800cd30:	b580      	push	{r7, lr}
 800cd32:	b084      	sub	sp, #16
 800cd34:	af00      	add	r7, sp, #0
 800cd36:	6078      	str	r0, [r7, #4]
 800cd38:	460b      	mov	r3, r1
 800cd3a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800cd3c:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800cd40:	f002 f99c 	bl	800f07c <USBD_static_malloc>
 800cd44:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800cd46:	68fb      	ldr	r3, [r7, #12]
 800cd48:	2b00      	cmp	r3, #0
 800cd4a:	d105      	bne.n	800cd58 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	2200      	movs	r2, #0
 800cd50:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 800cd54:	2302      	movs	r3, #2
 800cd56:	e066      	b.n	800ce26 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	68fa      	ldr	r2, [r7, #12]
 800cd5c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	7c1b      	ldrb	r3, [r3, #16]
 800cd64:	2b00      	cmp	r3, #0
 800cd66:	d119      	bne.n	800cd9c <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800cd68:	f44f 7300 	mov.w	r3, #512	; 0x200
 800cd6c:	2202      	movs	r2, #2
 800cd6e:	2181      	movs	r1, #129	; 0x81
 800cd70:	6878      	ldr	r0, [r7, #4]
 800cd72:	f001 ff85 	bl	800ec80 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	2201      	movs	r2, #1
 800cd7a:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800cd7c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800cd80:	2202      	movs	r2, #2
 800cd82:	2101      	movs	r1, #1
 800cd84:	6878      	ldr	r0, [r7, #4]
 800cd86:	f001 ff7b 	bl	800ec80 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	2201      	movs	r2, #1
 800cd8e:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	2210      	movs	r2, #16
 800cd96:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 800cd9a:	e016      	b.n	800cdca <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800cd9c:	2340      	movs	r3, #64	; 0x40
 800cd9e:	2202      	movs	r2, #2
 800cda0:	2181      	movs	r1, #129	; 0x81
 800cda2:	6878      	ldr	r0, [r7, #4]
 800cda4:	f001 ff6c 	bl	800ec80 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	2201      	movs	r2, #1
 800cdac:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800cdae:	2340      	movs	r3, #64	; 0x40
 800cdb0:	2202      	movs	r2, #2
 800cdb2:	2101      	movs	r1, #1
 800cdb4:	6878      	ldr	r0, [r7, #4]
 800cdb6:	f001 ff63 	bl	800ec80 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	2201      	movs	r2, #1
 800cdbe:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800cdc2:	687b      	ldr	r3, [r7, #4]
 800cdc4:	2210      	movs	r2, #16
 800cdc6:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800cdca:	2308      	movs	r3, #8
 800cdcc:	2203      	movs	r2, #3
 800cdce:	2182      	movs	r1, #130	; 0x82
 800cdd0:	6878      	ldr	r0, [r7, #4]
 800cdd2:	f001 ff55 	bl	800ec80 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	2201      	movs	r2, #1
 800cdda:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800cde4:	681b      	ldr	r3, [r3, #0]
 800cde6:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800cde8:	68fb      	ldr	r3, [r7, #12]
 800cdea:	2200      	movs	r2, #0
 800cdec:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800cdf0:	68fb      	ldr	r3, [r7, #12]
 800cdf2:	2200      	movs	r2, #0
 800cdf4:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	7c1b      	ldrb	r3, [r3, #16]
 800cdfc:	2b00      	cmp	r3, #0
 800cdfe:	d109      	bne.n	800ce14 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800ce00:	68fb      	ldr	r3, [r7, #12]
 800ce02:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800ce06:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ce0a:	2101      	movs	r1, #1
 800ce0c:	6878      	ldr	r0, [r7, #4]
 800ce0e:	f002 f8b3 	bl	800ef78 <USBD_LL_PrepareReceive>
 800ce12:	e007      	b.n	800ce24 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800ce14:	68fb      	ldr	r3, [r7, #12]
 800ce16:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800ce1a:	2340      	movs	r3, #64	; 0x40
 800ce1c:	2101      	movs	r1, #1
 800ce1e:	6878      	ldr	r0, [r7, #4]
 800ce20:	f002 f8aa 	bl	800ef78 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800ce24:	2300      	movs	r3, #0
}
 800ce26:	4618      	mov	r0, r3
 800ce28:	3710      	adds	r7, #16
 800ce2a:	46bd      	mov	sp, r7
 800ce2c:	bd80      	pop	{r7, pc}

0800ce2e <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ce2e:	b580      	push	{r7, lr}
 800ce30:	b082      	sub	sp, #8
 800ce32:	af00      	add	r7, sp, #0
 800ce34:	6078      	str	r0, [r7, #4]
 800ce36:	460b      	mov	r3, r1
 800ce38:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800ce3a:	2181      	movs	r1, #129	; 0x81
 800ce3c:	6878      	ldr	r0, [r7, #4]
 800ce3e:	f001 ff5d 	bl	800ecfc <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800ce42:	687b      	ldr	r3, [r7, #4]
 800ce44:	2200      	movs	r2, #0
 800ce46:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800ce48:	2101      	movs	r1, #1
 800ce4a:	6878      	ldr	r0, [r7, #4]
 800ce4c:	f001 ff56 	bl	800ecfc <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	2200      	movs	r2, #0
 800ce54:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800ce58:	2182      	movs	r1, #130	; 0x82
 800ce5a:	6878      	ldr	r0, [r7, #4]
 800ce5c:	f001 ff4e 	bl	800ecfc <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	2200      	movs	r2, #0
 800ce64:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800ce68:	687b      	ldr	r3, [r7, #4]
 800ce6a:	2200      	movs	r2, #0
 800ce6c:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800ce70:	687b      	ldr	r3, [r7, #4]
 800ce72:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ce76:	2b00      	cmp	r3, #0
 800ce78:	d00e      	beq.n	800ce98 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800ce7a:	687b      	ldr	r3, [r7, #4]
 800ce7c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ce80:	685b      	ldr	r3, [r3, #4]
 800ce82:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ce8a:	4618      	mov	r0, r3
 800ce8c:	f002 f904 	bl	800f098 <USBD_static_free>
    pdev->pClassData = NULL;
 800ce90:	687b      	ldr	r3, [r7, #4]
 800ce92:	2200      	movs	r2, #0
 800ce94:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800ce98:	2300      	movs	r3, #0
}
 800ce9a:	4618      	mov	r0, r3
 800ce9c:	3708      	adds	r7, #8
 800ce9e:	46bd      	mov	sp, r7
 800cea0:	bd80      	pop	{r7, pc}
	...

0800cea4 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800cea4:	b580      	push	{r7, lr}
 800cea6:	b086      	sub	sp, #24
 800cea8:	af00      	add	r7, sp, #0
 800ceaa:	6078      	str	r0, [r7, #4]
 800ceac:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800ceae:	687b      	ldr	r3, [r7, #4]
 800ceb0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ceb4:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800ceb6:	2300      	movs	r3, #0
 800ceb8:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800ceba:	2300      	movs	r3, #0
 800cebc:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800cebe:	2300      	movs	r3, #0
 800cec0:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800cec2:	693b      	ldr	r3, [r7, #16]
 800cec4:	2b00      	cmp	r3, #0
 800cec6:	d101      	bne.n	800cecc <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800cec8:	2303      	movs	r3, #3
 800ceca:	e0af      	b.n	800d02c <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800cecc:	683b      	ldr	r3, [r7, #0]
 800cece:	781b      	ldrb	r3, [r3, #0]
 800ced0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ced4:	2b00      	cmp	r3, #0
 800ced6:	d03f      	beq.n	800cf58 <USBD_CDC_Setup+0xb4>
 800ced8:	2b20      	cmp	r3, #32
 800ceda:	f040 809f 	bne.w	800d01c <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800cede:	683b      	ldr	r3, [r7, #0]
 800cee0:	88db      	ldrh	r3, [r3, #6]
 800cee2:	2b00      	cmp	r3, #0
 800cee4:	d02e      	beq.n	800cf44 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800cee6:	683b      	ldr	r3, [r7, #0]
 800cee8:	781b      	ldrb	r3, [r3, #0]
 800ceea:	b25b      	sxtb	r3, r3
 800ceec:	2b00      	cmp	r3, #0
 800ceee:	da16      	bge.n	800cf1e <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800cef6:	689b      	ldr	r3, [r3, #8]
 800cef8:	683a      	ldr	r2, [r7, #0]
 800cefa:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800cefc:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800cefe:	683a      	ldr	r2, [r7, #0]
 800cf00:	88d2      	ldrh	r2, [r2, #6]
 800cf02:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800cf04:	683b      	ldr	r3, [r7, #0]
 800cf06:	88db      	ldrh	r3, [r3, #6]
 800cf08:	2b07      	cmp	r3, #7
 800cf0a:	bf28      	it	cs
 800cf0c:	2307      	movcs	r3, #7
 800cf0e:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800cf10:	693b      	ldr	r3, [r7, #16]
 800cf12:	89fa      	ldrh	r2, [r7, #14]
 800cf14:	4619      	mov	r1, r3
 800cf16:	6878      	ldr	r0, [r7, #4]
 800cf18:	f001 fa9f 	bl	800e45a <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800cf1c:	e085      	b.n	800d02a <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800cf1e:	683b      	ldr	r3, [r7, #0]
 800cf20:	785a      	ldrb	r2, [r3, #1]
 800cf22:	693b      	ldr	r3, [r7, #16]
 800cf24:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800cf28:	683b      	ldr	r3, [r7, #0]
 800cf2a:	88db      	ldrh	r3, [r3, #6]
 800cf2c:	b2da      	uxtb	r2, r3
 800cf2e:	693b      	ldr	r3, [r7, #16]
 800cf30:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800cf34:	6939      	ldr	r1, [r7, #16]
 800cf36:	683b      	ldr	r3, [r7, #0]
 800cf38:	88db      	ldrh	r3, [r3, #6]
 800cf3a:	461a      	mov	r2, r3
 800cf3c:	6878      	ldr	r0, [r7, #4]
 800cf3e:	f001 fab8 	bl	800e4b2 <USBD_CtlPrepareRx>
      break;
 800cf42:	e072      	b.n	800d02a <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800cf44:	687b      	ldr	r3, [r7, #4]
 800cf46:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800cf4a:	689b      	ldr	r3, [r3, #8]
 800cf4c:	683a      	ldr	r2, [r7, #0]
 800cf4e:	7850      	ldrb	r0, [r2, #1]
 800cf50:	2200      	movs	r2, #0
 800cf52:	6839      	ldr	r1, [r7, #0]
 800cf54:	4798      	blx	r3
      break;
 800cf56:	e068      	b.n	800d02a <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800cf58:	683b      	ldr	r3, [r7, #0]
 800cf5a:	785b      	ldrb	r3, [r3, #1]
 800cf5c:	2b0b      	cmp	r3, #11
 800cf5e:	d852      	bhi.n	800d006 <USBD_CDC_Setup+0x162>
 800cf60:	a201      	add	r2, pc, #4	; (adr r2, 800cf68 <USBD_CDC_Setup+0xc4>)
 800cf62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cf66:	bf00      	nop
 800cf68:	0800cf99 	.word	0x0800cf99
 800cf6c:	0800d015 	.word	0x0800d015
 800cf70:	0800d007 	.word	0x0800d007
 800cf74:	0800d007 	.word	0x0800d007
 800cf78:	0800d007 	.word	0x0800d007
 800cf7c:	0800d007 	.word	0x0800d007
 800cf80:	0800d007 	.word	0x0800d007
 800cf84:	0800d007 	.word	0x0800d007
 800cf88:	0800d007 	.word	0x0800d007
 800cf8c:	0800d007 	.word	0x0800d007
 800cf90:	0800cfc3 	.word	0x0800cfc3
 800cf94:	0800cfed 	.word	0x0800cfed
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cf98:	687b      	ldr	r3, [r7, #4]
 800cf9a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cf9e:	b2db      	uxtb	r3, r3
 800cfa0:	2b03      	cmp	r3, #3
 800cfa2:	d107      	bne.n	800cfb4 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800cfa4:	f107 030a 	add.w	r3, r7, #10
 800cfa8:	2202      	movs	r2, #2
 800cfaa:	4619      	mov	r1, r3
 800cfac:	6878      	ldr	r0, [r7, #4]
 800cfae:	f001 fa54 	bl	800e45a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800cfb2:	e032      	b.n	800d01a <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800cfb4:	6839      	ldr	r1, [r7, #0]
 800cfb6:	6878      	ldr	r0, [r7, #4]
 800cfb8:	f001 f9de 	bl	800e378 <USBD_CtlError>
            ret = USBD_FAIL;
 800cfbc:	2303      	movs	r3, #3
 800cfbe:	75fb      	strb	r3, [r7, #23]
          break;
 800cfc0:	e02b      	b.n	800d01a <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cfc2:	687b      	ldr	r3, [r7, #4]
 800cfc4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cfc8:	b2db      	uxtb	r3, r3
 800cfca:	2b03      	cmp	r3, #3
 800cfcc:	d107      	bne.n	800cfde <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800cfce:	f107 030d 	add.w	r3, r7, #13
 800cfd2:	2201      	movs	r2, #1
 800cfd4:	4619      	mov	r1, r3
 800cfd6:	6878      	ldr	r0, [r7, #4]
 800cfd8:	f001 fa3f 	bl	800e45a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800cfdc:	e01d      	b.n	800d01a <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800cfde:	6839      	ldr	r1, [r7, #0]
 800cfe0:	6878      	ldr	r0, [r7, #4]
 800cfe2:	f001 f9c9 	bl	800e378 <USBD_CtlError>
            ret = USBD_FAIL;
 800cfe6:	2303      	movs	r3, #3
 800cfe8:	75fb      	strb	r3, [r7, #23]
          break;
 800cfea:	e016      	b.n	800d01a <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cff2:	b2db      	uxtb	r3, r3
 800cff4:	2b03      	cmp	r3, #3
 800cff6:	d00f      	beq.n	800d018 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800cff8:	6839      	ldr	r1, [r7, #0]
 800cffa:	6878      	ldr	r0, [r7, #4]
 800cffc:	f001 f9bc 	bl	800e378 <USBD_CtlError>
            ret = USBD_FAIL;
 800d000:	2303      	movs	r3, #3
 800d002:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800d004:	e008      	b.n	800d018 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800d006:	6839      	ldr	r1, [r7, #0]
 800d008:	6878      	ldr	r0, [r7, #4]
 800d00a:	f001 f9b5 	bl	800e378 <USBD_CtlError>
          ret = USBD_FAIL;
 800d00e:	2303      	movs	r3, #3
 800d010:	75fb      	strb	r3, [r7, #23]
          break;
 800d012:	e002      	b.n	800d01a <USBD_CDC_Setup+0x176>
          break;
 800d014:	bf00      	nop
 800d016:	e008      	b.n	800d02a <USBD_CDC_Setup+0x186>
          break;
 800d018:	bf00      	nop
      }
      break;
 800d01a:	e006      	b.n	800d02a <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800d01c:	6839      	ldr	r1, [r7, #0]
 800d01e:	6878      	ldr	r0, [r7, #4]
 800d020:	f001 f9aa 	bl	800e378 <USBD_CtlError>
      ret = USBD_FAIL;
 800d024:	2303      	movs	r3, #3
 800d026:	75fb      	strb	r3, [r7, #23]
      break;
 800d028:	bf00      	nop
  }

  return (uint8_t)ret;
 800d02a:	7dfb      	ldrb	r3, [r7, #23]
}
 800d02c:	4618      	mov	r0, r3
 800d02e:	3718      	adds	r7, #24
 800d030:	46bd      	mov	sp, r7
 800d032:	bd80      	pop	{r7, pc}

0800d034 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d034:	b580      	push	{r7, lr}
 800d036:	b084      	sub	sp, #16
 800d038:	af00      	add	r7, sp, #0
 800d03a:	6078      	str	r0, [r7, #4]
 800d03c:	460b      	mov	r3, r1
 800d03e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800d046:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d04e:	2b00      	cmp	r3, #0
 800d050:	d101      	bne.n	800d056 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800d052:	2303      	movs	r3, #3
 800d054:	e04f      	b.n	800d0f6 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d05c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800d05e:	78fa      	ldrb	r2, [r7, #3]
 800d060:	6879      	ldr	r1, [r7, #4]
 800d062:	4613      	mov	r3, r2
 800d064:	009b      	lsls	r3, r3, #2
 800d066:	4413      	add	r3, r2
 800d068:	009b      	lsls	r3, r3, #2
 800d06a:	440b      	add	r3, r1
 800d06c:	3318      	adds	r3, #24
 800d06e:	681b      	ldr	r3, [r3, #0]
 800d070:	2b00      	cmp	r3, #0
 800d072:	d029      	beq.n	800d0c8 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800d074:	78fa      	ldrb	r2, [r7, #3]
 800d076:	6879      	ldr	r1, [r7, #4]
 800d078:	4613      	mov	r3, r2
 800d07a:	009b      	lsls	r3, r3, #2
 800d07c:	4413      	add	r3, r2
 800d07e:	009b      	lsls	r3, r3, #2
 800d080:	440b      	add	r3, r1
 800d082:	3318      	adds	r3, #24
 800d084:	681a      	ldr	r2, [r3, #0]
 800d086:	78f9      	ldrb	r1, [r7, #3]
 800d088:	68f8      	ldr	r0, [r7, #12]
 800d08a:	460b      	mov	r3, r1
 800d08c:	009b      	lsls	r3, r3, #2
 800d08e:	440b      	add	r3, r1
 800d090:	00db      	lsls	r3, r3, #3
 800d092:	4403      	add	r3, r0
 800d094:	333c      	adds	r3, #60	; 0x3c
 800d096:	681b      	ldr	r3, [r3, #0]
 800d098:	fbb2 f1f3 	udiv	r1, r2, r3
 800d09c:	fb01 f303 	mul.w	r3, r1, r3
 800d0a0:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800d0a2:	2b00      	cmp	r3, #0
 800d0a4:	d110      	bne.n	800d0c8 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800d0a6:	78fa      	ldrb	r2, [r7, #3]
 800d0a8:	6879      	ldr	r1, [r7, #4]
 800d0aa:	4613      	mov	r3, r2
 800d0ac:	009b      	lsls	r3, r3, #2
 800d0ae:	4413      	add	r3, r2
 800d0b0:	009b      	lsls	r3, r3, #2
 800d0b2:	440b      	add	r3, r1
 800d0b4:	3318      	adds	r3, #24
 800d0b6:	2200      	movs	r2, #0
 800d0b8:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800d0ba:	78f9      	ldrb	r1, [r7, #3]
 800d0bc:	2300      	movs	r3, #0
 800d0be:	2200      	movs	r2, #0
 800d0c0:	6878      	ldr	r0, [r7, #4]
 800d0c2:	f001 ff21 	bl	800ef08 <USBD_LL_Transmit>
 800d0c6:	e015      	b.n	800d0f4 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800d0c8:	68bb      	ldr	r3, [r7, #8]
 800d0ca:	2200      	movs	r2, #0
 800d0cc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800d0d0:	687b      	ldr	r3, [r7, #4]
 800d0d2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d0d6:	691b      	ldr	r3, [r3, #16]
 800d0d8:	2b00      	cmp	r3, #0
 800d0da:	d00b      	beq.n	800d0f4 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d0e2:	691b      	ldr	r3, [r3, #16]
 800d0e4:	68ba      	ldr	r2, [r7, #8]
 800d0e6:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800d0ea:	68ba      	ldr	r2, [r7, #8]
 800d0ec:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800d0f0:	78fa      	ldrb	r2, [r7, #3]
 800d0f2:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800d0f4:	2300      	movs	r3, #0
}
 800d0f6:	4618      	mov	r0, r3
 800d0f8:	3710      	adds	r7, #16
 800d0fa:	46bd      	mov	sp, r7
 800d0fc:	bd80      	pop	{r7, pc}

0800d0fe <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d0fe:	b580      	push	{r7, lr}
 800d100:	b084      	sub	sp, #16
 800d102:	af00      	add	r7, sp, #0
 800d104:	6078      	str	r0, [r7, #4]
 800d106:	460b      	mov	r3, r1
 800d108:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d110:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d118:	2b00      	cmp	r3, #0
 800d11a:	d101      	bne.n	800d120 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800d11c:	2303      	movs	r3, #3
 800d11e:	e015      	b.n	800d14c <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800d120:	78fb      	ldrb	r3, [r7, #3]
 800d122:	4619      	mov	r1, r3
 800d124:	6878      	ldr	r0, [r7, #4]
 800d126:	f001 ff5f 	bl	800efe8 <USBD_LL_GetRxDataSize>
 800d12a:	4602      	mov	r2, r0
 800d12c:	68fb      	ldr	r3, [r7, #12]
 800d12e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800d132:	687b      	ldr	r3, [r7, #4]
 800d134:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d138:	68db      	ldr	r3, [r3, #12]
 800d13a:	68fa      	ldr	r2, [r7, #12]
 800d13c:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800d140:	68fa      	ldr	r2, [r7, #12]
 800d142:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800d146:	4611      	mov	r1, r2
 800d148:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800d14a:	2300      	movs	r3, #0
}
 800d14c:	4618      	mov	r0, r3
 800d14e:	3710      	adds	r7, #16
 800d150:	46bd      	mov	sp, r7
 800d152:	bd80      	pop	{r7, pc}

0800d154 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800d154:	b580      	push	{r7, lr}
 800d156:	b084      	sub	sp, #16
 800d158:	af00      	add	r7, sp, #0
 800d15a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d162:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800d164:	68fb      	ldr	r3, [r7, #12]
 800d166:	2b00      	cmp	r3, #0
 800d168:	d101      	bne.n	800d16e <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800d16a:	2303      	movs	r3, #3
 800d16c:	e01b      	b.n	800d1a6 <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800d16e:	687b      	ldr	r3, [r7, #4]
 800d170:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d174:	2b00      	cmp	r3, #0
 800d176:	d015      	beq.n	800d1a4 <USBD_CDC_EP0_RxReady+0x50>
 800d178:	68fb      	ldr	r3, [r7, #12]
 800d17a:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800d17e:	2bff      	cmp	r3, #255	; 0xff
 800d180:	d010      	beq.n	800d1a4 <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800d182:	687b      	ldr	r3, [r7, #4]
 800d184:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d188:	689b      	ldr	r3, [r3, #8]
 800d18a:	68fa      	ldr	r2, [r7, #12]
 800d18c:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 800d190:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800d192:	68fa      	ldr	r2, [r7, #12]
 800d194:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800d198:	b292      	uxth	r2, r2
 800d19a:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800d19c:	68fb      	ldr	r3, [r7, #12]
 800d19e:	22ff      	movs	r2, #255	; 0xff
 800d1a0:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800d1a4:	2300      	movs	r3, #0
}
 800d1a6:	4618      	mov	r0, r3
 800d1a8:	3710      	adds	r7, #16
 800d1aa:	46bd      	mov	sp, r7
 800d1ac:	bd80      	pop	{r7, pc}
	...

0800d1b0 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800d1b0:	b480      	push	{r7}
 800d1b2:	b083      	sub	sp, #12
 800d1b4:	af00      	add	r7, sp, #0
 800d1b6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800d1b8:	687b      	ldr	r3, [r7, #4]
 800d1ba:	2243      	movs	r2, #67	; 0x43
 800d1bc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800d1be:	4b03      	ldr	r3, [pc, #12]	; (800d1cc <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800d1c0:	4618      	mov	r0, r3
 800d1c2:	370c      	adds	r7, #12
 800d1c4:	46bd      	mov	sp, r7
 800d1c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ca:	4770      	bx	lr
 800d1cc:	20000094 	.word	0x20000094

0800d1d0 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800d1d0:	b480      	push	{r7}
 800d1d2:	b083      	sub	sp, #12
 800d1d4:	af00      	add	r7, sp, #0
 800d1d6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	2243      	movs	r2, #67	; 0x43
 800d1dc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800d1de:	4b03      	ldr	r3, [pc, #12]	; (800d1ec <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800d1e0:	4618      	mov	r0, r3
 800d1e2:	370c      	adds	r7, #12
 800d1e4:	46bd      	mov	sp, r7
 800d1e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ea:	4770      	bx	lr
 800d1ec:	20000050 	.word	0x20000050

0800d1f0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800d1f0:	b480      	push	{r7}
 800d1f2:	b083      	sub	sp, #12
 800d1f4:	af00      	add	r7, sp, #0
 800d1f6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	2243      	movs	r2, #67	; 0x43
 800d1fc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800d1fe:	4b03      	ldr	r3, [pc, #12]	; (800d20c <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800d200:	4618      	mov	r0, r3
 800d202:	370c      	adds	r7, #12
 800d204:	46bd      	mov	sp, r7
 800d206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d20a:	4770      	bx	lr
 800d20c:	200000d8 	.word	0x200000d8

0800d210 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800d210:	b480      	push	{r7}
 800d212:	b083      	sub	sp, #12
 800d214:	af00      	add	r7, sp, #0
 800d216:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	220a      	movs	r2, #10
 800d21c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800d21e:	4b03      	ldr	r3, [pc, #12]	; (800d22c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800d220:	4618      	mov	r0, r3
 800d222:	370c      	adds	r7, #12
 800d224:	46bd      	mov	sp, r7
 800d226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d22a:	4770      	bx	lr
 800d22c:	2000000c 	.word	0x2000000c

0800d230 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800d230:	b480      	push	{r7}
 800d232:	b083      	sub	sp, #12
 800d234:	af00      	add	r7, sp, #0
 800d236:	6078      	str	r0, [r7, #4]
 800d238:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800d23a:	683b      	ldr	r3, [r7, #0]
 800d23c:	2b00      	cmp	r3, #0
 800d23e:	d101      	bne.n	800d244 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800d240:	2303      	movs	r3, #3
 800d242:	e004      	b.n	800d24e <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800d244:	687b      	ldr	r3, [r7, #4]
 800d246:	683a      	ldr	r2, [r7, #0]
 800d248:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800d24c:	2300      	movs	r3, #0
}
 800d24e:	4618      	mov	r0, r3
 800d250:	370c      	adds	r7, #12
 800d252:	46bd      	mov	sp, r7
 800d254:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d258:	4770      	bx	lr

0800d25a <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800d25a:	b480      	push	{r7}
 800d25c:	b087      	sub	sp, #28
 800d25e:	af00      	add	r7, sp, #0
 800d260:	60f8      	str	r0, [r7, #12]
 800d262:	60b9      	str	r1, [r7, #8]
 800d264:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d266:	68fb      	ldr	r3, [r7, #12]
 800d268:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d26c:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800d26e:	697b      	ldr	r3, [r7, #20]
 800d270:	2b00      	cmp	r3, #0
 800d272:	d101      	bne.n	800d278 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800d274:	2303      	movs	r3, #3
 800d276:	e008      	b.n	800d28a <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800d278:	697b      	ldr	r3, [r7, #20]
 800d27a:	68ba      	ldr	r2, [r7, #8]
 800d27c:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800d280:	697b      	ldr	r3, [r7, #20]
 800d282:	687a      	ldr	r2, [r7, #4]
 800d284:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800d288:	2300      	movs	r3, #0
}
 800d28a:	4618      	mov	r0, r3
 800d28c:	371c      	adds	r7, #28
 800d28e:	46bd      	mov	sp, r7
 800d290:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d294:	4770      	bx	lr

0800d296 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800d296:	b480      	push	{r7}
 800d298:	b085      	sub	sp, #20
 800d29a:	af00      	add	r7, sp, #0
 800d29c:	6078      	str	r0, [r7, #4]
 800d29e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d2a6:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800d2a8:	68fb      	ldr	r3, [r7, #12]
 800d2aa:	2b00      	cmp	r3, #0
 800d2ac:	d101      	bne.n	800d2b2 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800d2ae:	2303      	movs	r3, #3
 800d2b0:	e004      	b.n	800d2bc <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800d2b2:	68fb      	ldr	r3, [r7, #12]
 800d2b4:	683a      	ldr	r2, [r7, #0]
 800d2b6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800d2ba:	2300      	movs	r3, #0
}
 800d2bc:	4618      	mov	r0, r3
 800d2be:	3714      	adds	r7, #20
 800d2c0:	46bd      	mov	sp, r7
 800d2c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2c6:	4770      	bx	lr

0800d2c8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800d2c8:	b580      	push	{r7, lr}
 800d2ca:	b084      	sub	sp, #16
 800d2cc:	af00      	add	r7, sp, #0
 800d2ce:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d2d6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800d2d8:	687b      	ldr	r3, [r7, #4]
 800d2da:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d2de:	2b00      	cmp	r3, #0
 800d2e0:	d101      	bne.n	800d2e6 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800d2e2:	2303      	movs	r3, #3
 800d2e4:	e016      	b.n	800d314 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d2e6:	687b      	ldr	r3, [r7, #4]
 800d2e8:	7c1b      	ldrb	r3, [r3, #16]
 800d2ea:	2b00      	cmp	r3, #0
 800d2ec:	d109      	bne.n	800d302 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800d2ee:	68fb      	ldr	r3, [r7, #12]
 800d2f0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800d2f4:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d2f8:	2101      	movs	r1, #1
 800d2fa:	6878      	ldr	r0, [r7, #4]
 800d2fc:	f001 fe3c 	bl	800ef78 <USBD_LL_PrepareReceive>
 800d300:	e007      	b.n	800d312 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800d302:	68fb      	ldr	r3, [r7, #12]
 800d304:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800d308:	2340      	movs	r3, #64	; 0x40
 800d30a:	2101      	movs	r1, #1
 800d30c:	6878      	ldr	r0, [r7, #4]
 800d30e:	f001 fe33 	bl	800ef78 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800d312:	2300      	movs	r3, #0
}
 800d314:	4618      	mov	r0, r3
 800d316:	3710      	adds	r7, #16
 800d318:	46bd      	mov	sp, r7
 800d31a:	bd80      	pop	{r7, pc}

0800d31c <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800d31c:	b580      	push	{r7, lr}
 800d31e:	b086      	sub	sp, #24
 800d320:	af00      	add	r7, sp, #0
 800d322:	60f8      	str	r0, [r7, #12]
 800d324:	60b9      	str	r1, [r7, #8]
 800d326:	4613      	mov	r3, r2
 800d328:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800d32a:	68fb      	ldr	r3, [r7, #12]
 800d32c:	2b00      	cmp	r3, #0
 800d32e:	d101      	bne.n	800d334 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800d330:	2303      	movs	r3, #3
 800d332:	e01f      	b.n	800d374 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800d334:	68fb      	ldr	r3, [r7, #12]
 800d336:	2200      	movs	r2, #0
 800d338:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 800d33c:	68fb      	ldr	r3, [r7, #12]
 800d33e:	2200      	movs	r2, #0
 800d340:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 800d344:	68fb      	ldr	r3, [r7, #12]
 800d346:	2200      	movs	r2, #0
 800d348:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800d34c:	68bb      	ldr	r3, [r7, #8]
 800d34e:	2b00      	cmp	r3, #0
 800d350:	d003      	beq.n	800d35a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800d352:	68fb      	ldr	r3, [r7, #12]
 800d354:	68ba      	ldr	r2, [r7, #8]
 800d356:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d35a:	68fb      	ldr	r3, [r7, #12]
 800d35c:	2201      	movs	r2, #1
 800d35e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800d362:	68fb      	ldr	r3, [r7, #12]
 800d364:	79fa      	ldrb	r2, [r7, #7]
 800d366:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800d368:	68f8      	ldr	r0, [r7, #12]
 800d36a:	f001 fbf5 	bl	800eb58 <USBD_LL_Init>
 800d36e:	4603      	mov	r3, r0
 800d370:	75fb      	strb	r3, [r7, #23]

  return ret;
 800d372:	7dfb      	ldrb	r3, [r7, #23]
}
 800d374:	4618      	mov	r0, r3
 800d376:	3718      	adds	r7, #24
 800d378:	46bd      	mov	sp, r7
 800d37a:	bd80      	pop	{r7, pc}

0800d37c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800d37c:	b580      	push	{r7, lr}
 800d37e:	b084      	sub	sp, #16
 800d380:	af00      	add	r7, sp, #0
 800d382:	6078      	str	r0, [r7, #4]
 800d384:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800d386:	2300      	movs	r3, #0
 800d388:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800d38a:	683b      	ldr	r3, [r7, #0]
 800d38c:	2b00      	cmp	r3, #0
 800d38e:	d101      	bne.n	800d394 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800d390:	2303      	movs	r3, #3
 800d392:	e016      	b.n	800d3c2 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	683a      	ldr	r2, [r7, #0]
 800d398:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800d39c:	687b      	ldr	r3, [r7, #4]
 800d39e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d3a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d3a4:	2b00      	cmp	r3, #0
 800d3a6:	d00b      	beq.n	800d3c0 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d3ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d3b0:	f107 020e 	add.w	r2, r7, #14
 800d3b4:	4610      	mov	r0, r2
 800d3b6:	4798      	blx	r3
 800d3b8:	4602      	mov	r2, r0
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800d3c0:	2300      	movs	r3, #0
}
 800d3c2:	4618      	mov	r0, r3
 800d3c4:	3710      	adds	r7, #16
 800d3c6:	46bd      	mov	sp, r7
 800d3c8:	bd80      	pop	{r7, pc}

0800d3ca <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800d3ca:	b580      	push	{r7, lr}
 800d3cc:	b082      	sub	sp, #8
 800d3ce:	af00      	add	r7, sp, #0
 800d3d0:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800d3d2:	6878      	ldr	r0, [r7, #4]
 800d3d4:	f001 fc22 	bl	800ec1c <USBD_LL_Start>
 800d3d8:	4603      	mov	r3, r0
}
 800d3da:	4618      	mov	r0, r3
 800d3dc:	3708      	adds	r7, #8
 800d3de:	46bd      	mov	sp, r7
 800d3e0:	bd80      	pop	{r7, pc}

0800d3e2 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800d3e2:	b480      	push	{r7}
 800d3e4:	b083      	sub	sp, #12
 800d3e6:	af00      	add	r7, sp, #0
 800d3e8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800d3ea:	2300      	movs	r3, #0
}
 800d3ec:	4618      	mov	r0, r3
 800d3ee:	370c      	adds	r7, #12
 800d3f0:	46bd      	mov	sp, r7
 800d3f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3f6:	4770      	bx	lr

0800d3f8 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d3f8:	b580      	push	{r7, lr}
 800d3fa:	b084      	sub	sp, #16
 800d3fc:	af00      	add	r7, sp, #0
 800d3fe:	6078      	str	r0, [r7, #4]
 800d400:	460b      	mov	r3, r1
 800d402:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800d404:	2303      	movs	r3, #3
 800d406:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800d408:	687b      	ldr	r3, [r7, #4]
 800d40a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d40e:	2b00      	cmp	r3, #0
 800d410:	d009      	beq.n	800d426 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800d412:	687b      	ldr	r3, [r7, #4]
 800d414:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d418:	681b      	ldr	r3, [r3, #0]
 800d41a:	78fa      	ldrb	r2, [r7, #3]
 800d41c:	4611      	mov	r1, r2
 800d41e:	6878      	ldr	r0, [r7, #4]
 800d420:	4798      	blx	r3
 800d422:	4603      	mov	r3, r0
 800d424:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800d426:	7bfb      	ldrb	r3, [r7, #15]
}
 800d428:	4618      	mov	r0, r3
 800d42a:	3710      	adds	r7, #16
 800d42c:	46bd      	mov	sp, r7
 800d42e:	bd80      	pop	{r7, pc}

0800d430 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d430:	b580      	push	{r7, lr}
 800d432:	b082      	sub	sp, #8
 800d434:	af00      	add	r7, sp, #0
 800d436:	6078      	str	r0, [r7, #4]
 800d438:	460b      	mov	r3, r1
 800d43a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d442:	2b00      	cmp	r3, #0
 800d444:	d007      	beq.n	800d456 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800d446:	687b      	ldr	r3, [r7, #4]
 800d448:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d44c:	685b      	ldr	r3, [r3, #4]
 800d44e:	78fa      	ldrb	r2, [r7, #3]
 800d450:	4611      	mov	r1, r2
 800d452:	6878      	ldr	r0, [r7, #4]
 800d454:	4798      	blx	r3
  }

  return USBD_OK;
 800d456:	2300      	movs	r3, #0
}
 800d458:	4618      	mov	r0, r3
 800d45a:	3708      	adds	r7, #8
 800d45c:	46bd      	mov	sp, r7
 800d45e:	bd80      	pop	{r7, pc}

0800d460 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800d460:	b580      	push	{r7, lr}
 800d462:	b084      	sub	sp, #16
 800d464:	af00      	add	r7, sp, #0
 800d466:	6078      	str	r0, [r7, #4]
 800d468:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800d46a:	687b      	ldr	r3, [r7, #4]
 800d46c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800d470:	6839      	ldr	r1, [r7, #0]
 800d472:	4618      	mov	r0, r3
 800d474:	f000 ff46 	bl	800e304 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800d478:	687b      	ldr	r3, [r7, #4]
 800d47a:	2201      	movs	r2, #1
 800d47c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800d480:	687b      	ldr	r3, [r7, #4]
 800d482:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800d486:	461a      	mov	r2, r3
 800d488:	687b      	ldr	r3, [r7, #4]
 800d48a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800d494:	f003 031f 	and.w	r3, r3, #31
 800d498:	2b02      	cmp	r3, #2
 800d49a:	d01a      	beq.n	800d4d2 <USBD_LL_SetupStage+0x72>
 800d49c:	2b02      	cmp	r3, #2
 800d49e:	d822      	bhi.n	800d4e6 <USBD_LL_SetupStage+0x86>
 800d4a0:	2b00      	cmp	r3, #0
 800d4a2:	d002      	beq.n	800d4aa <USBD_LL_SetupStage+0x4a>
 800d4a4:	2b01      	cmp	r3, #1
 800d4a6:	d00a      	beq.n	800d4be <USBD_LL_SetupStage+0x5e>
 800d4a8:	e01d      	b.n	800d4e6 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800d4b0:	4619      	mov	r1, r3
 800d4b2:	6878      	ldr	r0, [r7, #4]
 800d4b4:	f000 f9ee 	bl	800d894 <USBD_StdDevReq>
 800d4b8:	4603      	mov	r3, r0
 800d4ba:	73fb      	strb	r3, [r7, #15]
      break;
 800d4bc:	e020      	b.n	800d500 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800d4be:	687b      	ldr	r3, [r7, #4]
 800d4c0:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800d4c4:	4619      	mov	r1, r3
 800d4c6:	6878      	ldr	r0, [r7, #4]
 800d4c8:	f000 fa52 	bl	800d970 <USBD_StdItfReq>
 800d4cc:	4603      	mov	r3, r0
 800d4ce:	73fb      	strb	r3, [r7, #15]
      break;
 800d4d0:	e016      	b.n	800d500 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800d4d2:	687b      	ldr	r3, [r7, #4]
 800d4d4:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800d4d8:	4619      	mov	r1, r3
 800d4da:	6878      	ldr	r0, [r7, #4]
 800d4dc:	f000 fa91 	bl	800da02 <USBD_StdEPReq>
 800d4e0:	4603      	mov	r3, r0
 800d4e2:	73fb      	strb	r3, [r7, #15]
      break;
 800d4e4:	e00c      	b.n	800d500 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800d4e6:	687b      	ldr	r3, [r7, #4]
 800d4e8:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800d4ec:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800d4f0:	b2db      	uxtb	r3, r3
 800d4f2:	4619      	mov	r1, r3
 800d4f4:	6878      	ldr	r0, [r7, #4]
 800d4f6:	f001 fc37 	bl	800ed68 <USBD_LL_StallEP>
 800d4fa:	4603      	mov	r3, r0
 800d4fc:	73fb      	strb	r3, [r7, #15]
      break;
 800d4fe:	bf00      	nop
  }

  return ret;
 800d500:	7bfb      	ldrb	r3, [r7, #15]
}
 800d502:	4618      	mov	r0, r3
 800d504:	3710      	adds	r7, #16
 800d506:	46bd      	mov	sp, r7
 800d508:	bd80      	pop	{r7, pc}

0800d50a <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800d50a:	b580      	push	{r7, lr}
 800d50c:	b086      	sub	sp, #24
 800d50e:	af00      	add	r7, sp, #0
 800d510:	60f8      	str	r0, [r7, #12]
 800d512:	460b      	mov	r3, r1
 800d514:	607a      	str	r2, [r7, #4]
 800d516:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800d518:	7afb      	ldrb	r3, [r7, #11]
 800d51a:	2b00      	cmp	r3, #0
 800d51c:	d138      	bne.n	800d590 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800d51e:	68fb      	ldr	r3, [r7, #12]
 800d520:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800d524:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800d526:	68fb      	ldr	r3, [r7, #12]
 800d528:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800d52c:	2b03      	cmp	r3, #3
 800d52e:	d14a      	bne.n	800d5c6 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800d530:	693b      	ldr	r3, [r7, #16]
 800d532:	689a      	ldr	r2, [r3, #8]
 800d534:	693b      	ldr	r3, [r7, #16]
 800d536:	68db      	ldr	r3, [r3, #12]
 800d538:	429a      	cmp	r2, r3
 800d53a:	d913      	bls.n	800d564 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800d53c:	693b      	ldr	r3, [r7, #16]
 800d53e:	689a      	ldr	r2, [r3, #8]
 800d540:	693b      	ldr	r3, [r7, #16]
 800d542:	68db      	ldr	r3, [r3, #12]
 800d544:	1ad2      	subs	r2, r2, r3
 800d546:	693b      	ldr	r3, [r7, #16]
 800d548:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800d54a:	693b      	ldr	r3, [r7, #16]
 800d54c:	68da      	ldr	r2, [r3, #12]
 800d54e:	693b      	ldr	r3, [r7, #16]
 800d550:	689b      	ldr	r3, [r3, #8]
 800d552:	4293      	cmp	r3, r2
 800d554:	bf28      	it	cs
 800d556:	4613      	movcs	r3, r2
 800d558:	461a      	mov	r2, r3
 800d55a:	6879      	ldr	r1, [r7, #4]
 800d55c:	68f8      	ldr	r0, [r7, #12]
 800d55e:	f000 ffc5 	bl	800e4ec <USBD_CtlContinueRx>
 800d562:	e030      	b.n	800d5c6 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d564:	68fb      	ldr	r3, [r7, #12]
 800d566:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d56a:	b2db      	uxtb	r3, r3
 800d56c:	2b03      	cmp	r3, #3
 800d56e:	d10b      	bne.n	800d588 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800d570:	68fb      	ldr	r3, [r7, #12]
 800d572:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d576:	691b      	ldr	r3, [r3, #16]
 800d578:	2b00      	cmp	r3, #0
 800d57a:	d005      	beq.n	800d588 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800d57c:	68fb      	ldr	r3, [r7, #12]
 800d57e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d582:	691b      	ldr	r3, [r3, #16]
 800d584:	68f8      	ldr	r0, [r7, #12]
 800d586:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800d588:	68f8      	ldr	r0, [r7, #12]
 800d58a:	f000 ffc0 	bl	800e50e <USBD_CtlSendStatus>
 800d58e:	e01a      	b.n	800d5c6 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d590:	68fb      	ldr	r3, [r7, #12]
 800d592:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d596:	b2db      	uxtb	r3, r3
 800d598:	2b03      	cmp	r3, #3
 800d59a:	d114      	bne.n	800d5c6 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800d59c:	68fb      	ldr	r3, [r7, #12]
 800d59e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d5a2:	699b      	ldr	r3, [r3, #24]
 800d5a4:	2b00      	cmp	r3, #0
 800d5a6:	d00e      	beq.n	800d5c6 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800d5a8:	68fb      	ldr	r3, [r7, #12]
 800d5aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d5ae:	699b      	ldr	r3, [r3, #24]
 800d5b0:	7afa      	ldrb	r2, [r7, #11]
 800d5b2:	4611      	mov	r1, r2
 800d5b4:	68f8      	ldr	r0, [r7, #12]
 800d5b6:	4798      	blx	r3
 800d5b8:	4603      	mov	r3, r0
 800d5ba:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800d5bc:	7dfb      	ldrb	r3, [r7, #23]
 800d5be:	2b00      	cmp	r3, #0
 800d5c0:	d001      	beq.n	800d5c6 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800d5c2:	7dfb      	ldrb	r3, [r7, #23]
 800d5c4:	e000      	b.n	800d5c8 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800d5c6:	2300      	movs	r3, #0
}
 800d5c8:	4618      	mov	r0, r3
 800d5ca:	3718      	adds	r7, #24
 800d5cc:	46bd      	mov	sp, r7
 800d5ce:	bd80      	pop	{r7, pc}

0800d5d0 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800d5d0:	b580      	push	{r7, lr}
 800d5d2:	b086      	sub	sp, #24
 800d5d4:	af00      	add	r7, sp, #0
 800d5d6:	60f8      	str	r0, [r7, #12]
 800d5d8:	460b      	mov	r3, r1
 800d5da:	607a      	str	r2, [r7, #4]
 800d5dc:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800d5de:	7afb      	ldrb	r3, [r7, #11]
 800d5e0:	2b00      	cmp	r3, #0
 800d5e2:	d16b      	bne.n	800d6bc <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800d5e4:	68fb      	ldr	r3, [r7, #12]
 800d5e6:	3314      	adds	r3, #20
 800d5e8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800d5ea:	68fb      	ldr	r3, [r7, #12]
 800d5ec:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800d5f0:	2b02      	cmp	r3, #2
 800d5f2:	d156      	bne.n	800d6a2 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800d5f4:	693b      	ldr	r3, [r7, #16]
 800d5f6:	689a      	ldr	r2, [r3, #8]
 800d5f8:	693b      	ldr	r3, [r7, #16]
 800d5fa:	68db      	ldr	r3, [r3, #12]
 800d5fc:	429a      	cmp	r2, r3
 800d5fe:	d914      	bls.n	800d62a <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800d600:	693b      	ldr	r3, [r7, #16]
 800d602:	689a      	ldr	r2, [r3, #8]
 800d604:	693b      	ldr	r3, [r7, #16]
 800d606:	68db      	ldr	r3, [r3, #12]
 800d608:	1ad2      	subs	r2, r2, r3
 800d60a:	693b      	ldr	r3, [r7, #16]
 800d60c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800d60e:	693b      	ldr	r3, [r7, #16]
 800d610:	689b      	ldr	r3, [r3, #8]
 800d612:	461a      	mov	r2, r3
 800d614:	6879      	ldr	r1, [r7, #4]
 800d616:	68f8      	ldr	r0, [r7, #12]
 800d618:	f000 ff3a 	bl	800e490 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d61c:	2300      	movs	r3, #0
 800d61e:	2200      	movs	r2, #0
 800d620:	2100      	movs	r1, #0
 800d622:	68f8      	ldr	r0, [r7, #12]
 800d624:	f001 fca8 	bl	800ef78 <USBD_LL_PrepareReceive>
 800d628:	e03b      	b.n	800d6a2 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800d62a:	693b      	ldr	r3, [r7, #16]
 800d62c:	68da      	ldr	r2, [r3, #12]
 800d62e:	693b      	ldr	r3, [r7, #16]
 800d630:	689b      	ldr	r3, [r3, #8]
 800d632:	429a      	cmp	r2, r3
 800d634:	d11c      	bne.n	800d670 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800d636:	693b      	ldr	r3, [r7, #16]
 800d638:	685a      	ldr	r2, [r3, #4]
 800d63a:	693b      	ldr	r3, [r7, #16]
 800d63c:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800d63e:	429a      	cmp	r2, r3
 800d640:	d316      	bcc.n	800d670 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800d642:	693b      	ldr	r3, [r7, #16]
 800d644:	685a      	ldr	r2, [r3, #4]
 800d646:	68fb      	ldr	r3, [r7, #12]
 800d648:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800d64c:	429a      	cmp	r2, r3
 800d64e:	d20f      	bcs.n	800d670 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800d650:	2200      	movs	r2, #0
 800d652:	2100      	movs	r1, #0
 800d654:	68f8      	ldr	r0, [r7, #12]
 800d656:	f000 ff1b 	bl	800e490 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800d65a:	68fb      	ldr	r3, [r7, #12]
 800d65c:	2200      	movs	r2, #0
 800d65e:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d662:	2300      	movs	r3, #0
 800d664:	2200      	movs	r2, #0
 800d666:	2100      	movs	r1, #0
 800d668:	68f8      	ldr	r0, [r7, #12]
 800d66a:	f001 fc85 	bl	800ef78 <USBD_LL_PrepareReceive>
 800d66e:	e018      	b.n	800d6a2 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d670:	68fb      	ldr	r3, [r7, #12]
 800d672:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d676:	b2db      	uxtb	r3, r3
 800d678:	2b03      	cmp	r3, #3
 800d67a:	d10b      	bne.n	800d694 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800d67c:	68fb      	ldr	r3, [r7, #12]
 800d67e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d682:	68db      	ldr	r3, [r3, #12]
 800d684:	2b00      	cmp	r3, #0
 800d686:	d005      	beq.n	800d694 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800d688:	68fb      	ldr	r3, [r7, #12]
 800d68a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d68e:	68db      	ldr	r3, [r3, #12]
 800d690:	68f8      	ldr	r0, [r7, #12]
 800d692:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800d694:	2180      	movs	r1, #128	; 0x80
 800d696:	68f8      	ldr	r0, [r7, #12]
 800d698:	f001 fb66 	bl	800ed68 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800d69c:	68f8      	ldr	r0, [r7, #12]
 800d69e:	f000 ff49 	bl	800e534 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800d6a2:	68fb      	ldr	r3, [r7, #12]
 800d6a4:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800d6a8:	2b01      	cmp	r3, #1
 800d6aa:	d122      	bne.n	800d6f2 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800d6ac:	68f8      	ldr	r0, [r7, #12]
 800d6ae:	f7ff fe98 	bl	800d3e2 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800d6b2:	68fb      	ldr	r3, [r7, #12]
 800d6b4:	2200      	movs	r2, #0
 800d6b6:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800d6ba:	e01a      	b.n	800d6f2 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d6bc:	68fb      	ldr	r3, [r7, #12]
 800d6be:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d6c2:	b2db      	uxtb	r3, r3
 800d6c4:	2b03      	cmp	r3, #3
 800d6c6:	d114      	bne.n	800d6f2 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800d6c8:	68fb      	ldr	r3, [r7, #12]
 800d6ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d6ce:	695b      	ldr	r3, [r3, #20]
 800d6d0:	2b00      	cmp	r3, #0
 800d6d2:	d00e      	beq.n	800d6f2 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800d6d4:	68fb      	ldr	r3, [r7, #12]
 800d6d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d6da:	695b      	ldr	r3, [r3, #20]
 800d6dc:	7afa      	ldrb	r2, [r7, #11]
 800d6de:	4611      	mov	r1, r2
 800d6e0:	68f8      	ldr	r0, [r7, #12]
 800d6e2:	4798      	blx	r3
 800d6e4:	4603      	mov	r3, r0
 800d6e6:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800d6e8:	7dfb      	ldrb	r3, [r7, #23]
 800d6ea:	2b00      	cmp	r3, #0
 800d6ec:	d001      	beq.n	800d6f2 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800d6ee:	7dfb      	ldrb	r3, [r7, #23]
 800d6f0:	e000      	b.n	800d6f4 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800d6f2:	2300      	movs	r3, #0
}
 800d6f4:	4618      	mov	r0, r3
 800d6f6:	3718      	adds	r7, #24
 800d6f8:	46bd      	mov	sp, r7
 800d6fa:	bd80      	pop	{r7, pc}

0800d6fc <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800d6fc:	b580      	push	{r7, lr}
 800d6fe:	b082      	sub	sp, #8
 800d700:	af00      	add	r7, sp, #0
 800d702:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d704:	687b      	ldr	r3, [r7, #4]
 800d706:	2201      	movs	r2, #1
 800d708:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800d70c:	687b      	ldr	r3, [r7, #4]
 800d70e:	2200      	movs	r2, #0
 800d710:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800d714:	687b      	ldr	r3, [r7, #4]
 800d716:	2200      	movs	r2, #0
 800d718:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800d71a:	687b      	ldr	r3, [r7, #4]
 800d71c:	2200      	movs	r2, #0
 800d71e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 800d722:	687b      	ldr	r3, [r7, #4]
 800d724:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d728:	2b00      	cmp	r3, #0
 800d72a:	d101      	bne.n	800d730 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800d72c:	2303      	movs	r3, #3
 800d72e:	e02f      	b.n	800d790 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d736:	2b00      	cmp	r3, #0
 800d738:	d00f      	beq.n	800d75a <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d740:	685b      	ldr	r3, [r3, #4]
 800d742:	2b00      	cmp	r3, #0
 800d744:	d009      	beq.n	800d75a <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800d746:	687b      	ldr	r3, [r7, #4]
 800d748:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d74c:	685b      	ldr	r3, [r3, #4]
 800d74e:	687a      	ldr	r2, [r7, #4]
 800d750:	6852      	ldr	r2, [r2, #4]
 800d752:	b2d2      	uxtb	r2, r2
 800d754:	4611      	mov	r1, r2
 800d756:	6878      	ldr	r0, [r7, #4]
 800d758:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800d75a:	2340      	movs	r3, #64	; 0x40
 800d75c:	2200      	movs	r2, #0
 800d75e:	2100      	movs	r1, #0
 800d760:	6878      	ldr	r0, [r7, #4]
 800d762:	f001 fa8d 	bl	800ec80 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	2201      	movs	r2, #1
 800d76a:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800d76e:	687b      	ldr	r3, [r7, #4]
 800d770:	2240      	movs	r2, #64	; 0x40
 800d772:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800d776:	2340      	movs	r3, #64	; 0x40
 800d778:	2200      	movs	r2, #0
 800d77a:	2180      	movs	r1, #128	; 0x80
 800d77c:	6878      	ldr	r0, [r7, #4]
 800d77e:	f001 fa7f 	bl	800ec80 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800d782:	687b      	ldr	r3, [r7, #4]
 800d784:	2201      	movs	r2, #1
 800d786:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800d788:	687b      	ldr	r3, [r7, #4]
 800d78a:	2240      	movs	r2, #64	; 0x40
 800d78c:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800d78e:	2300      	movs	r3, #0
}
 800d790:	4618      	mov	r0, r3
 800d792:	3708      	adds	r7, #8
 800d794:	46bd      	mov	sp, r7
 800d796:	bd80      	pop	{r7, pc}

0800d798 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800d798:	b480      	push	{r7}
 800d79a:	b083      	sub	sp, #12
 800d79c:	af00      	add	r7, sp, #0
 800d79e:	6078      	str	r0, [r7, #4]
 800d7a0:	460b      	mov	r3, r1
 800d7a2:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800d7a4:	687b      	ldr	r3, [r7, #4]
 800d7a6:	78fa      	ldrb	r2, [r7, #3]
 800d7a8:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800d7aa:	2300      	movs	r3, #0
}
 800d7ac:	4618      	mov	r0, r3
 800d7ae:	370c      	adds	r7, #12
 800d7b0:	46bd      	mov	sp, r7
 800d7b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7b6:	4770      	bx	lr

0800d7b8 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800d7b8:	b480      	push	{r7}
 800d7ba:	b083      	sub	sp, #12
 800d7bc:	af00      	add	r7, sp, #0
 800d7be:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d7c6:	b2da      	uxtb	r2, r3
 800d7c8:	687b      	ldr	r3, [r7, #4]
 800d7ca:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800d7ce:	687b      	ldr	r3, [r7, #4]
 800d7d0:	2204      	movs	r2, #4
 800d7d2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800d7d6:	2300      	movs	r3, #0
}
 800d7d8:	4618      	mov	r0, r3
 800d7da:	370c      	adds	r7, #12
 800d7dc:	46bd      	mov	sp, r7
 800d7de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7e2:	4770      	bx	lr

0800d7e4 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800d7e4:	b480      	push	{r7}
 800d7e6:	b083      	sub	sp, #12
 800d7e8:	af00      	add	r7, sp, #0
 800d7ea:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800d7ec:	687b      	ldr	r3, [r7, #4]
 800d7ee:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d7f2:	b2db      	uxtb	r3, r3
 800d7f4:	2b04      	cmp	r3, #4
 800d7f6:	d106      	bne.n	800d806 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800d7f8:	687b      	ldr	r3, [r7, #4]
 800d7fa:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800d7fe:	b2da      	uxtb	r2, r3
 800d800:	687b      	ldr	r3, [r7, #4]
 800d802:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800d806:	2300      	movs	r3, #0
}
 800d808:	4618      	mov	r0, r3
 800d80a:	370c      	adds	r7, #12
 800d80c:	46bd      	mov	sp, r7
 800d80e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d812:	4770      	bx	lr

0800d814 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800d814:	b580      	push	{r7, lr}
 800d816:	b082      	sub	sp, #8
 800d818:	af00      	add	r7, sp, #0
 800d81a:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800d81c:	687b      	ldr	r3, [r7, #4]
 800d81e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d822:	2b00      	cmp	r3, #0
 800d824:	d101      	bne.n	800d82a <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800d826:	2303      	movs	r3, #3
 800d828:	e012      	b.n	800d850 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d82a:	687b      	ldr	r3, [r7, #4]
 800d82c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d830:	b2db      	uxtb	r3, r3
 800d832:	2b03      	cmp	r3, #3
 800d834:	d10b      	bne.n	800d84e <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800d836:	687b      	ldr	r3, [r7, #4]
 800d838:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d83c:	69db      	ldr	r3, [r3, #28]
 800d83e:	2b00      	cmp	r3, #0
 800d840:	d005      	beq.n	800d84e <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800d842:	687b      	ldr	r3, [r7, #4]
 800d844:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d848:	69db      	ldr	r3, [r3, #28]
 800d84a:	6878      	ldr	r0, [r7, #4]
 800d84c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800d84e:	2300      	movs	r3, #0
}
 800d850:	4618      	mov	r0, r3
 800d852:	3708      	adds	r7, #8
 800d854:	46bd      	mov	sp, r7
 800d856:	bd80      	pop	{r7, pc}

0800d858 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800d858:	b480      	push	{r7}
 800d85a:	b087      	sub	sp, #28
 800d85c:	af00      	add	r7, sp, #0
 800d85e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800d860:	687b      	ldr	r3, [r7, #4]
 800d862:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800d864:	697b      	ldr	r3, [r7, #20]
 800d866:	781b      	ldrb	r3, [r3, #0]
 800d868:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800d86a:	697b      	ldr	r3, [r7, #20]
 800d86c:	3301      	adds	r3, #1
 800d86e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800d870:	697b      	ldr	r3, [r7, #20]
 800d872:	781b      	ldrb	r3, [r3, #0]
 800d874:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800d876:	8a3b      	ldrh	r3, [r7, #16]
 800d878:	021b      	lsls	r3, r3, #8
 800d87a:	b21a      	sxth	r2, r3
 800d87c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800d880:	4313      	orrs	r3, r2
 800d882:	b21b      	sxth	r3, r3
 800d884:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800d886:	89fb      	ldrh	r3, [r7, #14]
}
 800d888:	4618      	mov	r0, r3
 800d88a:	371c      	adds	r7, #28
 800d88c:	46bd      	mov	sp, r7
 800d88e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d892:	4770      	bx	lr

0800d894 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d894:	b580      	push	{r7, lr}
 800d896:	b084      	sub	sp, #16
 800d898:	af00      	add	r7, sp, #0
 800d89a:	6078      	str	r0, [r7, #4]
 800d89c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d89e:	2300      	movs	r3, #0
 800d8a0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d8a2:	683b      	ldr	r3, [r7, #0]
 800d8a4:	781b      	ldrb	r3, [r3, #0]
 800d8a6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800d8aa:	2b40      	cmp	r3, #64	; 0x40
 800d8ac:	d005      	beq.n	800d8ba <USBD_StdDevReq+0x26>
 800d8ae:	2b40      	cmp	r3, #64	; 0x40
 800d8b0:	d853      	bhi.n	800d95a <USBD_StdDevReq+0xc6>
 800d8b2:	2b00      	cmp	r3, #0
 800d8b4:	d00b      	beq.n	800d8ce <USBD_StdDevReq+0x3a>
 800d8b6:	2b20      	cmp	r3, #32
 800d8b8:	d14f      	bne.n	800d95a <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800d8ba:	687b      	ldr	r3, [r7, #4]
 800d8bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d8c0:	689b      	ldr	r3, [r3, #8]
 800d8c2:	6839      	ldr	r1, [r7, #0]
 800d8c4:	6878      	ldr	r0, [r7, #4]
 800d8c6:	4798      	blx	r3
 800d8c8:	4603      	mov	r3, r0
 800d8ca:	73fb      	strb	r3, [r7, #15]
      break;
 800d8cc:	e04a      	b.n	800d964 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d8ce:	683b      	ldr	r3, [r7, #0]
 800d8d0:	785b      	ldrb	r3, [r3, #1]
 800d8d2:	2b09      	cmp	r3, #9
 800d8d4:	d83b      	bhi.n	800d94e <USBD_StdDevReq+0xba>
 800d8d6:	a201      	add	r2, pc, #4	; (adr r2, 800d8dc <USBD_StdDevReq+0x48>)
 800d8d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d8dc:	0800d931 	.word	0x0800d931
 800d8e0:	0800d945 	.word	0x0800d945
 800d8e4:	0800d94f 	.word	0x0800d94f
 800d8e8:	0800d93b 	.word	0x0800d93b
 800d8ec:	0800d94f 	.word	0x0800d94f
 800d8f0:	0800d90f 	.word	0x0800d90f
 800d8f4:	0800d905 	.word	0x0800d905
 800d8f8:	0800d94f 	.word	0x0800d94f
 800d8fc:	0800d927 	.word	0x0800d927
 800d900:	0800d919 	.word	0x0800d919
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800d904:	6839      	ldr	r1, [r7, #0]
 800d906:	6878      	ldr	r0, [r7, #4]
 800d908:	f000 f9de 	bl	800dcc8 <USBD_GetDescriptor>
          break;
 800d90c:	e024      	b.n	800d958 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800d90e:	6839      	ldr	r1, [r7, #0]
 800d910:	6878      	ldr	r0, [r7, #4]
 800d912:	f000 fb6d 	bl	800dff0 <USBD_SetAddress>
          break;
 800d916:	e01f      	b.n	800d958 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800d918:	6839      	ldr	r1, [r7, #0]
 800d91a:	6878      	ldr	r0, [r7, #4]
 800d91c:	f000 fbac 	bl	800e078 <USBD_SetConfig>
 800d920:	4603      	mov	r3, r0
 800d922:	73fb      	strb	r3, [r7, #15]
          break;
 800d924:	e018      	b.n	800d958 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800d926:	6839      	ldr	r1, [r7, #0]
 800d928:	6878      	ldr	r0, [r7, #4]
 800d92a:	f000 fc4b 	bl	800e1c4 <USBD_GetConfig>
          break;
 800d92e:	e013      	b.n	800d958 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800d930:	6839      	ldr	r1, [r7, #0]
 800d932:	6878      	ldr	r0, [r7, #4]
 800d934:	f000 fc7c 	bl	800e230 <USBD_GetStatus>
          break;
 800d938:	e00e      	b.n	800d958 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800d93a:	6839      	ldr	r1, [r7, #0]
 800d93c:	6878      	ldr	r0, [r7, #4]
 800d93e:	f000 fcab 	bl	800e298 <USBD_SetFeature>
          break;
 800d942:	e009      	b.n	800d958 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800d944:	6839      	ldr	r1, [r7, #0]
 800d946:	6878      	ldr	r0, [r7, #4]
 800d948:	f000 fcba 	bl	800e2c0 <USBD_ClrFeature>
          break;
 800d94c:	e004      	b.n	800d958 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800d94e:	6839      	ldr	r1, [r7, #0]
 800d950:	6878      	ldr	r0, [r7, #4]
 800d952:	f000 fd11 	bl	800e378 <USBD_CtlError>
          break;
 800d956:	bf00      	nop
      }
      break;
 800d958:	e004      	b.n	800d964 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800d95a:	6839      	ldr	r1, [r7, #0]
 800d95c:	6878      	ldr	r0, [r7, #4]
 800d95e:	f000 fd0b 	bl	800e378 <USBD_CtlError>
      break;
 800d962:	bf00      	nop
  }

  return ret;
 800d964:	7bfb      	ldrb	r3, [r7, #15]
}
 800d966:	4618      	mov	r0, r3
 800d968:	3710      	adds	r7, #16
 800d96a:	46bd      	mov	sp, r7
 800d96c:	bd80      	pop	{r7, pc}
 800d96e:	bf00      	nop

0800d970 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d970:	b580      	push	{r7, lr}
 800d972:	b084      	sub	sp, #16
 800d974:	af00      	add	r7, sp, #0
 800d976:	6078      	str	r0, [r7, #4]
 800d978:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d97a:	2300      	movs	r3, #0
 800d97c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d97e:	683b      	ldr	r3, [r7, #0]
 800d980:	781b      	ldrb	r3, [r3, #0]
 800d982:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800d986:	2b40      	cmp	r3, #64	; 0x40
 800d988:	d005      	beq.n	800d996 <USBD_StdItfReq+0x26>
 800d98a:	2b40      	cmp	r3, #64	; 0x40
 800d98c:	d82f      	bhi.n	800d9ee <USBD_StdItfReq+0x7e>
 800d98e:	2b00      	cmp	r3, #0
 800d990:	d001      	beq.n	800d996 <USBD_StdItfReq+0x26>
 800d992:	2b20      	cmp	r3, #32
 800d994:	d12b      	bne.n	800d9ee <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800d996:	687b      	ldr	r3, [r7, #4]
 800d998:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d99c:	b2db      	uxtb	r3, r3
 800d99e:	3b01      	subs	r3, #1
 800d9a0:	2b02      	cmp	r3, #2
 800d9a2:	d81d      	bhi.n	800d9e0 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800d9a4:	683b      	ldr	r3, [r7, #0]
 800d9a6:	889b      	ldrh	r3, [r3, #4]
 800d9a8:	b2db      	uxtb	r3, r3
 800d9aa:	2b01      	cmp	r3, #1
 800d9ac:	d813      	bhi.n	800d9d6 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800d9ae:	687b      	ldr	r3, [r7, #4]
 800d9b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d9b4:	689b      	ldr	r3, [r3, #8]
 800d9b6:	6839      	ldr	r1, [r7, #0]
 800d9b8:	6878      	ldr	r0, [r7, #4]
 800d9ba:	4798      	blx	r3
 800d9bc:	4603      	mov	r3, r0
 800d9be:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800d9c0:	683b      	ldr	r3, [r7, #0]
 800d9c2:	88db      	ldrh	r3, [r3, #6]
 800d9c4:	2b00      	cmp	r3, #0
 800d9c6:	d110      	bne.n	800d9ea <USBD_StdItfReq+0x7a>
 800d9c8:	7bfb      	ldrb	r3, [r7, #15]
 800d9ca:	2b00      	cmp	r3, #0
 800d9cc:	d10d      	bne.n	800d9ea <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800d9ce:	6878      	ldr	r0, [r7, #4]
 800d9d0:	f000 fd9d 	bl	800e50e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800d9d4:	e009      	b.n	800d9ea <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800d9d6:	6839      	ldr	r1, [r7, #0]
 800d9d8:	6878      	ldr	r0, [r7, #4]
 800d9da:	f000 fccd 	bl	800e378 <USBD_CtlError>
          break;
 800d9de:	e004      	b.n	800d9ea <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800d9e0:	6839      	ldr	r1, [r7, #0]
 800d9e2:	6878      	ldr	r0, [r7, #4]
 800d9e4:	f000 fcc8 	bl	800e378 <USBD_CtlError>
          break;
 800d9e8:	e000      	b.n	800d9ec <USBD_StdItfReq+0x7c>
          break;
 800d9ea:	bf00      	nop
      }
      break;
 800d9ec:	e004      	b.n	800d9f8 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800d9ee:	6839      	ldr	r1, [r7, #0]
 800d9f0:	6878      	ldr	r0, [r7, #4]
 800d9f2:	f000 fcc1 	bl	800e378 <USBD_CtlError>
      break;
 800d9f6:	bf00      	nop
  }

  return ret;
 800d9f8:	7bfb      	ldrb	r3, [r7, #15]
}
 800d9fa:	4618      	mov	r0, r3
 800d9fc:	3710      	adds	r7, #16
 800d9fe:	46bd      	mov	sp, r7
 800da00:	bd80      	pop	{r7, pc}

0800da02 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800da02:	b580      	push	{r7, lr}
 800da04:	b084      	sub	sp, #16
 800da06:	af00      	add	r7, sp, #0
 800da08:	6078      	str	r0, [r7, #4]
 800da0a:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800da0c:	2300      	movs	r3, #0
 800da0e:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800da10:	683b      	ldr	r3, [r7, #0]
 800da12:	889b      	ldrh	r3, [r3, #4]
 800da14:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800da16:	683b      	ldr	r3, [r7, #0]
 800da18:	781b      	ldrb	r3, [r3, #0]
 800da1a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800da1e:	2b40      	cmp	r3, #64	; 0x40
 800da20:	d007      	beq.n	800da32 <USBD_StdEPReq+0x30>
 800da22:	2b40      	cmp	r3, #64	; 0x40
 800da24:	f200 8145 	bhi.w	800dcb2 <USBD_StdEPReq+0x2b0>
 800da28:	2b00      	cmp	r3, #0
 800da2a:	d00c      	beq.n	800da46 <USBD_StdEPReq+0x44>
 800da2c:	2b20      	cmp	r3, #32
 800da2e:	f040 8140 	bne.w	800dcb2 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800da38:	689b      	ldr	r3, [r3, #8]
 800da3a:	6839      	ldr	r1, [r7, #0]
 800da3c:	6878      	ldr	r0, [r7, #4]
 800da3e:	4798      	blx	r3
 800da40:	4603      	mov	r3, r0
 800da42:	73fb      	strb	r3, [r7, #15]
      break;
 800da44:	e13a      	b.n	800dcbc <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800da46:	683b      	ldr	r3, [r7, #0]
 800da48:	785b      	ldrb	r3, [r3, #1]
 800da4a:	2b03      	cmp	r3, #3
 800da4c:	d007      	beq.n	800da5e <USBD_StdEPReq+0x5c>
 800da4e:	2b03      	cmp	r3, #3
 800da50:	f300 8129 	bgt.w	800dca6 <USBD_StdEPReq+0x2a4>
 800da54:	2b00      	cmp	r3, #0
 800da56:	d07f      	beq.n	800db58 <USBD_StdEPReq+0x156>
 800da58:	2b01      	cmp	r3, #1
 800da5a:	d03c      	beq.n	800dad6 <USBD_StdEPReq+0xd4>
 800da5c:	e123      	b.n	800dca6 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800da5e:	687b      	ldr	r3, [r7, #4]
 800da60:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800da64:	b2db      	uxtb	r3, r3
 800da66:	2b02      	cmp	r3, #2
 800da68:	d002      	beq.n	800da70 <USBD_StdEPReq+0x6e>
 800da6a:	2b03      	cmp	r3, #3
 800da6c:	d016      	beq.n	800da9c <USBD_StdEPReq+0x9a>
 800da6e:	e02c      	b.n	800daca <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800da70:	7bbb      	ldrb	r3, [r7, #14]
 800da72:	2b00      	cmp	r3, #0
 800da74:	d00d      	beq.n	800da92 <USBD_StdEPReq+0x90>
 800da76:	7bbb      	ldrb	r3, [r7, #14]
 800da78:	2b80      	cmp	r3, #128	; 0x80
 800da7a:	d00a      	beq.n	800da92 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800da7c:	7bbb      	ldrb	r3, [r7, #14]
 800da7e:	4619      	mov	r1, r3
 800da80:	6878      	ldr	r0, [r7, #4]
 800da82:	f001 f971 	bl	800ed68 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800da86:	2180      	movs	r1, #128	; 0x80
 800da88:	6878      	ldr	r0, [r7, #4]
 800da8a:	f001 f96d 	bl	800ed68 <USBD_LL_StallEP>
 800da8e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800da90:	e020      	b.n	800dad4 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800da92:	6839      	ldr	r1, [r7, #0]
 800da94:	6878      	ldr	r0, [r7, #4]
 800da96:	f000 fc6f 	bl	800e378 <USBD_CtlError>
              break;
 800da9a:	e01b      	b.n	800dad4 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800da9c:	683b      	ldr	r3, [r7, #0]
 800da9e:	885b      	ldrh	r3, [r3, #2]
 800daa0:	2b00      	cmp	r3, #0
 800daa2:	d10e      	bne.n	800dac2 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800daa4:	7bbb      	ldrb	r3, [r7, #14]
 800daa6:	2b00      	cmp	r3, #0
 800daa8:	d00b      	beq.n	800dac2 <USBD_StdEPReq+0xc0>
 800daaa:	7bbb      	ldrb	r3, [r7, #14]
 800daac:	2b80      	cmp	r3, #128	; 0x80
 800daae:	d008      	beq.n	800dac2 <USBD_StdEPReq+0xc0>
 800dab0:	683b      	ldr	r3, [r7, #0]
 800dab2:	88db      	ldrh	r3, [r3, #6]
 800dab4:	2b00      	cmp	r3, #0
 800dab6:	d104      	bne.n	800dac2 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800dab8:	7bbb      	ldrb	r3, [r7, #14]
 800daba:	4619      	mov	r1, r3
 800dabc:	6878      	ldr	r0, [r7, #4]
 800dabe:	f001 f953 	bl	800ed68 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800dac2:	6878      	ldr	r0, [r7, #4]
 800dac4:	f000 fd23 	bl	800e50e <USBD_CtlSendStatus>

              break;
 800dac8:	e004      	b.n	800dad4 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800daca:	6839      	ldr	r1, [r7, #0]
 800dacc:	6878      	ldr	r0, [r7, #4]
 800dace:	f000 fc53 	bl	800e378 <USBD_CtlError>
              break;
 800dad2:	bf00      	nop
          }
          break;
 800dad4:	e0ec      	b.n	800dcb0 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800dad6:	687b      	ldr	r3, [r7, #4]
 800dad8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dadc:	b2db      	uxtb	r3, r3
 800dade:	2b02      	cmp	r3, #2
 800dae0:	d002      	beq.n	800dae8 <USBD_StdEPReq+0xe6>
 800dae2:	2b03      	cmp	r3, #3
 800dae4:	d016      	beq.n	800db14 <USBD_StdEPReq+0x112>
 800dae6:	e030      	b.n	800db4a <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800dae8:	7bbb      	ldrb	r3, [r7, #14]
 800daea:	2b00      	cmp	r3, #0
 800daec:	d00d      	beq.n	800db0a <USBD_StdEPReq+0x108>
 800daee:	7bbb      	ldrb	r3, [r7, #14]
 800daf0:	2b80      	cmp	r3, #128	; 0x80
 800daf2:	d00a      	beq.n	800db0a <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800daf4:	7bbb      	ldrb	r3, [r7, #14]
 800daf6:	4619      	mov	r1, r3
 800daf8:	6878      	ldr	r0, [r7, #4]
 800dafa:	f001 f935 	bl	800ed68 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800dafe:	2180      	movs	r1, #128	; 0x80
 800db00:	6878      	ldr	r0, [r7, #4]
 800db02:	f001 f931 	bl	800ed68 <USBD_LL_StallEP>
 800db06:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800db08:	e025      	b.n	800db56 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800db0a:	6839      	ldr	r1, [r7, #0]
 800db0c:	6878      	ldr	r0, [r7, #4]
 800db0e:	f000 fc33 	bl	800e378 <USBD_CtlError>
              break;
 800db12:	e020      	b.n	800db56 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800db14:	683b      	ldr	r3, [r7, #0]
 800db16:	885b      	ldrh	r3, [r3, #2]
 800db18:	2b00      	cmp	r3, #0
 800db1a:	d11b      	bne.n	800db54 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800db1c:	7bbb      	ldrb	r3, [r7, #14]
 800db1e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800db22:	2b00      	cmp	r3, #0
 800db24:	d004      	beq.n	800db30 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800db26:	7bbb      	ldrb	r3, [r7, #14]
 800db28:	4619      	mov	r1, r3
 800db2a:	6878      	ldr	r0, [r7, #4]
 800db2c:	f001 f952 	bl	800edd4 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800db30:	6878      	ldr	r0, [r7, #4]
 800db32:	f000 fcec 	bl	800e50e <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800db36:	687b      	ldr	r3, [r7, #4]
 800db38:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800db3c:	689b      	ldr	r3, [r3, #8]
 800db3e:	6839      	ldr	r1, [r7, #0]
 800db40:	6878      	ldr	r0, [r7, #4]
 800db42:	4798      	blx	r3
 800db44:	4603      	mov	r3, r0
 800db46:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800db48:	e004      	b.n	800db54 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800db4a:	6839      	ldr	r1, [r7, #0]
 800db4c:	6878      	ldr	r0, [r7, #4]
 800db4e:	f000 fc13 	bl	800e378 <USBD_CtlError>
              break;
 800db52:	e000      	b.n	800db56 <USBD_StdEPReq+0x154>
              break;
 800db54:	bf00      	nop
          }
          break;
 800db56:	e0ab      	b.n	800dcb0 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800db58:	687b      	ldr	r3, [r7, #4]
 800db5a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800db5e:	b2db      	uxtb	r3, r3
 800db60:	2b02      	cmp	r3, #2
 800db62:	d002      	beq.n	800db6a <USBD_StdEPReq+0x168>
 800db64:	2b03      	cmp	r3, #3
 800db66:	d032      	beq.n	800dbce <USBD_StdEPReq+0x1cc>
 800db68:	e097      	b.n	800dc9a <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800db6a:	7bbb      	ldrb	r3, [r7, #14]
 800db6c:	2b00      	cmp	r3, #0
 800db6e:	d007      	beq.n	800db80 <USBD_StdEPReq+0x17e>
 800db70:	7bbb      	ldrb	r3, [r7, #14]
 800db72:	2b80      	cmp	r3, #128	; 0x80
 800db74:	d004      	beq.n	800db80 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800db76:	6839      	ldr	r1, [r7, #0]
 800db78:	6878      	ldr	r0, [r7, #4]
 800db7a:	f000 fbfd 	bl	800e378 <USBD_CtlError>
                break;
 800db7e:	e091      	b.n	800dca4 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800db80:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800db84:	2b00      	cmp	r3, #0
 800db86:	da0b      	bge.n	800dba0 <USBD_StdEPReq+0x19e>
 800db88:	7bbb      	ldrb	r3, [r7, #14]
 800db8a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800db8e:	4613      	mov	r3, r2
 800db90:	009b      	lsls	r3, r3, #2
 800db92:	4413      	add	r3, r2
 800db94:	009b      	lsls	r3, r3, #2
 800db96:	3310      	adds	r3, #16
 800db98:	687a      	ldr	r2, [r7, #4]
 800db9a:	4413      	add	r3, r2
 800db9c:	3304      	adds	r3, #4
 800db9e:	e00b      	b.n	800dbb8 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800dba0:	7bbb      	ldrb	r3, [r7, #14]
 800dba2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800dba6:	4613      	mov	r3, r2
 800dba8:	009b      	lsls	r3, r3, #2
 800dbaa:	4413      	add	r3, r2
 800dbac:	009b      	lsls	r3, r3, #2
 800dbae:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800dbb2:	687a      	ldr	r2, [r7, #4]
 800dbb4:	4413      	add	r3, r2
 800dbb6:	3304      	adds	r3, #4
 800dbb8:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800dbba:	68bb      	ldr	r3, [r7, #8]
 800dbbc:	2200      	movs	r2, #0
 800dbbe:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800dbc0:	68bb      	ldr	r3, [r7, #8]
 800dbc2:	2202      	movs	r2, #2
 800dbc4:	4619      	mov	r1, r3
 800dbc6:	6878      	ldr	r0, [r7, #4]
 800dbc8:	f000 fc47 	bl	800e45a <USBD_CtlSendData>
              break;
 800dbcc:	e06a      	b.n	800dca4 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800dbce:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800dbd2:	2b00      	cmp	r3, #0
 800dbd4:	da11      	bge.n	800dbfa <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800dbd6:	7bbb      	ldrb	r3, [r7, #14]
 800dbd8:	f003 020f 	and.w	r2, r3, #15
 800dbdc:	6879      	ldr	r1, [r7, #4]
 800dbde:	4613      	mov	r3, r2
 800dbe0:	009b      	lsls	r3, r3, #2
 800dbe2:	4413      	add	r3, r2
 800dbe4:	009b      	lsls	r3, r3, #2
 800dbe6:	440b      	add	r3, r1
 800dbe8:	3324      	adds	r3, #36	; 0x24
 800dbea:	881b      	ldrh	r3, [r3, #0]
 800dbec:	2b00      	cmp	r3, #0
 800dbee:	d117      	bne.n	800dc20 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800dbf0:	6839      	ldr	r1, [r7, #0]
 800dbf2:	6878      	ldr	r0, [r7, #4]
 800dbf4:	f000 fbc0 	bl	800e378 <USBD_CtlError>
                  break;
 800dbf8:	e054      	b.n	800dca4 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800dbfa:	7bbb      	ldrb	r3, [r7, #14]
 800dbfc:	f003 020f 	and.w	r2, r3, #15
 800dc00:	6879      	ldr	r1, [r7, #4]
 800dc02:	4613      	mov	r3, r2
 800dc04:	009b      	lsls	r3, r3, #2
 800dc06:	4413      	add	r3, r2
 800dc08:	009b      	lsls	r3, r3, #2
 800dc0a:	440b      	add	r3, r1
 800dc0c:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800dc10:	881b      	ldrh	r3, [r3, #0]
 800dc12:	2b00      	cmp	r3, #0
 800dc14:	d104      	bne.n	800dc20 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800dc16:	6839      	ldr	r1, [r7, #0]
 800dc18:	6878      	ldr	r0, [r7, #4]
 800dc1a:	f000 fbad 	bl	800e378 <USBD_CtlError>
                  break;
 800dc1e:	e041      	b.n	800dca4 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800dc20:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800dc24:	2b00      	cmp	r3, #0
 800dc26:	da0b      	bge.n	800dc40 <USBD_StdEPReq+0x23e>
 800dc28:	7bbb      	ldrb	r3, [r7, #14]
 800dc2a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800dc2e:	4613      	mov	r3, r2
 800dc30:	009b      	lsls	r3, r3, #2
 800dc32:	4413      	add	r3, r2
 800dc34:	009b      	lsls	r3, r3, #2
 800dc36:	3310      	adds	r3, #16
 800dc38:	687a      	ldr	r2, [r7, #4]
 800dc3a:	4413      	add	r3, r2
 800dc3c:	3304      	adds	r3, #4
 800dc3e:	e00b      	b.n	800dc58 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800dc40:	7bbb      	ldrb	r3, [r7, #14]
 800dc42:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800dc46:	4613      	mov	r3, r2
 800dc48:	009b      	lsls	r3, r3, #2
 800dc4a:	4413      	add	r3, r2
 800dc4c:	009b      	lsls	r3, r3, #2
 800dc4e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800dc52:	687a      	ldr	r2, [r7, #4]
 800dc54:	4413      	add	r3, r2
 800dc56:	3304      	adds	r3, #4
 800dc58:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800dc5a:	7bbb      	ldrb	r3, [r7, #14]
 800dc5c:	2b00      	cmp	r3, #0
 800dc5e:	d002      	beq.n	800dc66 <USBD_StdEPReq+0x264>
 800dc60:	7bbb      	ldrb	r3, [r7, #14]
 800dc62:	2b80      	cmp	r3, #128	; 0x80
 800dc64:	d103      	bne.n	800dc6e <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800dc66:	68bb      	ldr	r3, [r7, #8]
 800dc68:	2200      	movs	r2, #0
 800dc6a:	601a      	str	r2, [r3, #0]
 800dc6c:	e00e      	b.n	800dc8c <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800dc6e:	7bbb      	ldrb	r3, [r7, #14]
 800dc70:	4619      	mov	r1, r3
 800dc72:	6878      	ldr	r0, [r7, #4]
 800dc74:	f001 f8e4 	bl	800ee40 <USBD_LL_IsStallEP>
 800dc78:	4603      	mov	r3, r0
 800dc7a:	2b00      	cmp	r3, #0
 800dc7c:	d003      	beq.n	800dc86 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800dc7e:	68bb      	ldr	r3, [r7, #8]
 800dc80:	2201      	movs	r2, #1
 800dc82:	601a      	str	r2, [r3, #0]
 800dc84:	e002      	b.n	800dc8c <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800dc86:	68bb      	ldr	r3, [r7, #8]
 800dc88:	2200      	movs	r2, #0
 800dc8a:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800dc8c:	68bb      	ldr	r3, [r7, #8]
 800dc8e:	2202      	movs	r2, #2
 800dc90:	4619      	mov	r1, r3
 800dc92:	6878      	ldr	r0, [r7, #4]
 800dc94:	f000 fbe1 	bl	800e45a <USBD_CtlSendData>
              break;
 800dc98:	e004      	b.n	800dca4 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800dc9a:	6839      	ldr	r1, [r7, #0]
 800dc9c:	6878      	ldr	r0, [r7, #4]
 800dc9e:	f000 fb6b 	bl	800e378 <USBD_CtlError>
              break;
 800dca2:	bf00      	nop
          }
          break;
 800dca4:	e004      	b.n	800dcb0 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800dca6:	6839      	ldr	r1, [r7, #0]
 800dca8:	6878      	ldr	r0, [r7, #4]
 800dcaa:	f000 fb65 	bl	800e378 <USBD_CtlError>
          break;
 800dcae:	bf00      	nop
      }
      break;
 800dcb0:	e004      	b.n	800dcbc <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800dcb2:	6839      	ldr	r1, [r7, #0]
 800dcb4:	6878      	ldr	r0, [r7, #4]
 800dcb6:	f000 fb5f 	bl	800e378 <USBD_CtlError>
      break;
 800dcba:	bf00      	nop
  }

  return ret;
 800dcbc:	7bfb      	ldrb	r3, [r7, #15]
}
 800dcbe:	4618      	mov	r0, r3
 800dcc0:	3710      	adds	r7, #16
 800dcc2:	46bd      	mov	sp, r7
 800dcc4:	bd80      	pop	{r7, pc}
	...

0800dcc8 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dcc8:	b580      	push	{r7, lr}
 800dcca:	b084      	sub	sp, #16
 800dccc:	af00      	add	r7, sp, #0
 800dcce:	6078      	str	r0, [r7, #4]
 800dcd0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800dcd2:	2300      	movs	r3, #0
 800dcd4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800dcd6:	2300      	movs	r3, #0
 800dcd8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800dcda:	2300      	movs	r3, #0
 800dcdc:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800dcde:	683b      	ldr	r3, [r7, #0]
 800dce0:	885b      	ldrh	r3, [r3, #2]
 800dce2:	0a1b      	lsrs	r3, r3, #8
 800dce4:	b29b      	uxth	r3, r3
 800dce6:	3b01      	subs	r3, #1
 800dce8:	2b0e      	cmp	r3, #14
 800dcea:	f200 8152 	bhi.w	800df92 <USBD_GetDescriptor+0x2ca>
 800dcee:	a201      	add	r2, pc, #4	; (adr r2, 800dcf4 <USBD_GetDescriptor+0x2c>)
 800dcf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dcf4:	0800dd65 	.word	0x0800dd65
 800dcf8:	0800dd7d 	.word	0x0800dd7d
 800dcfc:	0800ddbd 	.word	0x0800ddbd
 800dd00:	0800df93 	.word	0x0800df93
 800dd04:	0800df93 	.word	0x0800df93
 800dd08:	0800df33 	.word	0x0800df33
 800dd0c:	0800df5f 	.word	0x0800df5f
 800dd10:	0800df93 	.word	0x0800df93
 800dd14:	0800df93 	.word	0x0800df93
 800dd18:	0800df93 	.word	0x0800df93
 800dd1c:	0800df93 	.word	0x0800df93
 800dd20:	0800df93 	.word	0x0800df93
 800dd24:	0800df93 	.word	0x0800df93
 800dd28:	0800df93 	.word	0x0800df93
 800dd2c:	0800dd31 	.word	0x0800dd31
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800dd30:	687b      	ldr	r3, [r7, #4]
 800dd32:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dd36:	69db      	ldr	r3, [r3, #28]
 800dd38:	2b00      	cmp	r3, #0
 800dd3a:	d00b      	beq.n	800dd54 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800dd3c:	687b      	ldr	r3, [r7, #4]
 800dd3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dd42:	69db      	ldr	r3, [r3, #28]
 800dd44:	687a      	ldr	r2, [r7, #4]
 800dd46:	7c12      	ldrb	r2, [r2, #16]
 800dd48:	f107 0108 	add.w	r1, r7, #8
 800dd4c:	4610      	mov	r0, r2
 800dd4e:	4798      	blx	r3
 800dd50:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800dd52:	e126      	b.n	800dfa2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800dd54:	6839      	ldr	r1, [r7, #0]
 800dd56:	6878      	ldr	r0, [r7, #4]
 800dd58:	f000 fb0e 	bl	800e378 <USBD_CtlError>
        err++;
 800dd5c:	7afb      	ldrb	r3, [r7, #11]
 800dd5e:	3301      	adds	r3, #1
 800dd60:	72fb      	strb	r3, [r7, #11]
      break;
 800dd62:	e11e      	b.n	800dfa2 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800dd64:	687b      	ldr	r3, [r7, #4]
 800dd66:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dd6a:	681b      	ldr	r3, [r3, #0]
 800dd6c:	687a      	ldr	r2, [r7, #4]
 800dd6e:	7c12      	ldrb	r2, [r2, #16]
 800dd70:	f107 0108 	add.w	r1, r7, #8
 800dd74:	4610      	mov	r0, r2
 800dd76:	4798      	blx	r3
 800dd78:	60f8      	str	r0, [r7, #12]
      break;
 800dd7a:	e112      	b.n	800dfa2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800dd7c:	687b      	ldr	r3, [r7, #4]
 800dd7e:	7c1b      	ldrb	r3, [r3, #16]
 800dd80:	2b00      	cmp	r3, #0
 800dd82:	d10d      	bne.n	800dda0 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800dd84:	687b      	ldr	r3, [r7, #4]
 800dd86:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dd8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dd8c:	f107 0208 	add.w	r2, r7, #8
 800dd90:	4610      	mov	r0, r2
 800dd92:	4798      	blx	r3
 800dd94:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800dd96:	68fb      	ldr	r3, [r7, #12]
 800dd98:	3301      	adds	r3, #1
 800dd9a:	2202      	movs	r2, #2
 800dd9c:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800dd9e:	e100      	b.n	800dfa2 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800dda0:	687b      	ldr	r3, [r7, #4]
 800dda2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dda6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dda8:	f107 0208 	add.w	r2, r7, #8
 800ddac:	4610      	mov	r0, r2
 800ddae:	4798      	blx	r3
 800ddb0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800ddb2:	68fb      	ldr	r3, [r7, #12]
 800ddb4:	3301      	adds	r3, #1
 800ddb6:	2202      	movs	r2, #2
 800ddb8:	701a      	strb	r2, [r3, #0]
      break;
 800ddba:	e0f2      	b.n	800dfa2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800ddbc:	683b      	ldr	r3, [r7, #0]
 800ddbe:	885b      	ldrh	r3, [r3, #2]
 800ddc0:	b2db      	uxtb	r3, r3
 800ddc2:	2b05      	cmp	r3, #5
 800ddc4:	f200 80ac 	bhi.w	800df20 <USBD_GetDescriptor+0x258>
 800ddc8:	a201      	add	r2, pc, #4	; (adr r2, 800ddd0 <USBD_GetDescriptor+0x108>)
 800ddca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ddce:	bf00      	nop
 800ddd0:	0800dde9 	.word	0x0800dde9
 800ddd4:	0800de1d 	.word	0x0800de1d
 800ddd8:	0800de51 	.word	0x0800de51
 800dddc:	0800de85 	.word	0x0800de85
 800dde0:	0800deb9 	.word	0x0800deb9
 800dde4:	0800deed 	.word	0x0800deed
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800dde8:	687b      	ldr	r3, [r7, #4]
 800ddea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ddee:	685b      	ldr	r3, [r3, #4]
 800ddf0:	2b00      	cmp	r3, #0
 800ddf2:	d00b      	beq.n	800de0c <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800ddf4:	687b      	ldr	r3, [r7, #4]
 800ddf6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ddfa:	685b      	ldr	r3, [r3, #4]
 800ddfc:	687a      	ldr	r2, [r7, #4]
 800ddfe:	7c12      	ldrb	r2, [r2, #16]
 800de00:	f107 0108 	add.w	r1, r7, #8
 800de04:	4610      	mov	r0, r2
 800de06:	4798      	blx	r3
 800de08:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800de0a:	e091      	b.n	800df30 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800de0c:	6839      	ldr	r1, [r7, #0]
 800de0e:	6878      	ldr	r0, [r7, #4]
 800de10:	f000 fab2 	bl	800e378 <USBD_CtlError>
            err++;
 800de14:	7afb      	ldrb	r3, [r7, #11]
 800de16:	3301      	adds	r3, #1
 800de18:	72fb      	strb	r3, [r7, #11]
          break;
 800de1a:	e089      	b.n	800df30 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800de1c:	687b      	ldr	r3, [r7, #4]
 800de1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800de22:	689b      	ldr	r3, [r3, #8]
 800de24:	2b00      	cmp	r3, #0
 800de26:	d00b      	beq.n	800de40 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800de28:	687b      	ldr	r3, [r7, #4]
 800de2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800de2e:	689b      	ldr	r3, [r3, #8]
 800de30:	687a      	ldr	r2, [r7, #4]
 800de32:	7c12      	ldrb	r2, [r2, #16]
 800de34:	f107 0108 	add.w	r1, r7, #8
 800de38:	4610      	mov	r0, r2
 800de3a:	4798      	blx	r3
 800de3c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800de3e:	e077      	b.n	800df30 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800de40:	6839      	ldr	r1, [r7, #0]
 800de42:	6878      	ldr	r0, [r7, #4]
 800de44:	f000 fa98 	bl	800e378 <USBD_CtlError>
            err++;
 800de48:	7afb      	ldrb	r3, [r7, #11]
 800de4a:	3301      	adds	r3, #1
 800de4c:	72fb      	strb	r3, [r7, #11]
          break;
 800de4e:	e06f      	b.n	800df30 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800de50:	687b      	ldr	r3, [r7, #4]
 800de52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800de56:	68db      	ldr	r3, [r3, #12]
 800de58:	2b00      	cmp	r3, #0
 800de5a:	d00b      	beq.n	800de74 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800de5c:	687b      	ldr	r3, [r7, #4]
 800de5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800de62:	68db      	ldr	r3, [r3, #12]
 800de64:	687a      	ldr	r2, [r7, #4]
 800de66:	7c12      	ldrb	r2, [r2, #16]
 800de68:	f107 0108 	add.w	r1, r7, #8
 800de6c:	4610      	mov	r0, r2
 800de6e:	4798      	blx	r3
 800de70:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800de72:	e05d      	b.n	800df30 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800de74:	6839      	ldr	r1, [r7, #0]
 800de76:	6878      	ldr	r0, [r7, #4]
 800de78:	f000 fa7e 	bl	800e378 <USBD_CtlError>
            err++;
 800de7c:	7afb      	ldrb	r3, [r7, #11]
 800de7e:	3301      	adds	r3, #1
 800de80:	72fb      	strb	r3, [r7, #11]
          break;
 800de82:	e055      	b.n	800df30 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800de84:	687b      	ldr	r3, [r7, #4]
 800de86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800de8a:	691b      	ldr	r3, [r3, #16]
 800de8c:	2b00      	cmp	r3, #0
 800de8e:	d00b      	beq.n	800dea8 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800de90:	687b      	ldr	r3, [r7, #4]
 800de92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800de96:	691b      	ldr	r3, [r3, #16]
 800de98:	687a      	ldr	r2, [r7, #4]
 800de9a:	7c12      	ldrb	r2, [r2, #16]
 800de9c:	f107 0108 	add.w	r1, r7, #8
 800dea0:	4610      	mov	r0, r2
 800dea2:	4798      	blx	r3
 800dea4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800dea6:	e043      	b.n	800df30 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800dea8:	6839      	ldr	r1, [r7, #0]
 800deaa:	6878      	ldr	r0, [r7, #4]
 800deac:	f000 fa64 	bl	800e378 <USBD_CtlError>
            err++;
 800deb0:	7afb      	ldrb	r3, [r7, #11]
 800deb2:	3301      	adds	r3, #1
 800deb4:	72fb      	strb	r3, [r7, #11]
          break;
 800deb6:	e03b      	b.n	800df30 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800deb8:	687b      	ldr	r3, [r7, #4]
 800deba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800debe:	695b      	ldr	r3, [r3, #20]
 800dec0:	2b00      	cmp	r3, #0
 800dec2:	d00b      	beq.n	800dedc <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800deca:	695b      	ldr	r3, [r3, #20]
 800decc:	687a      	ldr	r2, [r7, #4]
 800dece:	7c12      	ldrb	r2, [r2, #16]
 800ded0:	f107 0108 	add.w	r1, r7, #8
 800ded4:	4610      	mov	r0, r2
 800ded6:	4798      	blx	r3
 800ded8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800deda:	e029      	b.n	800df30 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800dedc:	6839      	ldr	r1, [r7, #0]
 800dede:	6878      	ldr	r0, [r7, #4]
 800dee0:	f000 fa4a 	bl	800e378 <USBD_CtlError>
            err++;
 800dee4:	7afb      	ldrb	r3, [r7, #11]
 800dee6:	3301      	adds	r3, #1
 800dee8:	72fb      	strb	r3, [r7, #11]
          break;
 800deea:	e021      	b.n	800df30 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800deec:	687b      	ldr	r3, [r7, #4]
 800deee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800def2:	699b      	ldr	r3, [r3, #24]
 800def4:	2b00      	cmp	r3, #0
 800def6:	d00b      	beq.n	800df10 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800def8:	687b      	ldr	r3, [r7, #4]
 800defa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800defe:	699b      	ldr	r3, [r3, #24]
 800df00:	687a      	ldr	r2, [r7, #4]
 800df02:	7c12      	ldrb	r2, [r2, #16]
 800df04:	f107 0108 	add.w	r1, r7, #8
 800df08:	4610      	mov	r0, r2
 800df0a:	4798      	blx	r3
 800df0c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800df0e:	e00f      	b.n	800df30 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800df10:	6839      	ldr	r1, [r7, #0]
 800df12:	6878      	ldr	r0, [r7, #4]
 800df14:	f000 fa30 	bl	800e378 <USBD_CtlError>
            err++;
 800df18:	7afb      	ldrb	r3, [r7, #11]
 800df1a:	3301      	adds	r3, #1
 800df1c:	72fb      	strb	r3, [r7, #11]
          break;
 800df1e:	e007      	b.n	800df30 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800df20:	6839      	ldr	r1, [r7, #0]
 800df22:	6878      	ldr	r0, [r7, #4]
 800df24:	f000 fa28 	bl	800e378 <USBD_CtlError>
          err++;
 800df28:	7afb      	ldrb	r3, [r7, #11]
 800df2a:	3301      	adds	r3, #1
 800df2c:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800df2e:	bf00      	nop
      }
      break;
 800df30:	e037      	b.n	800dfa2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800df32:	687b      	ldr	r3, [r7, #4]
 800df34:	7c1b      	ldrb	r3, [r3, #16]
 800df36:	2b00      	cmp	r3, #0
 800df38:	d109      	bne.n	800df4e <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800df3a:	687b      	ldr	r3, [r7, #4]
 800df3c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800df40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800df42:	f107 0208 	add.w	r2, r7, #8
 800df46:	4610      	mov	r0, r2
 800df48:	4798      	blx	r3
 800df4a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800df4c:	e029      	b.n	800dfa2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800df4e:	6839      	ldr	r1, [r7, #0]
 800df50:	6878      	ldr	r0, [r7, #4]
 800df52:	f000 fa11 	bl	800e378 <USBD_CtlError>
        err++;
 800df56:	7afb      	ldrb	r3, [r7, #11]
 800df58:	3301      	adds	r3, #1
 800df5a:	72fb      	strb	r3, [r7, #11]
      break;
 800df5c:	e021      	b.n	800dfa2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800df5e:	687b      	ldr	r3, [r7, #4]
 800df60:	7c1b      	ldrb	r3, [r3, #16]
 800df62:	2b00      	cmp	r3, #0
 800df64:	d10d      	bne.n	800df82 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800df66:	687b      	ldr	r3, [r7, #4]
 800df68:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800df6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800df6e:	f107 0208 	add.w	r2, r7, #8
 800df72:	4610      	mov	r0, r2
 800df74:	4798      	blx	r3
 800df76:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800df78:	68fb      	ldr	r3, [r7, #12]
 800df7a:	3301      	adds	r3, #1
 800df7c:	2207      	movs	r2, #7
 800df7e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800df80:	e00f      	b.n	800dfa2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800df82:	6839      	ldr	r1, [r7, #0]
 800df84:	6878      	ldr	r0, [r7, #4]
 800df86:	f000 f9f7 	bl	800e378 <USBD_CtlError>
        err++;
 800df8a:	7afb      	ldrb	r3, [r7, #11]
 800df8c:	3301      	adds	r3, #1
 800df8e:	72fb      	strb	r3, [r7, #11]
      break;
 800df90:	e007      	b.n	800dfa2 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800df92:	6839      	ldr	r1, [r7, #0]
 800df94:	6878      	ldr	r0, [r7, #4]
 800df96:	f000 f9ef 	bl	800e378 <USBD_CtlError>
      err++;
 800df9a:	7afb      	ldrb	r3, [r7, #11]
 800df9c:	3301      	adds	r3, #1
 800df9e:	72fb      	strb	r3, [r7, #11]
      break;
 800dfa0:	bf00      	nop
  }

  if (err != 0U)
 800dfa2:	7afb      	ldrb	r3, [r7, #11]
 800dfa4:	2b00      	cmp	r3, #0
 800dfa6:	d11e      	bne.n	800dfe6 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800dfa8:	683b      	ldr	r3, [r7, #0]
 800dfaa:	88db      	ldrh	r3, [r3, #6]
 800dfac:	2b00      	cmp	r3, #0
 800dfae:	d016      	beq.n	800dfde <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800dfb0:	893b      	ldrh	r3, [r7, #8]
 800dfb2:	2b00      	cmp	r3, #0
 800dfb4:	d00e      	beq.n	800dfd4 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800dfb6:	683b      	ldr	r3, [r7, #0]
 800dfb8:	88da      	ldrh	r2, [r3, #6]
 800dfba:	893b      	ldrh	r3, [r7, #8]
 800dfbc:	4293      	cmp	r3, r2
 800dfbe:	bf28      	it	cs
 800dfc0:	4613      	movcs	r3, r2
 800dfc2:	b29b      	uxth	r3, r3
 800dfc4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800dfc6:	893b      	ldrh	r3, [r7, #8]
 800dfc8:	461a      	mov	r2, r3
 800dfca:	68f9      	ldr	r1, [r7, #12]
 800dfcc:	6878      	ldr	r0, [r7, #4]
 800dfce:	f000 fa44 	bl	800e45a <USBD_CtlSendData>
 800dfd2:	e009      	b.n	800dfe8 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800dfd4:	6839      	ldr	r1, [r7, #0]
 800dfd6:	6878      	ldr	r0, [r7, #4]
 800dfd8:	f000 f9ce 	bl	800e378 <USBD_CtlError>
 800dfdc:	e004      	b.n	800dfe8 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800dfde:	6878      	ldr	r0, [r7, #4]
 800dfe0:	f000 fa95 	bl	800e50e <USBD_CtlSendStatus>
 800dfe4:	e000      	b.n	800dfe8 <USBD_GetDescriptor+0x320>
    return;
 800dfe6:	bf00      	nop
  }
}
 800dfe8:	3710      	adds	r7, #16
 800dfea:	46bd      	mov	sp, r7
 800dfec:	bd80      	pop	{r7, pc}
 800dfee:	bf00      	nop

0800dff0 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dff0:	b580      	push	{r7, lr}
 800dff2:	b084      	sub	sp, #16
 800dff4:	af00      	add	r7, sp, #0
 800dff6:	6078      	str	r0, [r7, #4]
 800dff8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800dffa:	683b      	ldr	r3, [r7, #0]
 800dffc:	889b      	ldrh	r3, [r3, #4]
 800dffe:	2b00      	cmp	r3, #0
 800e000:	d131      	bne.n	800e066 <USBD_SetAddress+0x76>
 800e002:	683b      	ldr	r3, [r7, #0]
 800e004:	88db      	ldrh	r3, [r3, #6]
 800e006:	2b00      	cmp	r3, #0
 800e008:	d12d      	bne.n	800e066 <USBD_SetAddress+0x76>
 800e00a:	683b      	ldr	r3, [r7, #0]
 800e00c:	885b      	ldrh	r3, [r3, #2]
 800e00e:	2b7f      	cmp	r3, #127	; 0x7f
 800e010:	d829      	bhi.n	800e066 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800e012:	683b      	ldr	r3, [r7, #0]
 800e014:	885b      	ldrh	r3, [r3, #2]
 800e016:	b2db      	uxtb	r3, r3
 800e018:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e01c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e01e:	687b      	ldr	r3, [r7, #4]
 800e020:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e024:	b2db      	uxtb	r3, r3
 800e026:	2b03      	cmp	r3, #3
 800e028:	d104      	bne.n	800e034 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800e02a:	6839      	ldr	r1, [r7, #0]
 800e02c:	6878      	ldr	r0, [r7, #4]
 800e02e:	f000 f9a3 	bl	800e378 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e032:	e01d      	b.n	800e070 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	7bfa      	ldrb	r2, [r7, #15]
 800e038:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800e03c:	7bfb      	ldrb	r3, [r7, #15]
 800e03e:	4619      	mov	r1, r3
 800e040:	6878      	ldr	r0, [r7, #4]
 800e042:	f000 ff2b 	bl	800ee9c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800e046:	6878      	ldr	r0, [r7, #4]
 800e048:	f000 fa61 	bl	800e50e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800e04c:	7bfb      	ldrb	r3, [r7, #15]
 800e04e:	2b00      	cmp	r3, #0
 800e050:	d004      	beq.n	800e05c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e052:	687b      	ldr	r3, [r7, #4]
 800e054:	2202      	movs	r2, #2
 800e056:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e05a:	e009      	b.n	800e070 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800e05c:	687b      	ldr	r3, [r7, #4]
 800e05e:	2201      	movs	r2, #1
 800e060:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e064:	e004      	b.n	800e070 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800e066:	6839      	ldr	r1, [r7, #0]
 800e068:	6878      	ldr	r0, [r7, #4]
 800e06a:	f000 f985 	bl	800e378 <USBD_CtlError>
  }
}
 800e06e:	bf00      	nop
 800e070:	bf00      	nop
 800e072:	3710      	adds	r7, #16
 800e074:	46bd      	mov	sp, r7
 800e076:	bd80      	pop	{r7, pc}

0800e078 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e078:	b580      	push	{r7, lr}
 800e07a:	b084      	sub	sp, #16
 800e07c:	af00      	add	r7, sp, #0
 800e07e:	6078      	str	r0, [r7, #4]
 800e080:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e082:	2300      	movs	r3, #0
 800e084:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800e086:	683b      	ldr	r3, [r7, #0]
 800e088:	885b      	ldrh	r3, [r3, #2]
 800e08a:	b2da      	uxtb	r2, r3
 800e08c:	4b4c      	ldr	r3, [pc, #304]	; (800e1c0 <USBD_SetConfig+0x148>)
 800e08e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800e090:	4b4b      	ldr	r3, [pc, #300]	; (800e1c0 <USBD_SetConfig+0x148>)
 800e092:	781b      	ldrb	r3, [r3, #0]
 800e094:	2b01      	cmp	r3, #1
 800e096:	d905      	bls.n	800e0a4 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800e098:	6839      	ldr	r1, [r7, #0]
 800e09a:	6878      	ldr	r0, [r7, #4]
 800e09c:	f000 f96c 	bl	800e378 <USBD_CtlError>
    return USBD_FAIL;
 800e0a0:	2303      	movs	r3, #3
 800e0a2:	e088      	b.n	800e1b6 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800e0a4:	687b      	ldr	r3, [r7, #4]
 800e0a6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e0aa:	b2db      	uxtb	r3, r3
 800e0ac:	2b02      	cmp	r3, #2
 800e0ae:	d002      	beq.n	800e0b6 <USBD_SetConfig+0x3e>
 800e0b0:	2b03      	cmp	r3, #3
 800e0b2:	d025      	beq.n	800e100 <USBD_SetConfig+0x88>
 800e0b4:	e071      	b.n	800e19a <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800e0b6:	4b42      	ldr	r3, [pc, #264]	; (800e1c0 <USBD_SetConfig+0x148>)
 800e0b8:	781b      	ldrb	r3, [r3, #0]
 800e0ba:	2b00      	cmp	r3, #0
 800e0bc:	d01c      	beq.n	800e0f8 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800e0be:	4b40      	ldr	r3, [pc, #256]	; (800e1c0 <USBD_SetConfig+0x148>)
 800e0c0:	781b      	ldrb	r3, [r3, #0]
 800e0c2:	461a      	mov	r2, r3
 800e0c4:	687b      	ldr	r3, [r7, #4]
 800e0c6:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800e0c8:	4b3d      	ldr	r3, [pc, #244]	; (800e1c0 <USBD_SetConfig+0x148>)
 800e0ca:	781b      	ldrb	r3, [r3, #0]
 800e0cc:	4619      	mov	r1, r3
 800e0ce:	6878      	ldr	r0, [r7, #4]
 800e0d0:	f7ff f992 	bl	800d3f8 <USBD_SetClassConfig>
 800e0d4:	4603      	mov	r3, r0
 800e0d6:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800e0d8:	7bfb      	ldrb	r3, [r7, #15]
 800e0da:	2b00      	cmp	r3, #0
 800e0dc:	d004      	beq.n	800e0e8 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800e0de:	6839      	ldr	r1, [r7, #0]
 800e0e0:	6878      	ldr	r0, [r7, #4]
 800e0e2:	f000 f949 	bl	800e378 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800e0e6:	e065      	b.n	800e1b4 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800e0e8:	6878      	ldr	r0, [r7, #4]
 800e0ea:	f000 fa10 	bl	800e50e <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800e0ee:	687b      	ldr	r3, [r7, #4]
 800e0f0:	2203      	movs	r2, #3
 800e0f2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800e0f6:	e05d      	b.n	800e1b4 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800e0f8:	6878      	ldr	r0, [r7, #4]
 800e0fa:	f000 fa08 	bl	800e50e <USBD_CtlSendStatus>
      break;
 800e0fe:	e059      	b.n	800e1b4 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800e100:	4b2f      	ldr	r3, [pc, #188]	; (800e1c0 <USBD_SetConfig+0x148>)
 800e102:	781b      	ldrb	r3, [r3, #0]
 800e104:	2b00      	cmp	r3, #0
 800e106:	d112      	bne.n	800e12e <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e108:	687b      	ldr	r3, [r7, #4]
 800e10a:	2202      	movs	r2, #2
 800e10c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800e110:	4b2b      	ldr	r3, [pc, #172]	; (800e1c0 <USBD_SetConfig+0x148>)
 800e112:	781b      	ldrb	r3, [r3, #0]
 800e114:	461a      	mov	r2, r3
 800e116:	687b      	ldr	r3, [r7, #4]
 800e118:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800e11a:	4b29      	ldr	r3, [pc, #164]	; (800e1c0 <USBD_SetConfig+0x148>)
 800e11c:	781b      	ldrb	r3, [r3, #0]
 800e11e:	4619      	mov	r1, r3
 800e120:	6878      	ldr	r0, [r7, #4]
 800e122:	f7ff f985 	bl	800d430 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800e126:	6878      	ldr	r0, [r7, #4]
 800e128:	f000 f9f1 	bl	800e50e <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800e12c:	e042      	b.n	800e1b4 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800e12e:	4b24      	ldr	r3, [pc, #144]	; (800e1c0 <USBD_SetConfig+0x148>)
 800e130:	781b      	ldrb	r3, [r3, #0]
 800e132:	461a      	mov	r2, r3
 800e134:	687b      	ldr	r3, [r7, #4]
 800e136:	685b      	ldr	r3, [r3, #4]
 800e138:	429a      	cmp	r2, r3
 800e13a:	d02a      	beq.n	800e192 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e13c:	687b      	ldr	r3, [r7, #4]
 800e13e:	685b      	ldr	r3, [r3, #4]
 800e140:	b2db      	uxtb	r3, r3
 800e142:	4619      	mov	r1, r3
 800e144:	6878      	ldr	r0, [r7, #4]
 800e146:	f7ff f973 	bl	800d430 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800e14a:	4b1d      	ldr	r3, [pc, #116]	; (800e1c0 <USBD_SetConfig+0x148>)
 800e14c:	781b      	ldrb	r3, [r3, #0]
 800e14e:	461a      	mov	r2, r3
 800e150:	687b      	ldr	r3, [r7, #4]
 800e152:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800e154:	4b1a      	ldr	r3, [pc, #104]	; (800e1c0 <USBD_SetConfig+0x148>)
 800e156:	781b      	ldrb	r3, [r3, #0]
 800e158:	4619      	mov	r1, r3
 800e15a:	6878      	ldr	r0, [r7, #4]
 800e15c:	f7ff f94c 	bl	800d3f8 <USBD_SetClassConfig>
 800e160:	4603      	mov	r3, r0
 800e162:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800e164:	7bfb      	ldrb	r3, [r7, #15]
 800e166:	2b00      	cmp	r3, #0
 800e168:	d00f      	beq.n	800e18a <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800e16a:	6839      	ldr	r1, [r7, #0]
 800e16c:	6878      	ldr	r0, [r7, #4]
 800e16e:	f000 f903 	bl	800e378 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e172:	687b      	ldr	r3, [r7, #4]
 800e174:	685b      	ldr	r3, [r3, #4]
 800e176:	b2db      	uxtb	r3, r3
 800e178:	4619      	mov	r1, r3
 800e17a:	6878      	ldr	r0, [r7, #4]
 800e17c:	f7ff f958 	bl	800d430 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800e180:	687b      	ldr	r3, [r7, #4]
 800e182:	2202      	movs	r2, #2
 800e184:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800e188:	e014      	b.n	800e1b4 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800e18a:	6878      	ldr	r0, [r7, #4]
 800e18c:	f000 f9bf 	bl	800e50e <USBD_CtlSendStatus>
      break;
 800e190:	e010      	b.n	800e1b4 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800e192:	6878      	ldr	r0, [r7, #4]
 800e194:	f000 f9bb 	bl	800e50e <USBD_CtlSendStatus>
      break;
 800e198:	e00c      	b.n	800e1b4 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800e19a:	6839      	ldr	r1, [r7, #0]
 800e19c:	6878      	ldr	r0, [r7, #4]
 800e19e:	f000 f8eb 	bl	800e378 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800e1a2:	4b07      	ldr	r3, [pc, #28]	; (800e1c0 <USBD_SetConfig+0x148>)
 800e1a4:	781b      	ldrb	r3, [r3, #0]
 800e1a6:	4619      	mov	r1, r3
 800e1a8:	6878      	ldr	r0, [r7, #4]
 800e1aa:	f7ff f941 	bl	800d430 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800e1ae:	2303      	movs	r3, #3
 800e1b0:	73fb      	strb	r3, [r7, #15]
      break;
 800e1b2:	bf00      	nop
  }

  return ret;
 800e1b4:	7bfb      	ldrb	r3, [r7, #15]
}
 800e1b6:	4618      	mov	r0, r3
 800e1b8:	3710      	adds	r7, #16
 800e1ba:	46bd      	mov	sp, r7
 800e1bc:	bd80      	pop	{r7, pc}
 800e1be:	bf00      	nop
 800e1c0:	20000538 	.word	0x20000538

0800e1c4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e1c4:	b580      	push	{r7, lr}
 800e1c6:	b082      	sub	sp, #8
 800e1c8:	af00      	add	r7, sp, #0
 800e1ca:	6078      	str	r0, [r7, #4]
 800e1cc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800e1ce:	683b      	ldr	r3, [r7, #0]
 800e1d0:	88db      	ldrh	r3, [r3, #6]
 800e1d2:	2b01      	cmp	r3, #1
 800e1d4:	d004      	beq.n	800e1e0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800e1d6:	6839      	ldr	r1, [r7, #0]
 800e1d8:	6878      	ldr	r0, [r7, #4]
 800e1da:	f000 f8cd 	bl	800e378 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800e1de:	e023      	b.n	800e228 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800e1e0:	687b      	ldr	r3, [r7, #4]
 800e1e2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e1e6:	b2db      	uxtb	r3, r3
 800e1e8:	2b02      	cmp	r3, #2
 800e1ea:	dc02      	bgt.n	800e1f2 <USBD_GetConfig+0x2e>
 800e1ec:	2b00      	cmp	r3, #0
 800e1ee:	dc03      	bgt.n	800e1f8 <USBD_GetConfig+0x34>
 800e1f0:	e015      	b.n	800e21e <USBD_GetConfig+0x5a>
 800e1f2:	2b03      	cmp	r3, #3
 800e1f4:	d00b      	beq.n	800e20e <USBD_GetConfig+0x4a>
 800e1f6:	e012      	b.n	800e21e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800e1f8:	687b      	ldr	r3, [r7, #4]
 800e1fa:	2200      	movs	r2, #0
 800e1fc:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800e1fe:	687b      	ldr	r3, [r7, #4]
 800e200:	3308      	adds	r3, #8
 800e202:	2201      	movs	r2, #1
 800e204:	4619      	mov	r1, r3
 800e206:	6878      	ldr	r0, [r7, #4]
 800e208:	f000 f927 	bl	800e45a <USBD_CtlSendData>
        break;
 800e20c:	e00c      	b.n	800e228 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800e20e:	687b      	ldr	r3, [r7, #4]
 800e210:	3304      	adds	r3, #4
 800e212:	2201      	movs	r2, #1
 800e214:	4619      	mov	r1, r3
 800e216:	6878      	ldr	r0, [r7, #4]
 800e218:	f000 f91f 	bl	800e45a <USBD_CtlSendData>
        break;
 800e21c:	e004      	b.n	800e228 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800e21e:	6839      	ldr	r1, [r7, #0]
 800e220:	6878      	ldr	r0, [r7, #4]
 800e222:	f000 f8a9 	bl	800e378 <USBD_CtlError>
        break;
 800e226:	bf00      	nop
}
 800e228:	bf00      	nop
 800e22a:	3708      	adds	r7, #8
 800e22c:	46bd      	mov	sp, r7
 800e22e:	bd80      	pop	{r7, pc}

0800e230 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e230:	b580      	push	{r7, lr}
 800e232:	b082      	sub	sp, #8
 800e234:	af00      	add	r7, sp, #0
 800e236:	6078      	str	r0, [r7, #4]
 800e238:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e23a:	687b      	ldr	r3, [r7, #4]
 800e23c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e240:	b2db      	uxtb	r3, r3
 800e242:	3b01      	subs	r3, #1
 800e244:	2b02      	cmp	r3, #2
 800e246:	d81e      	bhi.n	800e286 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800e248:	683b      	ldr	r3, [r7, #0]
 800e24a:	88db      	ldrh	r3, [r3, #6]
 800e24c:	2b02      	cmp	r3, #2
 800e24e:	d004      	beq.n	800e25a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800e250:	6839      	ldr	r1, [r7, #0]
 800e252:	6878      	ldr	r0, [r7, #4]
 800e254:	f000 f890 	bl	800e378 <USBD_CtlError>
        break;
 800e258:	e01a      	b.n	800e290 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800e25a:	687b      	ldr	r3, [r7, #4]
 800e25c:	2201      	movs	r2, #1
 800e25e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800e260:	687b      	ldr	r3, [r7, #4]
 800e262:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800e266:	2b00      	cmp	r3, #0
 800e268:	d005      	beq.n	800e276 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800e26a:	687b      	ldr	r3, [r7, #4]
 800e26c:	68db      	ldr	r3, [r3, #12]
 800e26e:	f043 0202 	orr.w	r2, r3, #2
 800e272:	687b      	ldr	r3, [r7, #4]
 800e274:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800e276:	687b      	ldr	r3, [r7, #4]
 800e278:	330c      	adds	r3, #12
 800e27a:	2202      	movs	r2, #2
 800e27c:	4619      	mov	r1, r3
 800e27e:	6878      	ldr	r0, [r7, #4]
 800e280:	f000 f8eb 	bl	800e45a <USBD_CtlSendData>
      break;
 800e284:	e004      	b.n	800e290 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800e286:	6839      	ldr	r1, [r7, #0]
 800e288:	6878      	ldr	r0, [r7, #4]
 800e28a:	f000 f875 	bl	800e378 <USBD_CtlError>
      break;
 800e28e:	bf00      	nop
  }
}
 800e290:	bf00      	nop
 800e292:	3708      	adds	r7, #8
 800e294:	46bd      	mov	sp, r7
 800e296:	bd80      	pop	{r7, pc}

0800e298 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e298:	b580      	push	{r7, lr}
 800e29a:	b082      	sub	sp, #8
 800e29c:	af00      	add	r7, sp, #0
 800e29e:	6078      	str	r0, [r7, #4]
 800e2a0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e2a2:	683b      	ldr	r3, [r7, #0]
 800e2a4:	885b      	ldrh	r3, [r3, #2]
 800e2a6:	2b01      	cmp	r3, #1
 800e2a8:	d106      	bne.n	800e2b8 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800e2aa:	687b      	ldr	r3, [r7, #4]
 800e2ac:	2201      	movs	r2, #1
 800e2ae:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800e2b2:	6878      	ldr	r0, [r7, #4]
 800e2b4:	f000 f92b 	bl	800e50e <USBD_CtlSendStatus>
  }
}
 800e2b8:	bf00      	nop
 800e2ba:	3708      	adds	r7, #8
 800e2bc:	46bd      	mov	sp, r7
 800e2be:	bd80      	pop	{r7, pc}

0800e2c0 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e2c0:	b580      	push	{r7, lr}
 800e2c2:	b082      	sub	sp, #8
 800e2c4:	af00      	add	r7, sp, #0
 800e2c6:	6078      	str	r0, [r7, #4]
 800e2c8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e2ca:	687b      	ldr	r3, [r7, #4]
 800e2cc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e2d0:	b2db      	uxtb	r3, r3
 800e2d2:	3b01      	subs	r3, #1
 800e2d4:	2b02      	cmp	r3, #2
 800e2d6:	d80b      	bhi.n	800e2f0 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e2d8:	683b      	ldr	r3, [r7, #0]
 800e2da:	885b      	ldrh	r3, [r3, #2]
 800e2dc:	2b01      	cmp	r3, #1
 800e2de:	d10c      	bne.n	800e2fa <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800e2e0:	687b      	ldr	r3, [r7, #4]
 800e2e2:	2200      	movs	r2, #0
 800e2e4:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800e2e8:	6878      	ldr	r0, [r7, #4]
 800e2ea:	f000 f910 	bl	800e50e <USBD_CtlSendStatus>
      }
      break;
 800e2ee:	e004      	b.n	800e2fa <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800e2f0:	6839      	ldr	r1, [r7, #0]
 800e2f2:	6878      	ldr	r0, [r7, #4]
 800e2f4:	f000 f840 	bl	800e378 <USBD_CtlError>
      break;
 800e2f8:	e000      	b.n	800e2fc <USBD_ClrFeature+0x3c>
      break;
 800e2fa:	bf00      	nop
  }
}
 800e2fc:	bf00      	nop
 800e2fe:	3708      	adds	r7, #8
 800e300:	46bd      	mov	sp, r7
 800e302:	bd80      	pop	{r7, pc}

0800e304 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800e304:	b580      	push	{r7, lr}
 800e306:	b084      	sub	sp, #16
 800e308:	af00      	add	r7, sp, #0
 800e30a:	6078      	str	r0, [r7, #4]
 800e30c:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800e30e:	683b      	ldr	r3, [r7, #0]
 800e310:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800e312:	68fb      	ldr	r3, [r7, #12]
 800e314:	781a      	ldrb	r2, [r3, #0]
 800e316:	687b      	ldr	r3, [r7, #4]
 800e318:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800e31a:	68fb      	ldr	r3, [r7, #12]
 800e31c:	3301      	adds	r3, #1
 800e31e:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800e320:	68fb      	ldr	r3, [r7, #12]
 800e322:	781a      	ldrb	r2, [r3, #0]
 800e324:	687b      	ldr	r3, [r7, #4]
 800e326:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800e328:	68fb      	ldr	r3, [r7, #12]
 800e32a:	3301      	adds	r3, #1
 800e32c:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800e32e:	68f8      	ldr	r0, [r7, #12]
 800e330:	f7ff fa92 	bl	800d858 <SWAPBYTE>
 800e334:	4603      	mov	r3, r0
 800e336:	461a      	mov	r2, r3
 800e338:	687b      	ldr	r3, [r7, #4]
 800e33a:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800e33c:	68fb      	ldr	r3, [r7, #12]
 800e33e:	3301      	adds	r3, #1
 800e340:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800e342:	68fb      	ldr	r3, [r7, #12]
 800e344:	3301      	adds	r3, #1
 800e346:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800e348:	68f8      	ldr	r0, [r7, #12]
 800e34a:	f7ff fa85 	bl	800d858 <SWAPBYTE>
 800e34e:	4603      	mov	r3, r0
 800e350:	461a      	mov	r2, r3
 800e352:	687b      	ldr	r3, [r7, #4]
 800e354:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800e356:	68fb      	ldr	r3, [r7, #12]
 800e358:	3301      	adds	r3, #1
 800e35a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800e35c:	68fb      	ldr	r3, [r7, #12]
 800e35e:	3301      	adds	r3, #1
 800e360:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800e362:	68f8      	ldr	r0, [r7, #12]
 800e364:	f7ff fa78 	bl	800d858 <SWAPBYTE>
 800e368:	4603      	mov	r3, r0
 800e36a:	461a      	mov	r2, r3
 800e36c:	687b      	ldr	r3, [r7, #4]
 800e36e:	80da      	strh	r2, [r3, #6]
}
 800e370:	bf00      	nop
 800e372:	3710      	adds	r7, #16
 800e374:	46bd      	mov	sp, r7
 800e376:	bd80      	pop	{r7, pc}

0800e378 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e378:	b580      	push	{r7, lr}
 800e37a:	b082      	sub	sp, #8
 800e37c:	af00      	add	r7, sp, #0
 800e37e:	6078      	str	r0, [r7, #4]
 800e380:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800e382:	2180      	movs	r1, #128	; 0x80
 800e384:	6878      	ldr	r0, [r7, #4]
 800e386:	f000 fcef 	bl	800ed68 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800e38a:	2100      	movs	r1, #0
 800e38c:	6878      	ldr	r0, [r7, #4]
 800e38e:	f000 fceb 	bl	800ed68 <USBD_LL_StallEP>
}
 800e392:	bf00      	nop
 800e394:	3708      	adds	r7, #8
 800e396:	46bd      	mov	sp, r7
 800e398:	bd80      	pop	{r7, pc}

0800e39a <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800e39a:	b580      	push	{r7, lr}
 800e39c:	b086      	sub	sp, #24
 800e39e:	af00      	add	r7, sp, #0
 800e3a0:	60f8      	str	r0, [r7, #12]
 800e3a2:	60b9      	str	r1, [r7, #8]
 800e3a4:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800e3a6:	2300      	movs	r3, #0
 800e3a8:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800e3aa:	68fb      	ldr	r3, [r7, #12]
 800e3ac:	2b00      	cmp	r3, #0
 800e3ae:	d036      	beq.n	800e41e <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800e3b0:	68fb      	ldr	r3, [r7, #12]
 800e3b2:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800e3b4:	6938      	ldr	r0, [r7, #16]
 800e3b6:	f000 f836 	bl	800e426 <USBD_GetLen>
 800e3ba:	4603      	mov	r3, r0
 800e3bc:	3301      	adds	r3, #1
 800e3be:	b29b      	uxth	r3, r3
 800e3c0:	005b      	lsls	r3, r3, #1
 800e3c2:	b29a      	uxth	r2, r3
 800e3c4:	687b      	ldr	r3, [r7, #4]
 800e3c6:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800e3c8:	7dfb      	ldrb	r3, [r7, #23]
 800e3ca:	68ba      	ldr	r2, [r7, #8]
 800e3cc:	4413      	add	r3, r2
 800e3ce:	687a      	ldr	r2, [r7, #4]
 800e3d0:	7812      	ldrb	r2, [r2, #0]
 800e3d2:	701a      	strb	r2, [r3, #0]
  idx++;
 800e3d4:	7dfb      	ldrb	r3, [r7, #23]
 800e3d6:	3301      	adds	r3, #1
 800e3d8:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800e3da:	7dfb      	ldrb	r3, [r7, #23]
 800e3dc:	68ba      	ldr	r2, [r7, #8]
 800e3de:	4413      	add	r3, r2
 800e3e0:	2203      	movs	r2, #3
 800e3e2:	701a      	strb	r2, [r3, #0]
  idx++;
 800e3e4:	7dfb      	ldrb	r3, [r7, #23]
 800e3e6:	3301      	adds	r3, #1
 800e3e8:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800e3ea:	e013      	b.n	800e414 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800e3ec:	7dfb      	ldrb	r3, [r7, #23]
 800e3ee:	68ba      	ldr	r2, [r7, #8]
 800e3f0:	4413      	add	r3, r2
 800e3f2:	693a      	ldr	r2, [r7, #16]
 800e3f4:	7812      	ldrb	r2, [r2, #0]
 800e3f6:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800e3f8:	693b      	ldr	r3, [r7, #16]
 800e3fa:	3301      	adds	r3, #1
 800e3fc:	613b      	str	r3, [r7, #16]
    idx++;
 800e3fe:	7dfb      	ldrb	r3, [r7, #23]
 800e400:	3301      	adds	r3, #1
 800e402:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800e404:	7dfb      	ldrb	r3, [r7, #23]
 800e406:	68ba      	ldr	r2, [r7, #8]
 800e408:	4413      	add	r3, r2
 800e40a:	2200      	movs	r2, #0
 800e40c:	701a      	strb	r2, [r3, #0]
    idx++;
 800e40e:	7dfb      	ldrb	r3, [r7, #23]
 800e410:	3301      	adds	r3, #1
 800e412:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800e414:	693b      	ldr	r3, [r7, #16]
 800e416:	781b      	ldrb	r3, [r3, #0]
 800e418:	2b00      	cmp	r3, #0
 800e41a:	d1e7      	bne.n	800e3ec <USBD_GetString+0x52>
 800e41c:	e000      	b.n	800e420 <USBD_GetString+0x86>
    return;
 800e41e:	bf00      	nop
  }
}
 800e420:	3718      	adds	r7, #24
 800e422:	46bd      	mov	sp, r7
 800e424:	bd80      	pop	{r7, pc}

0800e426 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800e426:	b480      	push	{r7}
 800e428:	b085      	sub	sp, #20
 800e42a:	af00      	add	r7, sp, #0
 800e42c:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800e42e:	2300      	movs	r3, #0
 800e430:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800e432:	687b      	ldr	r3, [r7, #4]
 800e434:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800e436:	e005      	b.n	800e444 <USBD_GetLen+0x1e>
  {
    len++;
 800e438:	7bfb      	ldrb	r3, [r7, #15]
 800e43a:	3301      	adds	r3, #1
 800e43c:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800e43e:	68bb      	ldr	r3, [r7, #8]
 800e440:	3301      	adds	r3, #1
 800e442:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800e444:	68bb      	ldr	r3, [r7, #8]
 800e446:	781b      	ldrb	r3, [r3, #0]
 800e448:	2b00      	cmp	r3, #0
 800e44a:	d1f5      	bne.n	800e438 <USBD_GetLen+0x12>
  }

  return len;
 800e44c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e44e:	4618      	mov	r0, r3
 800e450:	3714      	adds	r7, #20
 800e452:	46bd      	mov	sp, r7
 800e454:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e458:	4770      	bx	lr

0800e45a <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800e45a:	b580      	push	{r7, lr}
 800e45c:	b084      	sub	sp, #16
 800e45e:	af00      	add	r7, sp, #0
 800e460:	60f8      	str	r0, [r7, #12]
 800e462:	60b9      	str	r1, [r7, #8]
 800e464:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800e466:	68fb      	ldr	r3, [r7, #12]
 800e468:	2202      	movs	r2, #2
 800e46a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800e46e:	68fb      	ldr	r3, [r7, #12]
 800e470:	687a      	ldr	r2, [r7, #4]
 800e472:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800e474:	68fb      	ldr	r3, [r7, #12]
 800e476:	687a      	ldr	r2, [r7, #4]
 800e478:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e47a:	687b      	ldr	r3, [r7, #4]
 800e47c:	68ba      	ldr	r2, [r7, #8]
 800e47e:	2100      	movs	r1, #0
 800e480:	68f8      	ldr	r0, [r7, #12]
 800e482:	f000 fd41 	bl	800ef08 <USBD_LL_Transmit>

  return USBD_OK;
 800e486:	2300      	movs	r3, #0
}
 800e488:	4618      	mov	r0, r3
 800e48a:	3710      	adds	r7, #16
 800e48c:	46bd      	mov	sp, r7
 800e48e:	bd80      	pop	{r7, pc}

0800e490 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800e490:	b580      	push	{r7, lr}
 800e492:	b084      	sub	sp, #16
 800e494:	af00      	add	r7, sp, #0
 800e496:	60f8      	str	r0, [r7, #12]
 800e498:	60b9      	str	r1, [r7, #8]
 800e49a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e49c:	687b      	ldr	r3, [r7, #4]
 800e49e:	68ba      	ldr	r2, [r7, #8]
 800e4a0:	2100      	movs	r1, #0
 800e4a2:	68f8      	ldr	r0, [r7, #12]
 800e4a4:	f000 fd30 	bl	800ef08 <USBD_LL_Transmit>

  return USBD_OK;
 800e4a8:	2300      	movs	r3, #0
}
 800e4aa:	4618      	mov	r0, r3
 800e4ac:	3710      	adds	r7, #16
 800e4ae:	46bd      	mov	sp, r7
 800e4b0:	bd80      	pop	{r7, pc}

0800e4b2 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800e4b2:	b580      	push	{r7, lr}
 800e4b4:	b084      	sub	sp, #16
 800e4b6:	af00      	add	r7, sp, #0
 800e4b8:	60f8      	str	r0, [r7, #12]
 800e4ba:	60b9      	str	r1, [r7, #8]
 800e4bc:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800e4be:	68fb      	ldr	r3, [r7, #12]
 800e4c0:	2203      	movs	r2, #3
 800e4c2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800e4c6:	68fb      	ldr	r3, [r7, #12]
 800e4c8:	687a      	ldr	r2, [r7, #4]
 800e4ca:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800e4ce:	68fb      	ldr	r3, [r7, #12]
 800e4d0:	687a      	ldr	r2, [r7, #4]
 800e4d2:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e4d6:	687b      	ldr	r3, [r7, #4]
 800e4d8:	68ba      	ldr	r2, [r7, #8]
 800e4da:	2100      	movs	r1, #0
 800e4dc:	68f8      	ldr	r0, [r7, #12]
 800e4de:	f000 fd4b 	bl	800ef78 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e4e2:	2300      	movs	r3, #0
}
 800e4e4:	4618      	mov	r0, r3
 800e4e6:	3710      	adds	r7, #16
 800e4e8:	46bd      	mov	sp, r7
 800e4ea:	bd80      	pop	{r7, pc}

0800e4ec <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800e4ec:	b580      	push	{r7, lr}
 800e4ee:	b084      	sub	sp, #16
 800e4f0:	af00      	add	r7, sp, #0
 800e4f2:	60f8      	str	r0, [r7, #12]
 800e4f4:	60b9      	str	r1, [r7, #8]
 800e4f6:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e4f8:	687b      	ldr	r3, [r7, #4]
 800e4fa:	68ba      	ldr	r2, [r7, #8]
 800e4fc:	2100      	movs	r1, #0
 800e4fe:	68f8      	ldr	r0, [r7, #12]
 800e500:	f000 fd3a 	bl	800ef78 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e504:	2300      	movs	r3, #0
}
 800e506:	4618      	mov	r0, r3
 800e508:	3710      	adds	r7, #16
 800e50a:	46bd      	mov	sp, r7
 800e50c:	bd80      	pop	{r7, pc}

0800e50e <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800e50e:	b580      	push	{r7, lr}
 800e510:	b082      	sub	sp, #8
 800e512:	af00      	add	r7, sp, #0
 800e514:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800e516:	687b      	ldr	r3, [r7, #4]
 800e518:	2204      	movs	r2, #4
 800e51a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800e51e:	2300      	movs	r3, #0
 800e520:	2200      	movs	r2, #0
 800e522:	2100      	movs	r1, #0
 800e524:	6878      	ldr	r0, [r7, #4]
 800e526:	f000 fcef 	bl	800ef08 <USBD_LL_Transmit>

  return USBD_OK;
 800e52a:	2300      	movs	r3, #0
}
 800e52c:	4618      	mov	r0, r3
 800e52e:	3708      	adds	r7, #8
 800e530:	46bd      	mov	sp, r7
 800e532:	bd80      	pop	{r7, pc}

0800e534 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800e534:	b580      	push	{r7, lr}
 800e536:	b082      	sub	sp, #8
 800e538:	af00      	add	r7, sp, #0
 800e53a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800e53c:	687b      	ldr	r3, [r7, #4]
 800e53e:	2205      	movs	r2, #5
 800e540:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e544:	2300      	movs	r3, #0
 800e546:	2200      	movs	r2, #0
 800e548:	2100      	movs	r1, #0
 800e54a:	6878      	ldr	r0, [r7, #4]
 800e54c:	f000 fd14 	bl	800ef78 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e550:	2300      	movs	r3, #0
}
 800e552:	4618      	mov	r0, r3
 800e554:	3708      	adds	r7, #8
 800e556:	46bd      	mov	sp, r7
 800e558:	bd80      	pop	{r7, pc}
	...

0800e55c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800e55c:	b580      	push	{r7, lr}
 800e55e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800e560:	2200      	movs	r2, #0
 800e562:	4912      	ldr	r1, [pc, #72]	; (800e5ac <MX_USB_DEVICE_Init+0x50>)
 800e564:	4812      	ldr	r0, [pc, #72]	; (800e5b0 <MX_USB_DEVICE_Init+0x54>)
 800e566:	f7fe fed9 	bl	800d31c <USBD_Init>
 800e56a:	4603      	mov	r3, r0
 800e56c:	2b00      	cmp	r3, #0
 800e56e:	d001      	beq.n	800e574 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800e570:	f7f4 ff36 	bl	80033e0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800e574:	490f      	ldr	r1, [pc, #60]	; (800e5b4 <MX_USB_DEVICE_Init+0x58>)
 800e576:	480e      	ldr	r0, [pc, #56]	; (800e5b0 <MX_USB_DEVICE_Init+0x54>)
 800e578:	f7fe ff00 	bl	800d37c <USBD_RegisterClass>
 800e57c:	4603      	mov	r3, r0
 800e57e:	2b00      	cmp	r3, #0
 800e580:	d001      	beq.n	800e586 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800e582:	f7f4 ff2d 	bl	80033e0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800e586:	490c      	ldr	r1, [pc, #48]	; (800e5b8 <MX_USB_DEVICE_Init+0x5c>)
 800e588:	4809      	ldr	r0, [pc, #36]	; (800e5b0 <MX_USB_DEVICE_Init+0x54>)
 800e58a:	f7fe fe51 	bl	800d230 <USBD_CDC_RegisterInterface>
 800e58e:	4603      	mov	r3, r0
 800e590:	2b00      	cmp	r3, #0
 800e592:	d001      	beq.n	800e598 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800e594:	f7f4 ff24 	bl	80033e0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800e598:	4805      	ldr	r0, [pc, #20]	; (800e5b0 <MX_USB_DEVICE_Init+0x54>)
 800e59a:	f7fe ff16 	bl	800d3ca <USBD_Start>
 800e59e:	4603      	mov	r3, r0
 800e5a0:	2b00      	cmp	r3, #0
 800e5a2:	d001      	beq.n	800e5a8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800e5a4:	f7f4 ff1c 	bl	80033e0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800e5a8:	bf00      	nop
 800e5aa:	bd80      	pop	{r7, pc}
 800e5ac:	20000130 	.word	0x20000130
 800e5b0:	2000053c 	.word	0x2000053c
 800e5b4:	20000018 	.word	0x20000018
 800e5b8:	2000011c 	.word	0x2000011c

0800e5bc <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800e5bc:	b580      	push	{r7, lr}
 800e5be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800e5c0:	2200      	movs	r2, #0
 800e5c2:	4905      	ldr	r1, [pc, #20]	; (800e5d8 <CDC_Init_FS+0x1c>)
 800e5c4:	4805      	ldr	r0, [pc, #20]	; (800e5dc <CDC_Init_FS+0x20>)
 800e5c6:	f7fe fe48 	bl	800d25a <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800e5ca:	4905      	ldr	r1, [pc, #20]	; (800e5e0 <CDC_Init_FS+0x24>)
 800e5cc:	4803      	ldr	r0, [pc, #12]	; (800e5dc <CDC_Init_FS+0x20>)
 800e5ce:	f7fe fe62 	bl	800d296 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800e5d2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800e5d4:	4618      	mov	r0, r3
 800e5d6:	bd80      	pop	{r7, pc}
 800e5d8:	20000bf4 	.word	0x20000bf4
 800e5dc:	2000053c 	.word	0x2000053c
 800e5e0:	2000080c 	.word	0x2000080c

0800e5e4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800e5e4:	b480      	push	{r7}
 800e5e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800e5e8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800e5ea:	4618      	mov	r0, r3
 800e5ec:	46bd      	mov	sp, r7
 800e5ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5f2:	4770      	bx	lr

0800e5f4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800e5f4:	b480      	push	{r7}
 800e5f6:	b083      	sub	sp, #12
 800e5f8:	af00      	add	r7, sp, #0
 800e5fa:	4603      	mov	r3, r0
 800e5fc:	6039      	str	r1, [r7, #0]
 800e5fe:	71fb      	strb	r3, [r7, #7]
 800e600:	4613      	mov	r3, r2
 800e602:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800e604:	79fb      	ldrb	r3, [r7, #7]
 800e606:	2b23      	cmp	r3, #35	; 0x23
 800e608:	d84a      	bhi.n	800e6a0 <CDC_Control_FS+0xac>
 800e60a:	a201      	add	r2, pc, #4	; (adr r2, 800e610 <CDC_Control_FS+0x1c>)
 800e60c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e610:	0800e6a1 	.word	0x0800e6a1
 800e614:	0800e6a1 	.word	0x0800e6a1
 800e618:	0800e6a1 	.word	0x0800e6a1
 800e61c:	0800e6a1 	.word	0x0800e6a1
 800e620:	0800e6a1 	.word	0x0800e6a1
 800e624:	0800e6a1 	.word	0x0800e6a1
 800e628:	0800e6a1 	.word	0x0800e6a1
 800e62c:	0800e6a1 	.word	0x0800e6a1
 800e630:	0800e6a1 	.word	0x0800e6a1
 800e634:	0800e6a1 	.word	0x0800e6a1
 800e638:	0800e6a1 	.word	0x0800e6a1
 800e63c:	0800e6a1 	.word	0x0800e6a1
 800e640:	0800e6a1 	.word	0x0800e6a1
 800e644:	0800e6a1 	.word	0x0800e6a1
 800e648:	0800e6a1 	.word	0x0800e6a1
 800e64c:	0800e6a1 	.word	0x0800e6a1
 800e650:	0800e6a1 	.word	0x0800e6a1
 800e654:	0800e6a1 	.word	0x0800e6a1
 800e658:	0800e6a1 	.word	0x0800e6a1
 800e65c:	0800e6a1 	.word	0x0800e6a1
 800e660:	0800e6a1 	.word	0x0800e6a1
 800e664:	0800e6a1 	.word	0x0800e6a1
 800e668:	0800e6a1 	.word	0x0800e6a1
 800e66c:	0800e6a1 	.word	0x0800e6a1
 800e670:	0800e6a1 	.word	0x0800e6a1
 800e674:	0800e6a1 	.word	0x0800e6a1
 800e678:	0800e6a1 	.word	0x0800e6a1
 800e67c:	0800e6a1 	.word	0x0800e6a1
 800e680:	0800e6a1 	.word	0x0800e6a1
 800e684:	0800e6a1 	.word	0x0800e6a1
 800e688:	0800e6a1 	.word	0x0800e6a1
 800e68c:	0800e6a1 	.word	0x0800e6a1
 800e690:	0800e6a1 	.word	0x0800e6a1
 800e694:	0800e6a1 	.word	0x0800e6a1
 800e698:	0800e6a1 	.word	0x0800e6a1
 800e69c:	0800e6a1 	.word	0x0800e6a1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800e6a0:	bf00      	nop
  }

  return (USBD_OK);
 800e6a2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800e6a4:	4618      	mov	r0, r3
 800e6a6:	370c      	adds	r7, #12
 800e6a8:	46bd      	mov	sp, r7
 800e6aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6ae:	4770      	bx	lr

0800e6b0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800e6b0:	b580      	push	{r7, lr}
 800e6b2:	b082      	sub	sp, #8
 800e6b4:	af00      	add	r7, sp, #0
 800e6b6:	6078      	str	r0, [r7, #4]
 800e6b8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800e6ba:	6879      	ldr	r1, [r7, #4]
 800e6bc:	4805      	ldr	r0, [pc, #20]	; (800e6d4 <CDC_Receive_FS+0x24>)
 800e6be:	f7fe fdea 	bl	800d296 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800e6c2:	4804      	ldr	r0, [pc, #16]	; (800e6d4 <CDC_Receive_FS+0x24>)
 800e6c4:	f7fe fe00 	bl	800d2c8 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800e6c8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800e6ca:	4618      	mov	r0, r3
 800e6cc:	3708      	adds	r7, #8
 800e6ce:	46bd      	mov	sp, r7
 800e6d0:	bd80      	pop	{r7, pc}
 800e6d2:	bf00      	nop
 800e6d4:	2000053c 	.word	0x2000053c

0800e6d8 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800e6d8:	b480      	push	{r7}
 800e6da:	b087      	sub	sp, #28
 800e6dc:	af00      	add	r7, sp, #0
 800e6de:	60f8      	str	r0, [r7, #12]
 800e6e0:	60b9      	str	r1, [r7, #8]
 800e6e2:	4613      	mov	r3, r2
 800e6e4:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800e6e6:	2300      	movs	r3, #0
 800e6e8:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800e6ea:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e6ee:	4618      	mov	r0, r3
 800e6f0:	371c      	adds	r7, #28
 800e6f2:	46bd      	mov	sp, r7
 800e6f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6f8:	4770      	bx	lr
	...

0800e6fc <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e6fc:	b480      	push	{r7}
 800e6fe:	b083      	sub	sp, #12
 800e700:	af00      	add	r7, sp, #0
 800e702:	4603      	mov	r3, r0
 800e704:	6039      	str	r1, [r7, #0]
 800e706:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800e708:	683b      	ldr	r3, [r7, #0]
 800e70a:	2212      	movs	r2, #18
 800e70c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800e70e:	4b03      	ldr	r3, [pc, #12]	; (800e71c <USBD_FS_DeviceDescriptor+0x20>)
}
 800e710:	4618      	mov	r0, r3
 800e712:	370c      	adds	r7, #12
 800e714:	46bd      	mov	sp, r7
 800e716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e71a:	4770      	bx	lr
 800e71c:	20000150 	.word	0x20000150

0800e720 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e720:	b480      	push	{r7}
 800e722:	b083      	sub	sp, #12
 800e724:	af00      	add	r7, sp, #0
 800e726:	4603      	mov	r3, r0
 800e728:	6039      	str	r1, [r7, #0]
 800e72a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800e72c:	683b      	ldr	r3, [r7, #0]
 800e72e:	2204      	movs	r2, #4
 800e730:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800e732:	4b03      	ldr	r3, [pc, #12]	; (800e740 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800e734:	4618      	mov	r0, r3
 800e736:	370c      	adds	r7, #12
 800e738:	46bd      	mov	sp, r7
 800e73a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e73e:	4770      	bx	lr
 800e740:	20000170 	.word	0x20000170

0800e744 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e744:	b580      	push	{r7, lr}
 800e746:	b082      	sub	sp, #8
 800e748:	af00      	add	r7, sp, #0
 800e74a:	4603      	mov	r3, r0
 800e74c:	6039      	str	r1, [r7, #0]
 800e74e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e750:	79fb      	ldrb	r3, [r7, #7]
 800e752:	2b00      	cmp	r3, #0
 800e754:	d105      	bne.n	800e762 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e756:	683a      	ldr	r2, [r7, #0]
 800e758:	4907      	ldr	r1, [pc, #28]	; (800e778 <USBD_FS_ProductStrDescriptor+0x34>)
 800e75a:	4808      	ldr	r0, [pc, #32]	; (800e77c <USBD_FS_ProductStrDescriptor+0x38>)
 800e75c:	f7ff fe1d 	bl	800e39a <USBD_GetString>
 800e760:	e004      	b.n	800e76c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e762:	683a      	ldr	r2, [r7, #0]
 800e764:	4904      	ldr	r1, [pc, #16]	; (800e778 <USBD_FS_ProductStrDescriptor+0x34>)
 800e766:	4805      	ldr	r0, [pc, #20]	; (800e77c <USBD_FS_ProductStrDescriptor+0x38>)
 800e768:	f7ff fe17 	bl	800e39a <USBD_GetString>
  }
  return USBD_StrDesc;
 800e76c:	4b02      	ldr	r3, [pc, #8]	; (800e778 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800e76e:	4618      	mov	r0, r3
 800e770:	3708      	adds	r7, #8
 800e772:	46bd      	mov	sp, r7
 800e774:	bd80      	pop	{r7, pc}
 800e776:	bf00      	nop
 800e778:	20000fdc 	.word	0x20000fdc
 800e77c:	0800f3a0 	.word	0x0800f3a0

0800e780 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e780:	b580      	push	{r7, lr}
 800e782:	b082      	sub	sp, #8
 800e784:	af00      	add	r7, sp, #0
 800e786:	4603      	mov	r3, r0
 800e788:	6039      	str	r1, [r7, #0]
 800e78a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800e78c:	683a      	ldr	r2, [r7, #0]
 800e78e:	4904      	ldr	r1, [pc, #16]	; (800e7a0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800e790:	4804      	ldr	r0, [pc, #16]	; (800e7a4 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800e792:	f7ff fe02 	bl	800e39a <USBD_GetString>
  return USBD_StrDesc;
 800e796:	4b02      	ldr	r3, [pc, #8]	; (800e7a0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800e798:	4618      	mov	r0, r3
 800e79a:	3708      	adds	r7, #8
 800e79c:	46bd      	mov	sp, r7
 800e79e:	bd80      	pop	{r7, pc}
 800e7a0:	20000fdc 	.word	0x20000fdc
 800e7a4:	0800f3b8 	.word	0x0800f3b8

0800e7a8 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e7a8:	b580      	push	{r7, lr}
 800e7aa:	b082      	sub	sp, #8
 800e7ac:	af00      	add	r7, sp, #0
 800e7ae:	4603      	mov	r3, r0
 800e7b0:	6039      	str	r1, [r7, #0]
 800e7b2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800e7b4:	683b      	ldr	r3, [r7, #0]
 800e7b6:	221a      	movs	r2, #26
 800e7b8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800e7ba:	f000 f855 	bl	800e868 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800e7be:	4b02      	ldr	r3, [pc, #8]	; (800e7c8 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800e7c0:	4618      	mov	r0, r3
 800e7c2:	3708      	adds	r7, #8
 800e7c4:	46bd      	mov	sp, r7
 800e7c6:	bd80      	pop	{r7, pc}
 800e7c8:	20000174 	.word	0x20000174

0800e7cc <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e7cc:	b580      	push	{r7, lr}
 800e7ce:	b082      	sub	sp, #8
 800e7d0:	af00      	add	r7, sp, #0
 800e7d2:	4603      	mov	r3, r0
 800e7d4:	6039      	str	r1, [r7, #0]
 800e7d6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800e7d8:	79fb      	ldrb	r3, [r7, #7]
 800e7da:	2b00      	cmp	r3, #0
 800e7dc:	d105      	bne.n	800e7ea <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e7de:	683a      	ldr	r2, [r7, #0]
 800e7e0:	4907      	ldr	r1, [pc, #28]	; (800e800 <USBD_FS_ConfigStrDescriptor+0x34>)
 800e7e2:	4808      	ldr	r0, [pc, #32]	; (800e804 <USBD_FS_ConfigStrDescriptor+0x38>)
 800e7e4:	f7ff fdd9 	bl	800e39a <USBD_GetString>
 800e7e8:	e004      	b.n	800e7f4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e7ea:	683a      	ldr	r2, [r7, #0]
 800e7ec:	4904      	ldr	r1, [pc, #16]	; (800e800 <USBD_FS_ConfigStrDescriptor+0x34>)
 800e7ee:	4805      	ldr	r0, [pc, #20]	; (800e804 <USBD_FS_ConfigStrDescriptor+0x38>)
 800e7f0:	f7ff fdd3 	bl	800e39a <USBD_GetString>
  }
  return USBD_StrDesc;
 800e7f4:	4b02      	ldr	r3, [pc, #8]	; (800e800 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800e7f6:	4618      	mov	r0, r3
 800e7f8:	3708      	adds	r7, #8
 800e7fa:	46bd      	mov	sp, r7
 800e7fc:	bd80      	pop	{r7, pc}
 800e7fe:	bf00      	nop
 800e800:	20000fdc 	.word	0x20000fdc
 800e804:	0800f3cc 	.word	0x0800f3cc

0800e808 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e808:	b580      	push	{r7, lr}
 800e80a:	b082      	sub	sp, #8
 800e80c:	af00      	add	r7, sp, #0
 800e80e:	4603      	mov	r3, r0
 800e810:	6039      	str	r1, [r7, #0]
 800e812:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e814:	79fb      	ldrb	r3, [r7, #7]
 800e816:	2b00      	cmp	r3, #0
 800e818:	d105      	bne.n	800e826 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e81a:	683a      	ldr	r2, [r7, #0]
 800e81c:	4907      	ldr	r1, [pc, #28]	; (800e83c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e81e:	4808      	ldr	r0, [pc, #32]	; (800e840 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e820:	f7ff fdbb 	bl	800e39a <USBD_GetString>
 800e824:	e004      	b.n	800e830 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e826:	683a      	ldr	r2, [r7, #0]
 800e828:	4904      	ldr	r1, [pc, #16]	; (800e83c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e82a:	4805      	ldr	r0, [pc, #20]	; (800e840 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e82c:	f7ff fdb5 	bl	800e39a <USBD_GetString>
  }
  return USBD_StrDesc;
 800e830:	4b02      	ldr	r3, [pc, #8]	; (800e83c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800e832:	4618      	mov	r0, r3
 800e834:	3708      	adds	r7, #8
 800e836:	46bd      	mov	sp, r7
 800e838:	bd80      	pop	{r7, pc}
 800e83a:	bf00      	nop
 800e83c:	20000fdc 	.word	0x20000fdc
 800e840:	0800f3d8 	.word	0x0800f3d8

0800e844 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e844:	b480      	push	{r7}
 800e846:	b083      	sub	sp, #12
 800e848:	af00      	add	r7, sp, #0
 800e84a:	4603      	mov	r3, r0
 800e84c:	6039      	str	r1, [r7, #0]
 800e84e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 800e850:	683b      	ldr	r3, [r7, #0]
 800e852:	220c      	movs	r2, #12
 800e854:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800e856:	4b03      	ldr	r3, [pc, #12]	; (800e864 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 800e858:	4618      	mov	r0, r3
 800e85a:	370c      	adds	r7, #12
 800e85c:	46bd      	mov	sp, r7
 800e85e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e862:	4770      	bx	lr
 800e864:	20000164 	.word	0x20000164

0800e868 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800e868:	b580      	push	{r7, lr}
 800e86a:	b084      	sub	sp, #16
 800e86c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800e86e:	4b0f      	ldr	r3, [pc, #60]	; (800e8ac <Get_SerialNum+0x44>)
 800e870:	681b      	ldr	r3, [r3, #0]
 800e872:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800e874:	4b0e      	ldr	r3, [pc, #56]	; (800e8b0 <Get_SerialNum+0x48>)
 800e876:	681b      	ldr	r3, [r3, #0]
 800e878:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800e87a:	4b0e      	ldr	r3, [pc, #56]	; (800e8b4 <Get_SerialNum+0x4c>)
 800e87c:	681b      	ldr	r3, [r3, #0]
 800e87e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800e880:	68fa      	ldr	r2, [r7, #12]
 800e882:	687b      	ldr	r3, [r7, #4]
 800e884:	4413      	add	r3, r2
 800e886:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800e888:	68fb      	ldr	r3, [r7, #12]
 800e88a:	2b00      	cmp	r3, #0
 800e88c:	d009      	beq.n	800e8a2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800e88e:	2208      	movs	r2, #8
 800e890:	4909      	ldr	r1, [pc, #36]	; (800e8b8 <Get_SerialNum+0x50>)
 800e892:	68f8      	ldr	r0, [r7, #12]
 800e894:	f000 f814 	bl	800e8c0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800e898:	2204      	movs	r2, #4
 800e89a:	4908      	ldr	r1, [pc, #32]	; (800e8bc <Get_SerialNum+0x54>)
 800e89c:	68b8      	ldr	r0, [r7, #8]
 800e89e:	f000 f80f 	bl	800e8c0 <IntToUnicode>
  }
}
 800e8a2:	bf00      	nop
 800e8a4:	3710      	adds	r7, #16
 800e8a6:	46bd      	mov	sp, r7
 800e8a8:	bd80      	pop	{r7, pc}
 800e8aa:	bf00      	nop
 800e8ac:	1fff7590 	.word	0x1fff7590
 800e8b0:	1fff7594 	.word	0x1fff7594
 800e8b4:	1fff7598 	.word	0x1fff7598
 800e8b8:	20000176 	.word	0x20000176
 800e8bc:	20000186 	.word	0x20000186

0800e8c0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800e8c0:	b480      	push	{r7}
 800e8c2:	b087      	sub	sp, #28
 800e8c4:	af00      	add	r7, sp, #0
 800e8c6:	60f8      	str	r0, [r7, #12]
 800e8c8:	60b9      	str	r1, [r7, #8]
 800e8ca:	4613      	mov	r3, r2
 800e8cc:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800e8ce:	2300      	movs	r3, #0
 800e8d0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800e8d2:	2300      	movs	r3, #0
 800e8d4:	75fb      	strb	r3, [r7, #23]
 800e8d6:	e027      	b.n	800e928 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800e8d8:	68fb      	ldr	r3, [r7, #12]
 800e8da:	0f1b      	lsrs	r3, r3, #28
 800e8dc:	2b09      	cmp	r3, #9
 800e8de:	d80b      	bhi.n	800e8f8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800e8e0:	68fb      	ldr	r3, [r7, #12]
 800e8e2:	0f1b      	lsrs	r3, r3, #28
 800e8e4:	b2da      	uxtb	r2, r3
 800e8e6:	7dfb      	ldrb	r3, [r7, #23]
 800e8e8:	005b      	lsls	r3, r3, #1
 800e8ea:	4619      	mov	r1, r3
 800e8ec:	68bb      	ldr	r3, [r7, #8]
 800e8ee:	440b      	add	r3, r1
 800e8f0:	3230      	adds	r2, #48	; 0x30
 800e8f2:	b2d2      	uxtb	r2, r2
 800e8f4:	701a      	strb	r2, [r3, #0]
 800e8f6:	e00a      	b.n	800e90e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800e8f8:	68fb      	ldr	r3, [r7, #12]
 800e8fa:	0f1b      	lsrs	r3, r3, #28
 800e8fc:	b2da      	uxtb	r2, r3
 800e8fe:	7dfb      	ldrb	r3, [r7, #23]
 800e900:	005b      	lsls	r3, r3, #1
 800e902:	4619      	mov	r1, r3
 800e904:	68bb      	ldr	r3, [r7, #8]
 800e906:	440b      	add	r3, r1
 800e908:	3237      	adds	r2, #55	; 0x37
 800e90a:	b2d2      	uxtb	r2, r2
 800e90c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800e90e:	68fb      	ldr	r3, [r7, #12]
 800e910:	011b      	lsls	r3, r3, #4
 800e912:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800e914:	7dfb      	ldrb	r3, [r7, #23]
 800e916:	005b      	lsls	r3, r3, #1
 800e918:	3301      	adds	r3, #1
 800e91a:	68ba      	ldr	r2, [r7, #8]
 800e91c:	4413      	add	r3, r2
 800e91e:	2200      	movs	r2, #0
 800e920:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800e922:	7dfb      	ldrb	r3, [r7, #23]
 800e924:	3301      	adds	r3, #1
 800e926:	75fb      	strb	r3, [r7, #23]
 800e928:	7dfa      	ldrb	r2, [r7, #23]
 800e92a:	79fb      	ldrb	r3, [r7, #7]
 800e92c:	429a      	cmp	r2, r3
 800e92e:	d3d3      	bcc.n	800e8d8 <IntToUnicode+0x18>
  }
}
 800e930:	bf00      	nop
 800e932:	bf00      	nop
 800e934:	371c      	adds	r7, #28
 800e936:	46bd      	mov	sp, r7
 800e938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e93c:	4770      	bx	lr
	...

0800e940 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800e940:	b580      	push	{r7, lr}
 800e942:	b096      	sub	sp, #88	; 0x58
 800e944:	af00      	add	r7, sp, #0
 800e946:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e948:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800e94c:	2200      	movs	r2, #0
 800e94e:	601a      	str	r2, [r3, #0]
 800e950:	605a      	str	r2, [r3, #4]
 800e952:	609a      	str	r2, [r3, #8]
 800e954:	60da      	str	r2, [r3, #12]
 800e956:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800e958:	f107 0310 	add.w	r3, r7, #16
 800e95c:	2234      	movs	r2, #52	; 0x34
 800e95e:	2100      	movs	r1, #0
 800e960:	4618      	mov	r0, r3
 800e962:	f000 fc13 	bl	800f18c <memset>
  if(pcdHandle->Instance==USB)
 800e966:	687b      	ldr	r3, [r7, #4]
 800e968:	681b      	ldr	r3, [r3, #0]
 800e96a:	4a24      	ldr	r2, [pc, #144]	; (800e9fc <HAL_PCD_MspInit+0xbc>)
 800e96c:	4293      	cmp	r3, r2
 800e96e:	d141      	bne.n	800e9f4 <HAL_PCD_MspInit+0xb4>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800e970:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800e974:	613b      	str	r3, [r7, #16]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_MSI;
 800e976:	f04f 6340 	mov.w	r3, #201326592	; 0xc000000
 800e97a:	63bb      	str	r3, [r7, #56]	; 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800e97c:	f107 0310 	add.w	r3, r7, #16
 800e980:	4618      	mov	r0, r3
 800e982:	f7f9 fe91 	bl	80086a8 <HAL_RCCEx_PeriphCLKConfig>
 800e986:	4603      	mov	r3, r0
 800e988:	2b00      	cmp	r3, #0
 800e98a:	d001      	beq.n	800e990 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 800e98c:	f7f4 fd28 	bl	80033e0 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e990:	4b1b      	ldr	r3, [pc, #108]	; (800ea00 <HAL_PCD_MspInit+0xc0>)
 800e992:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e994:	4a1a      	ldr	r2, [pc, #104]	; (800ea00 <HAL_PCD_MspInit+0xc0>)
 800e996:	f043 0301 	orr.w	r3, r3, #1
 800e99a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800e99c:	4b18      	ldr	r3, [pc, #96]	; (800ea00 <HAL_PCD_MspInit+0xc0>)
 800e99e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e9a0:	f003 0301 	and.w	r3, r3, #1
 800e9a4:	60fb      	str	r3, [r7, #12]
 800e9a6:	68fb      	ldr	r3, [r7, #12]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800e9a8:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800e9ac:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e9ae:	2302      	movs	r3, #2
 800e9b0:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e9b2:	2300      	movs	r3, #0
 800e9b4:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e9b6:	2303      	movs	r3, #3
 800e9b8:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF10_USB_FS;
 800e9ba:	230a      	movs	r3, #10
 800e9bc:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e9be:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800e9c2:	4619      	mov	r1, r3
 800e9c4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800e9c8:	f7f7 f864 	bl	8005a94 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800e9cc:	4b0c      	ldr	r3, [pc, #48]	; (800ea00 <HAL_PCD_MspInit+0xc0>)
 800e9ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e9d0:	4a0b      	ldr	r2, [pc, #44]	; (800ea00 <HAL_PCD_MspInit+0xc0>)
 800e9d2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800e9d6:	6593      	str	r3, [r2, #88]	; 0x58
 800e9d8:	4b09      	ldr	r3, [pc, #36]	; (800ea00 <HAL_PCD_MspInit+0xc0>)
 800e9da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e9dc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800e9e0:	60bb      	str	r3, [r7, #8]
 800e9e2:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_IRQn, 0, 0);
 800e9e4:	2200      	movs	r2, #0
 800e9e6:	2100      	movs	r1, #0
 800e9e8:	2043      	movs	r0, #67	; 0x43
 800e9ea:	f7f6 fde6 	bl	80055ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_IRQn);
 800e9ee:	2043      	movs	r0, #67	; 0x43
 800e9f0:	f7f6 fdff 	bl	80055f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800e9f4:	bf00      	nop
 800e9f6:	3758      	adds	r7, #88	; 0x58
 800e9f8:	46bd      	mov	sp, r7
 800e9fa:	bd80      	pop	{r7, pc}
 800e9fc:	40006800 	.word	0x40006800
 800ea00:	40021000 	.word	0x40021000

0800ea04 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ea04:	b580      	push	{r7, lr}
 800ea06:	b082      	sub	sp, #8
 800ea08:	af00      	add	r7, sp, #0
 800ea0a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800ea0c:	687b      	ldr	r3, [r7, #4]
 800ea0e:	f8d3 22f8 	ldr.w	r2, [r3, #760]	; 0x2f8
 800ea12:	687b      	ldr	r3, [r7, #4]
 800ea14:	f503 732d 	add.w	r3, r3, #692	; 0x2b4
 800ea18:	4619      	mov	r1, r3
 800ea1a:	4610      	mov	r0, r2
 800ea1c:	f7fe fd20 	bl	800d460 <USBD_LL_SetupStage>
}
 800ea20:	bf00      	nop
 800ea22:	3708      	adds	r7, #8
 800ea24:	46bd      	mov	sp, r7
 800ea26:	bd80      	pop	{r7, pc}

0800ea28 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ea28:	b580      	push	{r7, lr}
 800ea2a:	b082      	sub	sp, #8
 800ea2c:	af00      	add	r7, sp, #0
 800ea2e:	6078      	str	r0, [r7, #4]
 800ea30:	460b      	mov	r3, r1
 800ea32:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800ea34:	687b      	ldr	r3, [r7, #4]
 800ea36:	f8d3 02f8 	ldr.w	r0, [r3, #760]	; 0x2f8
 800ea3a:	78fa      	ldrb	r2, [r7, #3]
 800ea3c:	6879      	ldr	r1, [r7, #4]
 800ea3e:	4613      	mov	r3, r2
 800ea40:	009b      	lsls	r3, r3, #2
 800ea42:	4413      	add	r3, r2
 800ea44:	00db      	lsls	r3, r3, #3
 800ea46:	440b      	add	r3, r1
 800ea48:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 800ea4c:	681a      	ldr	r2, [r3, #0]
 800ea4e:	78fb      	ldrb	r3, [r7, #3]
 800ea50:	4619      	mov	r1, r3
 800ea52:	f7fe fd5a 	bl	800d50a <USBD_LL_DataOutStage>
}
 800ea56:	bf00      	nop
 800ea58:	3708      	adds	r7, #8
 800ea5a:	46bd      	mov	sp, r7
 800ea5c:	bd80      	pop	{r7, pc}

0800ea5e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ea5e:	b580      	push	{r7, lr}
 800ea60:	b082      	sub	sp, #8
 800ea62:	af00      	add	r7, sp, #0
 800ea64:	6078      	str	r0, [r7, #4]
 800ea66:	460b      	mov	r3, r1
 800ea68:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800ea6a:	687b      	ldr	r3, [r7, #4]
 800ea6c:	f8d3 02f8 	ldr.w	r0, [r3, #760]	; 0x2f8
 800ea70:	78fa      	ldrb	r2, [r7, #3]
 800ea72:	6879      	ldr	r1, [r7, #4]
 800ea74:	4613      	mov	r3, r2
 800ea76:	009b      	lsls	r3, r3, #2
 800ea78:	4413      	add	r3, r2
 800ea7a:	00db      	lsls	r3, r3, #3
 800ea7c:	440b      	add	r3, r1
 800ea7e:	3340      	adds	r3, #64	; 0x40
 800ea80:	681a      	ldr	r2, [r3, #0]
 800ea82:	78fb      	ldrb	r3, [r7, #3]
 800ea84:	4619      	mov	r1, r3
 800ea86:	f7fe fda3 	bl	800d5d0 <USBD_LL_DataInStage>
}
 800ea8a:	bf00      	nop
 800ea8c:	3708      	adds	r7, #8
 800ea8e:	46bd      	mov	sp, r7
 800ea90:	bd80      	pop	{r7, pc}

0800ea92 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ea92:	b580      	push	{r7, lr}
 800ea94:	b082      	sub	sp, #8
 800ea96:	af00      	add	r7, sp, #0
 800ea98:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800ea9a:	687b      	ldr	r3, [r7, #4]
 800ea9c:	f8d3 32f8 	ldr.w	r3, [r3, #760]	; 0x2f8
 800eaa0:	4618      	mov	r0, r3
 800eaa2:	f7fe feb7 	bl	800d814 <USBD_LL_SOF>
}
 800eaa6:	bf00      	nop
 800eaa8:	3708      	adds	r7, #8
 800eaaa:	46bd      	mov	sp, r7
 800eaac:	bd80      	pop	{r7, pc}

0800eaae <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eaae:	b580      	push	{r7, lr}
 800eab0:	b084      	sub	sp, #16
 800eab2:	af00      	add	r7, sp, #0
 800eab4:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800eab6:	2301      	movs	r3, #1
 800eab8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800eaba:	687b      	ldr	r3, [r7, #4]
 800eabc:	689b      	ldr	r3, [r3, #8]
 800eabe:	2b02      	cmp	r3, #2
 800eac0:	d001      	beq.n	800eac6 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800eac2:	f7f4 fc8d 	bl	80033e0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800eac6:	687b      	ldr	r3, [r7, #4]
 800eac8:	f8d3 32f8 	ldr.w	r3, [r3, #760]	; 0x2f8
 800eacc:	7bfa      	ldrb	r2, [r7, #15]
 800eace:	4611      	mov	r1, r2
 800ead0:	4618      	mov	r0, r3
 800ead2:	f7fe fe61 	bl	800d798 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800ead6:	687b      	ldr	r3, [r7, #4]
 800ead8:	f8d3 32f8 	ldr.w	r3, [r3, #760]	; 0x2f8
 800eadc:	4618      	mov	r0, r3
 800eade:	f7fe fe0d 	bl	800d6fc <USBD_LL_Reset>
}
 800eae2:	bf00      	nop
 800eae4:	3710      	adds	r7, #16
 800eae6:	46bd      	mov	sp, r7
 800eae8:	bd80      	pop	{r7, pc}
	...

0800eaec <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eaec:	b580      	push	{r7, lr}
 800eaee:	b082      	sub	sp, #8
 800eaf0:	af00      	add	r7, sp, #0
 800eaf2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800eaf4:	687b      	ldr	r3, [r7, #4]
 800eaf6:	f8d3 32f8 	ldr.w	r3, [r3, #760]	; 0x2f8
 800eafa:	4618      	mov	r0, r3
 800eafc:	f7fe fe5c 	bl	800d7b8 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800eb00:	687b      	ldr	r3, [r7, #4]
 800eb02:	699b      	ldr	r3, [r3, #24]
 800eb04:	2b00      	cmp	r3, #0
 800eb06:	d005      	beq.n	800eb14 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800eb08:	4b04      	ldr	r3, [pc, #16]	; (800eb1c <HAL_PCD_SuspendCallback+0x30>)
 800eb0a:	691b      	ldr	r3, [r3, #16]
 800eb0c:	4a03      	ldr	r2, [pc, #12]	; (800eb1c <HAL_PCD_SuspendCallback+0x30>)
 800eb0e:	f043 0306 	orr.w	r3, r3, #6
 800eb12:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800eb14:	bf00      	nop
 800eb16:	3708      	adds	r7, #8
 800eb18:	46bd      	mov	sp, r7
 800eb1a:	bd80      	pop	{r7, pc}
 800eb1c:	e000ed00 	.word	0xe000ed00

0800eb20 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eb20:	b580      	push	{r7, lr}
 800eb22:	b082      	sub	sp, #8
 800eb24:	af00      	add	r7, sp, #0
 800eb26:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800eb28:	687b      	ldr	r3, [r7, #4]
 800eb2a:	699b      	ldr	r3, [r3, #24]
 800eb2c:	2b00      	cmp	r3, #0
 800eb2e:	d007      	beq.n	800eb40 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800eb30:	4b08      	ldr	r3, [pc, #32]	; (800eb54 <HAL_PCD_ResumeCallback+0x34>)
 800eb32:	691b      	ldr	r3, [r3, #16]
 800eb34:	4a07      	ldr	r2, [pc, #28]	; (800eb54 <HAL_PCD_ResumeCallback+0x34>)
 800eb36:	f023 0306 	bic.w	r3, r3, #6
 800eb3a:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800eb3c:	f000 fab6 	bl	800f0ac <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800eb40:	687b      	ldr	r3, [r7, #4]
 800eb42:	f8d3 32f8 	ldr.w	r3, [r3, #760]	; 0x2f8
 800eb46:	4618      	mov	r0, r3
 800eb48:	f7fe fe4c 	bl	800d7e4 <USBD_LL_Resume>
}
 800eb4c:	bf00      	nop
 800eb4e:	3708      	adds	r7, #8
 800eb50:	46bd      	mov	sp, r7
 800eb52:	bd80      	pop	{r7, pc}
 800eb54:	e000ed00 	.word	0xe000ed00

0800eb58 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800eb58:	b580      	push	{r7, lr}
 800eb5a:	b082      	sub	sp, #8
 800eb5c:	af00      	add	r7, sp, #0
 800eb5e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Enable USB power on Pwrctrl CR2 register. */
  HAL_PWREx_EnableVddUSB();
 800eb60:	f7f8 ff44 	bl	80079ec <HAL_PWREx_EnableVddUSB>
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800eb64:	4a2b      	ldr	r2, [pc, #172]	; (800ec14 <USBD_LL_Init+0xbc>)
 800eb66:	687b      	ldr	r3, [r7, #4]
 800eb68:	f8c2 32f8 	str.w	r3, [r2, #760]	; 0x2f8
  pdev->pData = &hpcd_USB_FS;
 800eb6c:	687b      	ldr	r3, [r7, #4]
 800eb6e:	4a29      	ldr	r2, [pc, #164]	; (800ec14 <USBD_LL_Init+0xbc>)
 800eb70:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_FS.Instance = USB;
 800eb74:	4b27      	ldr	r3, [pc, #156]	; (800ec14 <USBD_LL_Init+0xbc>)
 800eb76:	4a28      	ldr	r2, [pc, #160]	; (800ec18 <USBD_LL_Init+0xc0>)
 800eb78:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800eb7a:	4b26      	ldr	r3, [pc, #152]	; (800ec14 <USBD_LL_Init+0xbc>)
 800eb7c:	2208      	movs	r2, #8
 800eb7e:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800eb80:	4b24      	ldr	r3, [pc, #144]	; (800ec14 <USBD_LL_Init+0xbc>)
 800eb82:	2202      	movs	r2, #2
 800eb84:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800eb86:	4b23      	ldr	r3, [pc, #140]	; (800ec14 <USBD_LL_Init+0xbc>)
 800eb88:	2202      	movs	r2, #2
 800eb8a:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800eb8c:	4b21      	ldr	r3, [pc, #132]	; (800ec14 <USBD_LL_Init+0xbc>)
 800eb8e:	2200      	movs	r2, #0
 800eb90:	615a      	str	r2, [r3, #20]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800eb92:	4b20      	ldr	r3, [pc, #128]	; (800ec14 <USBD_LL_Init+0xbc>)
 800eb94:	2200      	movs	r2, #0
 800eb96:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800eb98:	4b1e      	ldr	r3, [pc, #120]	; (800ec14 <USBD_LL_Init+0xbc>)
 800eb9a:	2200      	movs	r2, #0
 800eb9c:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800eb9e:	4b1d      	ldr	r3, [pc, #116]	; (800ec14 <USBD_LL_Init+0xbc>)
 800eba0:	2200      	movs	r2, #0
 800eba2:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800eba4:	481b      	ldr	r0, [pc, #108]	; (800ec14 <USBD_LL_Init+0xbc>)
 800eba6:	f7f7 f931 	bl	8005e0c <HAL_PCD_Init>
 800ebaa:	4603      	mov	r3, r0
 800ebac:	2b00      	cmp	r3, #0
 800ebae:	d001      	beq.n	800ebb4 <USBD_LL_Init+0x5c>
  {
    Error_Handler( );
 800ebb0:	f7f4 fc16 	bl	80033e0 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800ebb4:	687b      	ldr	r3, [r7, #4]
 800ebb6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800ebba:	2318      	movs	r3, #24
 800ebbc:	2200      	movs	r2, #0
 800ebbe:	2100      	movs	r1, #0
 800ebc0:	f7f8 fe41 	bl	8007846 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800ebc4:	687b      	ldr	r3, [r7, #4]
 800ebc6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800ebca:	2358      	movs	r3, #88	; 0x58
 800ebcc:	2200      	movs	r2, #0
 800ebce:	2180      	movs	r1, #128	; 0x80
 800ebd0:	f7f8 fe39 	bl	8007846 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800ebd4:	687b      	ldr	r3, [r7, #4]
 800ebd6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800ebda:	23c0      	movs	r3, #192	; 0xc0
 800ebdc:	2200      	movs	r2, #0
 800ebde:	2181      	movs	r1, #129	; 0x81
 800ebe0:	f7f8 fe31 	bl	8007846 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800ebe4:	687b      	ldr	r3, [r7, #4]
 800ebe6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800ebea:	f44f 7388 	mov.w	r3, #272	; 0x110
 800ebee:	2200      	movs	r2, #0
 800ebf0:	2101      	movs	r1, #1
 800ebf2:	f7f8 fe28 	bl	8007846 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800ebf6:	687b      	ldr	r3, [r7, #4]
 800ebf8:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800ebfc:	f44f 7380 	mov.w	r3, #256	; 0x100
 800ec00:	2200      	movs	r2, #0
 800ec02:	2182      	movs	r1, #130	; 0x82
 800ec04:	f7f8 fe1f 	bl	8007846 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800ec08:	2300      	movs	r3, #0
}
 800ec0a:	4618      	mov	r0, r3
 800ec0c:	3708      	adds	r7, #8
 800ec0e:	46bd      	mov	sp, r7
 800ec10:	bd80      	pop	{r7, pc}
 800ec12:	bf00      	nop
 800ec14:	200011dc 	.word	0x200011dc
 800ec18:	40006800 	.word	0x40006800

0800ec1c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800ec1c:	b580      	push	{r7, lr}
 800ec1e:	b084      	sub	sp, #16
 800ec20:	af00      	add	r7, sp, #0
 800ec22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ec24:	2300      	movs	r3, #0
 800ec26:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ec28:	2300      	movs	r3, #0
 800ec2a:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 800ec2c:	687b      	ldr	r3, [r7, #4]
 800ec2e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800ec32:	4618      	mov	r0, r3
 800ec34:	f7f7 fa01 	bl	800603a <HAL_PCD_Start>
 800ec38:	4603      	mov	r3, r0
 800ec3a:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800ec3c:	7bbb      	ldrb	r3, [r7, #14]
 800ec3e:	2b03      	cmp	r3, #3
 800ec40:	d816      	bhi.n	800ec70 <USBD_LL_Start+0x54>
 800ec42:	a201      	add	r2, pc, #4	; (adr r2, 800ec48 <USBD_LL_Start+0x2c>)
 800ec44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ec48:	0800ec59 	.word	0x0800ec59
 800ec4c:	0800ec5f 	.word	0x0800ec5f
 800ec50:	0800ec65 	.word	0x0800ec65
 800ec54:	0800ec6b 	.word	0x0800ec6b
    case HAL_OK :
      usb_status = USBD_OK;
 800ec58:	2300      	movs	r3, #0
 800ec5a:	73fb      	strb	r3, [r7, #15]
    break;
 800ec5c:	e00b      	b.n	800ec76 <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ec5e:	2303      	movs	r3, #3
 800ec60:	73fb      	strb	r3, [r7, #15]
    break;
 800ec62:	e008      	b.n	800ec76 <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800ec64:	2301      	movs	r3, #1
 800ec66:	73fb      	strb	r3, [r7, #15]
    break;
 800ec68:	e005      	b.n	800ec76 <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ec6a:	2303      	movs	r3, #3
 800ec6c:	73fb      	strb	r3, [r7, #15]
    break;
 800ec6e:	e002      	b.n	800ec76 <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 800ec70:	2303      	movs	r3, #3
 800ec72:	73fb      	strb	r3, [r7, #15]
    break;
 800ec74:	bf00      	nop
  }
  return usb_status;
 800ec76:	7bfb      	ldrb	r3, [r7, #15]
}
 800ec78:	4618      	mov	r0, r3
 800ec7a:	3710      	adds	r7, #16
 800ec7c:	46bd      	mov	sp, r7
 800ec7e:	bd80      	pop	{r7, pc}

0800ec80 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800ec80:	b580      	push	{r7, lr}
 800ec82:	b084      	sub	sp, #16
 800ec84:	af00      	add	r7, sp, #0
 800ec86:	6078      	str	r0, [r7, #4]
 800ec88:	4608      	mov	r0, r1
 800ec8a:	4611      	mov	r1, r2
 800ec8c:	461a      	mov	r2, r3
 800ec8e:	4603      	mov	r3, r0
 800ec90:	70fb      	strb	r3, [r7, #3]
 800ec92:	460b      	mov	r3, r1
 800ec94:	70bb      	strb	r3, [r7, #2]
 800ec96:	4613      	mov	r3, r2
 800ec98:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ec9a:	2300      	movs	r3, #0
 800ec9c:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ec9e:	2300      	movs	r3, #0
 800eca0:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800eca2:	687b      	ldr	r3, [r7, #4]
 800eca4:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800eca8:	78bb      	ldrb	r3, [r7, #2]
 800ecaa:	883a      	ldrh	r2, [r7, #0]
 800ecac:	78f9      	ldrb	r1, [r7, #3]
 800ecae:	f7f7 fb32 	bl	8006316 <HAL_PCD_EP_Open>
 800ecb2:	4603      	mov	r3, r0
 800ecb4:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800ecb6:	7bbb      	ldrb	r3, [r7, #14]
 800ecb8:	2b03      	cmp	r3, #3
 800ecba:	d817      	bhi.n	800ecec <USBD_LL_OpenEP+0x6c>
 800ecbc:	a201      	add	r2, pc, #4	; (adr r2, 800ecc4 <USBD_LL_OpenEP+0x44>)
 800ecbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ecc2:	bf00      	nop
 800ecc4:	0800ecd5 	.word	0x0800ecd5
 800ecc8:	0800ecdb 	.word	0x0800ecdb
 800eccc:	0800ece1 	.word	0x0800ece1
 800ecd0:	0800ece7 	.word	0x0800ece7
    case HAL_OK :
      usb_status = USBD_OK;
 800ecd4:	2300      	movs	r3, #0
 800ecd6:	73fb      	strb	r3, [r7, #15]
    break;
 800ecd8:	e00b      	b.n	800ecf2 <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ecda:	2303      	movs	r3, #3
 800ecdc:	73fb      	strb	r3, [r7, #15]
    break;
 800ecde:	e008      	b.n	800ecf2 <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800ece0:	2301      	movs	r3, #1
 800ece2:	73fb      	strb	r3, [r7, #15]
    break;
 800ece4:	e005      	b.n	800ecf2 <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ece6:	2303      	movs	r3, #3
 800ece8:	73fb      	strb	r3, [r7, #15]
    break;
 800ecea:	e002      	b.n	800ecf2 <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 800ecec:	2303      	movs	r3, #3
 800ecee:	73fb      	strb	r3, [r7, #15]
    break;
 800ecf0:	bf00      	nop
  }
  return usb_status;
 800ecf2:	7bfb      	ldrb	r3, [r7, #15]
}
 800ecf4:	4618      	mov	r0, r3
 800ecf6:	3710      	adds	r7, #16
 800ecf8:	46bd      	mov	sp, r7
 800ecfa:	bd80      	pop	{r7, pc}

0800ecfc <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ecfc:	b580      	push	{r7, lr}
 800ecfe:	b084      	sub	sp, #16
 800ed00:	af00      	add	r7, sp, #0
 800ed02:	6078      	str	r0, [r7, #4]
 800ed04:	460b      	mov	r3, r1
 800ed06:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ed08:	2300      	movs	r3, #0
 800ed0a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ed0c:	2300      	movs	r3, #0
 800ed0e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800ed10:	687b      	ldr	r3, [r7, #4]
 800ed12:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800ed16:	78fa      	ldrb	r2, [r7, #3]
 800ed18:	4611      	mov	r1, r2
 800ed1a:	4618      	mov	r0, r3
 800ed1c:	f7f7 fb63 	bl	80063e6 <HAL_PCD_EP_Close>
 800ed20:	4603      	mov	r3, r0
 800ed22:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800ed24:	7bbb      	ldrb	r3, [r7, #14]
 800ed26:	2b03      	cmp	r3, #3
 800ed28:	d816      	bhi.n	800ed58 <USBD_LL_CloseEP+0x5c>
 800ed2a:	a201      	add	r2, pc, #4	; (adr r2, 800ed30 <USBD_LL_CloseEP+0x34>)
 800ed2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ed30:	0800ed41 	.word	0x0800ed41
 800ed34:	0800ed47 	.word	0x0800ed47
 800ed38:	0800ed4d 	.word	0x0800ed4d
 800ed3c:	0800ed53 	.word	0x0800ed53
    case HAL_OK :
      usb_status = USBD_OK;
 800ed40:	2300      	movs	r3, #0
 800ed42:	73fb      	strb	r3, [r7, #15]
    break;
 800ed44:	e00b      	b.n	800ed5e <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ed46:	2303      	movs	r3, #3
 800ed48:	73fb      	strb	r3, [r7, #15]
    break;
 800ed4a:	e008      	b.n	800ed5e <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800ed4c:	2301      	movs	r3, #1
 800ed4e:	73fb      	strb	r3, [r7, #15]
    break;
 800ed50:	e005      	b.n	800ed5e <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ed52:	2303      	movs	r3, #3
 800ed54:	73fb      	strb	r3, [r7, #15]
    break;
 800ed56:	e002      	b.n	800ed5e <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800ed58:	2303      	movs	r3, #3
 800ed5a:	73fb      	strb	r3, [r7, #15]
    break;
 800ed5c:	bf00      	nop
  }
  return usb_status;
 800ed5e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ed60:	4618      	mov	r0, r3
 800ed62:	3710      	adds	r7, #16
 800ed64:	46bd      	mov	sp, r7
 800ed66:	bd80      	pop	{r7, pc}

0800ed68 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ed68:	b580      	push	{r7, lr}
 800ed6a:	b084      	sub	sp, #16
 800ed6c:	af00      	add	r7, sp, #0
 800ed6e:	6078      	str	r0, [r7, #4]
 800ed70:	460b      	mov	r3, r1
 800ed72:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ed74:	2300      	movs	r3, #0
 800ed76:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ed78:	2300      	movs	r3, #0
 800ed7a:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800ed7c:	687b      	ldr	r3, [r7, #4]
 800ed7e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800ed82:	78fa      	ldrb	r2, [r7, #3]
 800ed84:	4611      	mov	r1, r2
 800ed86:	4618      	mov	r0, r3
 800ed88:	f7f7 fc11 	bl	80065ae <HAL_PCD_EP_SetStall>
 800ed8c:	4603      	mov	r3, r0
 800ed8e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800ed90:	7bbb      	ldrb	r3, [r7, #14]
 800ed92:	2b03      	cmp	r3, #3
 800ed94:	d816      	bhi.n	800edc4 <USBD_LL_StallEP+0x5c>
 800ed96:	a201      	add	r2, pc, #4	; (adr r2, 800ed9c <USBD_LL_StallEP+0x34>)
 800ed98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ed9c:	0800edad 	.word	0x0800edad
 800eda0:	0800edb3 	.word	0x0800edb3
 800eda4:	0800edb9 	.word	0x0800edb9
 800eda8:	0800edbf 	.word	0x0800edbf
    case HAL_OK :
      usb_status = USBD_OK;
 800edac:	2300      	movs	r3, #0
 800edae:	73fb      	strb	r3, [r7, #15]
    break;
 800edb0:	e00b      	b.n	800edca <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800edb2:	2303      	movs	r3, #3
 800edb4:	73fb      	strb	r3, [r7, #15]
    break;
 800edb6:	e008      	b.n	800edca <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800edb8:	2301      	movs	r3, #1
 800edba:	73fb      	strb	r3, [r7, #15]
    break;
 800edbc:	e005      	b.n	800edca <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800edbe:	2303      	movs	r3, #3
 800edc0:	73fb      	strb	r3, [r7, #15]
    break;
 800edc2:	e002      	b.n	800edca <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800edc4:	2303      	movs	r3, #3
 800edc6:	73fb      	strb	r3, [r7, #15]
    break;
 800edc8:	bf00      	nop
  }
  return usb_status;
 800edca:	7bfb      	ldrb	r3, [r7, #15]
}
 800edcc:	4618      	mov	r0, r3
 800edce:	3710      	adds	r7, #16
 800edd0:	46bd      	mov	sp, r7
 800edd2:	bd80      	pop	{r7, pc}

0800edd4 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800edd4:	b580      	push	{r7, lr}
 800edd6:	b084      	sub	sp, #16
 800edd8:	af00      	add	r7, sp, #0
 800edda:	6078      	str	r0, [r7, #4]
 800eddc:	460b      	mov	r3, r1
 800edde:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ede0:	2300      	movs	r3, #0
 800ede2:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ede4:	2300      	movs	r3, #0
 800ede6:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800ede8:	687b      	ldr	r3, [r7, #4]
 800edea:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800edee:	78fa      	ldrb	r2, [r7, #3]
 800edf0:	4611      	mov	r1, r2
 800edf2:	4618      	mov	r0, r3
 800edf4:	f7f7 fc3d 	bl	8006672 <HAL_PCD_EP_ClrStall>
 800edf8:	4603      	mov	r3, r0
 800edfa:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800edfc:	7bbb      	ldrb	r3, [r7, #14]
 800edfe:	2b03      	cmp	r3, #3
 800ee00:	d816      	bhi.n	800ee30 <USBD_LL_ClearStallEP+0x5c>
 800ee02:	a201      	add	r2, pc, #4	; (adr r2, 800ee08 <USBD_LL_ClearStallEP+0x34>)
 800ee04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ee08:	0800ee19 	.word	0x0800ee19
 800ee0c:	0800ee1f 	.word	0x0800ee1f
 800ee10:	0800ee25 	.word	0x0800ee25
 800ee14:	0800ee2b 	.word	0x0800ee2b
    case HAL_OK :
      usb_status = USBD_OK;
 800ee18:	2300      	movs	r3, #0
 800ee1a:	73fb      	strb	r3, [r7, #15]
    break;
 800ee1c:	e00b      	b.n	800ee36 <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ee1e:	2303      	movs	r3, #3
 800ee20:	73fb      	strb	r3, [r7, #15]
    break;
 800ee22:	e008      	b.n	800ee36 <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800ee24:	2301      	movs	r3, #1
 800ee26:	73fb      	strb	r3, [r7, #15]
    break;
 800ee28:	e005      	b.n	800ee36 <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ee2a:	2303      	movs	r3, #3
 800ee2c:	73fb      	strb	r3, [r7, #15]
    break;
 800ee2e:	e002      	b.n	800ee36 <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800ee30:	2303      	movs	r3, #3
 800ee32:	73fb      	strb	r3, [r7, #15]
    break;
 800ee34:	bf00      	nop
  }
  return usb_status;
 800ee36:	7bfb      	ldrb	r3, [r7, #15]
}
 800ee38:	4618      	mov	r0, r3
 800ee3a:	3710      	adds	r7, #16
 800ee3c:	46bd      	mov	sp, r7
 800ee3e:	bd80      	pop	{r7, pc}

0800ee40 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ee40:	b480      	push	{r7}
 800ee42:	b085      	sub	sp, #20
 800ee44:	af00      	add	r7, sp, #0
 800ee46:	6078      	str	r0, [r7, #4]
 800ee48:	460b      	mov	r3, r1
 800ee4a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800ee4c:	687b      	ldr	r3, [r7, #4]
 800ee4e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800ee52:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800ee54:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ee58:	2b00      	cmp	r3, #0
 800ee5a:	da0c      	bge.n	800ee76 <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800ee5c:	78fb      	ldrb	r3, [r7, #3]
 800ee5e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ee62:	68f9      	ldr	r1, [r7, #12]
 800ee64:	1c5a      	adds	r2, r3, #1
 800ee66:	4613      	mov	r3, r2
 800ee68:	009b      	lsls	r3, r3, #2
 800ee6a:	4413      	add	r3, r2
 800ee6c:	00db      	lsls	r3, r3, #3
 800ee6e:	440b      	add	r3, r1
 800ee70:	3306      	adds	r3, #6
 800ee72:	781b      	ldrb	r3, [r3, #0]
 800ee74:	e00b      	b.n	800ee8e <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800ee76:	78fb      	ldrb	r3, [r7, #3]
 800ee78:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ee7c:	68f9      	ldr	r1, [r7, #12]
 800ee7e:	4613      	mov	r3, r2
 800ee80:	009b      	lsls	r3, r3, #2
 800ee82:	4413      	add	r3, r2
 800ee84:	00db      	lsls	r3, r3, #3
 800ee86:	440b      	add	r3, r1
 800ee88:	f503 73b7 	add.w	r3, r3, #366	; 0x16e
 800ee8c:	781b      	ldrb	r3, [r3, #0]
  }
}
 800ee8e:	4618      	mov	r0, r3
 800ee90:	3714      	adds	r7, #20
 800ee92:	46bd      	mov	sp, r7
 800ee94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee98:	4770      	bx	lr
	...

0800ee9c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800ee9c:	b580      	push	{r7, lr}
 800ee9e:	b084      	sub	sp, #16
 800eea0:	af00      	add	r7, sp, #0
 800eea2:	6078      	str	r0, [r7, #4]
 800eea4:	460b      	mov	r3, r1
 800eea6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800eea8:	2300      	movs	r3, #0
 800eeaa:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800eeac:	2300      	movs	r3, #0
 800eeae:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800eeb0:	687b      	ldr	r3, [r7, #4]
 800eeb2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800eeb6:	78fa      	ldrb	r2, [r7, #3]
 800eeb8:	4611      	mov	r1, r2
 800eeba:	4618      	mov	r0, r3
 800eebc:	f7f7 fa06 	bl	80062cc <HAL_PCD_SetAddress>
 800eec0:	4603      	mov	r3, r0
 800eec2:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800eec4:	7bbb      	ldrb	r3, [r7, #14]
 800eec6:	2b03      	cmp	r3, #3
 800eec8:	d816      	bhi.n	800eef8 <USBD_LL_SetUSBAddress+0x5c>
 800eeca:	a201      	add	r2, pc, #4	; (adr r2, 800eed0 <USBD_LL_SetUSBAddress+0x34>)
 800eecc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eed0:	0800eee1 	.word	0x0800eee1
 800eed4:	0800eee7 	.word	0x0800eee7
 800eed8:	0800eeed 	.word	0x0800eeed
 800eedc:	0800eef3 	.word	0x0800eef3
    case HAL_OK :
      usb_status = USBD_OK;
 800eee0:	2300      	movs	r3, #0
 800eee2:	73fb      	strb	r3, [r7, #15]
    break;
 800eee4:	e00b      	b.n	800eefe <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800eee6:	2303      	movs	r3, #3
 800eee8:	73fb      	strb	r3, [r7, #15]
    break;
 800eeea:	e008      	b.n	800eefe <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800eeec:	2301      	movs	r3, #1
 800eeee:	73fb      	strb	r3, [r7, #15]
    break;
 800eef0:	e005      	b.n	800eefe <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800eef2:	2303      	movs	r3, #3
 800eef4:	73fb      	strb	r3, [r7, #15]
    break;
 800eef6:	e002      	b.n	800eefe <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 800eef8:	2303      	movs	r3, #3
 800eefa:	73fb      	strb	r3, [r7, #15]
    break;
 800eefc:	bf00      	nop
  }
  return usb_status;
 800eefe:	7bfb      	ldrb	r3, [r7, #15]
}
 800ef00:	4618      	mov	r0, r3
 800ef02:	3710      	adds	r7, #16
 800ef04:	46bd      	mov	sp, r7
 800ef06:	bd80      	pop	{r7, pc}

0800ef08 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800ef08:	b580      	push	{r7, lr}
 800ef0a:	b086      	sub	sp, #24
 800ef0c:	af00      	add	r7, sp, #0
 800ef0e:	60f8      	str	r0, [r7, #12]
 800ef10:	607a      	str	r2, [r7, #4]
 800ef12:	603b      	str	r3, [r7, #0]
 800ef14:	460b      	mov	r3, r1
 800ef16:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ef18:	2300      	movs	r3, #0
 800ef1a:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ef1c:	2300      	movs	r3, #0
 800ef1e:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800ef20:	68fb      	ldr	r3, [r7, #12]
 800ef22:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800ef26:	7af9      	ldrb	r1, [r7, #11]
 800ef28:	683b      	ldr	r3, [r7, #0]
 800ef2a:	687a      	ldr	r2, [r7, #4]
 800ef2c:	f7f7 fafb 	bl	8006526 <HAL_PCD_EP_Transmit>
 800ef30:	4603      	mov	r3, r0
 800ef32:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 800ef34:	7dbb      	ldrb	r3, [r7, #22]
 800ef36:	2b03      	cmp	r3, #3
 800ef38:	d816      	bhi.n	800ef68 <USBD_LL_Transmit+0x60>
 800ef3a:	a201      	add	r2, pc, #4	; (adr r2, 800ef40 <USBD_LL_Transmit+0x38>)
 800ef3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ef40:	0800ef51 	.word	0x0800ef51
 800ef44:	0800ef57 	.word	0x0800ef57
 800ef48:	0800ef5d 	.word	0x0800ef5d
 800ef4c:	0800ef63 	.word	0x0800ef63
    case HAL_OK :
      usb_status = USBD_OK;
 800ef50:	2300      	movs	r3, #0
 800ef52:	75fb      	strb	r3, [r7, #23]
    break;
 800ef54:	e00b      	b.n	800ef6e <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ef56:	2303      	movs	r3, #3
 800ef58:	75fb      	strb	r3, [r7, #23]
    break;
 800ef5a:	e008      	b.n	800ef6e <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800ef5c:	2301      	movs	r3, #1
 800ef5e:	75fb      	strb	r3, [r7, #23]
    break;
 800ef60:	e005      	b.n	800ef6e <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ef62:	2303      	movs	r3, #3
 800ef64:	75fb      	strb	r3, [r7, #23]
    break;
 800ef66:	e002      	b.n	800ef6e <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 800ef68:	2303      	movs	r3, #3
 800ef6a:	75fb      	strb	r3, [r7, #23]
    break;
 800ef6c:	bf00      	nop
  }
  return usb_status;
 800ef6e:	7dfb      	ldrb	r3, [r7, #23]
}
 800ef70:	4618      	mov	r0, r3
 800ef72:	3718      	adds	r7, #24
 800ef74:	46bd      	mov	sp, r7
 800ef76:	bd80      	pop	{r7, pc}

0800ef78 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800ef78:	b580      	push	{r7, lr}
 800ef7a:	b086      	sub	sp, #24
 800ef7c:	af00      	add	r7, sp, #0
 800ef7e:	60f8      	str	r0, [r7, #12]
 800ef80:	607a      	str	r2, [r7, #4]
 800ef82:	603b      	str	r3, [r7, #0]
 800ef84:	460b      	mov	r3, r1
 800ef86:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ef88:	2300      	movs	r3, #0
 800ef8a:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ef8c:	2300      	movs	r3, #0
 800ef8e:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800ef90:	68fb      	ldr	r3, [r7, #12]
 800ef92:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800ef96:	7af9      	ldrb	r1, [r7, #11]
 800ef98:	683b      	ldr	r3, [r7, #0]
 800ef9a:	687a      	ldr	r2, [r7, #4]
 800ef9c:	f7f7 fa6d 	bl	800647a <HAL_PCD_EP_Receive>
 800efa0:	4603      	mov	r3, r0
 800efa2:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 800efa4:	7dbb      	ldrb	r3, [r7, #22]
 800efa6:	2b03      	cmp	r3, #3
 800efa8:	d816      	bhi.n	800efd8 <USBD_LL_PrepareReceive+0x60>
 800efaa:	a201      	add	r2, pc, #4	; (adr r2, 800efb0 <USBD_LL_PrepareReceive+0x38>)
 800efac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800efb0:	0800efc1 	.word	0x0800efc1
 800efb4:	0800efc7 	.word	0x0800efc7
 800efb8:	0800efcd 	.word	0x0800efcd
 800efbc:	0800efd3 	.word	0x0800efd3
    case HAL_OK :
      usb_status = USBD_OK;
 800efc0:	2300      	movs	r3, #0
 800efc2:	75fb      	strb	r3, [r7, #23]
    break;
 800efc4:	e00b      	b.n	800efde <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800efc6:	2303      	movs	r3, #3
 800efc8:	75fb      	strb	r3, [r7, #23]
    break;
 800efca:	e008      	b.n	800efde <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800efcc:	2301      	movs	r3, #1
 800efce:	75fb      	strb	r3, [r7, #23]
    break;
 800efd0:	e005      	b.n	800efde <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800efd2:	2303      	movs	r3, #3
 800efd4:	75fb      	strb	r3, [r7, #23]
    break;
 800efd6:	e002      	b.n	800efde <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 800efd8:	2303      	movs	r3, #3
 800efda:	75fb      	strb	r3, [r7, #23]
    break;
 800efdc:	bf00      	nop
  }
  return usb_status;
 800efde:	7dfb      	ldrb	r3, [r7, #23]
}
 800efe0:	4618      	mov	r0, r3
 800efe2:	3718      	adds	r7, #24
 800efe4:	46bd      	mov	sp, r7
 800efe6:	bd80      	pop	{r7, pc}

0800efe8 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800efe8:	b580      	push	{r7, lr}
 800efea:	b082      	sub	sp, #8
 800efec:	af00      	add	r7, sp, #0
 800efee:	6078      	str	r0, [r7, #4]
 800eff0:	460b      	mov	r3, r1
 800eff2:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800eff4:	687b      	ldr	r3, [r7, #4]
 800eff6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800effa:	78fa      	ldrb	r2, [r7, #3]
 800effc:	4611      	mov	r1, r2
 800effe:	4618      	mov	r0, r3
 800f000:	f7f7 fa79 	bl	80064f6 <HAL_PCD_EP_GetRxCount>
 800f004:	4603      	mov	r3, r0
}
 800f006:	4618      	mov	r0, r3
 800f008:	3708      	adds	r7, #8
 800f00a:	46bd      	mov	sp, r7
 800f00c:	bd80      	pop	{r7, pc}
	...

0800f010 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800f010:	b580      	push	{r7, lr}
 800f012:	b082      	sub	sp, #8
 800f014:	af00      	add	r7, sp, #0
 800f016:	6078      	str	r0, [r7, #4]
 800f018:	460b      	mov	r3, r1
 800f01a:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 800f01c:	78fb      	ldrb	r3, [r7, #3]
 800f01e:	2b00      	cmp	r3, #0
 800f020:	d002      	beq.n	800f028 <HAL_PCDEx_LPM_Callback+0x18>
 800f022:	2b01      	cmp	r3, #1
 800f024:	d013      	beq.n	800f04e <HAL_PCDEx_LPM_Callback+0x3e>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800f026:	e023      	b.n	800f070 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 800f028:	687b      	ldr	r3, [r7, #4]
 800f02a:	699b      	ldr	r3, [r3, #24]
 800f02c:	2b00      	cmp	r3, #0
 800f02e:	d007      	beq.n	800f040 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800f030:	f000 f83c 	bl	800f0ac <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800f034:	4b10      	ldr	r3, [pc, #64]	; (800f078 <HAL_PCDEx_LPM_Callback+0x68>)
 800f036:	691b      	ldr	r3, [r3, #16]
 800f038:	4a0f      	ldr	r2, [pc, #60]	; (800f078 <HAL_PCDEx_LPM_Callback+0x68>)
 800f03a:	f023 0306 	bic.w	r3, r3, #6
 800f03e:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 800f040:	687b      	ldr	r3, [r7, #4]
 800f042:	f8d3 32f8 	ldr.w	r3, [r3, #760]	; 0x2f8
 800f046:	4618      	mov	r0, r3
 800f048:	f7fe fbcc 	bl	800d7e4 <USBD_LL_Resume>
    break;
 800f04c:	e010      	b.n	800f070 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 800f04e:	687b      	ldr	r3, [r7, #4]
 800f050:	f8d3 32f8 	ldr.w	r3, [r3, #760]	; 0x2f8
 800f054:	4618      	mov	r0, r3
 800f056:	f7fe fbaf 	bl	800d7b8 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800f05a:	687b      	ldr	r3, [r7, #4]
 800f05c:	699b      	ldr	r3, [r3, #24]
 800f05e:	2b00      	cmp	r3, #0
 800f060:	d005      	beq.n	800f06e <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800f062:	4b05      	ldr	r3, [pc, #20]	; (800f078 <HAL_PCDEx_LPM_Callback+0x68>)
 800f064:	691b      	ldr	r3, [r3, #16]
 800f066:	4a04      	ldr	r2, [pc, #16]	; (800f078 <HAL_PCDEx_LPM_Callback+0x68>)
 800f068:	f043 0306 	orr.w	r3, r3, #6
 800f06c:	6113      	str	r3, [r2, #16]
    break;
 800f06e:	bf00      	nop
}
 800f070:	bf00      	nop
 800f072:	3708      	adds	r7, #8
 800f074:	46bd      	mov	sp, r7
 800f076:	bd80      	pop	{r7, pc}
 800f078:	e000ed00 	.word	0xe000ed00

0800f07c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800f07c:	b480      	push	{r7}
 800f07e:	b083      	sub	sp, #12
 800f080:	af00      	add	r7, sp, #0
 800f082:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800f084:	4b03      	ldr	r3, [pc, #12]	; (800f094 <USBD_static_malloc+0x18>)
}
 800f086:	4618      	mov	r0, r3
 800f088:	370c      	adds	r7, #12
 800f08a:	46bd      	mov	sp, r7
 800f08c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f090:	4770      	bx	lr
 800f092:	bf00      	nop
 800f094:	200014d8 	.word	0x200014d8

0800f098 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800f098:	b480      	push	{r7}
 800f09a:	b083      	sub	sp, #12
 800f09c:	af00      	add	r7, sp, #0
 800f09e:	6078      	str	r0, [r7, #4]

}
 800f0a0:	bf00      	nop
 800f0a2:	370c      	adds	r7, #12
 800f0a4:	46bd      	mov	sp, r7
 800f0a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0aa:	4770      	bx	lr

0800f0ac <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800f0ac:	b480      	push	{r7}
 800f0ae:	af00      	add	r7, sp, #0
 // SystemClock_Config();
}
 800f0b0:	bf00      	nop
 800f0b2:	46bd      	mov	sp, r7
 800f0b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0b8:	4770      	bx	lr

0800f0ba <_Znwj>:
 800f0ba:	2801      	cmp	r0, #1
 800f0bc:	bf38      	it	cc
 800f0be:	2001      	movcc	r0, #1
 800f0c0:	b510      	push	{r4, lr}
 800f0c2:	4604      	mov	r4, r0
 800f0c4:	4620      	mov	r0, r4
 800f0c6:	f000 f859 	bl	800f17c <malloc>
 800f0ca:	b930      	cbnz	r0, 800f0da <_Znwj+0x20>
 800f0cc:	f000 f81c 	bl	800f108 <_ZSt15get_new_handlerv>
 800f0d0:	b908      	cbnz	r0, 800f0d6 <_Znwj+0x1c>
 800f0d2:	f000 f821 	bl	800f118 <abort>
 800f0d6:	4780      	blx	r0
 800f0d8:	e7f4      	b.n	800f0c4 <_Znwj+0xa>
 800f0da:	bd10      	pop	{r4, pc}

0800f0dc <__cxa_pure_virtual>:
 800f0dc:	b508      	push	{r3, lr}
 800f0de:	f000 f80d 	bl	800f0fc <_ZSt9terminatev>

0800f0e2 <_ZN10__cxxabiv111__terminateEPFvvE>:
 800f0e2:	b508      	push	{r3, lr}
 800f0e4:	4780      	blx	r0
 800f0e6:	f000 f817 	bl	800f118 <abort>
	...

0800f0ec <_ZSt13get_terminatev>:
 800f0ec:	4b02      	ldr	r3, [pc, #8]	; (800f0f8 <_ZSt13get_terminatev+0xc>)
 800f0ee:	6818      	ldr	r0, [r3, #0]
 800f0f0:	f3bf 8f5b 	dmb	ish
 800f0f4:	4770      	bx	lr
 800f0f6:	bf00      	nop
 800f0f8:	20000190 	.word	0x20000190

0800f0fc <_ZSt9terminatev>:
 800f0fc:	b508      	push	{r3, lr}
 800f0fe:	f7ff fff5 	bl	800f0ec <_ZSt13get_terminatev>
 800f102:	f7ff ffee 	bl	800f0e2 <_ZN10__cxxabiv111__terminateEPFvvE>
	...

0800f108 <_ZSt15get_new_handlerv>:
 800f108:	4b02      	ldr	r3, [pc, #8]	; (800f114 <_ZSt15get_new_handlerv+0xc>)
 800f10a:	6818      	ldr	r0, [r3, #0]
 800f10c:	f3bf 8f5b 	dmb	ish
 800f110:	4770      	bx	lr
 800f112:	bf00      	nop
 800f114:	200016f8 	.word	0x200016f8

0800f118 <abort>:
 800f118:	b508      	push	{r3, lr}
 800f11a:	2006      	movs	r0, #6
 800f11c:	f000 f90a 	bl	800f334 <raise>
 800f120:	2001      	movs	r0, #1
 800f122:	f7f4 fa93 	bl	800364c <_exit>
	...

0800f128 <__errno>:
 800f128:	4b01      	ldr	r3, [pc, #4]	; (800f130 <__errno+0x8>)
 800f12a:	6818      	ldr	r0, [r3, #0]
 800f12c:	4770      	bx	lr
 800f12e:	bf00      	nop
 800f130:	20000194 	.word	0x20000194

0800f134 <__libc_init_array>:
 800f134:	b570      	push	{r4, r5, r6, lr}
 800f136:	4d0d      	ldr	r5, [pc, #52]	; (800f16c <__libc_init_array+0x38>)
 800f138:	4c0d      	ldr	r4, [pc, #52]	; (800f170 <__libc_init_array+0x3c>)
 800f13a:	1b64      	subs	r4, r4, r5
 800f13c:	10a4      	asrs	r4, r4, #2
 800f13e:	2600      	movs	r6, #0
 800f140:	42a6      	cmp	r6, r4
 800f142:	d109      	bne.n	800f158 <__libc_init_array+0x24>
 800f144:	4d0b      	ldr	r5, [pc, #44]	; (800f174 <__libc_init_array+0x40>)
 800f146:	4c0c      	ldr	r4, [pc, #48]	; (800f178 <__libc_init_array+0x44>)
 800f148:	f000 f91e 	bl	800f388 <_init>
 800f14c:	1b64      	subs	r4, r4, r5
 800f14e:	10a4      	asrs	r4, r4, #2
 800f150:	2600      	movs	r6, #0
 800f152:	42a6      	cmp	r6, r4
 800f154:	d105      	bne.n	800f162 <__libc_init_array+0x2e>
 800f156:	bd70      	pop	{r4, r5, r6, pc}
 800f158:	f855 3b04 	ldr.w	r3, [r5], #4
 800f15c:	4798      	blx	r3
 800f15e:	3601      	adds	r6, #1
 800f160:	e7ee      	b.n	800f140 <__libc_init_array+0xc>
 800f162:	f855 3b04 	ldr.w	r3, [r5], #4
 800f166:	4798      	blx	r3
 800f168:	3601      	adds	r6, #1
 800f16a:	e7f2      	b.n	800f152 <__libc_init_array+0x1e>
 800f16c:	0800f46c 	.word	0x0800f46c
 800f170:	0800f46c 	.word	0x0800f46c
 800f174:	0800f46c 	.word	0x0800f46c
 800f178:	0800f474 	.word	0x0800f474

0800f17c <malloc>:
 800f17c:	4b02      	ldr	r3, [pc, #8]	; (800f188 <malloc+0xc>)
 800f17e:	4601      	mov	r1, r0
 800f180:	6818      	ldr	r0, [r3, #0]
 800f182:	f000 b82b 	b.w	800f1dc <_malloc_r>
 800f186:	bf00      	nop
 800f188:	20000194 	.word	0x20000194

0800f18c <memset>:
 800f18c:	4402      	add	r2, r0
 800f18e:	4603      	mov	r3, r0
 800f190:	4293      	cmp	r3, r2
 800f192:	d100      	bne.n	800f196 <memset+0xa>
 800f194:	4770      	bx	lr
 800f196:	f803 1b01 	strb.w	r1, [r3], #1
 800f19a:	e7f9      	b.n	800f190 <memset+0x4>

0800f19c <sbrk_aligned>:
 800f19c:	b570      	push	{r4, r5, r6, lr}
 800f19e:	4e0e      	ldr	r6, [pc, #56]	; (800f1d8 <sbrk_aligned+0x3c>)
 800f1a0:	460c      	mov	r4, r1
 800f1a2:	6831      	ldr	r1, [r6, #0]
 800f1a4:	4605      	mov	r5, r0
 800f1a6:	b911      	cbnz	r1, 800f1ae <sbrk_aligned+0x12>
 800f1a8:	f000 f88c 	bl	800f2c4 <_sbrk_r>
 800f1ac:	6030      	str	r0, [r6, #0]
 800f1ae:	4621      	mov	r1, r4
 800f1b0:	4628      	mov	r0, r5
 800f1b2:	f000 f887 	bl	800f2c4 <_sbrk_r>
 800f1b6:	1c43      	adds	r3, r0, #1
 800f1b8:	d00a      	beq.n	800f1d0 <sbrk_aligned+0x34>
 800f1ba:	1cc4      	adds	r4, r0, #3
 800f1bc:	f024 0403 	bic.w	r4, r4, #3
 800f1c0:	42a0      	cmp	r0, r4
 800f1c2:	d007      	beq.n	800f1d4 <sbrk_aligned+0x38>
 800f1c4:	1a21      	subs	r1, r4, r0
 800f1c6:	4628      	mov	r0, r5
 800f1c8:	f000 f87c 	bl	800f2c4 <_sbrk_r>
 800f1cc:	3001      	adds	r0, #1
 800f1ce:	d101      	bne.n	800f1d4 <sbrk_aligned+0x38>
 800f1d0:	f04f 34ff 	mov.w	r4, #4294967295
 800f1d4:	4620      	mov	r0, r4
 800f1d6:	bd70      	pop	{r4, r5, r6, pc}
 800f1d8:	20001700 	.word	0x20001700

0800f1dc <_malloc_r>:
 800f1dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f1e0:	1ccd      	adds	r5, r1, #3
 800f1e2:	f025 0503 	bic.w	r5, r5, #3
 800f1e6:	3508      	adds	r5, #8
 800f1e8:	2d0c      	cmp	r5, #12
 800f1ea:	bf38      	it	cc
 800f1ec:	250c      	movcc	r5, #12
 800f1ee:	2d00      	cmp	r5, #0
 800f1f0:	4607      	mov	r7, r0
 800f1f2:	db01      	blt.n	800f1f8 <_malloc_r+0x1c>
 800f1f4:	42a9      	cmp	r1, r5
 800f1f6:	d905      	bls.n	800f204 <_malloc_r+0x28>
 800f1f8:	230c      	movs	r3, #12
 800f1fa:	603b      	str	r3, [r7, #0]
 800f1fc:	2600      	movs	r6, #0
 800f1fe:	4630      	mov	r0, r6
 800f200:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f204:	4e2e      	ldr	r6, [pc, #184]	; (800f2c0 <_malloc_r+0xe4>)
 800f206:	f000 f8b1 	bl	800f36c <__malloc_lock>
 800f20a:	6833      	ldr	r3, [r6, #0]
 800f20c:	461c      	mov	r4, r3
 800f20e:	bb34      	cbnz	r4, 800f25e <_malloc_r+0x82>
 800f210:	4629      	mov	r1, r5
 800f212:	4638      	mov	r0, r7
 800f214:	f7ff ffc2 	bl	800f19c <sbrk_aligned>
 800f218:	1c43      	adds	r3, r0, #1
 800f21a:	4604      	mov	r4, r0
 800f21c:	d14d      	bne.n	800f2ba <_malloc_r+0xde>
 800f21e:	6834      	ldr	r4, [r6, #0]
 800f220:	4626      	mov	r6, r4
 800f222:	2e00      	cmp	r6, #0
 800f224:	d140      	bne.n	800f2a8 <_malloc_r+0xcc>
 800f226:	6823      	ldr	r3, [r4, #0]
 800f228:	4631      	mov	r1, r6
 800f22a:	4638      	mov	r0, r7
 800f22c:	eb04 0803 	add.w	r8, r4, r3
 800f230:	f000 f848 	bl	800f2c4 <_sbrk_r>
 800f234:	4580      	cmp	r8, r0
 800f236:	d13a      	bne.n	800f2ae <_malloc_r+0xd2>
 800f238:	6821      	ldr	r1, [r4, #0]
 800f23a:	3503      	adds	r5, #3
 800f23c:	1a6d      	subs	r5, r5, r1
 800f23e:	f025 0503 	bic.w	r5, r5, #3
 800f242:	3508      	adds	r5, #8
 800f244:	2d0c      	cmp	r5, #12
 800f246:	bf38      	it	cc
 800f248:	250c      	movcc	r5, #12
 800f24a:	4629      	mov	r1, r5
 800f24c:	4638      	mov	r0, r7
 800f24e:	f7ff ffa5 	bl	800f19c <sbrk_aligned>
 800f252:	3001      	adds	r0, #1
 800f254:	d02b      	beq.n	800f2ae <_malloc_r+0xd2>
 800f256:	6823      	ldr	r3, [r4, #0]
 800f258:	442b      	add	r3, r5
 800f25a:	6023      	str	r3, [r4, #0]
 800f25c:	e00e      	b.n	800f27c <_malloc_r+0xa0>
 800f25e:	6822      	ldr	r2, [r4, #0]
 800f260:	1b52      	subs	r2, r2, r5
 800f262:	d41e      	bmi.n	800f2a2 <_malloc_r+0xc6>
 800f264:	2a0b      	cmp	r2, #11
 800f266:	d916      	bls.n	800f296 <_malloc_r+0xba>
 800f268:	1961      	adds	r1, r4, r5
 800f26a:	42a3      	cmp	r3, r4
 800f26c:	6025      	str	r5, [r4, #0]
 800f26e:	bf18      	it	ne
 800f270:	6059      	strne	r1, [r3, #4]
 800f272:	6863      	ldr	r3, [r4, #4]
 800f274:	bf08      	it	eq
 800f276:	6031      	streq	r1, [r6, #0]
 800f278:	5162      	str	r2, [r4, r5]
 800f27a:	604b      	str	r3, [r1, #4]
 800f27c:	4638      	mov	r0, r7
 800f27e:	f104 060b 	add.w	r6, r4, #11
 800f282:	f000 f879 	bl	800f378 <__malloc_unlock>
 800f286:	f026 0607 	bic.w	r6, r6, #7
 800f28a:	1d23      	adds	r3, r4, #4
 800f28c:	1af2      	subs	r2, r6, r3
 800f28e:	d0b6      	beq.n	800f1fe <_malloc_r+0x22>
 800f290:	1b9b      	subs	r3, r3, r6
 800f292:	50a3      	str	r3, [r4, r2]
 800f294:	e7b3      	b.n	800f1fe <_malloc_r+0x22>
 800f296:	6862      	ldr	r2, [r4, #4]
 800f298:	42a3      	cmp	r3, r4
 800f29a:	bf0c      	ite	eq
 800f29c:	6032      	streq	r2, [r6, #0]
 800f29e:	605a      	strne	r2, [r3, #4]
 800f2a0:	e7ec      	b.n	800f27c <_malloc_r+0xa0>
 800f2a2:	4623      	mov	r3, r4
 800f2a4:	6864      	ldr	r4, [r4, #4]
 800f2a6:	e7b2      	b.n	800f20e <_malloc_r+0x32>
 800f2a8:	4634      	mov	r4, r6
 800f2aa:	6876      	ldr	r6, [r6, #4]
 800f2ac:	e7b9      	b.n	800f222 <_malloc_r+0x46>
 800f2ae:	230c      	movs	r3, #12
 800f2b0:	603b      	str	r3, [r7, #0]
 800f2b2:	4638      	mov	r0, r7
 800f2b4:	f000 f860 	bl	800f378 <__malloc_unlock>
 800f2b8:	e7a1      	b.n	800f1fe <_malloc_r+0x22>
 800f2ba:	6025      	str	r5, [r4, #0]
 800f2bc:	e7de      	b.n	800f27c <_malloc_r+0xa0>
 800f2be:	bf00      	nop
 800f2c0:	200016fc 	.word	0x200016fc

0800f2c4 <_sbrk_r>:
 800f2c4:	b538      	push	{r3, r4, r5, lr}
 800f2c6:	4d06      	ldr	r5, [pc, #24]	; (800f2e0 <_sbrk_r+0x1c>)
 800f2c8:	2300      	movs	r3, #0
 800f2ca:	4604      	mov	r4, r0
 800f2cc:	4608      	mov	r0, r1
 800f2ce:	602b      	str	r3, [r5, #0]
 800f2d0:	f7f4 f9c6 	bl	8003660 <_sbrk>
 800f2d4:	1c43      	adds	r3, r0, #1
 800f2d6:	d102      	bne.n	800f2de <_sbrk_r+0x1a>
 800f2d8:	682b      	ldr	r3, [r5, #0]
 800f2da:	b103      	cbz	r3, 800f2de <_sbrk_r+0x1a>
 800f2dc:	6023      	str	r3, [r4, #0]
 800f2de:	bd38      	pop	{r3, r4, r5, pc}
 800f2e0:	20001704 	.word	0x20001704

0800f2e4 <_raise_r>:
 800f2e4:	291f      	cmp	r1, #31
 800f2e6:	b538      	push	{r3, r4, r5, lr}
 800f2e8:	4604      	mov	r4, r0
 800f2ea:	460d      	mov	r5, r1
 800f2ec:	d904      	bls.n	800f2f8 <_raise_r+0x14>
 800f2ee:	2316      	movs	r3, #22
 800f2f0:	6003      	str	r3, [r0, #0]
 800f2f2:	f04f 30ff 	mov.w	r0, #4294967295
 800f2f6:	bd38      	pop	{r3, r4, r5, pc}
 800f2f8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800f2fa:	b112      	cbz	r2, 800f302 <_raise_r+0x1e>
 800f2fc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f300:	b94b      	cbnz	r3, 800f316 <_raise_r+0x32>
 800f302:	4620      	mov	r0, r4
 800f304:	f000 f830 	bl	800f368 <_getpid_r>
 800f308:	462a      	mov	r2, r5
 800f30a:	4601      	mov	r1, r0
 800f30c:	4620      	mov	r0, r4
 800f30e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f312:	f000 b817 	b.w	800f344 <_kill_r>
 800f316:	2b01      	cmp	r3, #1
 800f318:	d00a      	beq.n	800f330 <_raise_r+0x4c>
 800f31a:	1c59      	adds	r1, r3, #1
 800f31c:	d103      	bne.n	800f326 <_raise_r+0x42>
 800f31e:	2316      	movs	r3, #22
 800f320:	6003      	str	r3, [r0, #0]
 800f322:	2001      	movs	r0, #1
 800f324:	e7e7      	b.n	800f2f6 <_raise_r+0x12>
 800f326:	2400      	movs	r4, #0
 800f328:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800f32c:	4628      	mov	r0, r5
 800f32e:	4798      	blx	r3
 800f330:	2000      	movs	r0, #0
 800f332:	e7e0      	b.n	800f2f6 <_raise_r+0x12>

0800f334 <raise>:
 800f334:	4b02      	ldr	r3, [pc, #8]	; (800f340 <raise+0xc>)
 800f336:	4601      	mov	r1, r0
 800f338:	6818      	ldr	r0, [r3, #0]
 800f33a:	f7ff bfd3 	b.w	800f2e4 <_raise_r>
 800f33e:	bf00      	nop
 800f340:	20000194 	.word	0x20000194

0800f344 <_kill_r>:
 800f344:	b538      	push	{r3, r4, r5, lr}
 800f346:	4d07      	ldr	r5, [pc, #28]	; (800f364 <_kill_r+0x20>)
 800f348:	2300      	movs	r3, #0
 800f34a:	4604      	mov	r4, r0
 800f34c:	4608      	mov	r0, r1
 800f34e:	4611      	mov	r1, r2
 800f350:	602b      	str	r3, [r5, #0]
 800f352:	f7f4 f96b 	bl	800362c <_kill>
 800f356:	1c43      	adds	r3, r0, #1
 800f358:	d102      	bne.n	800f360 <_kill_r+0x1c>
 800f35a:	682b      	ldr	r3, [r5, #0]
 800f35c:	b103      	cbz	r3, 800f360 <_kill_r+0x1c>
 800f35e:	6023      	str	r3, [r4, #0]
 800f360:	bd38      	pop	{r3, r4, r5, pc}
 800f362:	bf00      	nop
 800f364:	20001704 	.word	0x20001704

0800f368 <_getpid_r>:
 800f368:	f7f4 b958 	b.w	800361c <_getpid>

0800f36c <__malloc_lock>:
 800f36c:	4801      	ldr	r0, [pc, #4]	; (800f374 <__malloc_lock+0x8>)
 800f36e:	f000 b809 	b.w	800f384 <__retarget_lock_acquire_recursive>
 800f372:	bf00      	nop
 800f374:	20001708 	.word	0x20001708

0800f378 <__malloc_unlock>:
 800f378:	4801      	ldr	r0, [pc, #4]	; (800f380 <__malloc_unlock+0x8>)
 800f37a:	f000 b804 	b.w	800f386 <__retarget_lock_release_recursive>
 800f37e:	bf00      	nop
 800f380:	20001708 	.word	0x20001708

0800f384 <__retarget_lock_acquire_recursive>:
 800f384:	4770      	bx	lr

0800f386 <__retarget_lock_release_recursive>:
 800f386:	4770      	bx	lr

0800f388 <_init>:
 800f388:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f38a:	bf00      	nop
 800f38c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f38e:	bc08      	pop	{r3}
 800f390:	469e      	mov	lr, r3
 800f392:	4770      	bx	lr

0800f394 <_fini>:
 800f394:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f396:	bf00      	nop
 800f398:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f39a:	bc08      	pop	{r3}
 800f39c:	469e      	mov	lr, r3
 800f39e:	4770      	bx	lr
