# //  Questa Sim-64
# //  Version 2020.1_1 linux_x86_64 Mar  4 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
../min_max_top_tester.vhd
# invalid command name "../min_max_top_tester.vhd"
do ../min_max_top_tester.vhd
# ** Error: bad option "ieee": must be blank, cget, configure, copy, data, get, put, read, redither, transparency, or write
# Error in macro ./../min_max_top_tester.vhd line 22
# bad option "ieee": must be blank, cget, configure, copy, data, get, put, read, redither, transparency, or write
#     while executing
# "library ieee"
do ../run_aff_min_max_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 2020.1_1 Lib Mapping Utility 2020.03 Mar  4 2020
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vcom 2020.1_1 Compiler 2020.03 Mar  4 2020
# Start time: 18:13:41 on Oct 06,2020
# vcom -reportprogress 300 -work work ../src/bin_lin_4to16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bin_lin_4to16
# -- Compiling architecture flot_don of bin_lin_4to16
# End time: 18:13:41 on Oct 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2020.1_1 Compiler 2020.03 Mar  4 2020
# Start time: 18:13:41 on Oct 06,2020
# vcom -reportprogress 300 -work work ../src/marche_normale.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity marche_normale
# -- Compiling architecture comport of marche_normale
# End time: 18:13:41 on Oct 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2020.1_1 Compiler 2020.03 Mar  4 2020
# Start time: 18:13:41 on Oct 06,2020
# vcom -reportprogress 300 -work work ../src/min_max_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity min_max_top
# -- Compiling architecture struct of min_max_top
# -- Loading entity bin_lin_4to16
# -- Loading entity marche_normale
# End time: 18:13:41 on Oct 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2020.1_1 Compiler 2020.03 Mar  4 2020
# Start time: 18:13:41 on Oct 06,2020
# vcom -reportprogress 300 -work work ../src_tb/min_max_top_tester.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity min_max_top_tester
# -- Compiling architecture tester of min_max_top_tester
# End time: 18:13:41 on Oct 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2020.1_1 Compiler 2020.03 Mar  4 2020
# Start time: 18:13:41 on Oct 06,2020
# vcom -reportprogress 300 -work work ../src_tb/min_max_top_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity min_max_top_tb
# -- Compiling architecture struct of min_max_top_tb
# -- Loading entity min_max_top
# -- Loading entity min_max_top_tester
# End time: 18:13:41 on Oct 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2020.1_1 Compiler 2020.03 Mar  4 2020
# Start time: 18:13:41 on Oct 06,2020
# vcom -reportprogress 300 -work work ../src_tb/console_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity console_sim
# -- Compiling architecture struct of console_sim
# -- Loading package NUMERIC_STD
# -- Loading entity min_max_top
# End time: 18:13:41 on Oct 06,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" work.min_max_top_tb 
# Start time: 18:13:41 on Oct 06,2020
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.min_max_top_tb(struct)#1
# Loading work.min_max_top(struct)#1
# Loading work.bin_lin_4to16(flot_don)#1
# Loading work.marche_normale(comport)#1
# Loading work.min_max_top_tester(tester)#1
# ** Warning: (vsim-8683) Uninitialized out port /min_max_top_tb/tst/Com_sti(1 downto 0) has no driver.
# This port will contribute value (XX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /min_max_top_tb/tst/Max_sti(3 downto 0) has no driver.
# This port will contribute value (XXXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /min_max_top_tb/tst/Min_sti(3 downto 0) has no driver.
# This port will contribute value (XXXX) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /min_max_top_tb/tst/Osc_sti has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /min_max_top_tb/tst/Val_sti(3 downto 0) has no driver.
# This port will contribute value (XXXX) to the signal network.
# ** UI-Msg: (vish-4014) No objects found matching '/min_max_top_tb/tst/line__188/Nbr_Err_v'.
# Error in macro ./../run_aff_min_max_tb.tcl line 33
# ** UI-Msg: (vish-4014) No objects found matching '/min_max_top_tb/tst/line__188/Nbr_Err_v'.
#     while executing
# "add wave UUT/*"
# End time: 18:17:35 on Oct 06,2020, Elapsed time: 0:03:54
# Errors: 0, Warnings: 5
