#Build: Synplify Pro (R) T-2022.09M-SP2-1, Build 179R, Jun 27 2023
#install: /home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro
#OS: Linux 
#Hostname: homework

# Fri Sep  6 15:29:30 2024

#Implementation: synthesis


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: /home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro
OS: Linux Mint 21.1
Hostname: homework
max virtual memory: unlimited (bytes)
max user processes: 126731
max stack size: 8388608 (bytes)


Implementation : synthesis
Synopsys HDL Compiler, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:53, @4799148

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: /home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro
OS: Linux Mint 21.1
Hostname: homework
max virtual memory: unlimited (bytes)
max user processes: 126731
max stack size: 8388608 (bytes)


Implementation : synthesis
Synopsys VHDL Compiler, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:53, @4799148

@N|Running in 64-bit mode
@N|stack limit increased to max
@N:"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":11:7:11:10|Top entity is set to Main.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/BuildNumber.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'.
@N: CD895 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|Setting attribute syn_ramstyle to "no_rw_check" on shared variable ram
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotorDriver.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiDevice.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'.
VHDL syntax check successful!
@N: CD231 :"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std1164.vhd":889:16:889:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 139MB)


Process completed successfully.
# Fri Sep  6 15:29:30 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: /home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro
OS: Linux Mint 21.1
Hostname: homework
max virtual memory: unlimited (bytes)
max user processes: 126731
max stack size: 8388608 (bytes)


Implementation : synthesis
Synopsys Verilog Compiler, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:53, @4799148

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@I::"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/smartfusion2.v" (library work)
@I::"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/FCCC_C0/FCCC_C0.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/CCC_0/Filterwheel_sb_CCC_0_FCCC.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/SgCore/OSC/2.0.101/osc_comps.v" (library work)
@W: CG100 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/SgCore/OSC/2.0.101/osc_comps.v":4:13:4:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/SgCore/OSC/2.0.101/osc_comps.v":14:13:14:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/SgCore/OSC/2.0.101/osc_comps.v":27:13:27:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/SgCore/OSC/2.0.101/osc_comps.v":43:13:43:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/SgCore/OSC/2.0.101/osc_comps.v":55:13:55:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/SgCore/OSC/2.0.101/osc_comps.v":67:13:67:25|User defined pragma syn_black_box detected

@I::"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb_MSS/Filterwheel_sb_MSS_syn.v" (library work)
@W: CG100 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb_MSS/Filterwheel_sb_MSS_syn.v":496:13:496:25|User defined pragma syn_black_box detected

@I::"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb_MSS/Filterwheel_sb_MSS.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp_pcie_hotreset.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_muxptob3.v" (library COREAPB3_LIB)
@I::"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_iaddr_reg.v" (library COREAPB3_LIB)
@I::"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v" (library COREAPB3_LIB)
@I::"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/Filterwheel_sb.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel/Filterwheel.v" (library work)
@N|stack limit increased to max
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Process completed successfully.
# Fri Sep  6 15:29:30 2024

###########################################################]
###########################################################[
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@I::"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/smartfusion2.v" (library work)
@I::"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/FCCC_C0/FCCC_C0.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/CCC_0/Filterwheel_sb_CCC_0_FCCC.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/SgCore/OSC/2.0.101/osc_comps.v" (library work)
@W: CG100 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/SgCore/OSC/2.0.101/osc_comps.v":4:13:4:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/SgCore/OSC/2.0.101/osc_comps.v":14:13:14:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/SgCore/OSC/2.0.101/osc_comps.v":27:13:27:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/SgCore/OSC/2.0.101/osc_comps.v":43:13:43:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/SgCore/OSC/2.0.101/osc_comps.v":55:13:55:25|User defined pragma syn_black_box detected

@W: CG100 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/SgCore/OSC/2.0.101/osc_comps.v":67:13:67:25|User defined pragma syn_black_box detected

@I::"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb_MSS/Filterwheel_sb_MSS_syn.v" (library work)
@W: CG100 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb_MSS/Filterwheel_sb_MSS_syn.v":496:13:496:25|User defined pragma syn_black_box detected

@I::"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb_MSS/Filterwheel_sb_MSS.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp_pcie_hotreset.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_muxptob3.v" (library COREAPB3_LIB)
@I::"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_iaddr_reg.v" (library COREAPB3_LIB)
@I::"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v" (library COREAPB3_LIB)
@I::"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/Filterwheel_sb.v" (library work)
@I::"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel/Filterwheel.v" (library work)
@N|stack limit increased to max
Verilog syntax check successful!
@N: CG364 :"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/smartfusion2.v":362:7:362:12|Synthesizing module CLKINT in library work.
Running optimization stage 1 on CLKINT .......
Finished optimization stage 1 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 137MB)
@N: CG364 :"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/smartfusion2.v":376:7:376:9|Synthesizing module VCC in library work.
Running optimization stage 1 on VCC .......
Finished optimization stage 1 on VCC (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 137MB)
@N: CG364 :"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/smartfusion2.v":372:7:372:9|Synthesizing module GND in library work.
Running optimization stage 1 on GND .......
Finished optimization stage 1 on GND (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 137MB)
@N: CG364 :"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/smartfusion2.v":729:7:729:9|Synthesizing module CCC in library work.
Running optimization stage 1 on CCC .......
Finished optimization stage 1 on CCC (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 137MB)
@N: CG364 :"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/smartfusion2.v":268:7:268:11|Synthesizing module INBUF in library work.
Running optimization stage 1 on INBUF .......
Finished optimization stage 1 on INBUF (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 137MB)
@N: CG364 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.v":5:7:5:28|Synthesizing module FCCC_C0_FCCC_C0_0_FCCC in library work.
Running optimization stage 1 on FCCC_C0_FCCC_C0_0_FCCC .......
Finished optimization stage 1 on FCCC_C0_FCCC_C0_0_FCCC (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 137MB)
@N: CG364 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/FCCC_C0/FCCC_C0.v":139:7:139:13|Synthesizing module FCCC_C0 in library work.
Running optimization stage 1 on FCCC_C0 .......
Finished optimization stage 1 on FCCC_C0 (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 137MB)
@N: CG775 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":31:7:31:14|Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB
@N: CG364 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/CCC_0/Filterwheel_sb_CCC_0_FCCC.v":5:7:5:31|Synthesizing module Filterwheel_sb_CCC_0_FCCC in library work.
Running optimization stage 1 on Filterwheel_sb_CCC_0_FCCC .......
Finished optimization stage 1 on Filterwheel_sb_CCC_0_FCCC (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 137MB)
@N: CG364 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_muxptob3.v":30:7:30:23|Synthesizing module COREAPB3_MUXPTOB3 in library COREAPB3_LIB.
Running optimization stage 1 on COREAPB3_MUXPTOB3 .......
Finished optimization stage 1 on COREAPB3_MUXPTOB3 (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 140MB)
@N: CG364 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":31:7:31:14|Synthesizing module CoreAPB3 in library COREAPB3_LIB.

	APB_DWIDTH=6'b100000
	IADDR_OPTION=32'b00000000000000000000000000000000
	APBSLOT0ENABLE=1'b1
	APBSLOT1ENABLE=1'b0
	APBSLOT2ENABLE=1'b0
	APBSLOT3ENABLE=1'b0
	APBSLOT4ENABLE=1'b0
	APBSLOT5ENABLE=1'b0
	APBSLOT6ENABLE=1'b0
	APBSLOT7ENABLE=1'b0
	APBSLOT8ENABLE=1'b0
	APBSLOT9ENABLE=1'b0
	APBSLOT10ENABLE=1'b0
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b0
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	MADDR_BITS=6'b010000
	UPR_NIBBLE_POSN=4'b0011
	FAMILY=32'b00000000000000000000000000010011
	SYNC_RESET=32'b00000000000000000000000000000000
	IADDR_NOTINUSE=32'b00000000000000000000000000000000
	IADDR_EXTERNAL=32'b00000000000000000000000000000001
	IADDR_SLOT0=32'b00000000000000000000000000000010
	IADDR_SLOT1=32'b00000000000000000000000000000011
	IADDR_SLOT2=32'b00000000000000000000000000000100
	IADDR_SLOT3=32'b00000000000000000000000000000101
	IADDR_SLOT4=32'b00000000000000000000000000000110
	IADDR_SLOT5=32'b00000000000000000000000000000111
	IADDR_SLOT6=32'b00000000000000000000000000001000
	IADDR_SLOT7=32'b00000000000000000000000000001001
	IADDR_SLOT8=32'b00000000000000000000000000001010
	IADDR_SLOT9=32'b00000000000000000000000000001011
	IADDR_SLOT10=32'b00000000000000000000000000001100
	IADDR_SLOT11=32'b00000000000000000000000000001101
	IADDR_SLOT12=32'b00000000000000000000000000001110
	IADDR_SLOT13=32'b00000000000000000000000000001111
	IADDR_SLOT14=32'b00000000000000000000000000010000
	IADDR_SLOT15=32'b00000000000000000000000000010001
	SL0=16'b0000000000000001
	SL1=16'b0000000000000000
	SL2=16'b0000000000000000
	SL3=16'b0000000000000000
	SL4=16'b0000000000000000
	SL5=16'b0000000000000000
	SL6=16'b0000000000000000
	SL7=16'b0000000000000000
	SL8=16'b0000000000000000
	SL9=16'b0000000000000000
	SL10=16'b0000000000000000
	SL11=16'b0000000000000000
	SL12=16'b0000000000000000
	SL13=16'b0000000000000000
	SL14=16'b0000000000000000
	SL15=16'b0000000000000000
	SC=16'b0000000000000000
	SC_qual=16'b0000000000000000
   Generated name = CoreAPB3_Z1_layer0
@W: CG360 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":244:12:244:20|Removing wire IA_PRDATA, as there is no assignment to it.
Running optimization stage 1 on CoreAPB3_Z1_layer0 .......
Finished optimization stage 1 on CoreAPB3_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 140MB peak: 140MB)
@N: CG364 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":23:7:23:16|Synthesizing module CoreResetP in library work.

	FAMILY=32'b00000000000000000000000000010011
	EXT_RESET_CFG=32'b00000000000000000000000000000000
	DEVICE_VOLTAGE=32'b00000000000000000000000000000010
	MDDR_IN_USE=32'b00000000000000000000000000000000
	FDDR_IN_USE=32'b00000000000000000000000000000000
	SDIF0_IN_USE=32'b00000000000000000000000000000000
	SDIF1_IN_USE=32'b00000000000000000000000000000000
	SDIF2_IN_USE=32'b00000000000000000000000000000000
	SDIF3_IN_USE=32'b00000000000000000000000000000000
	SDIF0_PCIE=32'b00000000000000000000000000000000
	SDIF1_PCIE=32'b00000000000000000000000000000000
	SDIF2_PCIE=32'b00000000000000000000000000000000
	SDIF3_PCIE=32'b00000000000000000000000000000000
	SDIF0_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF1_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF2_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF3_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF0_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF1_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF2_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF3_PCIE_L2P2=32'b00000000000000000000000000000001
	ENABLE_SOFT_RESETS=32'b00000000000000000000000000000000
	DEVICE_090=32'b00000000000000000000000000000000
	DDR_WAIT=32'b00000000000000000000000011001000
	RCOSC_MEGAHERTZ=32'b00000000000000000000000000110010
	SDIF_INTERVAL=32'b00000000000000000001100101100100
	DDR_INTERVAL=32'b00000000000000000010011100010000
	COUNT_WIDTH_SDIF=32'b00000000000000000000000000001101
	COUNT_WIDTH_DDR=32'b00000000000000000000000000001110
	S0=32'b00000000000000000000000000000000
	S1=32'b00000000000000000000000000000001
	S2=32'b00000000000000000000000000000010
	S3=32'b00000000000000000000000000000011
	S4=32'b00000000000000000000000000000100
	S5=32'b00000000000000000000000000000101
	S6=32'b00000000000000000000000000000110
   Generated name = CoreResetP_Z2_layer0
Running optimization stage 1 on CoreResetP_Z2_layer0 .......
@W: CL169 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1613:4:1613:9|Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1581:4:1581:9|Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1549:4:1549:9|Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1517:4:1517:9|Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1485:4:1485:9|Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1455:4:1455:9|Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1455:4:1455:9|Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1365:4:1365:9|Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1300:4:1300:9|Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1235:4:1235:9|Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1170:4:1170:9|Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1089:4:1089:9|Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.
@W: CL177 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1388:4:1388:9|Sharing sequential element M3_RESET_N_int and merging RESET_N_F2M_int. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":963:4:963:9|Sharing sequential element sdif2_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":963:4:963:9|Sharing sequential element sdif1_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":963:4:963:9|Sharing sequential element sdif0_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":963:4:963:9|Sharing sequential element fpll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL190 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1433:4:1433:9|Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1089:4:1089:9|Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1433:4:1433:9|Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1433:4:1433:9|Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":783:4:783:9|Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":783:4:783:9|Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on CoreResetP_Z2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N: CG364 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/SgCore/OSC/2.0.101/osc_comps.v":51:7:51:24|Synthesizing module RCOSC_25_50MHZ_FAB in library work.
Running optimization stage 1 on RCOSC_25_50MHZ_FAB .......
Finished optimization stage 1 on RCOSC_25_50MHZ_FAB (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N: CG364 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/SgCore/OSC/2.0.101/osc_comps.v":11:7:11:20|Synthesizing module RCOSC_25_50MHZ in library work.
Running optimization stage 1 on RCOSC_25_50MHZ .......
Finished optimization stage 1 on RCOSC_25_50MHZ (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N: CG364 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v":5:7:5:33|Synthesizing module Filterwheel_sb_FABOSC_0_OSC in library work.
Running optimization stage 1 on Filterwheel_sb_FABOSC_0_OSC .......
@W: CL318 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v":15:7:15:24|*Output RCOSC_25_50MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v":17:7:17:20|*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v":18:7:18:20|*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v":19:7:19:16|*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v":20:7:20:16|*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on Filterwheel_sb_FABOSC_0_OSC (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N: CG364 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb_MSS/Filterwheel_sb_MSS_syn.v":5:7:5:13|Synthesizing module MSS_010 in library work.
Running optimization stage 1 on MSS_010 .......
Finished optimization stage 1 on MSS_010 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N: CG364 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb_MSS/Filterwheel_sb_MSS.v":9:7:9:24|Synthesizing module Filterwheel_sb_MSS in library work.
Running optimization stage 1 on Filterwheel_sb_MSS .......
Finished optimization stage 1 on Filterwheel_sb_MSS (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N: CG364 :"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/smartfusion2.v":720:7:720:14|Synthesizing module SYSRESET in library work.
Running optimization stage 1 on SYSRESET .......
Finished optimization stage 1 on SYSRESET (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N: CG364 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/Filterwheel_sb.v":9:7:9:20|Synthesizing module Filterwheel_sb in library work.
Running optimization stage 1 on Filterwheel_sb .......
Finished optimization stage 1 on Filterwheel_sb (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
@N: CG364 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel/Filterwheel.v":9:7:9:17|Synthesizing module Filterwheel in library work.
@N: CG794 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel/Filterwheel.v":434:5:434:10|Using module Main from library work
Running optimization stage 1 on Filterwheel .......
Finished optimization stage 1 on Filterwheel (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on Filterwheel .......
Finished optimization stage 2 on Filterwheel (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on Filterwheel_sb .......
Finished optimization stage 2 on Filterwheel_sb (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on SYSRESET .......
Finished optimization stage 2 on SYSRESET (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on Filterwheel_sb_MSS .......
Finished optimization stage 2 on Filterwheel_sb_MSS (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on MSS_010 .......
Finished optimization stage 2 on MSS_010 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on Filterwheel_sb_FABOSC_0_OSC .......
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v":14:7:14:9|Input XTL is unused.
Finished optimization stage 2 on Filterwheel_sb_FABOSC_0_OSC (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on RCOSC_25_50MHZ .......
Finished optimization stage 2 on RCOSC_25_50MHZ (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on RCOSC_25_50MHZ_FAB .......
Finished optimization stage 2 on RCOSC_25_50MHZ_FAB (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on CoreResetP_Z2_layer0 .......
@W: CL177 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":963:4:963:9|Sharing sequential element sdif0_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":963:4:963:9|Sharing sequential element sdif1_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":963:4:963:9|Sharing sequential element sdif2_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":963:4:963:9|Sharing sequential element fpll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@N: CL201 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1365:4:1365:9|Trying to extract state machine for register sdif3_state.
Extracted state machine for register sdif3_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1300:4:1300:9|Trying to extract state machine for register sdif2_state.
Extracted state machine for register sdif2_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1235:4:1235:9|Trying to extract state machine for register sdif1_state.
Extracted state machine for register sdif1_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1170:4:1170:9|Trying to extract state machine for register sdif0_state.
Extracted state machine for register sdif0_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1089:4:1089:9|Trying to extract state machine for register sm0_state.
Extracted state machine for register sm0_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":29:20:29:28|Input CLK_LTSSM is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":56:20:56:28|Input FPLL_LOCK is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":59:20:59:34|Input SDIF0_SPLL_LOCK is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":68:20:68:34|Input SDIF1_SPLL_LOCK is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":72:20:72:34|Input SDIF2_SPLL_LOCK is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":76:20:76:34|Input SDIF3_SPLL_LOCK is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":90:20:90:29|Input SDIF0_PSEL is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":91:20:91:31|Input SDIF0_PWRITE is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":92:20:92:31|Input SDIF0_PRDATA is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":93:20:93:29|Input SDIF1_PSEL is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":94:20:94:31|Input SDIF1_PWRITE is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":95:20:95:31|Input SDIF1_PRDATA is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":96:20:96:29|Input SDIF2_PSEL is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":97:20:97:31|Input SDIF2_PWRITE is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":98:20:98:31|Input SDIF2_PRDATA is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":99:20:99:29|Input SDIF3_PSEL is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":100:20:100:31|Input SDIF3_PWRITE is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":101:20:101:31|Input SDIF3_PRDATA is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":107:20:107:37|Input SOFT_EXT_RESET_OUT is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":108:20:108:33|Input SOFT_RESET_F2M is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":109:20:109:32|Input SOFT_M3_RESET is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":110:20:110:49|Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":111:20:111:39|Input SOFT_FDDR_CORE_RESET is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":112:20:112:39|Input SOFT_SDIF0_PHY_RESET is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":113:20:113:40|Input SOFT_SDIF0_CORE_RESET is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":114:20:114:39|Input SOFT_SDIF1_PHY_RESET is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":115:20:115:40|Input SOFT_SDIF1_CORE_RESET is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":116:20:116:39|Input SOFT_SDIF2_PHY_RESET is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":117:20:117:40|Input SOFT_SDIF2_CORE_RESET is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":118:20:118:39|Input SOFT_SDIF3_PHY_RESET is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":119:20:119:40|Input SOFT_SDIF3_CORE_RESET is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":123:20:123:42|Input SOFT_SDIF0_0_CORE_RESET is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":124:20:124:42|Input SOFT_SDIF0_1_CORE_RESET is unused.
Finished optimization stage 2 on CoreResetP_Z2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on CoreAPB3_Z1_layer0 .......
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":72:36:72:40|Input IADDR is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":73:13:73:19|Input PRESETN is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":74:13:74:16|Input PCLK is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":105:18:105:25|Input PRDATAS1 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":106:18:106:25|Input PRDATAS2 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":107:18:107:25|Input PRDATAS3 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":108:18:108:25|Input PRDATAS4 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":109:18:109:25|Input PRDATAS5 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":110:18:110:25|Input PRDATAS6 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":111:18:111:25|Input PRDATAS7 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":112:18:112:25|Input PRDATAS8 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":113:18:113:25|Input PRDATAS9 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":114:18:114:26|Input PRDATAS10 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":115:18:115:26|Input PRDATAS11 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":116:18:116:26|Input PRDATAS12 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":117:18:117:26|Input PRDATAS13 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":118:18:118:26|Input PRDATAS14 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":119:18:119:26|Input PRDATAS15 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":122:13:122:20|Input PREADYS1 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":123:13:123:20|Input PREADYS2 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":124:13:124:20|Input PREADYS3 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":125:13:125:20|Input PREADYS4 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":126:13:126:20|Input PREADYS5 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":127:13:127:20|Input PREADYS6 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":128:13:128:20|Input PREADYS7 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":129:13:129:20|Input PREADYS8 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":130:13:130:20|Input PREADYS9 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":131:13:131:21|Input PREADYS10 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":132:13:132:21|Input PREADYS11 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":133:13:133:21|Input PREADYS12 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":134:13:134:21|Input PREADYS13 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":135:13:135:21|Input PREADYS14 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":136:13:136:21|Input PREADYS15 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":139:13:139:21|Input PSLVERRS1 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":140:13:140:21|Input PSLVERRS2 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":141:13:141:21|Input PSLVERRS3 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":142:13:142:21|Input PSLVERRS4 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":143:13:143:21|Input PSLVERRS5 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":144:13:144:21|Input PSLVERRS6 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":145:13:145:21|Input PSLVERRS7 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":146:13:146:21|Input PSLVERRS8 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":147:13:147:21|Input PSLVERRS9 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":148:13:148:22|Input PSLVERRS10 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":149:13:149:22|Input PSLVERRS11 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":150:13:150:22|Input PSLVERRS12 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":151:13:151:22|Input PSLVERRS13 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":152:13:152:22|Input PSLVERRS14 is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":153:13:153:22|Input PSLVERRS15 is unused.
Finished optimization stage 2 on CoreAPB3_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 143MB peak: 143MB)
Running optimization stage 2 on COREAPB3_MUXPTOB3 .......
Finished optimization stage 2 on COREAPB3_MUXPTOB3 (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Running optimization stage 2 on Filterwheel_sb_CCC_0_FCCC .......
Finished optimization stage 2 on Filterwheel_sb_CCC_0_FCCC (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Running optimization stage 2 on FCCC_C0 .......
Finished optimization stage 2 on FCCC_C0 (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Running optimization stage 2 on FCCC_C0_FCCC_C0_0_FCCC .......
Finished optimization stage 2 on FCCC_C0_FCCC_C0_0_FCCC (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Running optimization stage 2 on INBUF .......
Finished optimization stage 2 on INBUF (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Running optimization stage 2 on CCC .......
Finished optimization stage 2 on CCC (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Running optimization stage 2 on GND .......
Finished optimization stage 2 on GND (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Running optimization stage 2 on VCC .......
Finished optimization stage 2 on VCC (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Running optimization stage 2 on CLKINT .......
Finished optimization stage 2 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: /home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/synwork/layer0.duruntime



At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 146MB)


Process completed successfully.
# Fri Sep  6 15:29:31 2024

###########################################################]
###########################################################[
@N|stack limit increased to max
@N:"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":11:7:11:10|Top entity is set to Main.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/BuildNumber.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd'.
@N: CD895 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|Setting attribute syn_ramstyle to "no_rw_check" on shared variable ram
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotorDriver.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/include/fpga/SpiDevice.vhd'.
@N: CD140 :	| Using the VHDL 2008 Standard for file '/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd'.
VHDL syntax check successful!
@N: CD231 :"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std1164.vhd":889:16:889:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":11:7:11:10|Synthesizing work.main.architecture_main.
@W: CD326 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1742:1:1742:9|Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1841:1:1841:9|Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1940:1:1940:9|Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2051:1:2051:9|Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":968:10:968:25|Signal monitoradcsample is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":984:10:984:27|Signal uart0rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":997:10:997:19|Signal uartrx0dbg is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1004:10:1004:27|Signal uart1rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1017:10:1017:19|Signal uartrx1dbg is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1024:10:1024:27|Signal uart2rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1037:10:1037:19|Signal uartrx2dbg is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1044:10:1044:27|Signal uart3rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1057:10:1057:19|Signal uartrx3dbg is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1064:10:1064:29|Signal uartusbrxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1077:10:1077:21|Signal uartrxusbdbg is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1085:10:1085:29|Signal uartgpsrxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1098:10:1098:21|Signal uartrxgpsdbg is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1142:9:1142:18|Signal posledsena is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1153:9:1153:18|Signal posledsenb is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotorDriver.vhd":11:7:11:37|Synthesizing work.fourwiresteppermotordriverports.fourwiresteppermotordriver.
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd":11:7:11:31|Synthesizing work.fourwiresteppermotorports.fourwiresteppermotor.
Post processing for work.fourwiresteppermotorports.fourwiresteppermotor
Running optimization stage 1 on FourWireStepperMotorPorts .......
@A: CL282 :"/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd":48:2:48:3|Feedback mux created for signal MotorBPlus_i. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd":48:2:48:3|Feedback mux created for signal MotorBMinus_i. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd":48:2:48:3|Feedback mux created for signal MotorAPlus_i. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd":48:2:48:3|Feedback mux created for signal MotorAMinus_i. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on FourWireStepperMotorPorts (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd":13:7:13:18|Synthesizing work.oneshotports.oneshot.
Post processing for work.oneshotports.oneshot
Running optimization stage 1 on OneShotPorts .......
Finished optimization stage 1 on OneShotPorts (CPU Time 0h:00m:00s, Memory Used current: 144MB peak: 144MB)
Post processing for work.fourwiresteppermotordriverports.fourwiresteppermotordriver
Running optimization stage 1 on FourWireStepperMotorDriverPorts .......
Finished optimization stage 1 on FourWireStepperMotorDriverPorts (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 145MB)
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd":13:7:13:18|Synthesizing work.oneshotports.oneshot.
Post processing for work.oneshotports.oneshot
Running optimization stage 1 on OneShotPorts .......
Finished optimization stage 1 on OneShotPorts (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 145MB)
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd":21:7:21:17|Synthesizing work.spidacports.spidac.
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd":15:7:15:20|Synthesizing work.spimasterports.spimaster.
Post processing for work.spimasterports.spimaster
Running optimization stage 1 on SpiMasterPorts .......
Finished optimization stage 1 on SpiMasterPorts (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 145MB)
Post processing for work.spidacports.spidac
Running optimization stage 1 on SpiDacPorts .......
@A: CL282 :"/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd":111:2:111:3|Feedback mux created for signal DacReadback[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on SpiDacPorts (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 145MB)
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd":13:7:13:17|Synthesizing work.ibufp2ports.ibufp2.
Post processing for work.ibufp2ports.ibufp2
Running optimization stage 1 on IBufP2Ports .......
Finished optimization stage 1 on IBufP2Ports (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 145MB)
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd":13:7:13:19|Synthesizing work.ppscountports.ppscount.
Post processing for work.ppscountports.ppscount
Running optimization stage 1 on PPSCountPorts .......
@A: CL282 :"/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd":37:65:37:65|Feedback mux created for signal PPSAccum_i[31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd":37:65:37:65|Feedback mux created for signal LastPPS. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on PPSCountPorts (CPU Time 0h:00m:00s, Memory Used current: 145MB peak: 145MB)
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd":9:7:9:22|Synthesizing work.uarttxfifoextclk.implementation.
@N: CD233 :"/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd":98:15:98:16|Using sequential encoding for type states.
@N: CD604 :"/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd":249:5:249:18|OTHERS clause is not synthesized.
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd":6:7:6:12|Synthesizing work.uarttx.behaviour.
@W: CD610 :"/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd":72:13:72:24|Index value 0 to 15 could be out of prefix range 7 downto 0. 
Post processing for work.uarttx.behaviour
Running optimization stage 1 on UartTx .......
Finished optimization stage 1 on UartTx (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd":11:7:11:16|Synthesizing work.gated_fifo.rtl.
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":11:7:11:10|Synthesizing work.fifo.rtl.
Post processing for work.fifo.rtl
Running optimization stage 1 on fifo .......
@N: CL134 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|Found RAM ram, depth=1024, width=8
@A: CL282 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Feedback mux created for signal count_o[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on fifo (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Post processing for work.gated_fifo.rtl
Running optimization stage 1 on gated_fifo .......
Finished optimization stage 1 on gated_fifo (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Post processing for work.uarttxfifoextclk.implementation
Running optimization stage 1 on UartTxFifoExtClk .......
@A: CL282 :"/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd":181:2:181:3|Feedback mux created for signal CurrentState[1:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on UartTxFifoExtClk (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd":10:7:10:22|Synthesizing work.uartrxfifoextclk.implementation.
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd":10:7:10:18|Synthesizing work.uartrxextclk.implementation.
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd":8:7:8:15|Synthesizing work.uartrxraw.behaviour.
Post processing for work.uartrxraw.behaviour
Running optimization stage 1 on UartRxRaw .......
@A: CL282 :"/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd":37:5:37:6|Feedback mux created for signal RReg[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd":37:5:37:6|Feedback mux created for signal samplecnt[3:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd":37:5:37:6|Feedback mux created for signal DataO[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on UartRxRaw (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Post processing for work.uartrxextclk.implementation
Running optimization stage 1 on UartRxExtClk .......
Finished optimization stage 1 on UartRxExtClk (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
Post processing for work.uartrxfifoextclk.implementation
Running optimization stage 1 on UartRxFifoExtClk .......
Finished optimization stage 1 on UartRxFifoExtClk (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd":13:7:13:17|Synthesizing work.ibufp3ports.ibufp3.
Post processing for work.ibufp3ports.ibufp3
Running optimization stage 1 on IBufP3Ports .......
Finished optimization stage 1 on IBufP3Ports (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd":13:7:13:23|Synthesizing work.clockdividerports.clockdivider.
Post processing for work.clockdividerports.clockdivider
Running optimization stage 1 on ClockDividerPorts .......
Finished optimization stage 1 on ClockDividerPorts (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd":13:7:13:23|Synthesizing work.clockdividerports.clockdivider.
Post processing for work.clockdividerports.clockdivider
Running optimization stage 1 on ClockDividerPorts .......
Finished optimization stage 1 on ClockDividerPorts (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd":13:7:13:23|Synthesizing work.clockdividerports.clockdivider.
Post processing for work.clockdividerports.clockdivider
Running optimization stage 1 on ClockDividerPorts .......
Finished optimization stage 1 on ClockDividerPorts (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd":13:7:13:31|Synthesizing work.variableclockdividerports.variableclockdivider.
Post processing for work.variableclockdividerports.variableclockdivider
Running optimization stage 1 on VariableClockDividerPorts .......
Finished optimization stage 1 on VariableClockDividerPorts (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 146MB)
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/SpiDevice.vhd":21:7:21:20|Synthesizing work.spideviceports.spidevice.
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd":15:7:15:20|Synthesizing work.spimasterports.spimaster.
Post processing for work.spimasterports.spimaster
Running optimization stage 1 on SpiMasterPorts .......
Finished optimization stage 1 on SpiMasterPorts (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 147MB)
Post processing for work.spideviceports.spidevice
Running optimization stage 1 on SpiDevicePorts .......
@A: CL282 :"/home/summer/projects/CGraph/firmware/include/fpga/SpiDevice.vhd":119:2:119:3|Feedback mux created for signal Readback[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on SpiDevicePorts (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 147MB)
@N: CD630 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":14:7:14:24|Synthesizing work.registerspaceports.registerspace.
@W: CD648 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":394:18:394:32|Expression does not match type unresolved_signed
@W: CD648 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":725:34:725:49|Expression does not match type std_ulogic_vector
@W: CD648 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":779:62:779:78|Expression does not match type std_ulogic_vector
@W: CD648 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":780:63:780:80|Expression does not match type std_ulogic_vector
@W: CD648 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":781:59:781:72|Expression does not match type std_ulogic_vector
@W: CD648 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":782:60:782:74|Expression does not match type std_ulogic_vector
@W: CD648 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":783:59:783:72|Expression does not match type std_ulogic_vector
@W: CD648 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":784:60:784:74|Expression does not match type std_ulogic_vector
@W: CD648 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":785:59:785:72|Expression does not match type std_ulogic_vector
@W: CD648 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":786:60:786:74|Expression does not match type std_ulogic_vector
@W: CD648 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":788:62:788:78|Expression does not match type std_ulogic_vector
@W: CD648 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":789:63:789:80|Expression does not match type std_ulogic_vector
@W: CD648 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":790:59:790:72|Expression does not match type std_ulogic_vector
@W: CD648 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":791:60:791:74|Expression does not match type std_ulogic_vector
@W: CD648 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":792:59:792:72|Expression does not match type std_ulogic_vector
@W: CD648 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":793:60:793:74|Expression does not match type std_ulogic_vector
@W: CD648 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":794:59:794:72|Expression does not match type std_ulogic_vector
@W: CD648 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":795:60:795:74|Expression does not match type std_ulogic_vector
@W: CD648 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":797:59:797:72|Expression does not match type std_ulogic_vector
@W: CD648 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":798:60:798:74|Expression does not match type std_ulogic_vector
@W: CD648 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":799:59:799:72|Expression does not match type std_ulogic_vector
@W: CD648 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":800:60:800:74|Expression does not match type std_ulogic_vector
@W: CD648 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":801:59:801:72|Expression does not match type std_ulogic_vector
@W: CD648 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":802:60:802:74|Expression does not match type std_ulogic_vector
@W: CD648 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":803:59:803:72|Expression does not match type std_ulogic_vector
@W: CD648 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":804:60:804:74|Expression does not match type std_ulogic_vector
@W: CD648 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":805:59:805:72|Expression does not match type std_ulogic_vector
@W: CD648 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":806:60:806:74|Expression does not match type std_ulogic_vector
@W: CD648 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":807:59:807:72|Expression does not match type std_ulogic_vector
@W: CD648 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":808:60:808:74|Expression does not match type std_ulogic_vector
@W: CD648 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":809:59:809:72|Expression does not match type std_ulogic_vector
@W: CD648 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":810:60:810:74|Expression does not match type std_ulogic_vector
@W: CD648 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":811:59:811:72|Expression does not match type std_ulogic_vector
@W: CD648 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":812:60:812:74|Expression does not match type std_ulogic_vector
@W: CD648 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":814:59:814:72|Expression does not match type std_ulogic_vector
@W: CD648 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":815:60:815:74|Expression does not match type std_ulogic_vector
@W: CD648 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":816:59:816:72|Expression does not match type std_ulogic_vector
@W: CD648 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":817:60:817:74|Expression does not match type std_ulogic_vector
@W: CD648 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":818:59:818:72|Expression does not match type std_ulogic_vector
@W: CD648 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":819:60:819:74|Expression does not match type std_ulogic_vector
@W: CD648 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":820:59:820:72|Expression does not match type std_ulogic_vector
@W: CD648 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":821:60:821:74|Expression does not match type std_ulogic_vector
@W: CD648 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":822:59:822:72|Expression does not match type std_ulogic_vector
@W: CD648 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":823:60:823:74|Expression does not match type std_ulogic_vector
@W: CD648 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":824:59:824:72|Expression does not match type std_ulogic_vector
@W: CD648 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":825:60:825:74|Expression does not match type std_ulogic_vector
@W: CD648 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":826:59:826:72|Expression does not match type std_ulogic_vector
@W: CD648 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":827:60:827:74|Expression does not match type std_ulogic_vector
@W: CD648 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":828:59:828:72|Expression does not match type std_ulogic_vector
@W: CD648 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":829:60:829:74|Expression does not match type std_ulogic_vector
Post processing for work.registerspaceports.registerspace
Running optimization stage 1 on RegisterSpacePorts .......
@W: CL240 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":229:2:229:18|Signal UartGpsClkDivider is floating; a simulation mismatch is possible.
@W: CL240 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":216:2:216:18|Signal UartUsbClkDivider is floating; a simulation mismatch is possible.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|Feedback mux created for signal DataOut[31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|Feedback mux created for signal PPSCountReset. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|Feedback mux created for signal nPowerCycClr. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|Feedback mux created for signal nFaultClr5V. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|Feedback mux created for signal nFaultClr3V. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|Feedback mux created for signal nFaultClr1V. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|Feedback mux created for signal WriteUartUsb. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|Feedback mux created for signal WriteUartGps. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|Feedback mux created for signal WriteUart3. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|Feedback mux created for signal WriteUart2. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|Feedback mux created for signal WriteUart1. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|Feedback mux created for signal WriteUart0. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|Feedback mux created for signal WriteClkDac. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|Feedback mux created for signal UartUsbFifoReset. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|Feedback mux created for signal UartGpsFifoReset. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|Feedback mux created for signal Uart3FifoReset. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|Feedback mux created for signal Uart2FifoReset. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|Feedback mux created for signal Uart1FifoReset. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|Feedback mux created for signal Uart0FifoReset. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|Feedback mux created for signal ReadUartUsb. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|Feedback mux created for signal ReadUartGps. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|Feedback mux created for signal ReadUart3. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|Feedback mux created for signal ReadUart2. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|Feedback mux created for signal ReadUart1. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|Feedback mux created for signal ReadUart0. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|Feedback mux created for signal ReadMonitorAdcSample. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|Feedback mux created for signal MonitorAdcSpiXferStart. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|Feedback mux created for signal MonitorAdcReset. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|Feedback mux created for signal ClkDacWrite[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|Feedback mux created for signal UartUsbTxFifoData[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|Feedback mux created for signal UartGpsTxFifoData[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|Feedback mux created for signal Uart3TxFifoData[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|Feedback mux created for signal Uart2TxFifoData[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|Feedback mux created for signal Uart1TxFifoData[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|Feedback mux created for signal Uart0TxFifoData[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|Feedback mux created for signal MonitorAdcSpiDataIn[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|Feedback mux created for signal Ux2SelJmp_i. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|Feedback mux created for signal Ux1SelJmp_i. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|Feedback mux created for signal Uart3OE_i. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|Feedback mux created for signal Uart2OE_i. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|Feedback mux created for signal Uart1OE_i. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|Feedback mux created for signal Uart0OE_i. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|Feedback mux created for signal PowernEn5V_i. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|Feedback mux created for signal MonitorAdcSpiFrameEnable_i. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|Feedback mux created for signal LedR_i. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|Feedback mux created for signal LedG_i. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|Feedback mux created for signal LedB_i. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|Feedback mux created for signal WriteAck. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|Feedback mux created for signal ReadAck. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on RegisterSpacePorts (CPU Time 0h:00m:00s, Memory Used current: 156MB peak: 156MB)
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd":25:7:25:17|Synthesizing work.ibufp1ports.ibufp1.
Post processing for work.ibufp1ports.ibufp1
Running optimization stage 1 on IBufP1Ports .......
Finished optimization stage 1 on IBufP1Ports (CPU Time 0h:00m:00s, Memory Used current: 156MB peak: 156MB)
@N: CD630 :"/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd":13:7:13:18|Synthesizing work.oneshotports.oneshot.
Post processing for work.oneshotports.oneshot
Running optimization stage 1 on OneShotPorts .......
Finished optimization stage 1 on OneShotPorts (CPU Time 0h:00m:00s, Memory Used current: 156MB peak: 156MB)
@N: CD630 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/BuildNumber.vhd":14:7:14:22|Synthesizing work.buildnumberports.buildnumber.
Post processing for work.buildnumberports.buildnumber
Running optimization stage 1 on BuildNumberPorts .......
Finished optimization stage 1 on BuildNumberPorts (CPU Time 0h:00m:00s, Memory Used current: 156MB peak: 156MB)
Post processing for work.main.architecture_main
Running optimization stage 1 on Main .......
@W: CL168 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1261:2:1261:10|Removing instance IBufLatch because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 0 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 1 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 2 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 3 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 4 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 5 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 6 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 7 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 8 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 9 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 10 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 11 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 12 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 13 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 14 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 15 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 16 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 17 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 18 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 19 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 20 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 21 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 22 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 23 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 24 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 25 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 26 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 27 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 28 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 29 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 30 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 31 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 32 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 33 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 34 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 35 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 36 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 37 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 38 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 39 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 40 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 41 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 42 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 43 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 44 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 45 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 46 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 47 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 48 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 49 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 50 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 51 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 52 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 53 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 54 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 55 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 56 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 57 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 58 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 59 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 60 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 61 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 62 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1313:1:1313:13|Bit 63 of input monitoradcsampletoread of instance RegisterSpace is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Feedback mux created for signal PosDet7BOnStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Feedback mux created for signal PosDet7AOnStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Feedback mux created for signal PosDet6BOnStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Feedback mux created for signal PosDet6AOnStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Feedback mux created for signal PosDet5BOnStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Feedback mux created for signal PosDet5AOnStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Feedback mux created for signal PosDet4BOnStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Feedback mux created for signal PosDet4AOnStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Feedback mux created for signal PosDet3BOnStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Feedback mux created for signal PosDet3AOnStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Feedback mux created for signal PosDet2BOnStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Feedback mux created for signal PosDet2AOnStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Feedback mux created for signal PosDet1BOnStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Feedback mux created for signal PosDet1AOnStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Feedback mux created for signal PosDet0BOnStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Feedback mux created for signal PosDet0AOnStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Feedback mux created for signal PosDet7BOffStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Feedback mux created for signal PosDet7AOffStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Feedback mux created for signal PosDet6BOffStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Feedback mux created for signal PosDet6AOffStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Feedback mux created for signal PosDet5BOffStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Feedback mux created for signal PosDet5AOffStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Feedback mux created for signal PosDet4BOffStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Feedback mux created for signal PosDet4AOffStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Feedback mux created for signal PosDet3BOffStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Feedback mux created for signal PosDet3AOffStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Feedback mux created for signal PosDet2BOffStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Feedback mux created for signal PosDet2AOffStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Feedback mux created for signal PosDet1BOffStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Feedback mux created for signal PosDet1AOffStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Feedback mux created for signal PosDet0BOffStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Feedback mux created for signal PosDet0AOffStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Feedback mux created for signal LastPosSenseB[3:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Feedback mux created for signal LastPosSenseA[3:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Feedback mux created for signal PosDetHomeBOnStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Feedback mux created for signal PosDetHomeBOffStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Feedback mux created for signal PosDetHomeAOnStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Feedback mux created for signal PosDetHomeAOffStep[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.

Only the first 100 messages of id 'CL282' are reported. To see all messages use 'report_messages -log /home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/synlog/Filterwheel_compiler.srr -id CL282' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL282} -count unlimited' in the Tcl shell.
Finished optimization stage 1 on Main (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 157MB)
Running optimization stage 2 on BuildNumberPorts .......
Finished optimization stage 2 on BuildNumberPorts (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 157MB)
Running optimization stage 2 on OneShotPorts_work_main_architecture_main_0layer1 .......
Finished optimization stage 2 on OneShotPorts_work_main_architecture_main_0layer1 (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 157MB)
Running optimization stage 2 on IBufP1Ports .......
Finished optimization stage 2 on IBufP1Ports (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 157MB)
Running optimization stage 2 on RegisterSpacePorts_10 .......
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":143:2:143:23|Input MonitorAdcSampleToRead is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":163:2:163:17|Input Uart0TxFifoCount is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":176:2:176:17|Input Uart1TxFifoCount is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":189:2:189:17|Input Uart2TxFifoCount is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":202:2:202:17|Input Uart3TxFifoCount is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":215:2:215:19|Input UartUsbTxFifoCount is unused.
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":228:2:228:19|Input UartGpsTxFifoCount is unused.
Finished optimization stage 2 on RegisterSpacePorts_10 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 159MB)
Running optimization stage 2 on SpiMasterPorts_work_main_architecture_main_1layer1 .......
Finished optimization stage 2 on SpiMasterPorts_work_main_architecture_main_1layer1 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 159MB)
Running optimization stage 2 on SpiDevicePorts_work_main_architecture_main_0layer1 .......
Finished optimization stage 2 on SpiDevicePorts_work_main_architecture_main_0layer1 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 159MB)
Running optimization stage 2 on VariableClockDividerPorts_work_main_architecture_main_0layer1 .......
@W: CL247 :"/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd":22:2:22:10|Input port bit 7 of rst_count(7 downto 0) is unused 
Finished optimization stage 2 on VariableClockDividerPorts_work_main_architecture_main_0layer1 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 159MB)
Running optimization stage 2 on ClockDividerPorts_work_main_architecture_main_1layer1 .......
Finished optimization stage 2 on ClockDividerPorts_work_main_architecture_main_1layer1 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 159MB)
Running optimization stage 2 on ClockDividerPorts_work_main_architecture_main_2layer1 .......
Finished optimization stage 2 on ClockDividerPorts_work_main_architecture_main_2layer1 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 159MB)
Running optimization stage 2 on ClockDividerPorts_work_main_architecture_main_0layer1 .......
Finished optimization stage 2 on ClockDividerPorts_work_main_architecture_main_0layer1 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 159MB)
Running optimization stage 2 on IBufP3Ports .......
@N: CL135 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd":31:2:31:3|Found sequential shift O with address depth of 3 words and data bit width of 1.
Finished optimization stage 2 on IBufP3Ports (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 159MB)
Running optimization stage 2 on UartRxRaw .......
Finished optimization stage 2 on UartRxRaw (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 159MB)
Running optimization stage 2 on UartRxExtClk .......
@N: CL159 :"/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd":13:2:13:4|Input clk is unused.
Finished optimization stage 2 on UartRxExtClk (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 159MB)
Running optimization stage 2 on UartRxFifoExtClk_10 .......
Finished optimization stage 2 on UartRxFifoExtClk_10 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 159MB)
Running optimization stage 2 on fifo_8_10 .......
Finished optimization stage 2 on fifo_8_10 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 159MB)
Running optimization stage 2 on gated_fifo_8_10 .......
Finished optimization stage 2 on gated_fifo_8_10 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 159MB)
Running optimization stage 2 on UartTx .......
Finished optimization stage 2 on UartTx (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 159MB)
Running optimization stage 2 on UartTxFifoExtClk_10 .......
Finished optimization stage 2 on UartTxFifoExtClk_10 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 159MB)
Running optimization stage 2 on PPSCountPorts_work_main_architecture_main_0layer1 .......
Finished optimization stage 2 on PPSCountPorts_work_main_architecture_main_0layer1 (CPU Time 0h:00m:00s, Memory Used current: 162MB peak: 162MB)
Running optimization stage 2 on IBufP2Ports .......
Finished optimization stage 2 on IBufP2Ports (CPU Time 0h:00m:00s, Memory Used current: 162MB peak: 162MB)
Running optimization stage 2 on SpiMasterPorts_work_main_architecture_main_0layer1 .......
Finished optimization stage 2 on SpiMasterPorts_work_main_architecture_main_0layer1 (CPU Time 0h:00m:00s, Memory Used current: 162MB peak: 162MB)
Running optimization stage 2 on SpiDacPorts_102000000_16 .......
Finished optimization stage 2 on SpiDacPorts_102000000_16 (CPU Time 0h:00m:00s, Memory Used current: 162MB peak: 162MB)
Running optimization stage 2 on OneShotPorts_work_main_architecture_main_1layer1 .......
Finished optimization stage 2 on OneShotPorts_work_main_architecture_main_1layer1 (CPU Time 0h:00m:00s, Memory Used current: 162MB peak: 162MB)
Running optimization stage 2 on OneShotPorts_work_main_architecture_main_2layer1 .......
Finished optimization stage 2 on OneShotPorts_work_main_architecture_main_2layer1 (CPU Time 0h:00m:00s, Memory Used current: 162MB peak: 162MB)
Running optimization stage 2 on FourWireStepperMotorPorts .......
Finished optimization stage 2 on FourWireStepperMotorPorts (CPU Time 0h:00m:00s, Memory Used current: 162MB peak: 162MB)
Running optimization stage 2 on FourWireStepperMotorDriverPorts_102000000_0.010000 .......
Finished optimization stage 2 on FourWireStepperMotorDriverPorts_102000000_0.010000 (CPU Time 0h:00m:00s, Memory Used current: 162MB peak: 162MB)
Running optimization stage 2 on Main .......
@N: CL159 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":50:1:50:11|Input RamBusLatch is unused.
Finished optimization stage 2 on Main (CPU Time 0h:00m:00s, Memory Used current: 162MB peak: 162MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: /home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/synwork/layer1.duruntime



At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 162MB peak: 162MB)


Process completed successfully.
# Fri Sep  6 15:29:32 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: /home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro
OS: Linux Mint 21.1
Hostname: homework
max virtual memory: unlimited (bytes)
max user processes: 126731
max stack size: 8388608 (bytes)


Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:53, @4799148

@N|Running in 64-bit mode

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: /home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/synwork/Filterwheel_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Sep  6 15:29:33 2024

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: /home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/synwork/Filterwheel_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 45MB peak: 45MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime

Process completed successfully.
# Fri Sep  6 15:29:33 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: /home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro
OS: Linux Mint 21.1
Hostname: homework
max virtual memory: unlimited (bytes)
max user processes: 126731
max stack size: 8388608 (bytes)


Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:53, @4799148

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Sep  6 15:29:34 2024

###########################################################]
Premap Report

# Fri Sep  6 15:29:34 2024


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: /home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro
OS: Linux Mint 21.1
Hostname: homework
max virtual memory: unlimited (bytes)
max user processes: 126731
max stack size: 8388608 (bytes)


Implementation : synthesis
Synopsys Microchip Technology Pre-mapping, Version map202209actsp2, Build 145R, Built Jun 27 2023 10:02:01, @4799148


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 230MB peak: 230MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 242MB peak: 242MB)

Reading constraint file: /home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/designer/Filterwheel/synthesis.fdc
@L: /home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/Filterwheel_scck.rpt 
See clock summary report "/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/Filterwheel_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 245MB peak: 245MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 245MB peak: 245MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 246MB peak: 246MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 248MB peak: 248MB)

NConnInternalConnection caching is on
@W: BN132 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1089:4:1089:9|Removing sequential instance Filterwheel_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance Filterwheel_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd":41:2:41:3|User-specified initial value defined for instance Main_0.BootupReset.ClkDiv[9:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd":41:2:41:3|User-specified initial value defined for instance Main_0.BootupReset.shot_i is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|User-specified initial value defined for instance Main_0.RegisterSpace.Uart1ClkDivider_i[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|User-specified initial value defined for instance Main_0.RegisterSpace.Uart0ClkDivider_i[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|User-specified initial value defined for instance Main_0.RegisterSpace.Uart3ClkDivider_i[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|User-specified initial value defined for instance Main_0.RegisterSpace.Uart2ClkDivider_i[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|User-specified initial value defined for instance Main_0.RegisterSpace.ResetSteps_i is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|User-specified initial value defined for instance Main_0.RegisterSpace.PosLedsEnB_i is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|User-specified initial value defined for instance Main_0.RegisterSpace.PosLedsEnA_i is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|User-specified initial value defined for instance Main_0.RegisterSpace.MotorEnable_i is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|User-specified initial value defined for instance Main_0.RegisterSpace.Ux2SelJmp_i is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|User-specified initial value defined for instance Main_0.RegisterSpace.Ux1SelJmp_i is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|User-specified initial value defined for instance Main_0.RegisterSpace.Uart3OE_i is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|User-specified initial value defined for instance Main_0.RegisterSpace.Uart2OE_i is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|User-specified initial value defined for instance Main_0.RegisterSpace.Uart1OE_i is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|User-specified initial value defined for instance Main_0.RegisterSpace.Uart0OE_i is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|User-specified initial value defined for instance Main_0.RegisterSpace.PowernEn5V_i is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|User-specified initial value defined for instance Main_0.RegisterSpace.MonitorAdcSpiFrameEnable_i is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|User-specified initial value defined for instance Main_0.RegisterSpace.LedR_i is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|User-specified initial value defined for instance Main_0.RegisterSpace.LedG_i is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|User-specified initial value defined for instance Main_0.RegisterSpace.LedB_i is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|User-specified initial value defined for instance Main_0.RegisterSpace.LastWriteReq is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|User-specified initial value defined for instance Main_0.RegisterSpace.LastReadReq is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd":40:2:40:3|User-specified initial value defined for instance Main_0.Uart3BitClockDiv.ClkDiv[6] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd":40:2:40:3|User-specified initial value defined for instance Main_0.Uart3BitClockDiv.ClkDiv[5] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd":40:2:40:3|User-specified initial value defined for instance Main_0.Uart3BitClockDiv.ClkDiv[4] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd":40:2:40:3|User-specified initial value defined for instance Main_0.Uart3BitClockDiv.ClkDiv[3] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd":40:2:40:3|User-specified initial value defined for instance Main_0.Uart3BitClockDiv.ClkDiv[2] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd":40:2:40:3|User-specified initial value defined for instance Main_0.Uart3BitClockDiv.ClkDiv[1] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd":40:2:40:3|User-specified initial value defined for instance Main_0.Uart3BitClockDiv.ClkDiv[0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd":38:2:38:3|User-specified initial value defined for instance Main_0.UartGpsTxBitClockDiv.ClkDiv[2:0] is being ignored due to limitations in architecture. 
@N: FX1171 :"/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd":37:5:37:6|Found instance Main_0.RxdGps_RxGps.Uart.Uart.samplecnt[3:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|User-specified initial value defined for instance Main_0.RxdGps_RxGps.UartFifo.fifo_i.counter_r[10:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|User-specified initial value defined for instance Main_0.RxdGps_RxGps.UartFifo.fifo_i.waddr_r[9:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|User-specified initial value defined for instance Main_0.RxdGps_RxGps.UartFifo.fifo_i.raddr_r[9:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|User-specified initial value defined for instance Main_0.RxdGps_RxGps.UartFifo.fifo_i.empty_r is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|User-specified initial value defined for instance Main_0.RxdGps_RxGps.UartFifo.fifo_i.full_r is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":123:2:123:3|User-specified initial value defined for instance Main_0.RxdGps_RxGps.UartFifo.fifo_i.data_r[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd":86:2:86:3|User-specified initial value defined for instance Main_0.RxdGps_RxGps.UartFifo.we_i is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd":86:2:86:3|User-specified initial value defined for instance Main_0.RxdGps_RxGps.UartFifo.re_i is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd":86:2:86:3|User-specified initial value defined for instance Main_0.RxdGps_RxGps.UartFifo.Last_wone_i is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd":86:2:86:3|User-specified initial value defined for instance Main_0.RxdGps_RxGps.UartFifo.Last_rone_i is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd":35:2:35:3|User-specified initial value defined for instance Main_0.RS4GpsGps_TxGps.UartTxUart.Busy_i is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd":35:2:35:3|User-specified initial value defined for instance Main_0.RS4GpsGps_TxGps.UartTxUart.LastGo is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd":181:2:181:3|User-specified initial value defined for instance Main_0.RS4GpsGps_TxGps.CurrentState[1:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd":181:2:181:3|User-specified initial value defined for instance Main_0.RS4GpsGps_TxGps.NextState[1:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd":38:2:38:3|User-specified initial value defined for instance Main_0.UartUsbRxBitClockDiv.ClkDiv[4:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd":38:2:38:3|User-specified initial value defined for instance Main_0.UartGpsRxBitClockDiv.ClkDiv[8:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd":37:65:37:65|User-specified initial value defined for instance Main_0.PPSAccumulator.InvalidatePPSCount is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd":41:2:41:3|User-specified initial value defined for instance Main_0.ShootThruIxnaeOneShotBMinus.ClkDiv[16:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd":41:2:41:3|User-specified initial value defined for instance Main_0.ShootThruIxnaeOneShotBMinus.shot_i is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd":41:2:41:3|User-specified initial value defined for instance Main_0.StepperMotor.StepOneShot.ClkDiv[19:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd":41:2:41:3|User-specified initial value defined for instance Main_0.StepperMotor.StepOneShot.shot_i is being ignored due to limitations in architecture. 
@N: FX1171 :"/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd":48:2:48:3|Found instance Main_0.StepperMotor.StepperMotor.MotorAMinus_i with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd":48:2:48:3|Found instance Main_0.StepperMotor.StepperMotor.MotorBMinus_i with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd":48:2:48:3|Found instance Main_0.StepperMotor.StepperMotor.MotorBPlus_i with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd":48:2:48:3|Found instance Main_0.StepperMotor.StepperMotor.MotorAPlus_i with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|User-specified initial value defined for instance Main_0.PosDet7BOnStep[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|User-specified initial value defined for instance Main_0.PosDet7BOffStep[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|User-specified initial value defined for instance Main_0.PosDet7AOnStep[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|User-specified initial value defined for instance Main_0.PosDet7AOffStep[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|User-specified initial value defined for instance Main_0.PosDet6BOnStep[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|User-specified initial value defined for instance Main_0.PosDet6BOffStep[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|User-specified initial value defined for instance Main_0.PosDet6AOnStep[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|User-specified initial value defined for instance Main_0.PosDet6AOffStep[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|User-specified initial value defined for instance Main_0.PosDet5BOnStep[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|User-specified initial value defined for instance Main_0.PosDet5BOffStep[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|User-specified initial value defined for instance Main_0.PosDet5AOnStep[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|User-specified initial value defined for instance Main_0.PosDet5AOffStep[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|User-specified initial value defined for instance Main_0.PosDet4BOnStep[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|User-specified initial value defined for instance Main_0.PosDet4BOffStep[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|User-specified initial value defined for instance Main_0.PosDet4AOnStep[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|User-specified initial value defined for instance Main_0.PosDet4AOffStep[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|User-specified initial value defined for instance Main_0.PosDet3BOnStep[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|User-specified initial value defined for instance Main_0.PosDet3BOffStep[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|User-specified initial value defined for instance Main_0.PosDet3AOnStep[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|User-specified initial value defined for instance Main_0.PosDet3AOffStep[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|User-specified initial value defined for instance Main_0.PosDet2BOnStep[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|User-specified initial value defined for instance Main_0.PosDet2BOffStep[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|User-specified initial value defined for instance Main_0.PosDet2AOnStep[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|User-specified initial value defined for instance Main_0.PosDet2AOffStep[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|User-specified initial value defined for instance Main_0.PosDet1BOnStep[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|User-specified initial value defined for instance Main_0.PosDet1BOffStep[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|User-specified initial value defined for instance Main_0.PosDet1AOnStep[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|User-specified initial value defined for instance Main_0.PosDet1AOffStep[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|User-specified initial value defined for instance Main_0.PosDet0BOnStep[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|User-specified initial value defined for instance Main_0.PosDet0BOffStep[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|User-specified initial value defined for instance Main_0.PosDet0AOnStep[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|User-specified initial value defined for instance Main_0.PosDet0AOffStep[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|User-specified initial value defined for instance Main_0.PosDetHomeBOnStep[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|User-specified initial value defined for instance Main_0.PosDetHomeBOffStep[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|User-specified initial value defined for instance Main_0.PosDetHomeAOnStep[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|User-specified initial value defined for instance Main_0.PosDetHomeAOffStep[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|User-specified initial value defined for instance Main_0.PosDetB2OnStep[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|User-specified initial value defined for instance Main_0.PosDetB2OffStep[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|User-specified initial value defined for instance Main_0.PosDetB1OnStep[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|User-specified initial value defined for instance Main_0.PosDetB1OffStep[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|User-specified initial value defined for instance Main_0.PosDetB0OnStep[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|User-specified initial value defined for instance Main_0.PosDetB0OffStep[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|User-specified initial value defined for instance Main_0.PosDetA2OnStep[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|User-specified initial value defined for instance Main_0.PosDetA2OffStep[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|User-specified initial value defined for instance Main_0.PosDetA1OnStep[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|User-specified initial value defined for instance Main_0.PosDetA1OffStep[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|User-specified initial value defined for instance Main_0.PosDetA0OnStep[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|User-specified initial value defined for instance Main_0.PosDetA0OffStep[15:0] is being ignored due to limitations in architecture. 

Only the first 100 messages of id 'FX1172' are reported. To see all messages use 'report_messages -log /home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/synlog/Filterwheel_premap.srr -id FX1172' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX1172} -count unlimited' in the Tcl shell.
@N: FX1171 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Found instance Main_0.PosDet7BOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Found instance Main_0.PosDet7BOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Found instance Main_0.PosDet7AOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Found instance Main_0.PosDet7AOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Found instance Main_0.PosDet6BOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Found instance Main_0.PosDet6BOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Found instance Main_0.PosDet6AOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Found instance Main_0.PosDet6AOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Found instance Main_0.PosDet5BOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Found instance Main_0.PosDet5BOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Found instance Main_0.PosDet5AOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Found instance Main_0.PosDet5AOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Found instance Main_0.PosDet4BOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Found instance Main_0.PosDet4BOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Found instance Main_0.PosDet4AOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Found instance Main_0.PosDet4AOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Found instance Main_0.PosDet3BOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Found instance Main_0.PosDet3BOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Found instance Main_0.PosDet3AOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Found instance Main_0.PosDet3AOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Found instance Main_0.PosDet2BOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Found instance Main_0.PosDet2BOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Found instance Main_0.PosDet2AOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Found instance Main_0.PosDet2AOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Found instance Main_0.PosDet1BOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Found instance Main_0.PosDet1BOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Found instance Main_0.PosDet1AOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Found instance Main_0.PosDet1AOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Found instance Main_0.PosDet0BOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Found instance Main_0.PosDet0BOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Found instance Main_0.PosDet0AOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Found instance Main_0.PosDet0AOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Found instance Main_0.PosDetHomeBOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Found instance Main_0.PosDetHomeBOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Found instance Main_0.PosDetHomeAOnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Found instance Main_0.PosDetHomeAOffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Found instance Main_0.PosDetB2OnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Found instance Main_0.PosDetB2OffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Found instance Main_0.PosDetB1OnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Found instance Main_0.PosDetB1OffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Found instance Main_0.PosDetB0OnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Found instance Main_0.PosDetB0OffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Found instance Main_0.PosDetA2OnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Found instance Main_0.PosDetA2OffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Found instance Main_0.PosDetA1OnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Found instance Main_0.PosDetA1OffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Found instance Main_0.PosDetA0OnStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2619:2:2619:3|Found instance Main_0.PosDetA0OffStep[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 286MB peak: 286MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 286MB peak: 286MB)

@N: MO111 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v":17:7:17:20|Tristate driver RCOSC_1MHZ_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v":18:7:18:20|Tristate driver RCOSC_1MHZ_O2F (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v":15:7:15:24|Tristate driver RCOSC_25_50MHZ_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v":19:7:19:16|Tristate driver XTLOSC_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v":20:7:20:16|Tristate driver XTLOSC_O2F (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@W: MO129 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd":30:2:30:3|Sequential instance Main_0.IBufDacMiso.Temp1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":676:4:676:9|Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":695:4:695:9|Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":714:4:714:9|Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":733:4:733:9|Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd":30:2:30:3|Sequential instance Main_0.IBufDacMiso.O is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":769:4:769:9|Sequential instance Filterwheel_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":676:4:676:9|Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":695:4:695:9|Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":714:4:714:9|Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":733:4:733:9|Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":769:4:769:9|Sequential instance Filterwheel_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":676:4:676:9|Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":695:4:695:9|Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":714:4:714:9|Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":733:4:733:9|Sequential instance Filterwheel_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1388:4:1388:9|Sequential instance Filterwheel_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.

Started DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 286MB peak: 286MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 286MB peak: 286MB)

@N: BN115 :"/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd":168:1:168:7|Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_5(implementation)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd":168:1:168:7|Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_4(implementation)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd":168:1:168:7|Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_3(implementation)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd":168:1:168:7|Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_2(implementation)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd":168:1:168:7|Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_1(implementation)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd":168:1:168:7|Removing instance IBufCts (in view: work.UartTxFifoExtClk_10_0(implementation)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1237:1:1237:13|Removing instance BuildNumber_i (in view: work.Main(architecture_main)) because it does not drive other instances.
@N: BN115 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":2424:1:2424:11|Removing instance IBufDacMiso (in view: work.Main(architecture_main)) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1089:4:1089:9|Removing sequential instance DDR_READY_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1089:4:1089:9|Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1089:4:1089:9|Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1089:4:1089:9|Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1170:4:1170:9|Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1170:4:1170:9|Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1235:4:1235:9|Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1235:4:1235:9|Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1300:4:1300:9|Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1300:4:1300:9|Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1365:4:1365:9|Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1365:4:1365:9|Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd":86:2:86:3|Removing sequential instance r_ack (in view: work.gated_fifo_8_10_0(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd":86:2:86:3|Removing sequential instance r_ack (in view: work.gated_fifo_8_10_1_1(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd":86:2:86:3|Removing sequential instance r_ack (in view: work.gated_fifo_8_10_1_3(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd":86:2:86:3|Removing sequential instance r_ack (in view: work.gated_fifo_8_10_1_5(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd":86:2:86:3|Removing sequential instance r_ack (in view: work.gated_fifo_8_10_1_7(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd":86:2:86:3|Removing sequential instance r_ack (in view: work.gated_fifo_8_10_1_9(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1170:4:1170:9|Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1235:4:1235:9|Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1300:4:1300:9|Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1365:4:1365:9|Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Removing sequential instance count_o[9:0] (in view: work.fifo_8_10_1_0(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Removing sequential instance count_o[9:0] (in view: work.fifo_8_10_1_2(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Removing sequential instance count_o[9:0] (in view: work.fifo_8_10_1_4(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Removing sequential instance count_o[9:0] (in view: work.fifo_8_10_1_6(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Removing sequential instance count_o[9:0] (in view: work.fifo_8_10_1_8(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Removing sequential instance count_o[9:0] (in view: work.fifo_8_10_1_10(rtl)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":797:4:797:9|Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":811:4:811:9|Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":825:4:825:9|Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":839:4:839:9|Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":797:4:797:9|Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":811:4:811:9|Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":825:4:825:9|Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":839:4:839:9|Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z2_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":123:2:123:3|Removing sequential instance r_ack (in view: work.fifo_8_10_0(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":123:2:123:3|Removing sequential instance r_ack (in view: work.fifo_8_10_1_1(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":123:2:123:3|Removing sequential instance r_ack (in view: work.fifo_8_10_1_3(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":123:2:123:3|Removing sequential instance r_ack (in view: work.fifo_8_10_1_5(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":123:2:123:3|Removing sequential instance r_ack (in view: work.fifo_8_10_1_7(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":123:2:123:3|Removing sequential instance r_ack (in view: work.fifo_8_10_1_9(rtl)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: FX1184 |Applying syn_allowed_resources blockrams=21 on top level netlist Filterwheel 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 288MB peak: 288MB)



Clock Summary
******************

          Start                                                                                     Requested     Requested     Clock        Clock               Clock
Level     Clock                                                                                     Frequency     Period        Type         Group               Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                                                    100.0 MHz     10.000        system       system_clkgroup     0    
                                                                                                                                                                      
0 -       FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                             100.0 MHz     10.000        inferred     (multiple)          2185 
                                                                                                                                                                      
0 -       Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock                                          100.0 MHz     10.000        inferred     (multiple)          36   
                                                                                                                                                                      
0 -       ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock                100.0 MHz     10.000        inferred     (multiple)          31   
                                                                                                                                                                      
0 -       ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock                100.0 MHz     10.000        inferred     (multiple)          31   
                                                                                                                                                                      
0 -       VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     100.0 MHz     10.000        inferred     (multiple)          31   
                                                                                                                                                                      
0 -       VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     100.0 MHz     10.000        inferred     (multiple)          31   
                                                                                                                                                                      
0 -       VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     100.0 MHz     10.000        inferred     (multiple)          31   
                                                                                                                                                                      
0 -       VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     100.0 MHz     10.000        inferred     (multiple)          31   
                                                                                                                                                                      
0 -       Filterwheel_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock                        100.0 MHz     10.000        inferred     (multiple)          15   
                                                                                                                                                                      
0 -       ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock              100.0 MHz     10.000        inferred     (multiple)          9    
                                                                                                                                                                      
0 -       ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock              100.0 MHz     10.000        inferred     (multiple)          9    
                                                                                                                                                                      
0 -       ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock              100.0 MHz     10.000        inferred     (multiple)          9    
                                                                                                                                                                      
0 -       ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock              100.0 MHz     10.000        inferred     (multiple)          9    
                                                                                                                                                                      
0 -       ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock              100.0 MHz     10.000        inferred     (multiple)          9    
                                                                                                                                                                      
0 -       ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock              100.0 MHz     10.000        inferred     (multiple)          9    
======================================================================================================================================================================



Clock Load Summary
***********************

                                                                                          Clock     Source                                                                Clock Pin                                                         Non-clock Pin     Non-clock Pin                                                       
Clock                                                                                     Load      Pin                                                                   Seq Example                                                       Seq Example       Comb Example                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                                    0         -                                                                     -                                                                 -                 -                                                                   
                                                                                                                                                                                                                                                                                                                                  
FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                             2185      FCCC_C0_0.FCCC_C0_0.CCC_INST.GL1(CCC)                                 Main_0.LastMotorStepEdge.C                                        -                 FCCC_C0_0.FCCC_C0_0.GL1_INST.I(BUFG)                                
                                                                                                                                                                                                                                                                                                                                  
Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock                                          36        Filterwheel_sb_0.CCC_0.CCC_INST.GL0(CCC)                              Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST.CLK_BASE     -                 Filterwheel_sb_0.CCC_0.GL0_INST.I(BUFG)                             
                                                                                                                                                                                                                                                                                                                                  
ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock                31        Main_0.UartUsbRxBitClockDiv.div_i.Q[0](dffre)                         Main_0.RxdUsb_RxUsb.Uart.Uart.DataO[7:0].C                        -                 -                                                                   
                                                                                                                                                                                                                                                                                                                                  
ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock                31        Main_0.UartGpsRxBitClockDiv.div_i.Q[0](dffre)                         Main_0.RxdGps_RxGps.Uart.Uart.DataO[7:0].C                        -                 -                                                                   
                                                                                                                                                                                                                                                                                                                                  
VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     31        Main_0.Uart3BitClockDiv.clko_i.Q[0](dffre)                            Main_0.RS433_Rx3.Uart.Uart.DataO[7:0].C                           -                 -                                                                   
                                                                                                                                                                                                                                                                                                                                  
VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     31        Main_0.Uart2BitClockDiv.clko_i.Q[0](dffre)                            Main_0.RS422_Rx2.Uart.Uart.DataO[7:0].C                           -                 -                                                                   
                                                                                                                                                                                                                                                                                                                                  
VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     31        Main_0.Uart1BitClockDiv.clko_i.Q[0](dffre)                            Main_0.RS422_Rx1.Uart.Uart.DataO[7:0].C                           -                 -                                                                   
                                                                                                                                                                                                                                                                                                                                  
VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     31        Main_0.Uart0BitClockDiv.clko_i.Q[0](dffre)                            Main_0.RS422_Rx0.Uart.Uart.DataO[7:0].C                           -                 -                                                                   
                                                                                                                                                                                                                                                                                                                                  
Filterwheel_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock                        15        Filterwheel_sb_0.FABOSC_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)     Filterwheel_sb_0.CORERESETP_0.release_sdif0_core.C                -                 Filterwheel_sb_0.FABOSC_0.I_RCOSC_25_50MHZ_FAB.A(RCOSC_25_50MHZ_FAB)
                                                                                                                                                                                                                                                                                                                                  
ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock              9         Main_0.UartGpsTxBitClockDiv.div_i.Q[0](dffre)                         Main_0.RS4GpsGps_TxGps.UartTxUart.LastGo.C                        -                 -                                                                   
                                                                                                                                                                                                                                                                                                                                  
ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock              9         Main_0.UartUsbTxBitClockDiv.div_i.Q[0](dffre)                         Main_0.RS4UsbUsb_TxUsb.UartTxUart.LastGo.C                        -                 -                                                                   
                                                                                                                                                                                                                                                                                                                                  
ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock              9         Main_0.Uart3TxBitClockDiv.div_i.Q[0](dffre)                           Main_0.RS433_Tx3.UartTxUart.LastGo.C                              -                 -                                                                   
                                                                                                                                                                                                                                                                                                                                  
ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock              9         Main_0.Uart2TxBitClockDiv.div_i.Q[0](dffre)                           Main_0.RS422_Tx2.UartTxUart.LastGo.C                              -                 -                                                                   
                                                                                                                                                                                                                                                                                                                                  
ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock              9         Main_0.Uart1TxBitClockDiv.div_i.Q[0](dffre)                           Main_0.RS422_Tx1.UartTxUart.LastGo.C                              -                 -                                                                   
                                                                                                                                                                                                                                                                                                                                  
ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock              9         Main_0.Uart0TxBitClockDiv.div_i.Q[0](dffre)                           Main_0.RS422_Tx0.UartTxUart.LastGo.C                              -                 -                                                                   
==================================================================================================================================================================================================================================================================================================================================

@W: MT530 :"/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd":41:2:41:3|Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock which controls 2185 sequential elements including Main_0.BootupReset.ClkDiv[9:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd":30:2:30:3|Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock which controls 9 sequential elements including Main_0.RS4GpsGps_TxGps.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd":38:2:38:3|Found inferred clock ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock which controls 31 sequential elements including Main_0.UartGpsTxBitClockDiv.div_i. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd":30:2:30:3|Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock which controls 9 sequential elements including Main_0.RS4UsbUsb_TxUsb.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd":38:2:38:3|Found inferred clock ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock which controls 31 sequential elements including Main_0.UartUsbTxBitClockDiv.div_i. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd":30:2:30:3|Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock which controls 9 sequential elements including Main_0.RS433_Tx3.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd":38:2:38:3|Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock which controls 31 sequential elements including Main_0.Uart3TxBitClockDiv.div_i. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd":30:2:30:3|Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock which controls 9 sequential elements including Main_0.RS422_Tx2.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd":38:2:38:3|Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock which controls 31 sequential elements including Main_0.Uart2TxBitClockDiv.div_i. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd":30:2:30:3|Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock which controls 9 sequential elements including Main_0.RS422_Tx1.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd":38:2:38:3|Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock which controls 31 sequential elements including Main_0.Uart1TxBitClockDiv.div_i. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd":30:2:30:3|Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock which controls 9 sequential elements including Main_0.RS422_Tx0.IBufStartTx.Temp1. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd":38:2:38:3|Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock which controls 31 sequential elements including Main_0.Uart0TxBitClockDiv.div_i. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":565:4:565:9|Found inferred clock Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 36 sequential elements including Filterwheel_sb_0.CORERESETP_0.MSS_HPMS_READY_int. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":912:4:912:9|Found inferred clock Filterwheel_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock which controls 15 sequential elements including Filterwheel_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1. This clock has no specified timing constraint which may adversely impact design performance. 

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/Filterwheel.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 288MB peak: 288MB)

Encoding state machine sm0_state[6:0] (in view: work.CoreResetP_Z2_layer0(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 288MB peak: 288MB)


Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 289MB peak: 289MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 289MB peak: 289MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Sep  6 15:29:35 2024

###########################################################]
Map & Optimize Report

# Fri Sep  6 15:29:35 2024


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: /home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro
OS: Linux Mint 21.1
Hostname: homework
max virtual memory: unlimited (bytes)
max user processes: 126731
max stack size: 8388608 (bytes)


Implementation : synthesis
Synopsys Microchip Technology Mapper, Version map202209actsp2, Build 145R, Built Jun 27 2023 10:02:01, @4799148


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 230MB peak: 230MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 242MB peak: 242MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 242MB peak: 242MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 242MB peak: 242MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 242MB peak: 242MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 280MB peak: 280MB)

@N: MO111 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v":20:7:20:16|Tristate driver XTLOSC_O2F (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v":19:7:19:16|Tristate driver XTLOSC_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v":18:7:18:20|Tristate driver RCOSC_1MHZ_O2F (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v":17:7:17:20|Tristate driver RCOSC_1MHZ_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v":15:7:15:24|Tristate driver RCOSC_25_50MHZ_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.Filterwheel_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@W: BN132 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":963:4:963:9|Removing sequential instance Filterwheel_sb_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance Filterwheel_sb_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":946:4:946:9|Removing sequential instance Filterwheel_sb_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance Filterwheel_sb_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":946:4:946:9|Removing sequential instance Filterwheel_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance Filterwheel_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":929:4:929:9|Removing sequential instance Filterwheel_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance Filterwheel_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found

@N: BN362 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":422:2:422:3|Removing sequential instance ReadMonitorAdcSample (in view: work.RegisterSpacePorts_10(registerspace)) of type view:PrimLib.dffe(prim) because it does not drive other instances.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 284MB peak: 284MB)

Encoding state machine sm0_state[6:0] (in view: work.CoreResetP_Z2_layer0(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd":37:65:37:65|Found counter in view:work.Main(architecture_main) instance PPSAccumulator.PPSAccum_i[31:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd":40:2:40:3|Found counter in view:work.Main(architecture_main) instance Uart0BitClockDiv.ClkDiv[6:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd":40:2:40:3|Found counter in view:work.Main(architecture_main) instance Uart1BitClockDiv.ClkDiv[6:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd":40:2:40:3|Found counter in view:work.Main(architecture_main) instance Uart2BitClockDiv.ClkDiv[6:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd":40:2:40:3|Found counter in view:work.Main(architecture_main) instance Uart3BitClockDiv.ClkDiv[6:0] 
@N: MO230 :"/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotorDriver.vhd":125:2:125:3|Found up-down counter in view:work.Main(architecture_main) instance StepperMotor.CurrentStep_i[15:0]  
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd":41:2:41:3|Found counter in view:work.Main(architecture_main) instance StepperMotor.StepOneShot.ClkDiv[19:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd":41:2:41:3|Found counter in view:work.Main(architecture_main) instance ShootThruIxnaeOneShotBMinus.ClkDiv[16:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd":41:2:41:3|Found counter in view:work.Main(architecture_main) instance ShootThruIxnaeOneShotBPlus.ClkDiv[16:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd":41:2:41:3|Found counter in view:work.Main(architecture_main) instance ShootThruIxnaeOneShotAMinus.ClkDiv[16:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd":41:2:41:3|Found counter in view:work.Main(architecture_main) instance ShootThruIxnaeOneShotAPlus.ClkDiv[16:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd":41:2:41:3|Found counter in view:work.Main(architecture_main) instance BootupReset.ClkDiv[9:0] 
@N: MF179 :"/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotorDriver.vhd":136:8:136:32|Found 16 by 16 bit equality operator ('==') StepperMotor.un1_seekstep (in view: work.Main(architecture_main))
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd":66:2:66:3|Found counter in view:work.SpiMasterPorts_work_main_architecture_main_1layer1(spimaster) instance ClkDiv[6:0] 
@N: FX403 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|Property "block_ram" or "no_rw_check" found for RAM ram[7:0] with specified coding style. Inferring block RAM.
@W: FX107 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|RAM ram[7:0] (in view: work.fifo_8_10_0(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO230 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found up-down counter in view:work.fifo_8_10_0(rtl) instance counter_r[10:0]  
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.fifo_8_10_0(rtl) instance waddr_r[9:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.fifo_8_10_0(rtl) instance raddr_r[9:0] 
@N: FX403 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|Property "block_ram" or "no_rw_check" found for RAM fifo_i.ram[7:0] with specified coding style. Inferring block RAM.
@W: FX107 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1_0(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@A: BN291 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":123:2:123:3|Boundary register fifo_i.data_r[7:0] (in view: work.gated_fifo_8_10_1_0(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MO230 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found up-down counter in view:work.gated_fifo_8_10_1_0(rtl) instance fifo_i.counter_r[10:0]  
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.gated_fifo_8_10_1_0(rtl) instance fifo_i.waddr_r[9:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.gated_fifo_8_10_1_0(rtl) instance fifo_i.raddr_r[9:0] 
@N: FX403 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|Property "block_ram" or "no_rw_check" found for RAM ram[7:0] with specified coding style. Inferring block RAM.
@W: FX107 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|RAM ram[7:0] (in view: work.fifo_8_10_1_1(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO230 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found up-down counter in view:work.fifo_8_10_1_1(rtl) instance counter_r[10:0]  
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.fifo_8_10_1_1(rtl) instance waddr_r[9:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.fifo_8_10_1_1(rtl) instance raddr_r[9:0] 
@N: FX403 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|Property "block_ram" or "no_rw_check" found for RAM fifo_i.ram[7:0] with specified coding style. Inferring block RAM.
@W: FX107 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1_2(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@A: BN291 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":123:2:123:3|Boundary register fifo_i.data_r[7:0] (in view: work.gated_fifo_8_10_1_2(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MO230 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found up-down counter in view:work.gated_fifo_8_10_1_2(rtl) instance fifo_i.counter_r[10:0]  
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.gated_fifo_8_10_1_2(rtl) instance fifo_i.waddr_r[9:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.gated_fifo_8_10_1_2(rtl) instance fifo_i.raddr_r[9:0] 
@N: FX403 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|Property "block_ram" or "no_rw_check" found for RAM ram[7:0] with specified coding style. Inferring block RAM.
@W: FX107 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|RAM ram[7:0] (in view: work.fifo_8_10_1_3(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO230 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found up-down counter in view:work.fifo_8_10_1_3(rtl) instance counter_r[10:0]  
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.fifo_8_10_1_3(rtl) instance waddr_r[9:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.fifo_8_10_1_3(rtl) instance raddr_r[9:0] 
@N: FX403 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|Property "block_ram" or "no_rw_check" found for RAM fifo_i.ram[7:0] with specified coding style. Inferring block RAM.
@W: FX107 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1_4(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@A: BN291 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":123:2:123:3|Boundary register fifo_i.data_r[7:0] (in view: work.gated_fifo_8_10_1_4(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MO230 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found up-down counter in view:work.gated_fifo_8_10_1_4(rtl) instance fifo_i.counter_r[10:0]  
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.gated_fifo_8_10_1_4(rtl) instance fifo_i.waddr_r[9:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.gated_fifo_8_10_1_4(rtl) instance fifo_i.raddr_r[9:0] 
@N: FX403 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|Property "block_ram" or "no_rw_check" found for RAM ram[7:0] with specified coding style. Inferring block RAM.
@W: FX107 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|RAM ram[7:0] (in view: work.fifo_8_10_1_5(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO230 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found up-down counter in view:work.fifo_8_10_1_5(rtl) instance counter_r[10:0]  
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.fifo_8_10_1_5(rtl) instance waddr_r[9:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.fifo_8_10_1_5(rtl) instance raddr_r[9:0] 
@N: FX403 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|Property "block_ram" or "no_rw_check" found for RAM fifo_i.ram[7:0] with specified coding style. Inferring block RAM.
@W: FX107 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1_6(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@A: BN291 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":123:2:123:3|Boundary register fifo_i.data_r[7:0] (in view: work.gated_fifo_8_10_1_6(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MO230 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found up-down counter in view:work.gated_fifo_8_10_1_6(rtl) instance fifo_i.counter_r[10:0]  
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.gated_fifo_8_10_1_6(rtl) instance fifo_i.waddr_r[9:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.gated_fifo_8_10_1_6(rtl) instance fifo_i.raddr_r[9:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd":38:2:38:3|Found counter in view:work.ClockDividerPorts_work_main_architecture_main_1layer1(clockdivider) instance ClkDiv[4:0] 
@N: FX403 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|Property "block_ram" or "no_rw_check" found for RAM ram[7:0] with specified coding style. Inferring block RAM.
@W: FX107 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|RAM ram[7:0] (in view: work.fifo_8_10_1_7(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO230 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found up-down counter in view:work.fifo_8_10_1_7(rtl) instance counter_r[10:0]  
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.fifo_8_10_1_7(rtl) instance waddr_r[9:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.fifo_8_10_1_7(rtl) instance raddr_r[9:0] 
@N: FX403 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|Property "block_ram" or "no_rw_check" found for RAM fifo_i.ram[7:0] with specified coding style. Inferring block RAM.
@W: FX107 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1_8(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@A: BN291 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":123:2:123:3|Boundary register fifo_i.data_r[7:0] (in view: work.gated_fifo_8_10_1_8(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MO230 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found up-down counter in view:work.gated_fifo_8_10_1_8(rtl) instance fifo_i.counter_r[10:0]  
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.gated_fifo_8_10_1_8(rtl) instance fifo_i.waddr_r[9:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.gated_fifo_8_10_1_8(rtl) instance fifo_i.raddr_r[9:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd":38:2:38:3|Found counter in view:work.ClockDividerPorts_work_main_architecture_main_2layer1(clockdivider) instance ClkDiv[8:0] 
@N: FX403 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|Property "block_ram" or "no_rw_check" found for RAM ram[7:0] with specified coding style. Inferring block RAM.
@W: FX107 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|RAM ram[7:0] (in view: work.fifo_8_10_1_9(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MO230 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found up-down counter in view:work.fifo_8_10_1_9(rtl) instance counter_r[10:0]  
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.fifo_8_10_1_9(rtl) instance waddr_r[9:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.fifo_8_10_1_9(rtl) instance raddr_r[9:0] 
@N: FX403 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|Property "block_ram" or "no_rw_check" found for RAM fifo_i.ram[7:0] with specified coding style. Inferring block RAM.
@W: FX107 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":46:17:46:19|RAM fifo_i.ram[7:0] (in view: work.gated_fifo_8_10_1_10(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@A: BN291 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":123:2:123:3|Boundary register fifo_i.data_r[7:0] (in view: work.gated_fifo_8_10_1_10(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MO230 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found up-down counter in view:work.gated_fifo_8_10_1_10(rtl) instance fifo_i.counter_r[10:0]  
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.gated_fifo_8_10_1_10(rtl) instance fifo_i.waddr_r[9:0] 
@N: MO231 :"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":68:2:68:3|Found counter in view:work.gated_fifo_8_10_1_10(rtl) instance fifo_i.raddr_r[9:0] 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 291MB peak: 291MB)


Finished factoring (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 321MB peak: 321MB)

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 349MB peak: 349MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 349MB peak: 349MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 349MB peak: 349MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 349MB peak: 349MB)


Finished preparing to map (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 349MB peak: 349MB)


Finished technology mapping (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 394MB peak: 394MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:14s		    -0.01ns		2958 /      2278
   2		0h:00m:14s		    -0.01ns		2948 /      2278
   3		0h:00m:14s		     0.52ns		2948 /      2278
   4		0h:00m:15s		     0.52ns		2948 /      2278
   5		0h:00m:16s		     0.52ns		2948 /      2278
   6		0h:00m:18s		     0.52ns		2948 /      2278
   7		0h:00m:19s		     0.52ns		2948 /      2278
@N: FP130 |Promoting Net Main_0.shot_i_arst on CLKINT  I_293 
@N: FP130 |Promoting Net Main_0.UartUsbFifoReset_i_arst on CLKINT  I_294 
@N: FP130 |Promoting Net Main_0.Uart3FifoReset_i_arst on CLKINT  I_295 
@N: FP130 |Promoting Net Main_0.UartGpsFifoReset_i_arst on CLKINT  I_296 
@N: FP130 |Promoting Net Main_0.Uart0FifoReset_i_arst on CLKINT  I_297 
@N: FP130 |Promoting Net Main_0.Uart2FifoReset_i_arst on CLKINT  I_298 
@N: FP130 |Promoting Net Main_0.Uart1FifoReset_i_arst on CLKINT  I_299 
@N: FP130 |Promoting Net Main_0.ClkDac_i.SpiRst_arst on CLKINT  I_300 
@N: FP130 |Promoting Net Main_0.PPSCountReset_arst on CLKINT  I_301 
@N: FP130 |Promoting Net Main_0.UartClkGps on CLKINT  I_302 
@N: FP130 |Promoting Net Main_0.UartClk3 on CLKINT  I_303 
@N: FP130 |Promoting Net Main_0.UartClk1 on CLKINT  I_304 
@N: FP130 |Promoting Net Main_0.UartClkUsb on CLKINT  I_305 
@N: FP130 |Promoting Net Main_0.UartClk2 on CLKINT  I_306 
@N: FP130 |Promoting Net Main_0.UartClk0 on CLKINT  I_307 
@N: FP130 |Promoting Net Main_0.ads1258.SpiRst_arst on CLKINT  I_308 
@N: FP130 |Promoting Net Main_0.ResetSteps_i_arst on CLKINT  I_309 
@N: FP130 |Promoting Net Main_0.StepperMotor.MotorStopped on CLKINT  I_310 
@N: FP130 |Promoting Net Filterwheel_sb_0.CORERESETP_0.sm0_areset_n_clk_base on CLKINT  I_311 
@N: FP130 |Promoting Net Main_0.MotorBPlus_arst on CLKINT  I_312 
@N: FP130 |Promoting Net Main_0.MotorAPlus_arst on CLKINT  I_313 
@N: FP130 |Promoting Net Main_0.MotorAMinus_arst on CLKINT  I_314 
@N: FP130 |Promoting Net Main_0.MotorBMinus_arst on CLKINT  I_315 
@N: FP130 |Promoting Net Filterwheel_sb_0.CORERESETP_0.sm0_areset_n_arst on CLKINT  I_316 
@N: FP130 |Promoting Net Main_0.UartTxClkUsb on CLKINT  I_317 
@N: FP130 |Promoting Net Main_0.UartTxClkGps on CLKINT  I_318 
@N: FP130 |Promoting Net Main_0.UartTxClk2 on CLKINT  I_319 
@N: FP130 |Promoting Net Main_0.UartTxClk3 on CLKINT  I_320 
@N: FP130 |Promoting Net Main_0.UartTxClk0 on CLKINT  I_321 
@N: FP130 |Promoting Net Main_0.UartTxClk1 on CLKINT  I_322 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:20s; Memory used current: 398MB peak: 398MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:20s; Memory used current: 398MB peak: 398MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:21s; Memory used current: 398MB peak: 398MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:21s; Memory used current: 398MB peak: 398MB)


Start Writing Netlists (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:21s; Memory used current: 398MB peak: 398MB)

Writing Analyst data base /home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/synwork/Filterwheel_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:22s; CPU Time elapsed 0h:00m:21s; Memory used current: 398MB peak: 398MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:23s; Memory used current: 398MB peak: 398MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:23s; Memory used current: 398MB peak: 398MB)


Start final timing analysis (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:23s; Memory used current: 398MB peak: 398MB)

@W: MT246 :"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/CCC_0/Filterwheel_sb_CCC_0_FCCC.v":20:36:20:43|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FCCC_C0_0.FCCC_C0_0.GL1_net.
@W: MT420 |Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.UartGpsTxBitClockDiv.div_i_3.
@W: MT420 |Found inferred clock ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.UartGpsRxBitClockDiv.div_i_6.
@W: MT420 |Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.UartUsbTxBitClockDiv.div_i_4.
@W: MT420 |Found inferred clock ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.UartUsbRxBitClockDiv.div_i_5.
@W: MT420 |Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart3TxBitClockDiv.div_i_1.
@W: MT420 |Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart3BitClockDiv.clko_i_2.
@W: MT420 |Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart2TxBitClockDiv.div_i_2.
@W: MT420 |Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart2BitClockDiv.clko_i_0.
@W: MT420 |Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart1TxBitClockDiv.div_i.
@W: MT420 |Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart1BitClockDiv.clko_i_1.
@W: MT420 |Found inferred clock ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart0TxBitClockDiv.div_i_0.
@W: MT420 |Found inferred clock VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Main_0.Uart0BitClockDiv.clko_i.
@W: MT420 |Found inferred clock Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Filterwheel_sb_0.CCC_0.GL0_net.
@W: MT420 |Found inferred clock Filterwheel_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Filterwheel_sb_0.FABOSC_0.N_RCOSC_25_50MHZ_CLKOUT.


##### START OF TIMING REPORT #####[
# Timing report written on Fri Sep  6 15:30:00 2024
#


Top view:               Filterwheel
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    /home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/designer/Filterwheel/synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 1.444

                                                                                          Requested     Estimated     Requested     Estimated               Clock        Clock          
Starting Clock                                                                            Frequency     Frequency     Period        Period        Slack     Type         Group          
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock              100.0 MHz     255.0 MHz     10.000        3.921         6.079     inferred     (multiple)     
ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock              100.0 MHz     255.0 MHz     10.000        3.921         6.079     inferred     (multiple)     
ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock              100.0 MHz     255.0 MHz     10.000        3.921         6.079     inferred     (multiple)     
ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock              100.0 MHz     255.0 MHz     10.000        3.921         6.079     inferred     (multiple)     
ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock              100.0 MHz     255.0 MHz     10.000        3.921         6.079     inferred     (multiple)     
ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock              100.0 MHz     255.0 MHz     10.000        3.921         6.079     inferred     (multiple)     
ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock                100.0 MHz     180.5 MHz     10.000        5.541         4.459     inferred     (multiple)     
ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock                100.0 MHz     178.0 MHz     10.000        5.616         4.384     inferred     (multiple)     
FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                             100.0 MHz     131.0 MHz     10.000        7.633         2.368     inferred     (multiple)     
Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock                                          100.0 MHz     116.9 MHz     10.000        8.556         1.444     inferred     (multiple)     
Filterwheel_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock                        100.0 MHz     816.1 MHz     10.000        1.225         8.775     inferred     (multiple)     
VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     100.0 MHz     181.8 MHz     10.000        5.501         4.499     inferred     (multiple)     
VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     100.0 MHz     183.6 MHz     10.000        5.447         4.553     inferred     (multiple)     
VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     100.0 MHz     180.7 MHz     10.000        5.534         4.466     inferred     (multiple)     
VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     100.0 MHz     181.8 MHz     10.000        5.501         4.499     inferred     (multiple)     
System                                                                                    100.0 MHz     272.7 MHz     10.000        3.667         6.333     system       system_clkgroup
========================================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                                                                                                        |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                                               Ending                                                                                 |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                                 System                                                                                 |  10.000      6.333  |  No paths    -      |  No paths    -      |  No paths    -    
System                                                                                 FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          |  10.000      8.957  |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          System                                                                                 |  10.000      7.503  |  No paths    -      |  10.000      7.529  |  No paths    -    
FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          |  10.000      2.368  |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock             |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock             |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock           |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock                                       |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock           FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock           ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock           |  10.000      6.079  |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock             FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock             ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock             |  10.000      4.384  |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock           FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock           ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock           |  10.000      6.079  |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock             FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock             ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock             |  10.000      4.459  |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock           FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock           ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock           |  10.000      6.079  |  No paths    -      |  No paths    -      |  No paths    -    
VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock  FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock  VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock  |  10.000      4.499  |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock           FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock           ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock           |  10.000      6.079  |  No paths    -      |  No paths    -      |  No paths    -    
VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock  FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock  VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock  |  10.000      4.553  |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock           FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock           ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock           |  10.000      6.079  |  No paths    -      |  No paths    -      |  No paths    -    
VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock  FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock  VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock  |  10.000      4.466  |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock           FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock           ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock           |  10.000      6.079  |  No paths    -      |  No paths    -      |  No paths    -    
VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock  FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock  VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock  |  10.000      4.499  |  No paths    -      |  No paths    -      |  No paths    -    
Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock                                       FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock                                          |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock                                       Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock                                       |  10.000      1.444  |  No paths    -      |  No paths    -      |  No paths    -    
Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock                                       Filterwheel_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock                     |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
Filterwheel_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock                     Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock                                       |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
Filterwheel_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock                     Filterwheel_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock                     |  10.000      8.775  |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                Starting                                                                                                               Arrival          
Instance                                        Reference                                                                        Type     Pin     Net                  Time        Slack
                                                Clock                                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS4GpsGps_TxGps.UartTxUart.BitCnt[1]     ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      Q       BitCnt[1]            0.087       6.079
Main_0.RS4GpsGps_TxGps.UartTxUart.BitCnt[3]     ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      Q       BitCnt[3]            0.108       6.135
Main_0.RS4GpsGps_TxGps.UartTxUart.BitCnt[2]     ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      Q       BitCnt[2]            0.087       6.343
Main_0.RS4GpsGps_TxGps.UartTxUart.BitCnt[0]     ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      Q       BitCnt[0]            0.087       6.386
Main_0.RS4GpsGps_TxGps.IBufStartTx.O            ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      Q       StartTx_i            0.087       7.138
Main_0.RS4GpsGps_TxGps.UartTxUart.Busy_i        ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      Q       TxInProgress_i_i     0.108       7.181
Main_0.RS4GpsGps_TxGps.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      Q       LastGo               0.108       7.307
Main_0.RS4GpsGps_TxGps.IBufStartTx.Temp1        ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      Q       Temp1                0.087       9.409
========================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                Starting                                                                                                           Required          
Instance                                        Reference                                                                        Type     Pin     Net              Time         Slack
                                                Clock                                                                                                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS4GpsGps_TxGps.UartTxUart.BitCnt[0]     ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      D       BitCnt_7[0]      9.745        6.079
Main_0.RS4GpsGps_TxGps.UartTxUart.BitCnt[1]     ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      D       BitCnt_7[1]      9.745        6.079
Main_0.RS4GpsGps_TxGps.UartTxUart.BitCnt[2]     ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      D       BitCnt_7[2]      9.745        6.118
Main_0.RS4GpsGps_TxGps.UartTxUart.BitCnt[3]     ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      D       BitCnt_7[3]      9.745        6.240
Main_0.RS4GpsGps_TxGps.UartTxUart.TxD           ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      D       TxD_3_iv_i       9.745        7.005
Main_0.RS4GpsGps_TxGps.UartTxUart.Busy_i        ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      D       Busy_i_1         9.745        7.036
Main_0.RS4GpsGps_TxGps.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      EN      un1_busy_i_4     9.662        8.329
Main_0.RS4GpsGps_TxGps.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      D       StartTx_i        9.745        8.912
Main_0.RS4GpsGps_TxGps.IBufStartTx.O            ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock     SLE      D       Temp1            9.745        9.409
=====================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      3.666
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.079

    Number of logic level(s):                3
    Starting point:                          Main_0.RS4GpsGps_TxGps.UartTxUart.BitCnt[1] / Q
    Ending point:                            Main_0.RS4GpsGps_TxGps.UartTxUart.BitCnt[0] / D
    The start point is clocked by            ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            ClockDividerPorts_work_main_architecture_main_0layer1_0|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                   Pin      Pin               Arrival     No. of    
Name                                                    Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
Main_0.RS4GpsGps_TxGps.UartTxUart.BitCnt[1]             SLE      Q        Out     0.087     0.087 r     -         
BitCnt[1]                                               Net      -        -       0.977     -           8         
Main_0.RS4GpsGps_TxGps.UartTxUart.txd16                 CFG4     D        In      -         1.064 r     -         
Main_0.RS4GpsGps_TxGps.UartTxUart.txd16                 CFG4     Y        Out     0.326     1.391 f     -         
txd16                                                   Net      -        -       0.855     -           5         
Main_0.RS4GpsGps_TxGps.UartTxUart.BitCnt_0_sqmuxa_1     CFG3     C        In      -         2.246 f     -         
Main_0.RS4GpsGps_TxGps.UartTxUart.BitCnt_0_sqmuxa_1     CFG3     Y        Out     0.223     2.469 r     -         
BitCnt_0_sqmuxa_1                                       Net      -        -       0.745     -           3         
Main_0.RS4GpsGps_TxGps.UartTxUart.BitCnt_7_f0[0]        CFG3     C        In      -         3.214 r     -         
Main_0.RS4GpsGps_TxGps.UartTxUart.BitCnt_7_f0[0]        CFG3     Y        Out     0.203     3.417 r     -         
BitCnt_7[0]                                             Net      -        -       0.248     -           1         
Main_0.RS4GpsGps_TxGps.UartTxUart.BitCnt[0]             SLE      D        In      -         3.666 r     -         
==================================================================================================================
Total path delay (propagation time + setup) of 3.921 is 1.095(27.9%) logic and 2.826(72.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                Starting                                                                                                               Arrival          
Instance                                        Reference                                                                        Type     Pin     Net                  Time        Slack
                                                Clock                                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS4UsbUsb_TxUsb.UartTxUart.BitCnt[1]     ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      Q       BitCnt[1]            0.087       6.079
Main_0.RS4UsbUsb_TxUsb.UartTxUart.BitCnt[3]     ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      Q       BitCnt[3]            0.108       6.135
Main_0.RS4UsbUsb_TxUsb.UartTxUart.BitCnt[2]     ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      Q       BitCnt[2]            0.087       6.343
Main_0.RS4UsbUsb_TxUsb.UartTxUart.BitCnt[0]     ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      Q       BitCnt[0]            0.087       6.386
Main_0.RS4UsbUsb_TxUsb.IBufStartTx.O            ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      Q       StartTx_i            0.087       7.138
Main_0.RS4UsbUsb_TxUsb.UartTxUart.Busy_i        ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      Q       TxInProgress_i_i     0.108       7.181
Main_0.RS4UsbUsb_TxUsb.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      Q       LastGo               0.108       7.307
Main_0.RS4UsbUsb_TxUsb.IBufStartTx.Temp1        ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      Q       Temp1                0.087       9.409
========================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                Starting                                                                                                           Required          
Instance                                        Reference                                                                        Type     Pin     Net              Time         Slack
                                                Clock                                                                                                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS4UsbUsb_TxUsb.UartTxUart.BitCnt[0]     ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      D       BitCnt_7[0]      9.745        6.079
Main_0.RS4UsbUsb_TxUsb.UartTxUart.BitCnt[1]     ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      D       BitCnt_7[1]      9.745        6.079
Main_0.RS4UsbUsb_TxUsb.UartTxUart.BitCnt[2]     ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      D       BitCnt_7[2]      9.745        6.118
Main_0.RS4UsbUsb_TxUsb.UartTxUart.BitCnt[3]     ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      D       BitCnt_7[3]      9.745        6.240
Main_0.RS4UsbUsb_TxUsb.UartTxUart.TxD           ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      D       TxD_3_iv_i       9.745        7.005
Main_0.RS4UsbUsb_TxUsb.UartTxUart.Busy_i        ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      D       Busy_i_1         9.745        7.036
Main_0.RS4UsbUsb_TxUsb.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      EN      un1_busy_i_3     9.662        8.329
Main_0.RS4UsbUsb_TxUsb.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      D       StartTx_i        9.745        8.912
Main_0.RS4UsbUsb_TxUsb.IBufStartTx.O            ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock     SLE      D       Temp1            9.745        9.409
=====================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      3.666
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.079

    Number of logic level(s):                3
    Starting point:                          Main_0.RS4UsbUsb_TxUsb.UartTxUart.BitCnt[1] / Q
    Ending point:                            Main_0.RS4UsbUsb_TxUsb.UartTxUart.BitCnt[0] / D
    The start point is clocked by            ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            ClockDividerPorts_work_main_architecture_main_0layer1_1|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                   Pin      Pin               Arrival     No. of    
Name                                                    Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
Main_0.RS4UsbUsb_TxUsb.UartTxUart.BitCnt[1]             SLE      Q        Out     0.087     0.087 r     -         
BitCnt[1]                                               Net      -        -       0.977     -           8         
Main_0.RS4UsbUsb_TxUsb.UartTxUart.txd16                 CFG4     D        In      -         1.064 r     -         
Main_0.RS4UsbUsb_TxUsb.UartTxUart.txd16                 CFG4     Y        Out     0.326     1.391 f     -         
txd16                                                   Net      -        -       0.855     -           5         
Main_0.RS4UsbUsb_TxUsb.UartTxUart.BitCnt_0_sqmuxa_1     CFG3     C        In      -         2.246 f     -         
Main_0.RS4UsbUsb_TxUsb.UartTxUart.BitCnt_0_sqmuxa_1     CFG3     Y        Out     0.223     2.469 r     -         
BitCnt_0_sqmuxa_1                                       Net      -        -       0.745     -           3         
Main_0.RS4UsbUsb_TxUsb.UartTxUart.BitCnt_7_f0[0]        CFG3     C        In      -         3.214 r     -         
Main_0.RS4UsbUsb_TxUsb.UartTxUart.BitCnt_7_f0[0]        CFG3     Y        Out     0.203     3.417 r     -         
BitCnt_7[0]                                             Net      -        -       0.248     -           1         
Main_0.RS4UsbUsb_TxUsb.UartTxUart.BitCnt[0]             SLE      D        In      -         3.666 r     -         
==================================================================================================================
Total path delay (propagation time + setup) of 3.921 is 1.095(27.9%) logic and 2.826(72.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                                                                               Arrival          
Instance                                  Reference                                                                        Type     Pin     Net                  Time        Slack
                                          Clock                                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS433_Tx3.UartTxUart.BitCnt[1]     ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      Q       BitCnt[1]            0.087       6.079
Main_0.RS433_Tx3.UartTxUart.BitCnt[3]     ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      Q       BitCnt[3]            0.108       6.135
Main_0.RS433_Tx3.UartTxUart.BitCnt[2]     ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      Q       BitCnt[2]            0.087       6.343
Main_0.RS433_Tx3.UartTxUart.BitCnt[0]     ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      Q       BitCnt[0]            0.087       6.386
Main_0.RS433_Tx3.IBufStartTx.O            ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      Q       StartTx_i            0.087       7.138
Main_0.RS433_Tx3.UartTxUart.Busy_i        ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      Q       TxInProgress_i_i     0.108       7.181
Main_0.RS433_Tx3.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      Q       LastGo               0.108       7.307
Main_0.RS433_Tx3.IBufStartTx.Temp1        ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      Q       Temp1                0.087       9.409
==================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                                                                                           Required          
Instance                                  Reference                                                                        Type     Pin     Net              Time         Slack
                                          Clock                                                                                                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS433_Tx3.UartTxUart.BitCnt[0]     ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      D       BitCnt_7[0]      9.745        6.079
Main_0.RS433_Tx3.UartTxUart.BitCnt[1]     ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      D       BitCnt_7[1]      9.745        6.079
Main_0.RS433_Tx3.UartTxUart.BitCnt[2]     ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      D       BitCnt_7[2]      9.745        6.118
Main_0.RS433_Tx3.UartTxUart.BitCnt[3]     ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      D       BitCnt_7[3]      9.745        6.240
Main_0.RS433_Tx3.UartTxUart.TxD           ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      D       TxD_3_iv_i       9.745        7.005
Main_0.RS433_Tx3.UartTxUart.Busy_i        ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      D       Busy_i_1         9.745        7.036
Main_0.RS433_Tx3.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      EN      un1_busy_i_2     9.662        8.329
Main_0.RS433_Tx3.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      D       StartTx_i        9.745        8.912
Main_0.RS433_Tx3.IBufStartTx.O            ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock     SLE      D       Temp1            9.745        9.409
===============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      3.666
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.079

    Number of logic level(s):                3
    Starting point:                          Main_0.RS433_Tx3.UartTxUart.BitCnt[1] / Q
    Ending point:                            Main_0.RS433_Tx3.UartTxUart.BitCnt[0] / D
    The start point is clocked by            ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            ClockDividerPorts_work_main_architecture_main_0layer1_2|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                              Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
Main_0.RS433_Tx3.UartTxUart.BitCnt[1]             SLE      Q        Out     0.087     0.087 r     -         
BitCnt[1]                                         Net      -        -       0.977     -           8         
Main_0.RS433_Tx3.UartTxUart.txd16                 CFG4     D        In      -         1.064 r     -         
Main_0.RS433_Tx3.UartTxUart.txd16                 CFG4     Y        Out     0.326     1.391 f     -         
txd16                                             Net      -        -       0.855     -           5         
Main_0.RS433_Tx3.UartTxUart.BitCnt_0_sqmuxa_1     CFG3     C        In      -         2.246 f     -         
Main_0.RS433_Tx3.UartTxUart.BitCnt_0_sqmuxa_1     CFG3     Y        Out     0.223     2.469 r     -         
BitCnt_0_sqmuxa_1                                 Net      -        -       0.745     -           3         
Main_0.RS433_Tx3.UartTxUart.BitCnt_7_f0[0]        CFG3     C        In      -         3.214 r     -         
Main_0.RS433_Tx3.UartTxUart.BitCnt_7_f0[0]        CFG3     Y        Out     0.203     3.417 r     -         
BitCnt_7[0]                                       Net      -        -       0.248     -           1         
Main_0.RS433_Tx3.UartTxUart.BitCnt[0]             SLE      D        In      -         3.666 r     -         
============================================================================================================
Total path delay (propagation time + setup) of 3.921 is 1.095(27.9%) logic and 2.826(72.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                                                                               Arrival          
Instance                                  Reference                                                                        Type     Pin     Net                  Time        Slack
                                          Clock                                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS422_Tx2.UartTxUart.BitCnt[1]     ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      Q       BitCnt[1]            0.087       6.079
Main_0.RS422_Tx2.UartTxUart.BitCnt[3]     ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      Q       BitCnt[3]            0.108       6.135
Main_0.RS422_Tx2.UartTxUart.BitCnt[2]     ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      Q       BitCnt[2]            0.087       6.343
Main_0.RS422_Tx2.UartTxUart.BitCnt[0]     ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      Q       BitCnt[0]            0.087       6.386
Main_0.RS422_Tx2.IBufStartTx.O            ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      Q       StartTx_i            0.087       7.138
Main_0.RS422_Tx2.UartTxUart.Busy_i        ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      Q       TxInProgress_i_i     0.108       7.181
Main_0.RS422_Tx2.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      Q       LastGo               0.108       7.307
Main_0.RS422_Tx2.IBufStartTx.Temp1        ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      Q       Temp1                0.087       9.409
==================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                                                                                           Required          
Instance                                  Reference                                                                        Type     Pin     Net              Time         Slack
                                          Clock                                                                                                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS422_Tx2.UartTxUart.BitCnt[0]     ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      D       BitCnt_7[0]      9.745        6.079
Main_0.RS422_Tx2.UartTxUart.BitCnt[1]     ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      D       BitCnt_7[1]      9.745        6.079
Main_0.RS422_Tx2.UartTxUart.BitCnt[2]     ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      D       BitCnt_7[2]      9.745        6.118
Main_0.RS422_Tx2.UartTxUart.BitCnt[3]     ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      D       BitCnt_7[3]      9.745        6.240
Main_0.RS422_Tx2.UartTxUart.TxD           ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      D       TxD_3_iv_i       9.745        7.005
Main_0.RS422_Tx2.UartTxUart.Busy_i        ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      D       Busy_i_1         9.745        7.036
Main_0.RS422_Tx2.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      EN      un1_busy_i_1     9.662        8.329
Main_0.RS422_Tx2.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      D       StartTx_i        9.745        8.912
Main_0.RS422_Tx2.IBufStartTx.O            ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock     SLE      D       Temp1            9.745        9.409
===============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      3.666
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.079

    Number of logic level(s):                3
    Starting point:                          Main_0.RS422_Tx2.UartTxUart.BitCnt[1] / Q
    Ending point:                            Main_0.RS422_Tx2.UartTxUart.BitCnt[0] / D
    The start point is clocked by            ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            ClockDividerPorts_work_main_architecture_main_0layer1_3|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                              Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
Main_0.RS422_Tx2.UartTxUart.BitCnt[1]             SLE      Q        Out     0.087     0.087 r     -         
BitCnt[1]                                         Net      -        -       0.977     -           8         
Main_0.RS422_Tx2.UartTxUart.txd16                 CFG4     D        In      -         1.064 r     -         
Main_0.RS422_Tx2.UartTxUart.txd16                 CFG4     Y        Out     0.326     1.391 f     -         
txd16                                             Net      -        -       0.855     -           5         
Main_0.RS422_Tx2.UartTxUart.BitCnt_0_sqmuxa_1     CFG3     C        In      -         2.246 f     -         
Main_0.RS422_Tx2.UartTxUart.BitCnt_0_sqmuxa_1     CFG3     Y        Out     0.223     2.469 r     -         
BitCnt_0_sqmuxa_1                                 Net      -        -       0.745     -           3         
Main_0.RS422_Tx2.UartTxUart.BitCnt_7_f0[0]        CFG3     C        In      -         3.214 r     -         
Main_0.RS422_Tx2.UartTxUart.BitCnt_7_f0[0]        CFG3     Y        Out     0.203     3.417 r     -         
BitCnt_7[0]                                       Net      -        -       0.248     -           1         
Main_0.RS422_Tx2.UartTxUart.BitCnt[0]             SLE      D        In      -         3.666 r     -         
============================================================================================================
Total path delay (propagation time + setup) of 3.921 is 1.095(27.9%) logic and 2.826(72.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                                                                               Arrival          
Instance                                  Reference                                                                        Type     Pin     Net                  Time        Slack
                                          Clock                                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS422_Tx1.UartTxUart.BitCnt[1]     ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      Q       BitCnt[1]            0.087       6.079
Main_0.RS422_Tx1.UartTxUart.BitCnt[3]     ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      Q       BitCnt[3]            0.108       6.135
Main_0.RS422_Tx1.UartTxUart.BitCnt[2]     ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      Q       BitCnt[2]            0.087       6.343
Main_0.RS422_Tx1.UartTxUart.BitCnt[0]     ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      Q       BitCnt[0]            0.087       6.386
Main_0.RS422_Tx1.IBufStartTx.O            ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      Q       StartTx_i            0.087       7.138
Main_0.RS422_Tx1.UartTxUart.Busy_i        ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      Q       TxInProgress_i_i     0.108       7.181
Main_0.RS422_Tx1.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      Q       LastGo               0.108       7.307
Main_0.RS422_Tx1.IBufStartTx.Temp1        ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      Q       Temp1                0.087       9.409
==================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                                                                                           Required          
Instance                                  Reference                                                                        Type     Pin     Net              Time         Slack
                                          Clock                                                                                                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS422_Tx1.UartTxUart.BitCnt[0]     ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      D       BitCnt_7[0]      9.745        6.079
Main_0.RS422_Tx1.UartTxUart.BitCnt[1]     ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      D       BitCnt_7[1]      9.745        6.079
Main_0.RS422_Tx1.UartTxUart.BitCnt[2]     ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      D       BitCnt_7[2]      9.745        6.118
Main_0.RS422_Tx1.UartTxUart.BitCnt[3]     ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      D       BitCnt_7[3]      9.745        6.240
Main_0.RS422_Tx1.UartTxUart.TxD           ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      D       TxD_3_iv_i       9.745        7.005
Main_0.RS422_Tx1.UartTxUart.Busy_i        ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      D       Busy_i_1         9.745        7.036
Main_0.RS422_Tx1.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      EN      un1_busy_i_0     9.662        8.329
Main_0.RS422_Tx1.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      D       StartTx_i        9.745        8.912
Main_0.RS422_Tx1.IBufStartTx.O            ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock     SLE      D       Temp1            9.745        9.409
===============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      3.666
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.079

    Number of logic level(s):                3
    Starting point:                          Main_0.RS422_Tx1.UartTxUart.BitCnt[1] / Q
    Ending point:                            Main_0.RS422_Tx1.UartTxUart.BitCnt[0] / D
    The start point is clocked by            ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            ClockDividerPorts_work_main_architecture_main_0layer1_4|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                              Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
Main_0.RS422_Tx1.UartTxUart.BitCnt[1]             SLE      Q        Out     0.087     0.087 r     -         
BitCnt[1]                                         Net      -        -       0.977     -           8         
Main_0.RS422_Tx1.UartTxUart.txd16                 CFG4     D        In      -         1.064 r     -         
Main_0.RS422_Tx1.UartTxUart.txd16                 CFG4     Y        Out     0.326     1.391 f     -         
txd16                                             Net      -        -       0.855     -           5         
Main_0.RS422_Tx1.UartTxUart.BitCnt_0_sqmuxa_1     CFG3     C        In      -         2.246 f     -         
Main_0.RS422_Tx1.UartTxUart.BitCnt_0_sqmuxa_1     CFG3     Y        Out     0.223     2.469 r     -         
BitCnt_0_sqmuxa_1                                 Net      -        -       0.745     -           3         
Main_0.RS422_Tx1.UartTxUart.BitCnt_7_f0[0]        CFG3     C        In      -         3.214 r     -         
Main_0.RS422_Tx1.UartTxUart.BitCnt_7_f0[0]        CFG3     Y        Out     0.203     3.417 r     -         
BitCnt_7[0]                                       Net      -        -       0.248     -           1         
Main_0.RS422_Tx1.UartTxUart.BitCnt[0]             SLE      D        In      -         3.666 r     -         
============================================================================================================
Total path delay (propagation time + setup) of 3.921 is 1.095(27.9%) logic and 2.826(72.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                                                                               Arrival          
Instance                                  Reference                                                                        Type     Pin     Net                  Time        Slack
                                          Clock                                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS422_Tx0.UartTxUart.BitCnt[1]     ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock     SLE      Q       BitCnt[1]            0.087       6.079
Main_0.RS422_Tx0.UartTxUart.BitCnt[3]     ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock     SLE      Q       BitCnt[3]            0.108       6.135
Main_0.RS422_Tx0.UartTxUart.BitCnt[2]     ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock     SLE      Q       BitCnt[2]            0.087       6.343
Main_0.RS422_Tx0.UartTxUart.BitCnt[0]     ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock     SLE      Q       BitCnt[0]            0.087       6.386
Main_0.RS422_Tx0.IBufStartTx.O            ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock     SLE      Q       StartTx_i            0.087       7.138
Main_0.RS422_Tx0.UartTxUart.Busy_i        ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock     SLE      Q       TxInProgress_i_i     0.108       7.181
Main_0.RS422_Tx0.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock     SLE      Q       LastGo               0.108       7.307
Main_0.RS422_Tx0.IBufStartTx.Temp1        ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock     SLE      Q       Temp1                0.087       9.409
==================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                                                                                          Required          
Instance                                  Reference                                                                        Type     Pin     Net             Time         Slack
                                          Clock                                                                                                                               
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS422_Tx0.UartTxUart.BitCnt[0]     ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock     SLE      D       BitCnt_7[0]     9.745        6.079
Main_0.RS422_Tx0.UartTxUart.BitCnt[1]     ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock     SLE      D       BitCnt_7[1]     9.745        6.079
Main_0.RS422_Tx0.UartTxUart.BitCnt[2]     ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock     SLE      D       BitCnt_7[2]     9.745        6.118
Main_0.RS422_Tx0.UartTxUart.BitCnt[3]     ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock     SLE      D       BitCnt_7[3]     9.745        6.240
Main_0.RS422_Tx0.UartTxUart.TxD           ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock     SLE      D       TxD_3_iv_i      9.745        7.005
Main_0.RS422_Tx0.UartTxUart.Busy_i        ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock     SLE      D       Busy_i_1        9.745        7.036
Main_0.RS422_Tx0.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock     SLE      EN      un1_busy_i      9.662        8.329
Main_0.RS422_Tx0.UartTxUart.LastGo        ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock     SLE      D       StartTx_i       9.745        8.912
Main_0.RS422_Tx0.IBufStartTx.O            ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock     SLE      D       Temp1           9.745        9.409
==============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      3.666
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.079

    Number of logic level(s):                3
    Starting point:                          Main_0.RS422_Tx0.UartTxUart.BitCnt[1] / Q
    Ending point:                            Main_0.RS422_Tx0.UartTxUart.BitCnt[0] / D
    The start point is clocked by            ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            ClockDividerPorts_work_main_architecture_main_0layer1_5|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                              Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
Main_0.RS422_Tx0.UartTxUart.BitCnt[1]             SLE      Q        Out     0.087     0.087 r     -         
BitCnt[1]                                         Net      -        -       0.977     -           8         
Main_0.RS422_Tx0.UartTxUart.txd16                 CFG4     D        In      -         1.064 r     -         
Main_0.RS422_Tx0.UartTxUart.txd16                 CFG4     Y        Out     0.326     1.391 f     -         
txd16                                             Net      -        -       0.855     -           5         
Main_0.RS422_Tx0.UartTxUart.BitCnt_0_sqmuxa_1     CFG3     C        In      -         2.246 f     -         
Main_0.RS422_Tx0.UartTxUart.BitCnt_0_sqmuxa_1     CFG3     Y        Out     0.223     2.469 r     -         
BitCnt_0_sqmuxa_1                                 Net      -        -       0.745     -           3         
Main_0.RS422_Tx0.UartTxUart.BitCnt_7_f0[0]        CFG3     C        In      -         3.214 r     -         
Main_0.RS422_Tx0.UartTxUart.BitCnt_7_f0[0]        CFG3     Y        Out     0.203     3.417 r     -         
BitCnt_7[0]                                       Net      -        -       0.248     -           1         
Main_0.RS422_Tx0.UartTxUart.BitCnt[0]             SLE      D        In      -         3.666 r     -         
============================================================================================================
Total path delay (propagation time + setup) of 3.921 is 1.095(27.9%) logic and 2.826(72.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                                                                                         Arrival          
Instance                                       Reference                                                                      Type     Pin     Net              Time        Slack
                                               Clock                                                                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RxdUsb_RxUsb.Uart.Uart.bitpos[0]        ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      Q       bitpos[0]        0.108       4.459
Main_0.RxdUsb_RxUsb.Uart.Uart.bitpos[1]        ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      Q       bitpos[1]        0.108       4.561
Main_0.RxdUsb_RxUsb.Uart.Uart.bitpos[2]        ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      Q       bitpos[2]        0.108       4.644
Main_0.RxdUsb_RxUsb.Uart.Uart.bitpos[3]        ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      Q       bitpos[3]        0.108       4.980
Main_0.RxdUsb_RxUsb.Uart.Uart.samplecnt[2]     ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      Q       samplecnt[2]     0.108       5.695
Main_0.RxdUsb_RxUsb.Uart.Uart.samplecnt[1]     ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      Q       samplecnt[1]     0.108       5.732
Main_0.RxdUsb_RxUsb.Uart.Uart.samplecnt[0]     ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      Q       samplecnt[0]     0.108       6.242
Main_0.RxdUsb_RxUsb.Uart.Uart.samplecnt[3]     ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      Q       samplecnt[3]     0.108       6.487
Main_0.RxdUsb_RxUsb.Uart.ClkSyncRxd.O          ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      Q       Rxd_i            0.087       6.974
Main_0.UartUsbTxBitClockDiv.div_i              ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      Q       div_i_i          0.108       8.106
=================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                            Starting                                                                                                         Required          
Instance                                    Reference                                                                      Type     Pin     Net              Time         Slack
                                            Clock                                                                                                                              
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RxdUsb_RxUsb.Uart.Uart.RReg[0]       ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      EN      RReg_9           9.662        4.459
Main_0.RxdUsb_RxUsb.Uart.Uart.RReg[1]       ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      EN      RReg_10          9.662        4.459
Main_0.RxdUsb_RxUsb.Uart.Uart.RReg[2]       ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      EN      RReg_11          9.662        4.459
Main_0.RxdUsb_RxUsb.Uart.Uart.RReg[3]       ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      EN      RReg_12          9.662        4.459
Main_0.RxdUsb_RxUsb.Uart.Uart.RReg[4]       ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      EN      RReg_13          9.662        4.459
Main_0.RxdUsb_RxUsb.Uart.Uart.RReg[5]       ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      EN      RReg_14          9.662        4.459
Main_0.RxdUsb_RxUsb.Uart.Uart.RReg[6]       ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      EN      RReg_15          9.662        4.537
Main_0.RxdUsb_RxUsb.Uart.Uart.RReg[7]       ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      EN      RReg_16          9.662        4.537
Main_0.RxdUsb_RxUsb.Uart.Uart.bitpos[1]     ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      D       bitpos_10[1]     9.745        4.845
Main_0.RxdUsb_RxUsb.Uart.Uart.bitpos[2]     ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock     SLE      D       SUM_3[2]         9.745        5.232
===============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      5.204
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.459

    Number of logic level(s):                4
    Starting point:                          Main_0.RxdUsb_RxUsb.Uart.Uart.bitpos[0] / Q
    Ending point:                            Main_0.RxdUsb_RxUsb.Uart.Uart.RReg[0] / EN
    The start point is clocked by            ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            ClockDividerPorts_work_main_architecture_main_1layer1|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                                  Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
Main_0.RxdUsb_RxUsb.Uart.Uart.bitpos[0]               SLE      Q        Out     0.108     0.108 f     -         
bitpos[0]                                             Net      -        -       1.119     -           13        
Main_0.RxdUsb_RxUsb.Uart.Uart.RxProc\.un3_enable      CFG4     D        In      -         1.227 f     -         
Main_0.RxdUsb_RxUsb.Uart.Uart.RxProc\.un3_enable      CFG4     Y        Out     0.317     1.544 r     -         
bitpos_1_sqmuxa                                       Net      -        -       0.855     -           5         
Main_0.RxdUsb_RxUsb.Uart.Uart.RxProc\.un21_enable     CFG2     B        In      -         2.399 r     -         
Main_0.RxdUsb_RxUsb.Uart.Uart.RxProc\.un21_enable     CFG2     Y        Out     0.165     2.564 r     -         
un21_enable                                           Net      -        -       0.896     -           6         
Main_0.RxdUsb_RxUsb.Uart.Uart.RReg_0_sqmuxa           CFG4     C        In      -         3.459 r     -         
Main_0.RxdUsb_RxUsb.Uart.Uart.RReg_0_sqmuxa           CFG4     Y        Out     0.226     3.685 f     -         
RReg_0_sqmuxa                                         Net      -        -       0.977     -           8         
Main_0.RxdUsb_RxUsb.Uart.Uart.RReg_9_0                CFG4     D        In      -         4.662 f     -         
Main_0.RxdUsb_RxUsb.Uart.Uart.RReg_9_0                CFG4     Y        Out     0.288     4.949 f     -         
RReg_9                                                Net      -        -       0.254     -           1         
Main_0.RxdUsb_RxUsb.Uart.Uart.RReg[0]                 SLE      EN       In      -         5.204 f     -         
================================================================================================================
Total path delay (propagation time + setup) of 5.541 is 1.441(26.0%) logic and 4.100(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                                                                                         Arrival          
Instance                                       Reference                                                                      Type     Pin     Net              Time        Slack
                                               Clock                                                                                                                             
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RxdGps_RxGps.Uart.Uart.bitpos[0]        ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      Q       bitpos[0]        0.108       4.384
Main_0.RxdGps_RxGps.Uart.Uart.bitpos[1]        ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      Q       bitpos[1]        0.108       4.486
Main_0.RxdGps_RxGps.Uart.Uart.bitpos[2]        ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      Q       bitpos[2]        0.108       4.569
Main_0.RxdGps_RxGps.Uart.Uart.bitpos[3]        ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      Q       bitpos[3]        0.108       4.905
Main_0.RxdGps_RxGps.Uart.Uart.samplecnt[2]     ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      Q       samplecnt[2]     0.108       5.695
Main_0.RxdGps_RxGps.Uart.Uart.samplecnt[1]     ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      Q       samplecnt[1]     0.108       5.732
Main_0.RxdGps_RxGps.Uart.Uart.samplecnt[0]     ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      Q       samplecnt[0]     0.108       6.214
Main_0.RxdGps_RxGps.Uart.Uart.samplecnt[3]     ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      Q       samplecnt[3]     0.108       6.419
Main_0.RxdGps_RxGps.Uart.ClkSyncRxd.O          ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      Q       Rxd_i            0.108       7.128
Main_0.UartGpsTxBitClockDiv.div_i              ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      Q       div_i_i          0.108       8.106
=================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                            Starting                                                                                                         Required          
Instance                                    Reference                                                                      Type     Pin     Net              Time         Slack
                                            Clock                                                                                                                              
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RxdGps_RxGps.Uart.Uart.RReg[0]       ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      EN      RReg_9           9.662        4.384
Main_0.RxdGps_RxGps.Uart.Uart.RReg[1]       ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      EN      RReg_10          9.662        4.384
Main_0.RxdGps_RxGps.Uart.Uart.RReg[2]       ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      EN      RReg_11          9.662        4.384
Main_0.RxdGps_RxGps.Uart.Uart.RReg[3]       ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      EN      RReg_12          9.662        4.384
Main_0.RxdGps_RxGps.Uart.Uart.RReg[4]       ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      EN      RReg_13          9.662        4.384
Main_0.RxdGps_RxGps.Uart.Uart.RReg[5]       ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      EN      RReg_14          9.662        4.384
Main_0.RxdGps_RxGps.Uart.Uart.RReg[6]       ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      EN      RReg_15          9.662        4.462
Main_0.RxdGps_RxGps.Uart.Uart.RReg[7]       ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      EN      RReg_16          9.662        4.462
Main_0.RxdGps_RxGps.Uart.Uart.bitpos[1]     ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      D       bitpos_10[1]     9.745        4.698
Main_0.RxdGps_RxGps.Uart.Uart.bitpos[2]     ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock     SLE      D       SUM_4[2]         9.745        5.154
===============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      5.279
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.384

    Number of logic level(s):                4
    Starting point:                          Main_0.RxdGps_RxGps.Uart.Uart.bitpos[0] / Q
    Ending point:                            Main_0.RxdGps_RxGps.Uart.Uart.RReg[0] / EN
    The start point is clocked by            ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            ClockDividerPorts_work_main_architecture_main_2layer1|div_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                                  Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
Main_0.RxdGps_RxGps.Uart.Uart.bitpos[0]               SLE      Q        Out     0.108     0.108 f     -         
bitpos[0]                                             Net      -        -       1.119     -           13        
Main_0.RxdGps_RxGps.Uart.Uart.RxProc\.un3_enable      CFG4     D        In      -         1.227 f     -         
Main_0.RxdGps_RxGps.Uart.Uart.RxProc\.un3_enable      CFG4     Y        Out     0.317     1.544 r     -         
bitpos_1_sqmuxa                                       Net      -        -       1.017     -           9         
Main_0.RxdGps_RxGps.Uart.Uart.RxProc\.un21_enable     CFG2     A        In      -         2.561 r     -         
Main_0.RxdGps_RxGps.Uart.Uart.RxProc\.un21_enable     CFG2     Y        Out     0.077     2.639 r     -         
un21_enable                                           Net      -        -       0.896     -           6         
Main_0.RxdGps_RxGps.Uart.Uart.RReg_0_sqmuxa           CFG4     C        In      -         3.534 r     -         
Main_0.RxdGps_RxGps.Uart.Uart.RReg_0_sqmuxa           CFG4     Y        Out     0.226     3.760 f     -         
RReg_0_sqmuxa                                         Net      -        -       0.977     -           8         
Main_0.RxdGps_RxGps.Uart.Uart.RReg_9_0                CFG4     D        In      -         4.737 f     -         
Main_0.RxdGps_RxGps.Uart.Uart.RReg_9_0                CFG4     Y        Out     0.288     5.024 f     -         
RReg_9                                                Net      -        -       0.254     -           1         
Main_0.RxdGps_RxGps.Uart.Uart.RReg[0]                 SLE      EN       In      -         5.279 f     -         
================================================================================================================
Total path delay (propagation time + setup) of 5.616 is 1.354(24.1%) logic and 4.263(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                              Starting                                                                                  Arrival          
Instance                                      Reference                                         Type     Pin     Net                    Time        Slack
                                              Clock                                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.GenRamAddrBus\.3\.IBUF_RamAddr_i.O     FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      Q       Address[3]             0.108       2.368
Main_0.GenRamAddrBus\.4\.IBUF_RamAddr_i.O     FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      Q       RamBusAddress_i[4]     0.108       2.508
Main_0.GenRamAddrBus\.6\.IBUF_RamAddr_i.O     FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      Q       RamBusAddress_i[6]     0.087       2.518
Main_0.GenRamAddrBus\.5\.IBUF_RamAddr_i.O     FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      Q       RamBusAddress_i[5]     0.087       2.533
Main_0.GenRamAddrBus\.2\.IBUF_RamAddr_i.O     FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      Q       O                      0.108       2.566
Main_0.GenRamAddrBus\.8\.IBUF_RamAddr_i.O     FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      Q       Address[8]             0.087       2.798
Main_0.GenRamAddrBus\.9\.IBUF_RamAddr_i.O     FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      Q       Address[9]             0.087       2.875
Main_0.GenRamAddrBus\.0\.IBUF_RamAddr_i.O     FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      Q       Address[0]             0.087       2.925
Main_0.GenRamAddrBus\.1\.IBUF_RamAddr_i.O     FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      Q       Address[1]             0.087       2.994
Main_0.GenRamAddrBus\.7\.IBUF_RamAddr_i.O     FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      Q       Address[7]             0.108       3.068
=========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                                                          Required          
Instance                             Reference                                         Type     Pin     Net                            Time         Slack
                                     Clock                                                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RegisterSpace.DataOut[1]      FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      D       un1_serialnumber_0_iv_i[1]     9.745        2.368
Main_0.RegisterSpace.DataOut[2]      FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      D       un1_serialnumber_0_iv_i[2]     9.745        2.368
Main_0.RegisterSpace.DataOut[4]      FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      D       un1_serialnumber_1_iv_i[4]     9.745        2.384
Main_0.RegisterSpace.DataOut[8]      FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      D       un1_serialnumber_1_iv[8]       9.825        2.477
Main_0.RegisterSpace.DataOut[9]      FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      D       un1_serialnumber_0_iv[9]       9.825        2.477
Main_0.RegisterSpace.DataOut[6]      FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      D       un1_serialnumber_1_iv_i[6]     9.745        2.491
Main_0.RegisterSpace.DataOut[7]      FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      D       un1_serialnumber_1_iv_i[7]     9.745        2.491
Main_0.RegisterSpace.DataOut[0]      FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      D       un1_serialnumber_1_iv[0]       9.745        2.599
Main_0.RegisterSpace.DataOut[5]      FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      D       un1_serialnumber_0_iv[5]       9.745        2.599
Main_0.RegisterSpace.DataOut[11]     FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock     SLE      D       un1_serialnumber_0_iv[11]      9.745        2.599
=========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      7.377
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.367

    Number of logic level(s):                6
    Starting point:                          Main_0.GenRamAddrBus\.3\.IBUF_RamAddr_i.O / Q
    Ending point:                            Main_0.RegisterSpace.DataOut[1] / D
    The start point is clocked by            FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                                 Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
Main_0.GenRamAddrBus\.3\.IBUF_RamAddr_i.O            SLE      Q        Out     0.108     0.108 f     -         
Address[3]                                           Net      -        -       2.099     -           97        
Main_0.RegisterSpace.un10_readreq_1                  CFG2     A        In      -         2.207 f     -         
Main_0.RegisterSpace.un10_readreq_1                  CFG2     Y        Out     0.087     2.294 f     -         
un10_readreq_1                                       Net      -        -       0.977     -           8         
Main_0.RegisterSpace.un104_readreq_2                 CFG4     D        In      -         3.271 f     -         
Main_0.RegisterSpace.un104_readreq_2                 CFG4     Y        Out     0.288     3.558 f     -         
un58_readreq_2                                       Net      -        -       0.855     -           5         
Main_0.RegisterSpace.un58_readreq                    CFG3     B        In      -         4.414 f     -         
Main_0.RegisterSpace.un58_readreq                    CFG3     Y        Out     0.164     4.578 f     -         
un58_readreq                                         Net      -        -       1.161     -           18        
Main_0.RegisterSpace.un1_serialnumber_0_iv_14[1]     CFG4     D        In      -         5.739 f     -         
Main_0.RegisterSpace.un1_serialnumber_0_iv_14[1]     CFG4     Y        Out     0.288     6.027 f     -         
un1_serialnumber_0_iv_14[1]                          Net      -        -       0.248     -           1         
Main_0.RegisterSpace.un1_serialnumber_0_iv_68[1]     CFG4     D        In      -         6.275 f     -         
Main_0.RegisterSpace.un1_serialnumber_0_iv_68[1]     CFG4     Y        Out     0.288     6.563 f     -         
un1_serialnumber_0_iv_68[1]                          Net      -        -       0.248     -           1         
Main_0.RegisterSpace.DataOut_RNO[1]                  CFG4     D        In      -         6.811 f     -         
Main_0.RegisterSpace.DataOut_RNO[1]                  CFG4     Y        Out     0.317     7.129 r     -         
un1_serialnumber_0_iv_i[1]                           Net      -        -       0.248     -           1         
Main_0.RegisterSpace.DataOut[1]                      SLE      D        In      -         7.377 r     -         
===============================================================================================================
Total path delay (propagation time + setup) of 7.633 is 1.795(23.5%) logic and 5.837(76.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                              Starting                                                                                                                                Arrival          
Instance                                                      Reference                                            Type        Pin                Net                                                 Time        Slack
                                                              Clock                                                                                                                                                    
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST          Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[15]     AMBA_SLAVE_0_PADDRS_net_0[15]                       3.614       1.444
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST          Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_SEL          Filterwheel_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx     3.524       1.469
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST          Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[14]     AMBA_SLAVE_0_PADDRS_net_0[14]                       3.688       1.559
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST          Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[13]     AMBA_SLAVE_0_PADDRS_net_0[13]                       3.682       1.666
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST          Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[12]     AMBA_SLAVE_0_PADDRS_net_0[12]                       3.713       1.758
Filterwheel_sb_0.CORERESETP_0.MSS_HPMS_READY_int              Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  MSS_HPMS_READY_int                                  0.108       5.901
Filterwheel_sb_0.CORERESETP_0.sm0_areset_n_clk_base           Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  sm0_areset_n_clk_base_0                             0.108       6.236
Filterwheel_sb_0.CORERESETP_0.release_sdif0_core_clk_base     Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  release_sdif0_core_clk_base                         0.087       7.707
Filterwheel_sb_0.CORERESETP_0.ddr_settled_clk_base            Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  ddr_settled_clk_base                                0.087       7.795
Filterwheel_sb_0.CORERESETP_0.release_sdif1_core_clk_base     Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  release_sdif1_core_clk_base                         0.087       8.189
=======================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                         Starting                                                                                                            Required          
Instance                                                 Reference                                            Type        Pin                 Net                            Time         Slack
                                                         Clock                                                                                                                                 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST     Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_READY         Main_0_RamBusAck_i_m_i         8.471        1.444
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST     Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[3]      Main_0_RamBusDataOut_m[3]      9.469        2.580
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST     Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[4]      Main_0_RamBusDataOut_m[4]      9.535        2.646
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST     Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[9]      Main_0_RamBusDataOut_m[9]      9.600        2.711
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST     Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[23]     Main_0_RamBusDataOut_m[23]     9.612        2.723
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST     Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[0]      Main_0_RamBusDataOut_m[0]      9.628        2.739
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST     Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[29]     Main_0_RamBusDataOut_m[29]     9.638        2.749
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST     Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[30]     Main_0_RamBusDataOut_m[30]     9.642        2.753
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST     Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[13]     Main_0_RamBusDataOut_m[13]     9.655        2.766
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST     Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[16]     Main_0_RamBusDataOut_m[16]     9.663        2.774
===============================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            1.529
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.471

    - Propagation time:                      7.027
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     1.444

    Number of logic level(s):                3
    Starting point:                          Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[15]
    Ending point:                            Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST / F_HM0_READY
    The start point is clocked by            Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE
    The end   point is clocked by            Filterwheel_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE

Instance / Net                                                       Pin                Pin               Arrival     No. of    
Name                                                     Type        Name               Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST     MSS_010     F_HM0_ADDR[15]     Out     3.614     3.614 f     -         
AMBA_SLAVE_0_PADDRS_net_0[15]                            Net         -                  -       0.248     -           1         
Filterwheel_sb_0.CoreAPB3_0.iPSELS_1_0[0]                CFG2        A                  In      -         3.862 f     -         
Filterwheel_sb_0.CoreAPB3_0.iPSELS_1_0[0]                CFG2        Y                  Out     0.100     3.962 r     -         
iPSELS_1[0]                                              Net         -                  -       0.248     -           1         
Filterwheel_sb_0.CoreAPB3_0.iPSELS[0]                    CFG4        B                  In      -         4.211 r     -         
Filterwheel_sb_0.CoreAPB3_0.iPSELS[0]                    CFG4        Y                  Out     0.165     4.375 r     -         
Filterwheel_sb_0_AMBA_SLAVE_0_PSELS0                     Net         -                  -       1.309     -           34        
Main_0.ads1258.Spi.Main_0_RamBusAck_i_m_i                CFG3        C                  In      -         5.685 r     -         
Main_0.ads1258.Spi.Main_0_RamBusAck_i_m_i                CFG3        Y                  Out     0.226     5.910 f     -         
Main_0_RamBusAck_i_m_i                                   Net         -                  -       1.117     -           1         
Filterwheel_sb_0.Filterwheel_sb_MSS_0.MSS_ADLIB_INST     MSS_010     F_HM0_READY        In      -         7.027 f     -         
================================================================================================================================
Total path delay (propagation time + setup) of 8.556 is 5.633(65.8%) logic and 2.923(34.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: Filterwheel_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                          Starting                                                                                                            Arrival          
Instance                                                  Reference                                                              Type     Pin     Net                         Time        Slack
                                                          Clock                                                                                                                                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Filterwheel_sb_0.CORERESETP_0.sdif0_areset_n_rcosc        Filterwheel_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       sdif0_areset_n_rcosc        0.108       8.775
Filterwheel_sb_0.CORERESETP_0.sdif1_areset_n_rcosc        Filterwheel_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       sdif1_areset_n_rcosc        0.108       8.775
Filterwheel_sb_0.CORERESETP_0.sdif2_areset_n_rcosc        Filterwheel_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       sdif2_areset_n_rcosc        0.108       8.775
Filterwheel_sb_0.CORERESETP_0.sdif3_areset_n_rcosc        Filterwheel_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       sdif3_areset_n_rcosc        0.108       8.775
Filterwheel_sb_0.CORERESETP_0.sm0_areset_n_rcosc          Filterwheel_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       sm0_areset_n_rcosc          0.108       8.775
Filterwheel_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1     Filterwheel_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       sdif0_areset_n_rcosc_q1     0.087       9.409
Filterwheel_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1     Filterwheel_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       sdif1_areset_n_rcosc_q1     0.087       9.409
Filterwheel_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1     Filterwheel_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       sdif2_areset_n_rcosc_q1     0.087       9.409
Filterwheel_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1     Filterwheel_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       sdif3_areset_n_rcosc_q1     0.087       9.409
Filterwheel_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1       Filterwheel_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       sm0_areset_n_rcosc_q1       0.087       9.409
===============================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                       Starting                                                                                                            Required          
Instance                                               Reference                                                              Type     Pin     Net                         Time         Slack
                                                       Clock                                                                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Filterwheel_sb_0.CORERESETP_0.ddr_settled              Filterwheel_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      ALn     sm0_areset_n_rcosc          10.000       8.775
Filterwheel_sb_0.CORERESETP_0.release_sdif0_core       Filterwheel_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      ALn     sdif0_areset_n_rcosc        10.000       8.775
Filterwheel_sb_0.CORERESETP_0.release_sdif1_core       Filterwheel_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      ALn     sdif1_areset_n_rcosc        10.000       8.775
Filterwheel_sb_0.CORERESETP_0.release_sdif2_core       Filterwheel_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      ALn     sdif2_areset_n_rcosc        10.000       8.775
Filterwheel_sb_0.CORERESETP_0.release_sdif3_core       Filterwheel_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      ALn     sdif3_areset_n_rcosc        10.000       8.775
Filterwheel_sb_0.CORERESETP_0.sdif0_areset_n_rcosc     Filterwheel_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       sdif0_areset_n_rcosc_q1     9.745        9.409
Filterwheel_sb_0.CORERESETP_0.sdif1_areset_n_rcosc     Filterwheel_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       sdif1_areset_n_rcosc_q1     9.745        9.409
Filterwheel_sb_0.CORERESETP_0.sdif2_areset_n_rcosc     Filterwheel_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       sdif2_areset_n_rcosc_q1     9.745        9.409
Filterwheel_sb_0.CORERESETP_0.sdif3_areset_n_rcosc     Filterwheel_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       sdif3_areset_n_rcosc_q1     9.745        9.409
Filterwheel_sb_0.CORERESETP_0.sm0_areset_n_rcosc       Filterwheel_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       sm0_areset_n_rcosc_q1       9.745        9.409
=============================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.000

    - Propagation time:                      1.225
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 8.775

    Number of logic level(s):                0
    Starting point:                          Filterwheel_sb_0.CORERESETP_0.sdif0_areset_n_rcosc / Q
    Ending point:                            Filterwheel_sb_0.CORERESETP_0.release_sdif0_core / ALn
    The start point is clocked by            Filterwheel_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            Filterwheel_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                   Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
Filterwheel_sb_0.CORERESETP_0.sdif0_areset_n_rcosc     SLE      Q        Out     0.108     0.108 f     -         
sdif0_areset_n_rcosc                                   Net      -        -       1.117     -           1         
Filterwheel_sb_0.CORERESETP_0.release_sdif0_core       SLE      ALn      In      -         1.225 f     -         
=================================================================================================================
Total path delay (propagation time + setup) of 1.225 is 0.108(8.8%) logic and 1.117(91.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                            Starting                                                                                                                    Arrival          
Instance                                    Reference                                                                                 Type     Pin     Net              Time        Slack
                                            Clock                                                                                                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS433_Rx3.Uart.Uart.bitpos[0]        VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      Q       bitpos[0]        0.108       4.499
Main_0.RS433_Rx3.Uart.Uart.bitpos[1]        VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      Q       bitpos[1]        0.108       4.602
Main_0.RS433_Rx3.Uart.Uart.bitpos[2]        VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      Q       bitpos[2]        0.108       4.684
Main_0.RS433_Rx3.Uart.Uart.bitpos[3]        VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      Q       bitpos[3]        0.108       5.020
Main_0.RS433_Rx3.Uart.Uart.samplecnt[2]     VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      Q       samplecnt[2]     0.108       5.695
Main_0.RS433_Rx3.Uart.Uart.samplecnt[1]     VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      Q       samplecnt[1]     0.108       5.732
Main_0.RS433_Rx3.Uart.Uart.samplecnt[0]     VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      Q       samplecnt[0]     0.108       6.242
Main_0.RS433_Rx3.Uart.Uart.samplecnt[3]     VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      Q       samplecnt[3]     0.108       6.487
Main_0.RS433_Rx3.Uart.ClkSyncRxd.O          VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      Q       Rxd_i            0.087       6.974
Main_0.Uart3TxBitClockDiv.div_i             VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      Q       div_i_i          0.108       8.106
=========================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                                                                                    Required          
Instance                                 Reference                                                                                 Type     Pin     Net              Time         Slack
                                         Clock                                                                                                                                         
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS433_Rx3.Uart.Uart.RReg[0]       VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      EN      RReg_9           9.662        4.499
Main_0.RS433_Rx3.Uart.Uart.RReg[1]       VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      EN      RReg_10          9.662        4.499
Main_0.RS433_Rx3.Uart.Uart.RReg[2]       VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      EN      RReg_11          9.662        4.499
Main_0.RS433_Rx3.Uart.Uart.RReg[3]       VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      EN      RReg_12          9.662        4.499
Main_0.RS433_Rx3.Uart.Uart.RReg[4]       VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      EN      RReg_13          9.662        4.499
Main_0.RS433_Rx3.Uart.Uart.RReg[5]       VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      EN      RReg_14          9.662        4.499
Main_0.RS433_Rx3.Uart.Uart.RReg[6]       VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      EN      RReg_15          9.662        4.577
Main_0.RS433_Rx3.Uart.Uart.RReg[7]       VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      EN      RReg_16          9.662        4.577
Main_0.RS433_Rx3.Uart.Uart.bitpos[1]     VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      D       bitpos_10[1]     9.745        4.885
Main_0.RS433_Rx3.Uart.Uart.bitpos[2]     VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock     SLE      D       SUM_2[2]         9.745        5.273
=======================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      5.163
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.499

    Number of logic level(s):                4
    Starting point:                          Main_0.RS433_Rx3.Uart.Uart.bitpos[0] / Q
    Ending point:                            Main_0.RS433_Rx3.Uart.Uart.RReg[0] / EN
    The start point is clocked by            VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            VariableClockDividerPorts_work_main_architecture_main_0layer1_0|clko_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
Main_0.RS433_Rx3.Uart.Uart.bitpos[0]               SLE      Q        Out     0.108     0.108 f     -         
bitpos[0]                                          Net      -        -       1.119     -           13        
Main_0.RS433_Rx3.Uart.Uart.RxProc\.un3_enable      CFG4     D        In      -         1.227 f     -         
Main_0.RS433_Rx3.Uart.Uart.RxProc\.un3_enable      CFG4     Y        Out     0.317     1.544 r     -         
bitpos_1_sqmuxa                                    Net      -        -       0.855     -           5         
Main_0.RS433_Rx3.Uart.Uart.RxProc\.un21_enable     CFG2     B        In      -         2.399 r     -         
Main_0.RS433_Rx3.Uart.Uart.RxProc\.un21_enable     CFG2     Y        Out     0.165     2.564 r     -         
un21_enable                                        Net      -        -       0.855     -           5         
Main_0.RS433_Rx3.Uart.Uart.RReg_0_sqmuxa           CFG4     C        In      -         3.419 r     -         
Main_0.RS433_Rx3.Uart.Uart.RReg_0_sqmuxa           CFG4     Y        Out     0.226     3.644 f     -         
RReg_0_sqmuxa                                      Net      -        -       0.977     -           8         
Main_0.RS433_Rx3.Uart.Uart.RReg_9_0                CFG4     D        In      -         4.621 f     -         
Main_0.RS433_Rx3.Uart.Uart.RReg_9_0                CFG4     Y        Out     0.288     4.909 f     -         
RReg_9                                             Net      -        -       0.254     -           1         
Main_0.RS433_Rx3.Uart.Uart.RReg[0]                 SLE      EN       In      -         5.163 f     -         
=============================================================================================================
Total path delay (propagation time + setup) of 5.501 is 1.441(26.2%) logic and 4.060(73.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                            Starting                                                                                                                    Arrival          
Instance                                    Reference                                                                                 Type     Pin     Net              Time        Slack
                                            Clock                                                                                                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS422_Rx2.Uart.Uart.bitpos[0]        VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      Q       bitpos[0]        0.108       4.553
Main_0.RS422_Rx2.Uart.Uart.bitpos[1]        VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      Q       bitpos[1]        0.108       4.653
Main_0.RS422_Rx2.Uart.Uart.bitpos[2]        VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      Q       bitpos[2]        0.108       4.710
Main_0.RS422_Rx2.Uart.Uart.bitpos[3]        VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      Q       bitpos[3]        0.108       4.891
Main_0.RS422_Rx2.Uart.ClkSyncRxd.O          VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      Q       Rxd_i            0.108       6.176
Main_0.RS422_Rx2.Uart.Uart.samplecnt[1]     VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      Q       samplecnt[1]     0.108       6.323
Main_0.RS422_Rx2.Uart.Uart.samplecnt[2]     VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      Q       samplecnt[2]     0.108       6.353
Main_0.RS422_Rx2.Uart.Uart.samplecnt[0]     VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      Q       samplecnt[0]     0.108       6.406
Main_0.RS422_Rx2.Uart.Uart.samplecnt[3]     VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      Q       samplecnt[3]     0.108       6.442
Main_0.Uart2TxBitClockDiv.div_i             VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      Q       div_i_i          0.108       8.106
=========================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                            Starting                                                                                                                    Required          
Instance                                    Reference                                                                                 Type     Pin     Net              Time         Slack
                                            Clock                                                                                                                                         
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS422_Rx2.Uart.Uart.RReg[0]          VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      EN      RReg_9           9.662        4.553
Main_0.RS422_Rx2.Uart.Uart.RReg[2]          VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      EN      RReg_11          9.662        4.553
Main_0.RS422_Rx2.Uart.Uart.RReg[4]          VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      EN      RReg_13          9.662        4.553
Main_0.RS422_Rx2.Uart.Uart.RReg[6]          VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      EN      RReg_15          9.662        4.553
Main_0.RS422_Rx2.Uart.Uart.samplecnt[3]     VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      D       N_5              9.745        5.136
Main_0.RS422_Rx2.Uart.Uart.bitpos[0]        VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      D       bitpos_10[0]     9.745        5.207
Main_0.RS422_Rx2.Uart.Uart.samplecnt[2]     VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      D       N_4              9.745        5.236
Main_0.RS422_Rx2.Uart.Uart.bitpos[1]        VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      D       bitpos_10[1]     9.745        5.275
Main_0.RS422_Rx2.Uart.Uart.RReg[1]          VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      EN      RReg_10          9.662        5.577
Main_0.RS422_Rx2.Uart.Uart.RReg[3]          VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock     SLE      EN      RReg_12          9.662        5.577
==========================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      5.109
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.553

    Number of logic level(s):                4
    Starting point:                          Main_0.RS422_Rx2.Uart.Uart.bitpos[0] / Q
    Ending point:                            Main_0.RS422_Rx2.Uart.Uart.RReg[0] / EN
    The start point is clocked by            VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            VariableClockDividerPorts_work_main_architecture_main_0layer1_1|clko_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
Main_0.RS422_Rx2.Uart.Uart.bitpos[0]               SLE      Q        Out     0.108     0.108 f     -         
bitpos[0]                                          Net      -        -       1.058     -           10        
Main_0.RS422_Rx2.Uart.Uart.RxProc\.un3_enable      CFG4     D        In      -         1.166 f     -         
Main_0.RS422_Rx2.Uart.Uart.RxProc\.un3_enable      CFG4     Y        Out     0.317     1.484 r     -         
bitpos_10_ss0                                      Net      -        -       0.855     -           5         
Main_0.RS422_Rx2.Uart.Uart.RxProc\.un21_enable     CFG2     B        In      -         2.339 r     -         
Main_0.RS422_Rx2.Uart.Uart.RxProc\.un21_enable     CFG2     Y        Out     0.165     2.503 r     -         
un21_enable                                        Net      -        -       1.102     -           11        
Main_0.RS422_Rx2.Uart.Uart.RReg_0_sqmuxa           CFG4     C        In      -         3.605 r     -         
Main_0.RS422_Rx2.Uart.Uart.RReg_0_sqmuxa           CFG4     Y        Out     0.226     3.831 f     -         
RReg_0_sqmuxa                                      Net      -        -       0.815     -           4         
Main_0.RS422_Rx2.Uart.Uart.RReg_9_0                CFG4     C        In      -         4.645 f     -         
Main_0.RS422_Rx2.Uart.Uart.RReg_9_0                CFG4     Y        Out     0.210     4.855 f     -         
RReg_9                                             Net      -        -       0.254     -           1         
Main_0.RS422_Rx2.Uart.Uart.RReg[0]                 SLE      EN       In      -         5.109 f     -         
=============================================================================================================
Total path delay (propagation time + setup) of 5.447 is 1.363(25.0%) logic and 4.084(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                            Starting                                                                                                                    Arrival          
Instance                                    Reference                                                                                 Type     Pin     Net              Time        Slack
                                            Clock                                                                                                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS422_Rx1.Uart.Uart.bitpos[0]        VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      Q       bitpos[0]        0.108       4.466
Main_0.RS422_Rx1.Uart.Uart.bitpos[1]        VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      Q       bitpos[1]        0.108       4.569
Main_0.RS422_Rx1.Uart.Uart.bitpos[2]        VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      Q       bitpos[2]        0.108       4.651
Main_0.RS422_Rx1.Uart.Uart.bitpos[3]        VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      Q       bitpos[3]        0.108       4.987
Main_0.RS422_Rx1.Uart.Uart.samplecnt[2]     VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      Q       samplecnt[2]     0.108       5.903
Main_0.RS422_Rx1.Uart.Uart.samplecnt[1]     VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      Q       samplecnt[1]     0.108       5.980
Main_0.RS422_Rx1.Uart.Uart.samplecnt[0]     VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      Q       samplecnt[0]     0.108       6.338
Main_0.RS422_Rx1.Uart.Uart.samplecnt[3]     VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      Q       samplecnt[3]     0.108       6.374
Main_0.RS422_Rx1.Uart.ClkSyncRxd.O          VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      Q       Rxd_i            0.108       6.942
Main_0.Uart1TxBitClockDiv.div_i             VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      Q       div_i_i          0.108       8.106
=========================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                                                                                    Required          
Instance                                 Reference                                                                                 Type     Pin     Net              Time         Slack
                                         Clock                                                                                                                                         
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS422_Rx1.Uart.Uart.RReg[0]       VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      EN      RReg_9           9.662        4.466
Main_0.RS422_Rx1.Uart.Uart.RReg[1]       VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      EN      RReg_10          9.662        4.466
Main_0.RS422_Rx1.Uart.Uart.RReg[2]       VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      EN      RReg_11          9.662        4.466
Main_0.RS422_Rx1.Uart.Uart.RReg[3]       VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      EN      RReg_12          9.662        4.466
Main_0.RS422_Rx1.Uart.Uart.RReg[4]       VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      EN      RReg_13          9.662        4.466
Main_0.RS422_Rx1.Uart.Uart.RReg[5]       VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      EN      RReg_14          9.662        4.466
Main_0.RS422_Rx1.Uart.Uart.RReg[6]       VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      EN      RReg_15          9.662        4.544
Main_0.RS422_Rx1.Uart.Uart.RReg[7]       VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      EN      RReg_16          9.662        4.544
Main_0.RS422_Rx1.Uart.Uart.bitpos[1]     VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      D       bitpos_10[1]     9.745        4.698
Main_0.RS422_Rx1.Uart.Uart.bitpos[2]     VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock     SLE      D       SUM_0[2]         9.745        5.154
=======================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      5.197
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.466

    Number of logic level(s):                4
    Starting point:                          Main_0.RS422_Rx1.Uart.Uart.bitpos[0] / Q
    Ending point:                            Main_0.RS422_Rx1.Uart.Uart.RReg[0] / EN
    The start point is clocked by            VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            VariableClockDividerPorts_work_main_architecture_main_0layer1_2|clko_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
Main_0.RS422_Rx1.Uart.Uart.bitpos[0]               SLE      Q        Out     0.108     0.108 f     -         
bitpos[0]                                          Net      -        -       1.119     -           13        
Main_0.RS422_Rx1.Uart.Uart.RxProc\.un3_enable      CFG4     D        In      -         1.227 f     -         
Main_0.RS422_Rx1.Uart.Uart.RxProc\.un3_enable      CFG4     Y        Out     0.317     1.544 r     -         
bitpos_10_ss0                                      Net      -        -       1.017     -           9         
Main_0.RS422_Rx1.Uart.Uart.RxProc\.un21_enable     CFG2     A        In      -         2.561 r     -         
Main_0.RS422_Rx1.Uart.Uart.RxProc\.un21_enable     CFG2     Y        Out     0.077     2.639 r     -         
un21_enable                                        Net      -        -       0.896     -           6         
Main_0.RS422_Rx1.Uart.Uart.RReg_0_sqmuxa           CFG4     B        In      -         3.534 r     -         
Main_0.RS422_Rx1.Uart.Uart.RReg_0_sqmuxa           CFG4     Y        Out     0.143     3.678 f     -         
RReg_0_sqmuxa                                      Net      -        -       0.977     -           8         
Main_0.RS422_Rx1.Uart.Uart.RReg_9_0                CFG4     D        In      -         4.654 f     -         
Main_0.RS422_Rx1.Uart.Uart.RReg_9_0                CFG4     Y        Out     0.288     4.942 f     -         
RReg_9                                             Net      -        -       0.254     -           1         
Main_0.RS422_Rx1.Uart.Uart.RReg[0]                 SLE      EN       In      -         5.197 f     -         
=============================================================================================================
Total path delay (propagation time + setup) of 5.534 is 1.271(23.0%) logic and 4.263(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                            Starting                                                                                                                    Arrival          
Instance                                    Reference                                                                                 Type     Pin     Net              Time        Slack
                                            Clock                                                                                                                                        
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS422_Rx0.Uart.Uart.bitpos[0]        VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      Q       bitpos[0]        0.108       4.499
Main_0.RS422_Rx0.Uart.Uart.bitpos[1]        VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      Q       bitpos[1]        0.108       4.602
Main_0.RS422_Rx0.Uart.Uart.bitpos[2]        VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      Q       bitpos[2]        0.108       4.684
Main_0.RS422_Rx0.Uart.Uart.bitpos[3]        VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      Q       bitpos[3]        0.108       5.020
Main_0.RS422_Rx0.Uart.Uart.samplecnt[2]     VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      Q       samplecnt[2]     0.108       5.695
Main_0.RS422_Rx0.Uart.Uart.samplecnt[1]     VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      Q       samplecnt[1]     0.108       5.732
Main_0.RS422_Rx0.Uart.Uart.samplecnt[0]     VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      Q       samplecnt[0]     0.108       6.242
Main_0.RS422_Rx0.Uart.Uart.samplecnt[3]     VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      Q       samplecnt[3]     0.108       6.487
Main_0.RS422_Rx0.Uart.ClkSyncRxd.O          VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      Q       Rxd_i            0.087       6.974
Main_0.Uart0TxBitClockDiv.div_i             VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      Q       div_i_i          0.108       8.106
=========================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                                                                                    Required          
Instance                                 Reference                                                                                 Type     Pin     Net              Time         Slack
                                         Clock                                                                                                                                         
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Main_0.RS422_Rx0.Uart.Uart.RReg[0]       VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      EN      RReg_9           9.662        4.499
Main_0.RS422_Rx0.Uart.Uart.RReg[1]       VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      EN      RReg_10          9.662        4.499
Main_0.RS422_Rx0.Uart.Uart.RReg[2]       VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      EN      RReg_11          9.662        4.499
Main_0.RS422_Rx0.Uart.Uart.RReg[3]       VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      EN      RReg_12          9.662        4.499
Main_0.RS422_Rx0.Uart.Uart.RReg[4]       VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      EN      RReg_13          9.662        4.499
Main_0.RS422_Rx0.Uart.Uart.RReg[5]       VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      EN      RReg_14          9.662        4.499
Main_0.RS422_Rx0.Uart.Uart.RReg[6]       VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      EN      RReg_15          9.662        4.577
Main_0.RS422_Rx0.Uart.Uart.RReg[7]       VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      EN      RReg_16          9.662        4.577
Main_0.RS422_Rx0.Uart.Uart.bitpos[1]     VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      D       bitpos_10[1]     9.745        4.885
Main_0.RS422_Rx0.Uart.Uart.bitpos[2]     VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock     SLE      D       SUM[2]           9.745        5.273
=======================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      5.163
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.499

    Number of logic level(s):                4
    Starting point:                          Main_0.RS422_Rx0.Uart.Uart.bitpos[0] / Q
    Ending point:                            Main_0.RS422_Rx0.Uart.Uart.RReg[0] / EN
    The start point is clocked by            VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            VariableClockDividerPorts_work_main_architecture_main_0layer1_3|clko_i_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
Main_0.RS422_Rx0.Uart.Uart.bitpos[0]               SLE      Q        Out     0.108     0.108 f     -         
bitpos[0]                                          Net      -        -       1.119     -           13        
Main_0.RS422_Rx0.Uart.Uart.RxProc\.un3_enable      CFG4     D        In      -         1.227 f     -         
Main_0.RS422_Rx0.Uart.Uart.RxProc\.un3_enable      CFG4     Y        Out     0.317     1.544 r     -         
bitpos_1_sqmuxa                                    Net      -        -       0.855     -           5         
Main_0.RS422_Rx0.Uart.Uart.RxProc\.un21_enable     CFG2     B        In      -         2.399 r     -         
Main_0.RS422_Rx0.Uart.Uart.RxProc\.un21_enable     CFG2     Y        Out     0.165     2.564 r     -         
un21_enable                                        Net      -        -       0.855     -           5         
Main_0.RS422_Rx0.Uart.Uart.RReg_0_sqmuxa           CFG4     C        In      -         3.419 r     -         
Main_0.RS422_Rx0.Uart.Uart.RReg_0_sqmuxa           CFG4     Y        Out     0.226     3.644 f     -         
RReg_0_sqmuxa                                      Net      -        -       0.977     -           8         
Main_0.RS422_Rx0.Uart.Uart.RReg_9_0                CFG4     D        In      -         4.621 f     -         
Main_0.RS422_Rx0.Uart.Uart.RReg_9_0                CFG4     Y        Out     0.288     4.909 f     -         
RReg_9                                             Net      -        -       0.254     -           1         
Main_0.RS422_Rx0.Uart.Uart.RReg[0]                 SLE      EN       In      -         5.163 f     -         
=============================================================================================================
Total path delay (propagation time + setup) of 5.501 is 1.441(26.2%) logic and 4.060(73.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                    Starting                                        Arrival          
Instance                            Reference     Type     Pin     Net              Time        Slack
                                    Clock                                                            
-----------------------------------------------------------------------------------------------------
FCCC_C0_0.FCCC_C0_0.CCC_INST        System        CCC      GL0     GL0_net          0.000       6.333
Main_0.ads1258.Spi.un1_rst_3_rs     System        SLE      Q       un1_rst_3_rs     0.087       8.957
=====================================================================================================


Ending Points with Worst Slack
******************************

                                    Starting                                          Required          
Instance                            Reference     Type     Pin      Net               Time         Slack
                                    Clock                                                               
--------------------------------------------------------------------------------------------------------
Filterwheel_sb_0.CCC_0.CCC_INST     System        CCC      CLK0     FCCC_C0_0_GL0     10.000       6.333
Main_0.ads1258.Readback[7]          System        SLE      D        Readback_i[7]     9.745        8.957
========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.000

    - Propagation time:                      3.667
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 6.333

    Number of logic level(s):                1
    Starting point:                          FCCC_C0_0.FCCC_C0_0.CCC_INST / GL0
    Ending point:                            Filterwheel_sb_0.CCC_0.CCC_INST / CLK0
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                                Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
FCCC_C0_0.FCCC_C0_0.CCC_INST        CCC        GL0      Out     0.000     0.000 r     -         
GL0_net                             Net        -        -       1.830     -           1         
FCCC_C0_0.FCCC_C0_0.GL0_INST        CLKINT     A        In      -         1.830 r     -         
FCCC_C0_0.FCCC_C0_0.GL0_INST        CLKINT     Y        Out     0.387     2.217 r     -         
FCCC_C0_0_GL0                       Net        -        -       1.450     -           1         
Filterwheel_sb_0.CCC_0.CCC_INST     CCC        CLK0     In      -         3.667 r     -         
================================================================================================
Total path delay (propagation time + setup) of 3.667 is 0.387(10.6%) logic and 3.280(89.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:23s; Memory used current: 398MB peak: 398MB)


Finished timing report (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:23s; Memory used current: 398MB peak: 398MB)

---------------------------------------
Resource Usage Report for Filterwheel 

Mapping to part: m2s010vf400std
Cell usage:
CCC             2 uses
CLKINT          34 uses
MSS_010         1 use
RCOSC_25_50MHZ  1 use
RCOSC_25_50MHZ_FAB  1 use
SYSRESET        1 use
CFG1           84 uses
CFG2           447 uses
CFG3           400 uses
CFG4           1405 uses

Carry cells:
ARI1            688 uses - used for arithmetic functions
ARI1            45 uses - used for Wide-Mux implementation
Total ARI1      733 uses


Sequential Cells: 
SLE            2397 uses

DSP Blocks:    0 of 22 (0%)

I/O ports: 69
I/O primitives: 68
INBUF          22 uses
OUTBUF         46 uses


Global Clock Buffers: 34

RAM/ROM usage summary
Total Block RAMs (RAM1K18) : 12 of 21 (57%)

Total LUTs:    3069

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 432; LUTs = 432;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  2397 + 0 + 432 + 0 = 2829;
Total number of LUTs after P&R:  3069 + 0 + 432 + 0 = 3501;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:23s; Memory used current: 398MB peak: 398MB)

Process took 0h:00m:24s realtime, 0h:00m:23s cputime
# Fri Sep  6 15:30:00 2024

###########################################################]
