/*
 * Copyright 2013 Freescale Semiconductor, Inc.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
 * MA 02111-1307 USA
 */

#ifndef __IOMUX_MAC57D5XH_H__
#define __IOMUX_MAC57D5XH_H__

#include <asm/imx-common/iomux-v3.h>

/* Pad control groupings */
#define MAC57D5XH_UART_PAD_CTRL	(PAD_CTL_PUS_100K_UP | PAD_CTL_SPEED_MED | \
			PAD_CTL_DSE_25ohm | PAD_CTL_OBE_IBE_ENABLE)
#define MAC57D5XH_SDHC_PAD_CTRL	(PAD_CTL_PUS_100K_UP | PAD_CTL_SPEED_HIGH | \
			PAD_CTL_DSE_20ohm | PAD_CTL_OBE_IBE_ENABLE)
#define MAC57D5XH_ENET_PAD_CTRL (PAD_CTL_PUS_47K_UP | PAD_CTL_SPEED_HIGH | \
			PAD_CTL_DSE_50ohm | PAD_CTL_OBE_IBE_ENABLE)
#define MAC57D5XH_DDR_PAD_CTRL	PAD_CTL_DSE_25ohm
#define MAC57D5XH_I2C_PAD_CTRL	(PAD_CTL_PUS_47K_UP | PAD_CTL_DSE_50ohm | \
				PAD_CTL_SPEED_HIGH | PAD_CTL_OBE_IBE_ENABLE)
#define MAC57D5XH_NFC_IO_PAD_CTRL (PAD_CTL_SPEED_HIGH | PAD_CTL_SRE | \
				PAD_CTL_DSE_50ohm | PAD_CTL_PUS_47K_UP | PAD_CTL_OBE_IBE_ENABLE)
#define MAC57D5XH_NFC_SIG_PAD_CTRL	(PAD_CTL_SPEED_HIGH | PAD_CTL_SRE | \
				PAD_CTL_DSE_50ohm | PAD_CTL_PUS_47K_UP | PAD_CTL_OBE_ENABLE)
#define MAC57D5XH_NFC_SIG_RB_PAD_CTRL	(PAD_CTL_SPEED_HIGH | PAD_CTL_SRE | \
				PAD_CTL_DSE_50ohm | PAD_CTL_IBE_ENABLE)

enum {
	MAC57D5XH_PAD_PTA6__RMII0_CLKIN		= IOMUX_PAD(0x0000, 0x0000, 2, __NA_, 0, MAC57D5XH_ENET_PAD_CTRL),
	MAC57D5XH_PAD_PTB4__UART1_TX		= IOMUX_PAD(0x0068, 0x0068, 2, 0x0380, 0, MAC57D5XH_UART_PAD_CTRL),
	MAC57D5XH_PAD_PTB5__UART1_RX		= IOMUX_PAD(0x006c, 0x006c, 2, 0x037c, 0, MAC57D5XH_UART_PAD_CTRL),
	MAC57D5XH_PAD_PTC1__RMII0_MDIO		= IOMUX_PAD(0x00b8, 0x00b8, 1, __NA_, 0, MAC57D5XH_ENET_PAD_CTRL),
	MAC57D5XH_PAD_PTC0__RMII0_MDC		= IOMUX_PAD(0x00b4, 0x00b4, 1, __NA_, 0, MAC57D5XH_ENET_PAD_CTRL),
	MAC57D5XH_PAD_PTC2__RMII0_CRS_DV		= IOMUX_PAD(0x00bc, 0x00bc, 1, __NA_, 0, MAC57D5XH_ENET_PAD_CTRL),
	MAC57D5XH_PAD_PTC3__RMII0_RD1		= IOMUX_PAD(0x00c0, 0x00c0, 1, __NA_, 0, MAC57D5XH_ENET_PAD_CTRL),
	MAC57D5XH_PAD_PTC4__RMII0_RD0		= IOMUX_PAD(0x00c4, 0x00c4, 1, __NA_, 0, MAC57D5XH_ENET_PAD_CTRL),
	MAC57D5XH_PAD_PTC5__RMII0_RXER		= IOMUX_PAD(0x00c8, 0x00c8, 1, __NA_, 0, MAC57D5XH_ENET_PAD_CTRL),
	MAC57D5XH_PAD_PTC6__RMII0_TD1		= IOMUX_PAD(0x00cc, 0x00cc, 1, __NA_, 0, MAC57D5XH_ENET_PAD_CTRL),
	MAC57D5XH_PAD_PTC7__RMII0_TD0		= IOMUX_PAD(0x00D0, 0x00D0, 1, __NA_, 0, MAC57D5XH_ENET_PAD_CTRL),
	MAC57D5XH_PAD_PTC8__RMII0_TXEN		= IOMUX_PAD(0x00D4, 0x00D4, 1, __NA_, 0, MAC57D5XH_ENET_PAD_CTRL),
	MAC57D5XH_PAD_PTA24__ESDHC1_CLK		= IOMUX_PAD(0x0038, 0x0038, 5, __NA_, 0, MAC57D5XH_SDHC_PAD_CTRL),
	MAC57D5XH_PAD_PTA25__ESDHC1_CMD		= IOMUX_PAD(0x003c, 0x003c, 5, __NA_, 0, MAC57D5XH_SDHC_PAD_CTRL),
	MAC57D5XH_PAD_PTA26__ESDHC1_DAT0		= IOMUX_PAD(0x0040, 0x0040, 5, __NA_, 0, MAC57D5XH_SDHC_PAD_CTRL),
	MAC57D5XH_PAD_PTA27__ESDHC1_DAT1		= IOMUX_PAD(0x0044, 0x0044, 5, __NA_, 0, MAC57D5XH_SDHC_PAD_CTRL),
	MAC57D5XH_PAD_PTA28__ESDHC1_DAT2		= IOMUX_PAD(0x0048, 0x0048, 5, __NA_, 0, MAC57D5XH_SDHC_PAD_CTRL),
	MAC57D5XH_PAD_PTA29__ESDHC1_DAT3		= IOMUX_PAD(0x004c, 0x004c, 5, __NA_, 0, MAC57D5XH_SDHC_PAD_CTRL),
	MAC57D5XH_PAD_PTB14__I2C0_SCL		= IOMUX_PAD(0x0090, 0x0090, 2, 0x033c, 1, MAC57D5XH_I2C_PAD_CTRL),
	MAC57D5XH_PAD_PTB15__I2C0_SDA		= IOMUX_PAD(0x0094, 0x0094, 2, 0x0340, 1, MAC57D5XH_I2C_PAD_CTRL),
	MAC57D5XH_PAD_PTD31__NFC_IO15		= IOMUX_PAD(0x00fc, 0x00fc, 2, __NA_, 0, MAC57D5XH_NFC_IO_PAD_CTRL),
	MAC57D5XH_PAD_PTD30__NFC_IO14		= IOMUX_PAD(0x0100, 0x0100, 2, __NA_, 0, MAC57D5XH_NFC_IO_PAD_CTRL),
	MAC57D5XH_PAD_PTD29__NFC_IO13		= IOMUX_PAD(0x0104, 0x0104, 2, __NA_, 0, MAC57D5XH_NFC_IO_PAD_CTRL),
	MAC57D5XH_PAD_PTD28__NFC_IO12		= IOMUX_PAD(0x0108, 0x0108, 2, __NA_, 0, MAC57D5XH_NFC_IO_PAD_CTRL),
	MAC57D5XH_PAD_PTD27__NFC_IO11		= IOMUX_PAD(0x010c, 0x010c, 2, __NA_, 0, MAC57D5XH_NFC_IO_PAD_CTRL),
	MAC57D5XH_PAD_PTD26__NFC_IO10		= IOMUX_PAD(0x0110, 0x0110, 2, __NA_, 0, MAC57D5XH_NFC_IO_PAD_CTRL),
	MAC57D5XH_PAD_PTD25__NFC_IO9		= IOMUX_PAD(0x0114, 0x0114, 2, __NA_, 0, MAC57D5XH_NFC_IO_PAD_CTRL),
	MAC57D5XH_PAD_PTD24__NFC_IO8		= IOMUX_PAD(0x0118, 0x0118, 2, __NA_, 0, MAC57D5XH_NFC_IO_PAD_CTRL),
	MAC57D5XH_PAD_PTD23__NFC_IO7		= IOMUX_PAD(0x011c, 0x011c, 2, __NA_, 0, MAC57D5XH_NFC_IO_PAD_CTRL),
	MAC57D5XH_PAD_PTD22__NFC_IO6		= IOMUX_PAD(0x0120, 0x0120, 2, __NA_, 0, MAC57D5XH_NFC_IO_PAD_CTRL),
	MAC57D5XH_PAD_PTD21__NFC_IO5		= IOMUX_PAD(0x0124, 0x0124, 2, __NA_, 0, MAC57D5XH_NFC_IO_PAD_CTRL),
	MAC57D5XH_PAD_PTD20__NFC_IO4		= IOMUX_PAD(0x0128, 0x0128, 2, __NA_, 0, MAC57D5XH_NFC_IO_PAD_CTRL),
	MAC57D5XH_PAD_PTD19__NFC_IO3		= IOMUX_PAD(0x012c, 0x012c, 2, __NA_, 0, MAC57D5XH_NFC_IO_PAD_CTRL),
	MAC57D5XH_PAD_PTD18__NFC_IO2		= IOMUX_PAD(0x0130, 0x0130, 2, __NA_, 0, MAC57D5XH_NFC_IO_PAD_CTRL),
	MAC57D5XH_PAD_PTD17__NFC_IO1		= IOMUX_PAD(0x0134, 0x0134, 2, __NA_, 0, MAC57D5XH_NFC_IO_PAD_CTRL),
	MAC57D5XH_PAD_PTD16__NFC_IO0		= IOMUX_PAD(0x0138, 0x0138, 2, __NA_, 0, MAC57D5XH_NFC_IO_PAD_CTRL),
	MAC57D5XH_PAD_PTB24__NFC_WEB		= IOMUX_PAD(0x0178, 0x0178, 5, __NA_, 0, MAC57D5XH_NFC_SIG_PAD_CTRL),
	MAC57D5XH_PAD_PTB25__NFC_CE0B		= IOMUX_PAD(0x017c, 0x017c, 5, __NA_, 0, MAC57D5XH_NFC_SIG_PAD_CTRL),
	MAC57D5XH_PAD_PTB27__NFC_REB		= IOMUX_PAD(0x0184, 0x0184, 6, __NA_, 0, MAC57D5XH_NFC_SIG_PAD_CTRL),
	MAC57D5XH_PAD_PTC26__NFC_RBB		= IOMUX_PAD(0x018c, 0x018c, 5, __NA_, 0, MAC57D5XH_NFC_SIG_RB_PAD_CTRL), // Ready/Busy is an input signal with xtal PULLUP
	MAC57D5XH_PAD_PTC27__NFC_ALE		= IOMUX_PAD(0x0190, 0x0190, 6, __NA_, 0, MAC57D5XH_NFC_SIG_PAD_CTRL),
	MAC57D5XH_PAD_PTC28__NFC_CLE		= IOMUX_PAD(0x0194, 0x0194, 6, __NA_, 0, MAC57D5XH_NFC_SIG_PAD_CTRL),
	MAC57D5XH_PAD_DDR_A15__DDR_A_15		= IOMUX_PAD(0x0220, 0x0220, 0, __NA_, 0, MAC57D5XH_DDR_PAD_CTRL),
	MAC57D5XH_PAD_DDR_A14__DDR_A_14		= IOMUX_PAD(0x0224, 0x0224, 0, __NA_, 0, MAC57D5XH_DDR_PAD_CTRL),
	MAC57D5XH_PAD_DDR_A13__DDR_A_13		= IOMUX_PAD(0x0228, 0x0228, 0, __NA_, 0, MAC57D5XH_DDR_PAD_CTRL),
	MAC57D5XH_PAD_DDR_A12__DDR_A_12		= IOMUX_PAD(0x022c, 0x022c, 0, __NA_, 0, MAC57D5XH_DDR_PAD_CTRL),
	MAC57D5XH_PAD_DDR_A11__DDR_A_11		= IOMUX_PAD(0x0230, 0x0230, 0, __NA_, 0, MAC57D5XH_DDR_PAD_CTRL),
	MAC57D5XH_PAD_DDR_A10__DDR_A_10		= IOMUX_PAD(0x0234, 0x0234, 0, __NA_, 0, MAC57D5XH_DDR_PAD_CTRL),
	MAC57D5XH_PAD_DDR_A9__DDR_A_9		= IOMUX_PAD(0x0238, 0x0238, 0, __NA_, 0, MAC57D5XH_DDR_PAD_CTRL),
	MAC57D5XH_PAD_DDR_A8__DDR_A_8		= IOMUX_PAD(0x023c, 0x023c, 0, __NA_, 0, MAC57D5XH_DDR_PAD_CTRL),
	MAC57D5XH_PAD_DDR_A7__DDR_A_7		= IOMUX_PAD(0x0240, 0x0240, 0, __NA_, 0, MAC57D5XH_DDR_PAD_CTRL),
	MAC57D5XH_PAD_DDR_A6__DDR_A_6		= IOMUX_PAD(0x0244, 0x0244, 0, __NA_, 0, MAC57D5XH_DDR_PAD_CTRL),
	MAC57D5XH_PAD_DDR_A5__DDR_A_5		= IOMUX_PAD(0x0248, 0x0248, 0, __NA_, 0, MAC57D5XH_DDR_PAD_CTRL),
	MAC57D5XH_PAD_DDR_A4__DDR_A_4		= IOMUX_PAD(0x024c, 0x024c, 0, __NA_, 0, MAC57D5XH_DDR_PAD_CTRL),
	MAC57D5XH_PAD_DDR_A3__DDR_A_3		= IOMUX_PAD(0x0250, 0x0250, 0, __NA_, 0, MAC57D5XH_DDR_PAD_CTRL),
	MAC57D5XH_PAD_DDR_A2__DDR_A_2		= IOMUX_PAD(0x0254, 0x0254, 0, __NA_, 0, MAC57D5XH_DDR_PAD_CTRL),
	MAC57D5XH_PAD_DDR_A1__DDR_A_1		= IOMUX_PAD(0x0258, 0x0258, 0, __NA_, 0, MAC57D5XH_DDR_PAD_CTRL),
	MAC57D5XH_PAD_DDR_BA2__DDR_BA_2		= IOMUX_PAD(0x0260, 0x0260, 0, __NA_, 0, MAC57D5XH_DDR_PAD_CTRL),
	MAC57D5XH_PAD_DDR_BA1__DDR_BA_1		= IOMUX_PAD(0x0264, 0x0264, 0, __NA_, 0, MAC57D5XH_DDR_PAD_CTRL),
	MAC57D5XH_PAD_DDR_BA0__DDR_BA_0		= IOMUX_PAD(0x0268, 0x0268, 0, __NA_, 0, MAC57D5XH_DDR_PAD_CTRL),
	MAC57D5XH_PAD_DDR_CAS__DDR_CAS_B		= IOMUX_PAD(0x026c, 0x026c, 0, __NA_, 0, MAC57D5XH_DDR_PAD_CTRL),
	MAC57D5XH_PAD_DDR_CKE__DDR_CKE_0		= IOMUX_PAD(0x0270, 0x0270, 0, __NA_, 0, MAC57D5XH_DDR_PAD_CTRL),
	MAC57D5XH_PAD_DDR_CLK__DDR_CLK_0		= IOMUX_PAD(0x0274, 0x0274, 0, __NA_, 0, MAC57D5XH_DDR_PAD_CTRL),
	MAC57D5XH_PAD_DDR_CS__DDR_CS_B_0		= IOMUX_PAD(0x0278, 0x0278, 0, __NA_, 0, MAC57D5XH_DDR_PAD_CTRL),
	MAC57D5XH_PAD_DDR_D15__DDR_D_15		= IOMUX_PAD(0x027c, 0x027c, 0, __NA_, 0, MAC57D5XH_DDR_PAD_CTRL),
	MAC57D5XH_PAD_DDR_D14__DDR_D_14		= IOMUX_PAD(0x0280, 0x0280, 0, __NA_, 0, MAC57D5XH_DDR_PAD_CTRL),
	MAC57D5XH_PAD_DDR_D13__DDR_D_13		= IOMUX_PAD(0x0284, 0x0284, 0, __NA_, 0, MAC57D5XH_DDR_PAD_CTRL),
	MAC57D5XH_PAD_DDR_D12__DDR_D_12		= IOMUX_PAD(0x0288, 0x0288, 0, __NA_, 0, MAC57D5XH_DDR_PAD_CTRL),
	MAC57D5XH_PAD_DDR_D11__DDR_D_11		= IOMUX_PAD(0x028c, 0x028c, 0, __NA_, 0, MAC57D5XH_DDR_PAD_CTRL),
	MAC57D5XH_PAD_DDR_D10__DDR_D_10		= IOMUX_PAD(0x0290, 0x0290, 0, __NA_, 0, MAC57D5XH_DDR_PAD_CTRL),
	MAC57D5XH_PAD_DDR_D9__DDR_D_9		= IOMUX_PAD(0x0294, 0x0294, 0, __NA_, 0, MAC57D5XH_DDR_PAD_CTRL),
	MAC57D5XH_PAD_DDR_D8__DDR_D_8		= IOMUX_PAD(0x0298, 0x0298, 0, __NA_, 0, MAC57D5XH_DDR_PAD_CTRL),
	MAC57D5XH_PAD_DDR_D7__DDR_D_7		= IOMUX_PAD(0x029c, 0x029c, 0, __NA_, 0, MAC57D5XH_DDR_PAD_CTRL),
	MAC57D5XH_PAD_DDR_D6__DDR_D_6		= IOMUX_PAD(0x02a0, 0x02a0, 0, __NA_, 0, MAC57D5XH_DDR_PAD_CTRL),
	MAC57D5XH_PAD_DDR_D5__DDR_D_5		= IOMUX_PAD(0x02a4, 0x02a4, 0, __NA_, 0, MAC57D5XH_DDR_PAD_CTRL),
	MAC57D5XH_PAD_DDR_D4__DDR_D_4		= IOMUX_PAD(0x02a8, 0x02a8, 0, __NA_, 0, MAC57D5XH_DDR_PAD_CTRL),
	MAC57D5XH_PAD_DDR_D3__DDR_D_3		= IOMUX_PAD(0x02ac, 0x02ac, 0, __NA_, 0, MAC57D5XH_DDR_PAD_CTRL),
	MAC57D5XH_PAD_DDR_D2__DDR_D_2		= IOMUX_PAD(0x02b0, 0x02b0, 0, __NA_, 0, MAC57D5XH_DDR_PAD_CTRL),
	MAC57D5XH_PAD_DDR_D1__DDR_D_1		= IOMUX_PAD(0x02b4, 0x02b4, 0, __NA_, 0, MAC57D5XH_DDR_PAD_CTRL),
	MAC57D5XH_PAD_DDR_D0__DDR_D_0		= IOMUX_PAD(0x02b8, 0x02b8, 0, __NA_, 0, MAC57D5XH_DDR_PAD_CTRL),
	MAC57D5XH_PAD_DDR_DQM1__DDR_DQM_1		= IOMUX_PAD(0x02bc, 0x02bc, 0, __NA_, 0, MAC57D5XH_DDR_PAD_CTRL),
	MAC57D5XH_PAD_DDR_DQM0__DDR_DQM_0		= IOMUX_PAD(0x02c0, 0x02c0, 0, __NA_, 0, MAC57D5XH_DDR_PAD_CTRL),
	MAC57D5XH_PAD_DDR_DQS1__DDR_DQS_1		= IOMUX_PAD(0x02c4, 0x02c4, 0, __NA_, 0, MAC57D5XH_DDR_PAD_CTRL),
	MAC57D5XH_PAD_DDR_DQS0__DDR_DQS_0		= IOMUX_PAD(0x02c8, 0x02c8, 0, __NA_, 0, MAC57D5XH_DDR_PAD_CTRL),
	MAC57D5XH_PAD_DDR_RAS__DDR_RAS_B		= IOMUX_PAD(0x02cc, 0x02cc, 0, __NA_, 0, MAC57D5XH_DDR_PAD_CTRL),
	MAC57D5XH_PAD_DDR_WE__DDR_WE_B		= IOMUX_PAD(0x02d0, 0x02d0, 0, __NA_, 0, MAC57D5XH_DDR_PAD_CTRL),
	MAC57D5XH_PAD_DDR_ODT1__DDR_ODT_0		= IOMUX_PAD(0x02d4, 0x02d4, 0, __NA_, 0, MAC57D5XH_DDR_PAD_CTRL),
	MAC57D5XH_PAD_DDR_ODT0__DDR_ODT_1		= IOMUX_PAD(0x02d8, 0x02d8, 0, __NA_, 0, MAC57D5XH_DDR_PAD_CTRL),
};

#endif	/* __IOMUX_MAC57D5XH_H__ */
