{"Source Block": ["oh/elink/hdl/etx_io.v@179:191@HdlStmProcess", "     begin\n\ttx_wr_wait_sync <= tx_wr_wait_async;\n\ttx_rd_wait_sync <= tx_rd_wait_async;\n     end\n\n   always @ (posedge tx_lclk_io)\n     if(firstedge)\n       tx_wait <= tx_wr_wait_sync | tx_rd_wait_sync;\n   \n   always @ (posedge tx_lclk_div4)\n     begin\n\ttx_wr_wait <= tx_wr_wait_sync;\n\ttx_rd_wait <= tx_rd_wait_sync;\n"], "Clone Blocks": [["oh/elink/hdl/etx_io.v@173:187", "   reg tx_wr_wait_sync;\n   reg tx_rd_wait_sync; \n   reg tx_wr_wait;\n   reg tx_rd_wait;\n   reg tx_wait;   \n   always @ (posedge tx_lclk_io)\n     begin\n\ttx_wr_wait_sync <= tx_wr_wait_async;\n\ttx_rd_wait_sync <= tx_rd_wait_async;\n     end\n\n   always @ (posedge tx_lclk_io)\n     if(firstedge)\n       tx_wait <= tx_wr_wait_sync | tx_rd_wait_sync;\n   \n"]], "Diff Content": {"Delete": [[184, "   always @ (posedge tx_lclk_io)\n"], [185, "     if(firstedge)\n"], [186, "       tx_wait <= tx_wr_wait_sync | tx_rd_wait_sync;\n"]], "Add": []}}