set_max_delay 4.0 -rise -rise_from [get_ports clk1] -fall_from clk* -through xor1 -rise_through pin* -fall_through xor* -rise_to pin1 -fall_to [get_ports {clk0}] -ignore_clock_latency -probe -reset_path
