Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date         : Sun Jun 16 18:56:48 2024
| Host         : tony-ubuntu running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RV32I_SoC_timing_summary_routed.rpt -pb RV32I_SoC_timing_summary_routed.pb -rpx RV32I_SoC_timing_summary_routed.rpx -warn_on_violation
| Design       : RV32I_SoC
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
LUTAR-1    Warning           LUT drives async reset alert                                      4           
TIMING-20  Warning           Non-clocked latch                                                 36          
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3395)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (37)
5. checking no_input_delay (6)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3395)
---------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clk_125mhz (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[9]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[15] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[15] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (37)
-------------------------------------------------
 There are 37 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.095        0.000                      0                 2320        0.060        0.000                      0                 2320        2.000        0.000                       0                  1180  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
iPLL/inst/clk_in1     {0.000 4.000}        8.000           125.000         
  clk0_clk_wiz_0      {0.000 50.000}       100.000         10.000          
  clk180_clk_wiz_0    {50.000 100.000}     100.000         10.000          
  clk90_clk_wiz_0     {25.000 75.000}      100.000         10.000          
  clkfbout_clk_wiz_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
iPLL/inst/clk_in1                                                                                                                                                       2.000        0.000                       0                     1  
  clk0_clk_wiz_0           75.328        0.000                      0                 1248        0.060        0.000                      0                 1248       49.500        0.000                       0                  1168  
  clk180_clk_wiz_0                                                                                                                                                     97.424        0.000                       0                     4  
  clk90_clk_wiz_0                                                                                                                                                      97.424        0.000                       0                     4  
  clkfbout_clk_wiz_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk180_clk_wiz_0  clk0_clk_wiz_0         41.002        0.000                      0                  992       50.555        0.000                      0                  992  
clk90_clk_wiz_0   clk0_clk_wiz_0         46.399        0.000                      0                 2130       25.494        0.000                      0                 2130  
clk0_clk_wiz_0    clk180_clk_wiz_0       37.230        0.000                      0                   54       49.928        0.000                      0                   54  
clk90_clk_wiz_0   clk180_clk_wiz_0        9.095        0.000                      0                   58       75.369        0.000                      0                   58  
clk0_clk_wiz_0    clk90_clk_wiz_0        21.050        0.000                      0                   22       74.712        0.000                      0                   22  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk0_clk_wiz_0                          
(none)              clk90_clk_wiz_0                         
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk0_clk_wiz_0      
(none)                                  clk180_clk_wiz_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  iPLL/inst/clk_in1
  To Clock:  iPLL/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iPLL/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iPLL/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk0_clk_wiz_0
  To Clock:  clk0_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       75.328ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             75.328ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x30_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.435ns  (logic 4.286ns (17.540%)  route 20.149ns (82.460%))
  Logic Levels:           17  (LDCE=1 LUT2=2 LUT3=1 LUT5=2 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.015ns = ( 96.985 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.714    -2.453    iCPU/regfile_inst/clk0
    SLICE_X60Y55         FDRE                                         r  iCPU/regfile_inst/x3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.456    -1.997 r  iCPU/regfile_inst/x3_reg[4]/Q
                         net (fo=2, routed)           1.130    -0.867    iCPU/regfile_inst/x3_reg_n_1_[4]
    SLICE_X60Y53         LUT5 (Prop_lut5_I0_O)        0.124    -0.743 r  iCPU/regfile_inst/iMEM_i_384/O
                         net (fo=2, routed)           0.806     0.063    iCPU/regfile_inst/iMEM_i_384_n_1
    SLICE_X59Y53         LUT6 (Prop_lut6_I1_O)        0.124     0.187 f  iCPU/regfile_inst/iMEM_i_483/O
                         net (fo=1, routed)           0.588     0.775    iCPU/regfile_inst/iMEM_i_483_n_1
    SLICE_X64Y54         LUT6 (Prop_lut6_I5_O)        0.124     0.899 f  iCPU/regfile_inst/iMEM_i_234/O
                         net (fo=92, routed)          1.780     2.679    iCPU/regfile_inst/iMEM_i_234_n_1
    SLICE_X89Y65         LUT2 (Prop_lut2_I0_O)        0.153     2.832 r  iCPU/regfile_inst/pc_next_reg[23]_i_16/O
                         net (fo=4, routed)           1.137     3.970    iCPU/regfile_inst/pc_next_reg[23]_i_16_n_1
    SLICE_X90Y61         LUT6 (Prop_lut6_I3_O)        0.327     4.297 r  iCPU/regfile_inst/pc_next_reg[29]_i_12/O
                         net (fo=4, routed)           1.180     5.476    iCPU/regfile_inst/pc_next_reg[29]_i_12_n_1
    SLICE_X88Y64         LUT6 (Prop_lut6_I1_O)        0.124     5.600 f  iCPU/regfile_inst/pc_next_reg[29]_i_8/O
                         net (fo=2, routed)           0.966     6.566    iCPU/regfile_inst/pc_next_reg[29]_i_8_n_1
    SLICE_X87Y62         LUT3 (Prop_lut3_I0_O)        0.152     6.718 r  iCPU/regfile_inst/pc_next_reg[28]_i_5/O
                         net (fo=1, routed)           1.299     8.018    iCPU/regfile_inst/pc_next_reg[28]_i_5_n_1
    SLICE_X83Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.344 r  iCPU/regfile_inst/pc_next_reg[28]_i_3/O
                         net (fo=1, routed)           0.000     8.344    iCPU/regfile_inst/pc_next_reg[28]_i_3_n_1
    SLICE_X83Y67         MUXF7 (Prop_muxf7_I0_O)      0.212     8.556 r  iCPU/regfile_inst/pc_next_reg[28]_i_2/O
                         net (fo=5, routed)           1.459    10.015    iCPU/regfile_inst/pc_next_reg[28]_i_4_0
    SLICE_X62Y63         LUT5 (Prop_lut5_I4_O)        0.299    10.314 f  iCPU/regfile_inst/cs_mem_reg_i_12/O
                         net (fo=1, routed)           0.990    11.304    iCPU/regfile_inst/cs_mem_reg_i_12_n_1
    SLICE_X67Y63         LUT6 (Prop_lut6_I5_O)        0.124    11.428 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           0.603    12.030    iCPU/regfile_inst/cs_mem_reg_i_12_0
    SLICE_X67Y62         LUT6 (Prop_lut6_I0_O)        0.124    12.154 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.841    12.995    iDec/DataOut[0]_i_3_0
    SLICE_X67Y62         LDCE (SetClr_ldce_CLR_Q)     0.885    13.880 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.670    15.549    iDec/cs_uart
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.152    15.701 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.346    17.048    iDec/cs_uart_reg_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.332    17.380 f  iDec/x1[31]_i_9/O
                         net (fo=16, routed)          1.119    18.498    iDec/x1[31]_i_9_n_1
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.124    18.622 r  iDec/x1[17]_i_2/O
                         net (fo=1, routed)           0.452    19.074    iDec/x1[17]_i_2_n_1
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.124    19.198 r  iDec/x1[17]_i_1/O
                         net (fo=31, routed)          2.784    21.982    iCPU/regfile_inst/x31_reg[31]_0[9]
    SLICE_X83Y69         FDRE                                         r  iCPU/regfile_inst/x30_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.535    96.985    iCPU/regfile_inst/clk0
    SLICE_X83Y69         FDRE                                         r  iCPU/regfile_inst/x30_reg[17]/C
                         clock pessimism              0.497    97.482    
                         clock uncertainty           -0.105    97.377    
    SLICE_X83Y69         FDRE (Setup_fdre_C_D)       -0.067    97.310    iCPU/regfile_inst/x30_reg[17]
  -------------------------------------------------------------------
                         required time                         97.310    
                         arrival time                         -21.982    
  -------------------------------------------------------------------
                         slack                                 75.328    

Slack (MET) :             75.349ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x16_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.435ns  (logic 4.286ns (17.540%)  route 20.149ns (82.460%))
  Logic Levels:           17  (LDCE=1 LUT2=2 LUT3=1 LUT5=2 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.016ns = ( 96.984 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.714    -2.453    iCPU/regfile_inst/clk0
    SLICE_X60Y55         FDRE                                         r  iCPU/regfile_inst/x3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.456    -1.997 r  iCPU/regfile_inst/x3_reg[4]/Q
                         net (fo=2, routed)           1.130    -0.867    iCPU/regfile_inst/x3_reg_n_1_[4]
    SLICE_X60Y53         LUT5 (Prop_lut5_I0_O)        0.124    -0.743 r  iCPU/regfile_inst/iMEM_i_384/O
                         net (fo=2, routed)           0.806     0.063    iCPU/regfile_inst/iMEM_i_384_n_1
    SLICE_X59Y53         LUT6 (Prop_lut6_I1_O)        0.124     0.187 f  iCPU/regfile_inst/iMEM_i_483/O
                         net (fo=1, routed)           0.588     0.775    iCPU/regfile_inst/iMEM_i_483_n_1
    SLICE_X64Y54         LUT6 (Prop_lut6_I5_O)        0.124     0.899 f  iCPU/regfile_inst/iMEM_i_234/O
                         net (fo=92, routed)          1.780     2.679    iCPU/regfile_inst/iMEM_i_234_n_1
    SLICE_X89Y65         LUT2 (Prop_lut2_I0_O)        0.153     2.832 r  iCPU/regfile_inst/pc_next_reg[23]_i_16/O
                         net (fo=4, routed)           1.137     3.970    iCPU/regfile_inst/pc_next_reg[23]_i_16_n_1
    SLICE_X90Y61         LUT6 (Prop_lut6_I3_O)        0.327     4.297 r  iCPU/regfile_inst/pc_next_reg[29]_i_12/O
                         net (fo=4, routed)           1.180     5.476    iCPU/regfile_inst/pc_next_reg[29]_i_12_n_1
    SLICE_X88Y64         LUT6 (Prop_lut6_I1_O)        0.124     5.600 f  iCPU/regfile_inst/pc_next_reg[29]_i_8/O
                         net (fo=2, routed)           0.966     6.566    iCPU/regfile_inst/pc_next_reg[29]_i_8_n_1
    SLICE_X87Y62         LUT3 (Prop_lut3_I0_O)        0.152     6.718 r  iCPU/regfile_inst/pc_next_reg[28]_i_5/O
                         net (fo=1, routed)           1.299     8.018    iCPU/regfile_inst/pc_next_reg[28]_i_5_n_1
    SLICE_X83Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.344 r  iCPU/regfile_inst/pc_next_reg[28]_i_3/O
                         net (fo=1, routed)           0.000     8.344    iCPU/regfile_inst/pc_next_reg[28]_i_3_n_1
    SLICE_X83Y67         MUXF7 (Prop_muxf7_I0_O)      0.212     8.556 r  iCPU/regfile_inst/pc_next_reg[28]_i_2/O
                         net (fo=5, routed)           1.459    10.015    iCPU/regfile_inst/pc_next_reg[28]_i_4_0
    SLICE_X62Y63         LUT5 (Prop_lut5_I4_O)        0.299    10.314 f  iCPU/regfile_inst/cs_mem_reg_i_12/O
                         net (fo=1, routed)           0.990    11.304    iCPU/regfile_inst/cs_mem_reg_i_12_n_1
    SLICE_X67Y63         LUT6 (Prop_lut6_I5_O)        0.124    11.428 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           0.603    12.030    iCPU/regfile_inst/cs_mem_reg_i_12_0
    SLICE_X67Y62         LUT6 (Prop_lut6_I0_O)        0.124    12.154 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.841    12.995    iDec/DataOut[0]_i_3_0
    SLICE_X67Y62         LDCE (SetClr_ldce_CLR_Q)     0.885    13.880 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.670    15.549    iDec/cs_uart
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.152    15.701 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.346    17.048    iDec/cs_uart_reg_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.332    17.380 f  iDec/x1[31]_i_9/O
                         net (fo=16, routed)          1.119    18.498    iDec/x1[31]_i_9_n_1
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.124    18.622 r  iDec/x1[17]_i_2/O
                         net (fo=1, routed)           0.452    19.074    iDec/x1[17]_i_2_n_1
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.124    19.198 r  iDec/x1[17]_i_1/O
                         net (fo=31, routed)          2.784    21.982    iCPU/regfile_inst/x31_reg[31]_0[9]
    SLICE_X82Y71         FDRE                                         r  iCPU/regfile_inst/x16_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.534    96.984    iCPU/regfile_inst/clk0
    SLICE_X82Y71         FDRE                                         r  iCPU/regfile_inst/x16_reg[17]/C
                         clock pessimism              0.497    97.481    
                         clock uncertainty           -0.105    97.376    
    SLICE_X82Y71         FDRE (Setup_fdre_C_D)       -0.045    97.331    iCPU/regfile_inst/x16_reg[17]
  -------------------------------------------------------------------
                         required time                         97.331    
                         arrival time                         -21.982    
  -------------------------------------------------------------------
                         slack                                 75.349    

Slack (MET) :             75.406ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x26_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.410ns  (logic 4.286ns (17.559%)  route 20.124ns (82.441%))
  Logic Levels:           17  (LDCE=1 LUT2=2 LUT3=1 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.962ns = ( 97.038 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.714    -2.453    iCPU/regfile_inst/clk0
    SLICE_X60Y55         FDRE                                         r  iCPU/regfile_inst/x3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.456    -1.997 r  iCPU/regfile_inst/x3_reg[4]/Q
                         net (fo=2, routed)           1.130    -0.867    iCPU/regfile_inst/x3_reg_n_1_[4]
    SLICE_X60Y53         LUT5 (Prop_lut5_I0_O)        0.124    -0.743 r  iCPU/regfile_inst/iMEM_i_384/O
                         net (fo=2, routed)           0.806     0.063    iCPU/regfile_inst/iMEM_i_384_n_1
    SLICE_X59Y53         LUT6 (Prop_lut6_I1_O)        0.124     0.187 f  iCPU/regfile_inst/iMEM_i_483/O
                         net (fo=1, routed)           0.588     0.775    iCPU/regfile_inst/iMEM_i_483_n_1
    SLICE_X64Y54         LUT6 (Prop_lut6_I5_O)        0.124     0.899 f  iCPU/regfile_inst/iMEM_i_234/O
                         net (fo=92, routed)          1.780     2.679    iCPU/regfile_inst/iMEM_i_234_n_1
    SLICE_X89Y65         LUT2 (Prop_lut2_I0_O)        0.153     2.832 r  iCPU/regfile_inst/pc_next_reg[23]_i_16/O
                         net (fo=4, routed)           1.137     3.970    iCPU/regfile_inst/pc_next_reg[23]_i_16_n_1
    SLICE_X90Y61         LUT6 (Prop_lut6_I3_O)        0.327     4.297 r  iCPU/regfile_inst/pc_next_reg[29]_i_12/O
                         net (fo=4, routed)           1.180     5.476    iCPU/regfile_inst/pc_next_reg[29]_i_12_n_1
    SLICE_X88Y64         LUT6 (Prop_lut6_I1_O)        0.124     5.600 f  iCPU/regfile_inst/pc_next_reg[29]_i_8/O
                         net (fo=2, routed)           0.966     6.566    iCPU/regfile_inst/pc_next_reg[29]_i_8_n_1
    SLICE_X87Y62         LUT3 (Prop_lut3_I0_O)        0.152     6.718 r  iCPU/regfile_inst/pc_next_reg[28]_i_5/O
                         net (fo=1, routed)           1.299     8.018    iCPU/regfile_inst/pc_next_reg[28]_i_5_n_1
    SLICE_X83Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.344 r  iCPU/regfile_inst/pc_next_reg[28]_i_3/O
                         net (fo=1, routed)           0.000     8.344    iCPU/regfile_inst/pc_next_reg[28]_i_3_n_1
    SLICE_X83Y67         MUXF7 (Prop_muxf7_I0_O)      0.212     8.556 r  iCPU/regfile_inst/pc_next_reg[28]_i_2/O
                         net (fo=5, routed)           1.459    10.015    iCPU/regfile_inst/pc_next_reg[28]_i_4_0
    SLICE_X62Y63         LUT5 (Prop_lut5_I4_O)        0.299    10.314 f  iCPU/regfile_inst/cs_mem_reg_i_12/O
                         net (fo=1, routed)           0.990    11.304    iCPU/regfile_inst/cs_mem_reg_i_12_n_1
    SLICE_X67Y63         LUT6 (Prop_lut6_I5_O)        0.124    11.428 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           0.603    12.030    iCPU/regfile_inst/cs_mem_reg_i_12_0
    SLICE_X67Y62         LUT6 (Prop_lut6_I0_O)        0.124    12.154 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.841    12.995    iDec/DataOut[0]_i_3_0
    SLICE_X67Y62         LDCE (SetClr_ldce_CLR_Q)     0.885    13.880 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.670    15.549    iDec/cs_uart
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.152    15.701 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.346    17.048    iDec/cs_uart_reg_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.332    17.380 f  iDec/x1[31]_i_9/O
                         net (fo=16, routed)          0.844    18.224    iDec/x1[31]_i_9_n_1
    SLICE_X62Y61         LUT5 (Prop_lut5_I2_O)        0.124    18.348 r  iDec/x1[20]_i_2/O
                         net (fo=1, routed)           0.423    18.771    iDec/x1[20]_i_2_n_1
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.124    18.895 r  iDec/x1[20]_i_1/O
                         net (fo=31, routed)          3.062    21.957    iCPU/regfile_inst/x31_reg[31]_0[12]
    SLICE_X91Y74         FDRE                                         r  iCPU/regfile_inst/x26_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.588    97.038    iCPU/regfile_inst/clk0
    SLICE_X91Y74         FDRE                                         r  iCPU/regfile_inst/x26_reg[20]/C
                         clock pessimism              0.497    97.535    
                         clock uncertainty           -0.105    97.430    
    SLICE_X91Y74         FDRE (Setup_fdre_C_D)       -0.067    97.363    iCPU/regfile_inst/x26_reg[20]
  -------------------------------------------------------------------
                         required time                         97.363    
                         arrival time                         -21.957    
  -------------------------------------------------------------------
                         slack                                 75.406    

Slack (MET) :             75.440ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x30_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.414ns  (logic 4.286ns (17.556%)  route 20.128ns (82.444%))
  Logic Levels:           17  (LDCE=1 LUT2=2 LUT3=1 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.960ns = ( 97.040 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.714    -2.453    iCPU/regfile_inst/clk0
    SLICE_X60Y55         FDRE                                         r  iCPU/regfile_inst/x3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.456    -1.997 r  iCPU/regfile_inst/x3_reg[4]/Q
                         net (fo=2, routed)           1.130    -0.867    iCPU/regfile_inst/x3_reg_n_1_[4]
    SLICE_X60Y53         LUT5 (Prop_lut5_I0_O)        0.124    -0.743 r  iCPU/regfile_inst/iMEM_i_384/O
                         net (fo=2, routed)           0.806     0.063    iCPU/regfile_inst/iMEM_i_384_n_1
    SLICE_X59Y53         LUT6 (Prop_lut6_I1_O)        0.124     0.187 f  iCPU/regfile_inst/iMEM_i_483/O
                         net (fo=1, routed)           0.588     0.775    iCPU/regfile_inst/iMEM_i_483_n_1
    SLICE_X64Y54         LUT6 (Prop_lut6_I5_O)        0.124     0.899 f  iCPU/regfile_inst/iMEM_i_234/O
                         net (fo=92, routed)          1.780     2.679    iCPU/regfile_inst/iMEM_i_234_n_1
    SLICE_X89Y65         LUT2 (Prop_lut2_I0_O)        0.153     2.832 r  iCPU/regfile_inst/pc_next_reg[23]_i_16/O
                         net (fo=4, routed)           1.137     3.970    iCPU/regfile_inst/pc_next_reg[23]_i_16_n_1
    SLICE_X90Y61         LUT6 (Prop_lut6_I3_O)        0.327     4.297 r  iCPU/regfile_inst/pc_next_reg[29]_i_12/O
                         net (fo=4, routed)           1.180     5.476    iCPU/regfile_inst/pc_next_reg[29]_i_12_n_1
    SLICE_X88Y64         LUT6 (Prop_lut6_I1_O)        0.124     5.600 f  iCPU/regfile_inst/pc_next_reg[29]_i_8/O
                         net (fo=2, routed)           0.966     6.566    iCPU/regfile_inst/pc_next_reg[29]_i_8_n_1
    SLICE_X87Y62         LUT3 (Prop_lut3_I0_O)        0.152     6.718 r  iCPU/regfile_inst/pc_next_reg[28]_i_5/O
                         net (fo=1, routed)           1.299     8.018    iCPU/regfile_inst/pc_next_reg[28]_i_5_n_1
    SLICE_X83Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.344 r  iCPU/regfile_inst/pc_next_reg[28]_i_3/O
                         net (fo=1, routed)           0.000     8.344    iCPU/regfile_inst/pc_next_reg[28]_i_3_n_1
    SLICE_X83Y67         MUXF7 (Prop_muxf7_I0_O)      0.212     8.556 r  iCPU/regfile_inst/pc_next_reg[28]_i_2/O
                         net (fo=5, routed)           1.459    10.015    iCPU/regfile_inst/pc_next_reg[28]_i_4_0
    SLICE_X62Y63         LUT5 (Prop_lut5_I4_O)        0.299    10.314 f  iCPU/regfile_inst/cs_mem_reg_i_12/O
                         net (fo=1, routed)           0.990    11.304    iCPU/regfile_inst/cs_mem_reg_i_12_n_1
    SLICE_X67Y63         LUT6 (Prop_lut6_I5_O)        0.124    11.428 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           0.603    12.030    iCPU/regfile_inst/cs_mem_reg_i_12_0
    SLICE_X67Y62         LUT6 (Prop_lut6_I0_O)        0.124    12.154 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.841    12.995    iDec/DataOut[0]_i_3_0
    SLICE_X67Y62         LDCE (SetClr_ldce_CLR_Q)     0.885    13.880 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.670    15.549    iDec/cs_uart
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.152    15.701 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.346    17.048    iDec/cs_uart_reg_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.332    17.380 f  iDec/x1[31]_i_9/O
                         net (fo=16, routed)          0.844    18.224    iDec/x1[31]_i_9_n_1
    SLICE_X62Y61         LUT5 (Prop_lut5_I2_O)        0.124    18.348 r  iDec/x1[20]_i_2/O
                         net (fo=1, routed)           0.423    18.771    iDec/x1[20]_i_2_n_1
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.124    18.895 r  iDec/x1[20]_i_1/O
                         net (fo=31, routed)          3.066    21.961    iCPU/regfile_inst/x31_reg[31]_0[12]
    SLICE_X90Y73         FDRE                                         r  iCPU/regfile_inst/x30_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.590    97.040    iCPU/regfile_inst/clk0
    SLICE_X90Y73         FDRE                                         r  iCPU/regfile_inst/x30_reg[20]/C
                         clock pessimism              0.497    97.537    
                         clock uncertainty           -0.105    97.432    
    SLICE_X90Y73         FDRE (Setup_fdre_C_D)       -0.031    97.401    iCPU/regfile_inst/x30_reg[20]
  -------------------------------------------------------------------
                         required time                         97.401    
                         arrival time                         -21.961    
  -------------------------------------------------------------------
                         slack                                 75.440    

Slack (MET) :             75.442ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x24_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.410ns  (logic 4.286ns (17.559%)  route 20.124ns (82.441%))
  Logic Levels:           17  (LDCE=1 LUT2=2 LUT3=1 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.962ns = ( 97.038 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.714    -2.453    iCPU/regfile_inst/clk0
    SLICE_X60Y55         FDRE                                         r  iCPU/regfile_inst/x3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.456    -1.997 r  iCPU/regfile_inst/x3_reg[4]/Q
                         net (fo=2, routed)           1.130    -0.867    iCPU/regfile_inst/x3_reg_n_1_[4]
    SLICE_X60Y53         LUT5 (Prop_lut5_I0_O)        0.124    -0.743 r  iCPU/regfile_inst/iMEM_i_384/O
                         net (fo=2, routed)           0.806     0.063    iCPU/regfile_inst/iMEM_i_384_n_1
    SLICE_X59Y53         LUT6 (Prop_lut6_I1_O)        0.124     0.187 f  iCPU/regfile_inst/iMEM_i_483/O
                         net (fo=1, routed)           0.588     0.775    iCPU/regfile_inst/iMEM_i_483_n_1
    SLICE_X64Y54         LUT6 (Prop_lut6_I5_O)        0.124     0.899 f  iCPU/regfile_inst/iMEM_i_234/O
                         net (fo=92, routed)          1.780     2.679    iCPU/regfile_inst/iMEM_i_234_n_1
    SLICE_X89Y65         LUT2 (Prop_lut2_I0_O)        0.153     2.832 r  iCPU/regfile_inst/pc_next_reg[23]_i_16/O
                         net (fo=4, routed)           1.137     3.970    iCPU/regfile_inst/pc_next_reg[23]_i_16_n_1
    SLICE_X90Y61         LUT6 (Prop_lut6_I3_O)        0.327     4.297 r  iCPU/regfile_inst/pc_next_reg[29]_i_12/O
                         net (fo=4, routed)           1.180     5.476    iCPU/regfile_inst/pc_next_reg[29]_i_12_n_1
    SLICE_X88Y64         LUT6 (Prop_lut6_I1_O)        0.124     5.600 f  iCPU/regfile_inst/pc_next_reg[29]_i_8/O
                         net (fo=2, routed)           0.966     6.566    iCPU/regfile_inst/pc_next_reg[29]_i_8_n_1
    SLICE_X87Y62         LUT3 (Prop_lut3_I0_O)        0.152     6.718 r  iCPU/regfile_inst/pc_next_reg[28]_i_5/O
                         net (fo=1, routed)           1.299     8.018    iCPU/regfile_inst/pc_next_reg[28]_i_5_n_1
    SLICE_X83Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.344 r  iCPU/regfile_inst/pc_next_reg[28]_i_3/O
                         net (fo=1, routed)           0.000     8.344    iCPU/regfile_inst/pc_next_reg[28]_i_3_n_1
    SLICE_X83Y67         MUXF7 (Prop_muxf7_I0_O)      0.212     8.556 r  iCPU/regfile_inst/pc_next_reg[28]_i_2/O
                         net (fo=5, routed)           1.459    10.015    iCPU/regfile_inst/pc_next_reg[28]_i_4_0
    SLICE_X62Y63         LUT5 (Prop_lut5_I4_O)        0.299    10.314 f  iCPU/regfile_inst/cs_mem_reg_i_12/O
                         net (fo=1, routed)           0.990    11.304    iCPU/regfile_inst/cs_mem_reg_i_12_n_1
    SLICE_X67Y63         LUT6 (Prop_lut6_I5_O)        0.124    11.428 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           0.603    12.030    iCPU/regfile_inst/cs_mem_reg_i_12_0
    SLICE_X67Y62         LUT6 (Prop_lut6_I0_O)        0.124    12.154 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.841    12.995    iDec/DataOut[0]_i_3_0
    SLICE_X67Y62         LDCE (SetClr_ldce_CLR_Q)     0.885    13.880 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.670    15.549    iDec/cs_uart
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.152    15.701 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.346    17.048    iDec/cs_uart_reg_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.332    17.380 f  iDec/x1[31]_i_9/O
                         net (fo=16, routed)          0.844    18.224    iDec/x1[31]_i_9_n_1
    SLICE_X62Y61         LUT5 (Prop_lut5_I2_O)        0.124    18.348 r  iDec/x1[20]_i_2/O
                         net (fo=1, routed)           0.423    18.771    iDec/x1[20]_i_2_n_1
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.124    18.895 r  iDec/x1[20]_i_1/O
                         net (fo=31, routed)          3.062    21.957    iCPU/regfile_inst/x31_reg[31]_0[12]
    SLICE_X90Y74         FDRE                                         r  iCPU/regfile_inst/x24_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.588    97.038    iCPU/regfile_inst/clk0
    SLICE_X90Y74         FDRE                                         r  iCPU/regfile_inst/x24_reg[20]/C
                         clock pessimism              0.497    97.535    
                         clock uncertainty           -0.105    97.430    
    SLICE_X90Y74         FDRE (Setup_fdre_C_D)       -0.031    97.399    iCPU/regfile_inst/x24_reg[20]
  -------------------------------------------------------------------
                         required time                         97.399    
                         arrival time                         -21.957    
  -------------------------------------------------------------------
                         slack                                 75.442    

Slack (MET) :             75.554ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x18_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.265ns  (logic 4.286ns (17.663%)  route 19.979ns (82.337%))
  Logic Levels:           17  (LDCE=1 LUT2=2 LUT3=1 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.959ns = ( 97.041 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.714    -2.453    iCPU/regfile_inst/clk0
    SLICE_X60Y55         FDRE                                         r  iCPU/regfile_inst/x3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.456    -1.997 r  iCPU/regfile_inst/x3_reg[4]/Q
                         net (fo=2, routed)           1.130    -0.867    iCPU/regfile_inst/x3_reg_n_1_[4]
    SLICE_X60Y53         LUT5 (Prop_lut5_I0_O)        0.124    -0.743 r  iCPU/regfile_inst/iMEM_i_384/O
                         net (fo=2, routed)           0.806     0.063    iCPU/regfile_inst/iMEM_i_384_n_1
    SLICE_X59Y53         LUT6 (Prop_lut6_I1_O)        0.124     0.187 f  iCPU/regfile_inst/iMEM_i_483/O
                         net (fo=1, routed)           0.588     0.775    iCPU/regfile_inst/iMEM_i_483_n_1
    SLICE_X64Y54         LUT6 (Prop_lut6_I5_O)        0.124     0.899 f  iCPU/regfile_inst/iMEM_i_234/O
                         net (fo=92, routed)          1.780     2.679    iCPU/regfile_inst/iMEM_i_234_n_1
    SLICE_X89Y65         LUT2 (Prop_lut2_I0_O)        0.153     2.832 r  iCPU/regfile_inst/pc_next_reg[23]_i_16/O
                         net (fo=4, routed)           1.137     3.970    iCPU/regfile_inst/pc_next_reg[23]_i_16_n_1
    SLICE_X90Y61         LUT6 (Prop_lut6_I3_O)        0.327     4.297 r  iCPU/regfile_inst/pc_next_reg[29]_i_12/O
                         net (fo=4, routed)           1.180     5.476    iCPU/regfile_inst/pc_next_reg[29]_i_12_n_1
    SLICE_X88Y64         LUT6 (Prop_lut6_I1_O)        0.124     5.600 f  iCPU/regfile_inst/pc_next_reg[29]_i_8/O
                         net (fo=2, routed)           0.966     6.566    iCPU/regfile_inst/pc_next_reg[29]_i_8_n_1
    SLICE_X87Y62         LUT3 (Prop_lut3_I0_O)        0.152     6.718 r  iCPU/regfile_inst/pc_next_reg[28]_i_5/O
                         net (fo=1, routed)           1.299     8.018    iCPU/regfile_inst/pc_next_reg[28]_i_5_n_1
    SLICE_X83Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.344 r  iCPU/regfile_inst/pc_next_reg[28]_i_3/O
                         net (fo=1, routed)           0.000     8.344    iCPU/regfile_inst/pc_next_reg[28]_i_3_n_1
    SLICE_X83Y67         MUXF7 (Prop_muxf7_I0_O)      0.212     8.556 r  iCPU/regfile_inst/pc_next_reg[28]_i_2/O
                         net (fo=5, routed)           1.459    10.015    iCPU/regfile_inst/pc_next_reg[28]_i_4_0
    SLICE_X62Y63         LUT5 (Prop_lut5_I4_O)        0.299    10.314 f  iCPU/regfile_inst/cs_mem_reg_i_12/O
                         net (fo=1, routed)           0.990    11.304    iCPU/regfile_inst/cs_mem_reg_i_12_n_1
    SLICE_X67Y63         LUT6 (Prop_lut6_I5_O)        0.124    11.428 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           0.603    12.030    iCPU/regfile_inst/cs_mem_reg_i_12_0
    SLICE_X67Y62         LUT6 (Prop_lut6_I0_O)        0.124    12.154 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.841    12.995    iDec/DataOut[0]_i_3_0
    SLICE_X67Y62         LDCE (SetClr_ldce_CLR_Q)     0.885    13.880 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.670    15.549    iDec/cs_uart
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.152    15.701 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.346    17.048    iDec/cs_uart_reg_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.332    17.380 f  iDec/x1[31]_i_9/O
                         net (fo=16, routed)          0.844    18.224    iDec/x1[31]_i_9_n_1
    SLICE_X62Y61         LUT5 (Prop_lut5_I2_O)        0.124    18.348 r  iDec/x1[20]_i_2/O
                         net (fo=1, routed)           0.423    18.771    iDec/x1[20]_i_2_n_1
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.124    18.895 r  iDec/x1[20]_i_1/O
                         net (fo=31, routed)          2.918    21.812    iCPU/regfile_inst/x31_reg[31]_0[12]
    SLICE_X93Y73         FDRE                                         r  iCPU/regfile_inst/x18_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.591    97.041    iCPU/regfile_inst/clk0
    SLICE_X93Y73         FDRE                                         r  iCPU/regfile_inst/x18_reg[20]/C
                         clock pessimism              0.497    97.538    
                         clock uncertainty           -0.105    97.433    
    SLICE_X93Y73         FDRE (Setup_fdre_C_D)       -0.067    97.366    iCPU/regfile_inst/x18_reg[20]
  -------------------------------------------------------------------
                         required time                         97.366    
                         arrival time                         -21.812    
  -------------------------------------------------------------------
                         slack                                 75.554    

Slack (MET) :             75.558ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x29_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.260ns  (logic 4.286ns (17.667%)  route 19.974ns (82.333%))
  Logic Levels:           17  (LDCE=1 LUT2=2 LUT3=1 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.960ns = ( 97.040 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.714    -2.453    iCPU/regfile_inst/clk0
    SLICE_X60Y55         FDRE                                         r  iCPU/regfile_inst/x3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.456    -1.997 r  iCPU/regfile_inst/x3_reg[4]/Q
                         net (fo=2, routed)           1.130    -0.867    iCPU/regfile_inst/x3_reg_n_1_[4]
    SLICE_X60Y53         LUT5 (Prop_lut5_I0_O)        0.124    -0.743 r  iCPU/regfile_inst/iMEM_i_384/O
                         net (fo=2, routed)           0.806     0.063    iCPU/regfile_inst/iMEM_i_384_n_1
    SLICE_X59Y53         LUT6 (Prop_lut6_I1_O)        0.124     0.187 f  iCPU/regfile_inst/iMEM_i_483/O
                         net (fo=1, routed)           0.588     0.775    iCPU/regfile_inst/iMEM_i_483_n_1
    SLICE_X64Y54         LUT6 (Prop_lut6_I5_O)        0.124     0.899 f  iCPU/regfile_inst/iMEM_i_234/O
                         net (fo=92, routed)          1.780     2.679    iCPU/regfile_inst/iMEM_i_234_n_1
    SLICE_X89Y65         LUT2 (Prop_lut2_I0_O)        0.153     2.832 r  iCPU/regfile_inst/pc_next_reg[23]_i_16/O
                         net (fo=4, routed)           1.137     3.970    iCPU/regfile_inst/pc_next_reg[23]_i_16_n_1
    SLICE_X90Y61         LUT6 (Prop_lut6_I3_O)        0.327     4.297 r  iCPU/regfile_inst/pc_next_reg[29]_i_12/O
                         net (fo=4, routed)           1.180     5.476    iCPU/regfile_inst/pc_next_reg[29]_i_12_n_1
    SLICE_X88Y64         LUT6 (Prop_lut6_I1_O)        0.124     5.600 f  iCPU/regfile_inst/pc_next_reg[29]_i_8/O
                         net (fo=2, routed)           0.966     6.566    iCPU/regfile_inst/pc_next_reg[29]_i_8_n_1
    SLICE_X87Y62         LUT3 (Prop_lut3_I0_O)        0.152     6.718 r  iCPU/regfile_inst/pc_next_reg[28]_i_5/O
                         net (fo=1, routed)           1.299     8.018    iCPU/regfile_inst/pc_next_reg[28]_i_5_n_1
    SLICE_X83Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.344 r  iCPU/regfile_inst/pc_next_reg[28]_i_3/O
                         net (fo=1, routed)           0.000     8.344    iCPU/regfile_inst/pc_next_reg[28]_i_3_n_1
    SLICE_X83Y67         MUXF7 (Prop_muxf7_I0_O)      0.212     8.556 r  iCPU/regfile_inst/pc_next_reg[28]_i_2/O
                         net (fo=5, routed)           1.459    10.015    iCPU/regfile_inst/pc_next_reg[28]_i_4_0
    SLICE_X62Y63         LUT5 (Prop_lut5_I4_O)        0.299    10.314 f  iCPU/regfile_inst/cs_mem_reg_i_12/O
                         net (fo=1, routed)           0.990    11.304    iCPU/regfile_inst/cs_mem_reg_i_12_n_1
    SLICE_X67Y63         LUT6 (Prop_lut6_I5_O)        0.124    11.428 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           0.603    12.030    iCPU/regfile_inst/cs_mem_reg_i_12_0
    SLICE_X67Y62         LUT6 (Prop_lut6_I0_O)        0.124    12.154 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.841    12.995    iDec/DataOut[0]_i_3_0
    SLICE_X67Y62         LDCE (SetClr_ldce_CLR_Q)     0.885    13.880 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.670    15.549    iDec/cs_uart
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.152    15.701 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.346    17.048    iDec/cs_uart_reg_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.332    17.380 f  iDec/x1[31]_i_9/O
                         net (fo=16, routed)          0.844    18.224    iDec/x1[31]_i_9_n_1
    SLICE_X62Y61         LUT5 (Prop_lut5_I2_O)        0.124    18.348 r  iDec/x1[20]_i_2/O
                         net (fo=1, routed)           0.423    18.771    iDec/x1[20]_i_2_n_1
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.124    18.895 r  iDec/x1[20]_i_1/O
                         net (fo=31, routed)          2.912    21.807    iCPU/regfile_inst/x31_reg[31]_0[12]
    SLICE_X91Y73         FDRE                                         r  iCPU/regfile_inst/x29_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.590    97.040    iCPU/regfile_inst/clk0
    SLICE_X91Y73         FDRE                                         r  iCPU/regfile_inst/x29_reg[20]/C
                         clock pessimism              0.497    97.537    
                         clock uncertainty           -0.105    97.432    
    SLICE_X91Y73         FDRE (Setup_fdre_C_D)       -0.067    97.365    iCPU/regfile_inst/x29_reg[20]
  -------------------------------------------------------------------
                         required time                         97.365    
                         arrival time                         -21.807    
  -------------------------------------------------------------------
                         slack                                 75.558    

Slack (MET) :             75.568ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x28_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.260ns  (logic 4.286ns (17.667%)  route 19.974ns (82.333%))
  Logic Levels:           17  (LDCE=1 LUT2=2 LUT3=1 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.959ns = ( 97.041 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.714    -2.453    iCPU/regfile_inst/clk0
    SLICE_X60Y55         FDRE                                         r  iCPU/regfile_inst/x3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.456    -1.997 r  iCPU/regfile_inst/x3_reg[4]/Q
                         net (fo=2, routed)           1.130    -0.867    iCPU/regfile_inst/x3_reg_n_1_[4]
    SLICE_X60Y53         LUT5 (Prop_lut5_I0_O)        0.124    -0.743 r  iCPU/regfile_inst/iMEM_i_384/O
                         net (fo=2, routed)           0.806     0.063    iCPU/regfile_inst/iMEM_i_384_n_1
    SLICE_X59Y53         LUT6 (Prop_lut6_I1_O)        0.124     0.187 f  iCPU/regfile_inst/iMEM_i_483/O
                         net (fo=1, routed)           0.588     0.775    iCPU/regfile_inst/iMEM_i_483_n_1
    SLICE_X64Y54         LUT6 (Prop_lut6_I5_O)        0.124     0.899 f  iCPU/regfile_inst/iMEM_i_234/O
                         net (fo=92, routed)          1.780     2.679    iCPU/regfile_inst/iMEM_i_234_n_1
    SLICE_X89Y65         LUT2 (Prop_lut2_I0_O)        0.153     2.832 r  iCPU/regfile_inst/pc_next_reg[23]_i_16/O
                         net (fo=4, routed)           1.137     3.970    iCPU/regfile_inst/pc_next_reg[23]_i_16_n_1
    SLICE_X90Y61         LUT6 (Prop_lut6_I3_O)        0.327     4.297 r  iCPU/regfile_inst/pc_next_reg[29]_i_12/O
                         net (fo=4, routed)           1.180     5.476    iCPU/regfile_inst/pc_next_reg[29]_i_12_n_1
    SLICE_X88Y64         LUT6 (Prop_lut6_I1_O)        0.124     5.600 f  iCPU/regfile_inst/pc_next_reg[29]_i_8/O
                         net (fo=2, routed)           0.966     6.566    iCPU/regfile_inst/pc_next_reg[29]_i_8_n_1
    SLICE_X87Y62         LUT3 (Prop_lut3_I0_O)        0.152     6.718 r  iCPU/regfile_inst/pc_next_reg[28]_i_5/O
                         net (fo=1, routed)           1.299     8.018    iCPU/regfile_inst/pc_next_reg[28]_i_5_n_1
    SLICE_X83Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.344 r  iCPU/regfile_inst/pc_next_reg[28]_i_3/O
                         net (fo=1, routed)           0.000     8.344    iCPU/regfile_inst/pc_next_reg[28]_i_3_n_1
    SLICE_X83Y67         MUXF7 (Prop_muxf7_I0_O)      0.212     8.556 r  iCPU/regfile_inst/pc_next_reg[28]_i_2/O
                         net (fo=5, routed)           1.459    10.015    iCPU/regfile_inst/pc_next_reg[28]_i_4_0
    SLICE_X62Y63         LUT5 (Prop_lut5_I4_O)        0.299    10.314 f  iCPU/regfile_inst/cs_mem_reg_i_12/O
                         net (fo=1, routed)           0.990    11.304    iCPU/regfile_inst/cs_mem_reg_i_12_n_1
    SLICE_X67Y63         LUT6 (Prop_lut6_I5_O)        0.124    11.428 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           0.603    12.030    iCPU/regfile_inst/cs_mem_reg_i_12_0
    SLICE_X67Y62         LUT6 (Prop_lut6_I0_O)        0.124    12.154 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.841    12.995    iDec/DataOut[0]_i_3_0
    SLICE_X67Y62         LDCE (SetClr_ldce_CLR_Q)     0.885    13.880 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.670    15.549    iDec/cs_uart
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.152    15.701 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.346    17.048    iDec/cs_uart_reg_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.332    17.380 f  iDec/x1[31]_i_9/O
                         net (fo=16, routed)          0.844    18.224    iDec/x1[31]_i_9_n_1
    SLICE_X62Y61         LUT5 (Prop_lut5_I2_O)        0.124    18.348 r  iDec/x1[20]_i_2/O
                         net (fo=1, routed)           0.423    18.771    iDec/x1[20]_i_2_n_1
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.124    18.895 r  iDec/x1[20]_i_1/O
                         net (fo=31, routed)          2.912    21.807    iCPU/regfile_inst/x31_reg[31]_0[12]
    SLICE_X91Y72         FDRE                                         r  iCPU/regfile_inst/x28_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.591    97.041    iCPU/regfile_inst/clk0
    SLICE_X91Y72         FDRE                                         r  iCPU/regfile_inst/x28_reg[20]/C
                         clock pessimism              0.497    97.538    
                         clock uncertainty           -0.105    97.433    
    SLICE_X91Y72         FDRE (Setup_fdre_C_D)       -0.058    97.375    iCPU/regfile_inst/x28_reg[20]
  -------------------------------------------------------------------
                         required time                         97.375    
                         arrival time                         -21.807    
  -------------------------------------------------------------------
                         slack                                 75.568    

Slack (MET) :             75.587ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x27_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.254ns  (logic 4.286ns (17.671%)  route 19.968ns (82.329%))
  Logic Levels:           17  (LDCE=1 LUT2=2 LUT3=1 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.959ns = ( 97.041 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.714    -2.453    iCPU/regfile_inst/clk0
    SLICE_X60Y55         FDRE                                         r  iCPU/regfile_inst/x3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.456    -1.997 r  iCPU/regfile_inst/x3_reg[4]/Q
                         net (fo=2, routed)           1.130    -0.867    iCPU/regfile_inst/x3_reg_n_1_[4]
    SLICE_X60Y53         LUT5 (Prop_lut5_I0_O)        0.124    -0.743 r  iCPU/regfile_inst/iMEM_i_384/O
                         net (fo=2, routed)           0.806     0.063    iCPU/regfile_inst/iMEM_i_384_n_1
    SLICE_X59Y53         LUT6 (Prop_lut6_I1_O)        0.124     0.187 f  iCPU/regfile_inst/iMEM_i_483/O
                         net (fo=1, routed)           0.588     0.775    iCPU/regfile_inst/iMEM_i_483_n_1
    SLICE_X64Y54         LUT6 (Prop_lut6_I5_O)        0.124     0.899 f  iCPU/regfile_inst/iMEM_i_234/O
                         net (fo=92, routed)          1.780     2.679    iCPU/regfile_inst/iMEM_i_234_n_1
    SLICE_X89Y65         LUT2 (Prop_lut2_I0_O)        0.153     2.832 r  iCPU/regfile_inst/pc_next_reg[23]_i_16/O
                         net (fo=4, routed)           1.137     3.970    iCPU/regfile_inst/pc_next_reg[23]_i_16_n_1
    SLICE_X90Y61         LUT6 (Prop_lut6_I3_O)        0.327     4.297 r  iCPU/regfile_inst/pc_next_reg[29]_i_12/O
                         net (fo=4, routed)           1.180     5.476    iCPU/regfile_inst/pc_next_reg[29]_i_12_n_1
    SLICE_X88Y64         LUT6 (Prop_lut6_I1_O)        0.124     5.600 f  iCPU/regfile_inst/pc_next_reg[29]_i_8/O
                         net (fo=2, routed)           0.966     6.566    iCPU/regfile_inst/pc_next_reg[29]_i_8_n_1
    SLICE_X87Y62         LUT3 (Prop_lut3_I0_O)        0.152     6.718 r  iCPU/regfile_inst/pc_next_reg[28]_i_5/O
                         net (fo=1, routed)           1.299     8.018    iCPU/regfile_inst/pc_next_reg[28]_i_5_n_1
    SLICE_X83Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.344 r  iCPU/regfile_inst/pc_next_reg[28]_i_3/O
                         net (fo=1, routed)           0.000     8.344    iCPU/regfile_inst/pc_next_reg[28]_i_3_n_1
    SLICE_X83Y67         MUXF7 (Prop_muxf7_I0_O)      0.212     8.556 r  iCPU/regfile_inst/pc_next_reg[28]_i_2/O
                         net (fo=5, routed)           1.459    10.015    iCPU/regfile_inst/pc_next_reg[28]_i_4_0
    SLICE_X62Y63         LUT5 (Prop_lut5_I4_O)        0.299    10.314 f  iCPU/regfile_inst/cs_mem_reg_i_12/O
                         net (fo=1, routed)           0.990    11.304    iCPU/regfile_inst/cs_mem_reg_i_12_n_1
    SLICE_X67Y63         LUT6 (Prop_lut6_I5_O)        0.124    11.428 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           0.603    12.030    iCPU/regfile_inst/cs_mem_reg_i_12_0
    SLICE_X67Y62         LUT6 (Prop_lut6_I0_O)        0.124    12.154 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.841    12.995    iDec/DataOut[0]_i_3_0
    SLICE_X67Y62         LDCE (SetClr_ldce_CLR_Q)     0.885    13.880 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.670    15.549    iDec/cs_uart
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.152    15.701 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.346    17.048    iDec/cs_uart_reg_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.332    17.380 f  iDec/x1[31]_i_9/O
                         net (fo=16, routed)          0.844    18.224    iDec/x1[31]_i_9_n_1
    SLICE_X62Y61         LUT5 (Prop_lut5_I2_O)        0.124    18.348 r  iDec/x1[20]_i_2/O
                         net (fo=1, routed)           0.423    18.771    iDec/x1[20]_i_2_n_1
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.124    18.895 r  iDec/x1[20]_i_1/O
                         net (fo=31, routed)          2.906    21.801    iCPU/regfile_inst/x31_reg[31]_0[12]
    SLICE_X90Y72         FDRE                                         r  iCPU/regfile_inst/x27_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.591    97.041    iCPU/regfile_inst/clk0
    SLICE_X90Y72         FDRE                                         r  iCPU/regfile_inst/x27_reg[20]/C
                         clock pessimism              0.497    97.538    
                         clock uncertainty           -0.105    97.433    
    SLICE_X90Y72         FDRE (Setup_fdre_C_D)       -0.045    97.388    iCPU/regfile_inst/x27_reg[20]
  -------------------------------------------------------------------
                         required time                         97.388    
                         arrival time                         -21.801    
  -------------------------------------------------------------------
                         slack                                 75.587    

Slack (MET) :             75.590ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x25_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.265ns  (logic 4.286ns (17.663%)  route 19.979ns (82.337%))
  Logic Levels:           17  (LDCE=1 LUT2=2 LUT3=1 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.959ns = ( 97.041 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.714    -2.453    iCPU/regfile_inst/clk0
    SLICE_X60Y55         FDRE                                         r  iCPU/regfile_inst/x3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.456    -1.997 r  iCPU/regfile_inst/x3_reg[4]/Q
                         net (fo=2, routed)           1.130    -0.867    iCPU/regfile_inst/x3_reg_n_1_[4]
    SLICE_X60Y53         LUT5 (Prop_lut5_I0_O)        0.124    -0.743 r  iCPU/regfile_inst/iMEM_i_384/O
                         net (fo=2, routed)           0.806     0.063    iCPU/regfile_inst/iMEM_i_384_n_1
    SLICE_X59Y53         LUT6 (Prop_lut6_I1_O)        0.124     0.187 f  iCPU/regfile_inst/iMEM_i_483/O
                         net (fo=1, routed)           0.588     0.775    iCPU/regfile_inst/iMEM_i_483_n_1
    SLICE_X64Y54         LUT6 (Prop_lut6_I5_O)        0.124     0.899 f  iCPU/regfile_inst/iMEM_i_234/O
                         net (fo=92, routed)          1.780     2.679    iCPU/regfile_inst/iMEM_i_234_n_1
    SLICE_X89Y65         LUT2 (Prop_lut2_I0_O)        0.153     2.832 r  iCPU/regfile_inst/pc_next_reg[23]_i_16/O
                         net (fo=4, routed)           1.137     3.970    iCPU/regfile_inst/pc_next_reg[23]_i_16_n_1
    SLICE_X90Y61         LUT6 (Prop_lut6_I3_O)        0.327     4.297 r  iCPU/regfile_inst/pc_next_reg[29]_i_12/O
                         net (fo=4, routed)           1.180     5.476    iCPU/regfile_inst/pc_next_reg[29]_i_12_n_1
    SLICE_X88Y64         LUT6 (Prop_lut6_I1_O)        0.124     5.600 f  iCPU/regfile_inst/pc_next_reg[29]_i_8/O
                         net (fo=2, routed)           0.966     6.566    iCPU/regfile_inst/pc_next_reg[29]_i_8_n_1
    SLICE_X87Y62         LUT3 (Prop_lut3_I0_O)        0.152     6.718 r  iCPU/regfile_inst/pc_next_reg[28]_i_5/O
                         net (fo=1, routed)           1.299     8.018    iCPU/regfile_inst/pc_next_reg[28]_i_5_n_1
    SLICE_X83Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.344 r  iCPU/regfile_inst/pc_next_reg[28]_i_3/O
                         net (fo=1, routed)           0.000     8.344    iCPU/regfile_inst/pc_next_reg[28]_i_3_n_1
    SLICE_X83Y67         MUXF7 (Prop_muxf7_I0_O)      0.212     8.556 r  iCPU/regfile_inst/pc_next_reg[28]_i_2/O
                         net (fo=5, routed)           1.459    10.015    iCPU/regfile_inst/pc_next_reg[28]_i_4_0
    SLICE_X62Y63         LUT5 (Prop_lut5_I4_O)        0.299    10.314 f  iCPU/regfile_inst/cs_mem_reg_i_12/O
                         net (fo=1, routed)           0.990    11.304    iCPU/regfile_inst/cs_mem_reg_i_12_n_1
    SLICE_X67Y63         LUT6 (Prop_lut6_I5_O)        0.124    11.428 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           0.603    12.030    iCPU/regfile_inst/cs_mem_reg_i_12_0
    SLICE_X67Y62         LUT6 (Prop_lut6_I0_O)        0.124    12.154 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.841    12.995    iDec/DataOut[0]_i_3_0
    SLICE_X67Y62         LDCE (SetClr_ldce_CLR_Q)     0.885    13.880 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.670    15.549    iDec/cs_uart
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.152    15.701 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.346    17.048    iDec/cs_uart_reg_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.332    17.380 f  iDec/x1[31]_i_9/O
                         net (fo=16, routed)          0.844    18.224    iDec/x1[31]_i_9_n_1
    SLICE_X62Y61         LUT5 (Prop_lut5_I2_O)        0.124    18.348 r  iDec/x1[20]_i_2/O
                         net (fo=1, routed)           0.423    18.771    iDec/x1[20]_i_2_n_1
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.124    18.895 r  iDec/x1[20]_i_1/O
                         net (fo=31, routed)          2.918    21.812    iCPU/regfile_inst/x31_reg[31]_0[12]
    SLICE_X92Y73         FDRE                                         r  iCPU/regfile_inst/x25_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.591    97.041    iCPU/regfile_inst/clk0
    SLICE_X92Y73         FDRE                                         r  iCPU/regfile_inst/x25_reg[20]/C
                         clock pessimism              0.497    97.538    
                         clock uncertainty           -0.105    97.433    
    SLICE_X92Y73         FDRE (Setup_fdre_C_D)       -0.031    97.402    iCPU/regfile_inst/x25_reg[20]
  -------------------------------------------------------------------
                         required time                         97.402    
                         arrival time                         -21.812    
  -------------------------------------------------------------------
                         slack                                 75.590    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 iSeg7/seg_com_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iSeg7/seg_com_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.754%)  route 0.243ns (63.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    -0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.591    -0.859    iSeg7/clk0
    SLICE_X88Y49         FDPE                                         r  iSeg7/seg_com_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y49         FDPE (Prop_fdpe_C_Q)         0.141    -0.718 r  iSeg7/seg_com_reg[5]/Q
                         net (fo=10, routed)          0.243    -0.476    iSeg7/Q[5]
    SLICE_X88Y50         FDCE                                         r  iSeg7/seg_com_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.854    -1.292    iSeg7/clk0
    SLICE_X88Y50         FDCE                                         r  iSeg7/seg_com_reg[4]_lopt_replica/C
                         clock pessimism              0.696    -0.596    
    SLICE_X88Y50         FDCE (Hold_fdce_C_D)         0.060    -0.536    iSeg7/seg_com_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.476    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 iSeg7/seg_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iSeg7/seg_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.355ns (68.715%)  route 0.162ns (31.285%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.293ns
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    -0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.590    -0.860    iSeg7/clk0
    SLICE_X84Y49         FDCE                                         r  iSeg7/seg_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.719 r  iSeg7/seg_cnt_reg[7]/Q
                         net (fo=1, routed)           0.161    -0.558    iSeg7/seg_cnt_reg_n_1_[7]
    SLICE_X84Y49         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  iSeg7/seg_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.513    iSeg7/seg_cnt[4]_i_2_n_1
    SLICE_X84Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.398 r  iSeg7/seg_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.398    iSeg7/seg_cnt_reg[4]_i_1_n_1
    SLICE_X84Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.344 r  iSeg7/seg_cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.344    iSeg7/seg_cnt_reg[8]_i_1_n_8
    SLICE_X84Y50         FDCE                                         r  iSeg7/seg_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.853    -1.293    iSeg7/clk0
    SLICE_X84Y50         FDCE                                         r  iSeg7/seg_cnt_reg[8]/C
                         clock pessimism              0.696    -0.597    
    SLICE_X84Y50         FDCE (Hold_fdce_C_D)         0.105    -0.492    iSeg7/seg_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 iSeg7/seg_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iSeg7/seg_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.366ns (69.368%)  route 0.162ns (30.632%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.293ns
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    -0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.590    -0.860    iSeg7/clk0
    SLICE_X84Y49         FDCE                                         r  iSeg7/seg_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.719 r  iSeg7/seg_cnt_reg[7]/Q
                         net (fo=1, routed)           0.161    -0.558    iSeg7/seg_cnt_reg_n_1_[7]
    SLICE_X84Y49         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  iSeg7/seg_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.513    iSeg7/seg_cnt[4]_i_2_n_1
    SLICE_X84Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.398 r  iSeg7/seg_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.398    iSeg7/seg_cnt_reg[4]_i_1_n_1
    SLICE_X84Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.333 r  iSeg7/seg_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.333    iSeg7/seg_cnt_reg[8]_i_1_n_6
    SLICE_X84Y50         FDCE                                         r  iSeg7/seg_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.853    -1.293    iSeg7/clk0
    SLICE_X84Y50         FDCE                                         r  iSeg7/seg_cnt_reg[10]/C
                         clock pessimism              0.696    -0.597    
    SLICE_X84Y50         FDCE (Hold_fdce_C_D)         0.105    -0.492    iSeg7/seg_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 iSeg7/seg_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iSeg7/seg_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.384ns (70.378%)  route 0.162ns (29.622%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.293ns
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    -0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.590    -0.860    iSeg7/clk0
    SLICE_X84Y49         FDCE                                         r  iSeg7/seg_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.719 r  iSeg7/seg_cnt_reg[7]/Q
                         net (fo=1, routed)           0.161    -0.558    iSeg7/seg_cnt_reg_n_1_[7]
    SLICE_X84Y49         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  iSeg7/seg_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.513    iSeg7/seg_cnt[4]_i_2_n_1
    SLICE_X84Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.398 r  iSeg7/seg_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.398    iSeg7/seg_cnt_reg[4]_i_1_n_1
    SLICE_X84Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.359 r  iSeg7/seg_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.359    iSeg7/seg_cnt_reg[8]_i_1_n_1
    SLICE_X84Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.044    -0.315 r  iSeg7/seg_cnt_reg[12]_i_1/CO[1]
                         net (fo=1, routed)           0.000    -0.315    iSeg7/seg_cnt_reg[12]_i_1_n_3
    SLICE_X84Y51         FDCE                                         r  iSeg7/seg_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.853    -1.293    iSeg7/clk0
    SLICE_X84Y51         FDCE                                         r  iSeg7/seg_cnt_reg[13]/C
                         clock pessimism              0.696    -0.597    
    SLICE_X84Y51         FDCE (Hold_fdce_C_D)         0.100    -0.497    iSeg7/seg_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 iSeg7/seg_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iSeg7/seg_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.391ns (70.753%)  route 0.162ns (29.247%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.293ns
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    -0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.590    -0.860    iSeg7/clk0
    SLICE_X84Y49         FDCE                                         r  iSeg7/seg_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.719 r  iSeg7/seg_cnt_reg[7]/Q
                         net (fo=1, routed)           0.161    -0.558    iSeg7/seg_cnt_reg_n_1_[7]
    SLICE_X84Y49         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  iSeg7/seg_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.513    iSeg7/seg_cnt[4]_i_2_n_1
    SLICE_X84Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.398 r  iSeg7/seg_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.398    iSeg7/seg_cnt_reg[4]_i_1_n_1
    SLICE_X84Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.308 r  iSeg7/seg_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.308    iSeg7/seg_cnt_reg[8]_i_1_n_5
    SLICE_X84Y50         FDCE                                         r  iSeg7/seg_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.853    -1.293    iSeg7/clk0
    SLICE_X84Y50         FDCE                                         r  iSeg7/seg_cnt_reg[11]/C
                         clock pessimism              0.696    -0.597    
    SLICE_X84Y50         FDCE (Hold_fdce_C_D)         0.105    -0.492    iSeg7/seg_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 iSeg7/seg_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iSeg7/seg_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.391ns (70.753%)  route 0.162ns (29.247%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.293ns
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    -0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.590    -0.860    iSeg7/clk0
    SLICE_X84Y49         FDCE                                         r  iSeg7/seg_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.719 r  iSeg7/seg_cnt_reg[7]/Q
                         net (fo=1, routed)           0.161    -0.558    iSeg7/seg_cnt_reg_n_1_[7]
    SLICE_X84Y49         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  iSeg7/seg_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.513    iSeg7/seg_cnt[4]_i_2_n_1
    SLICE_X84Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.398 r  iSeg7/seg_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.398    iSeg7/seg_cnt_reg[4]_i_1_n_1
    SLICE_X84Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.308 r  iSeg7/seg_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.308    iSeg7/seg_cnt_reg[8]_i_1_n_7
    SLICE_X84Y50         FDCE                                         r  iSeg7/seg_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.853    -1.293    iSeg7/clk0
    SLICE_X84Y50         FDCE                                         r  iSeg7/seg_cnt_reg[9]/C
                         clock pessimism              0.696    -0.597    
    SLICE_X84Y50         FDCE (Hold_fdce_C_D)         0.105    -0.492    iSeg7/seg_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 iSeg7/seg_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iSeg7/seg_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.394ns (70.911%)  route 0.162ns (29.089%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.293ns
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    -0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.590    -0.860    iSeg7/clk0
    SLICE_X84Y49         FDCE                                         r  iSeg7/seg_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.719 r  iSeg7/seg_cnt_reg[7]/Q
                         net (fo=1, routed)           0.161    -0.558    iSeg7/seg_cnt_reg_n_1_[7]
    SLICE_X84Y49         LUT2 (Prop_lut2_I0_O)        0.045    -0.513 r  iSeg7/seg_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.513    iSeg7/seg_cnt[4]_i_2_n_1
    SLICE_X84Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.398 r  iSeg7/seg_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.398    iSeg7/seg_cnt_reg[4]_i_1_n_1
    SLICE_X84Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.359 r  iSeg7/seg_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.359    iSeg7/seg_cnt_reg[8]_i_1_n_1
    SLICE_X84Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.305 r  iSeg7/seg_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.305    iSeg7/seg_cnt_reg[12]_i_1_n_8
    SLICE_X84Y51         FDCE                                         r  iSeg7/seg_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.853    -1.293    iSeg7/clk0
    SLICE_X84Y51         FDCE                                         r  iSeg7/seg_cnt_reg[12]/C
                         clock pessimism              0.696    -0.597    
    SLICE_X84Y51         FDCE (Hold_fdce_C_D)         0.105    -0.492    iSeg7/seg_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 iUART/utx/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iUART/utx/FSM_onehot_state_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.687%)  route 0.132ns (48.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.294ns
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.583    -0.867    iUART/utx/clk0
    SLICE_X84Y53         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y53         FDCE (Prop_fdce_C_Q)         0.141    -0.726 r  iUART/utx/FSM_onehot_state_reg[6]/Q
                         net (fo=2, routed)           0.132    -0.594    iUART/utx/FSM_onehot_state_reg_n_1_[6]
    SLICE_X84Y53         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.852    -1.294    iUART/utx/clk0
    SLICE_X84Y53         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[7]/C
                         clock pessimism              0.427    -0.867    
    SLICE_X84Y53         FDCE (Hold_fdce_C_D)         0.075    -0.792    iUART/utx/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                          0.792    
                         arrival time                          -0.594    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 iUART/urx/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iUART/urx/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.305ns
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.573    -0.877    iUART/urx/clk0
    SLICE_X87Y71         FDCE                                         r  iUART/urx/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y71         FDCE (Prop_fdce_C_Q)         0.141    -0.736 r  iUART/urx/FSM_onehot_state_reg[3]/Q
                         net (fo=1, routed)           0.104    -0.632    iUART/urx/FSM_onehot_state_reg_n_1_[3]
    SLICE_X87Y71         FDCE                                         r  iUART/urx/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.841    -1.305    iUART/urx/clk0
    SLICE_X87Y71         FDCE                                         r  iUART/urx/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.428    -0.877    
    SLICE_X87Y71         FDCE (Hold_fdce_C_D)         0.047    -0.830    iUART/urx/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.830    
                         arrival time                          -0.632    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 iUART/utx/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iUART/utx/FSM_onehot_state_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.294ns
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.583    -0.867    iUART/utx/clk0
    SLICE_X85Y54         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y54         FDCE (Prop_fdce_C_Q)         0.141    -0.726 r  iUART/utx/FSM_onehot_state_reg[9]/Q
                         net (fo=2, routed)           0.128    -0.598    iUART/utx/FSM_onehot_state_reg_n_1_[9]
    SLICE_X85Y54         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.852    -1.294    iUART/utx/clk0
    SLICE_X85Y54         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[10]/C
                         clock pessimism              0.427    -0.867    
    SLICE_X85Y54         FDCE (Hold_fdce_C_D)         0.070    -0.797    iUART/utx/FSM_onehot_state_reg[10]
  -------------------------------------------------------------------
                         required time                          0.797    
                         arrival time                          -0.598    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk0_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { iPLL/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   iPLL/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X81Y59     iCPU/pc_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X66Y59     iCPU/pc_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X66Y59     iCPU/pc_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X66Y59     iCPU/pc_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X66Y60     iCPU/pc_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X66Y60     iCPU/pc_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X66Y60     iCPU/pc_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X66Y60     iCPU/pc_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X81Y59     iCPU/pc_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X81Y59     iCPU/pc_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X66Y59     iCPU/pc_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X66Y59     iCPU/pc_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X66Y59     iCPU/pc_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X66Y59     iCPU/pc_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X66Y59     iCPU/pc_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X66Y59     iCPU/pc_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X66Y60     iCPU/pc_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X66Y60     iCPU/pc_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X81Y59     iCPU/pc_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X81Y59     iCPU/pc_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X66Y59     iCPU/pc_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X66Y59     iCPU/pc_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X66Y59     iCPU/pc_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X66Y59     iCPU/pc_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X66Y59     iCPU/pc_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X66Y59     iCPU/pc_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X66Y60     iCPU/pc_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X66Y60     iCPU/pc_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk180_clk_wiz_0
  To Clock:  clk180_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       97.424ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk180_clk_wiz_0
Waveform(ns):       { 50.000 100.000 }
Period(ns):         100.000
Sources:            { iPLL/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X3Y11     iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X3Y12     iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period  n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y18   iPLL/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clk90_clk_wiz_0
  To Clock:  clk90_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       97.424ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk90_clk_wiz_0
Waveform(ns):       { 25.000 75.000 }
Period(ns):         100.000
Sources:            { iPLL/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X3Y11     iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X3Y12     iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period  n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17   iPLL/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iPLL/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y19   iPLL/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk180_clk_wiz_0
  To Clock:  clk0_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       41.002ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       50.555ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.002ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x30_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        8.283ns  (logic 2.826ns (34.117%)  route 5.457ns (65.883%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.015ns = ( 96.985 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.414ns = ( 47.586 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.753    47.586    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    50.040 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=4, routed)           1.103    51.143    iDec/doutb[4]
    SLICE_X61Y60         LUT6 (Prop_lut6_I0_O)        0.124    51.267 f  iDec/x1[31]_i_9/O
                         net (fo=16, routed)          1.119    52.386    iDec/x1[31]_i_9_n_1
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.124    52.510 r  iDec/x1[17]_i_2/O
                         net (fo=1, routed)           0.452    52.962    iDec/x1[17]_i_2_n_1
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.124    53.086 r  iDec/x1[17]_i_1/O
                         net (fo=31, routed)          2.784    55.870    iCPU/regfile_inst/x31_reg[31]_0[9]
    SLICE_X83Y69         FDRE                                         r  iCPU/regfile_inst/x30_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.535    96.985    iCPU/regfile_inst/clk0
    SLICE_X83Y69         FDRE                                         r  iCPU/regfile_inst/x30_reg[17]/C
                         clock pessimism              0.178    97.164    
                         clock uncertainty           -0.225    96.939    
    SLICE_X83Y69         FDRE (Setup_fdre_C_D)       -0.067    96.872    iCPU/regfile_inst/x30_reg[17]
  -------------------------------------------------------------------
                         required time                         96.872    
                         arrival time                         -55.870    
  -------------------------------------------------------------------
                         slack                                 41.002    

Slack (MET) :             41.023ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x16_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        8.283ns  (logic 2.826ns (34.117%)  route 5.457ns (65.883%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.016ns = ( 96.984 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.414ns = ( 47.586 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.753    47.586    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    50.040 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=4, routed)           1.103    51.143    iDec/doutb[4]
    SLICE_X61Y60         LUT6 (Prop_lut6_I0_O)        0.124    51.267 f  iDec/x1[31]_i_9/O
                         net (fo=16, routed)          1.119    52.386    iDec/x1[31]_i_9_n_1
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.124    52.510 r  iDec/x1[17]_i_2/O
                         net (fo=1, routed)           0.452    52.962    iDec/x1[17]_i_2_n_1
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.124    53.086 r  iDec/x1[17]_i_1/O
                         net (fo=31, routed)          2.784    55.870    iCPU/regfile_inst/x31_reg[31]_0[9]
    SLICE_X82Y71         FDRE                                         r  iCPU/regfile_inst/x16_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.534    96.984    iCPU/regfile_inst/clk0
    SLICE_X82Y71         FDRE                                         r  iCPU/regfile_inst/x16_reg[17]/C
                         clock pessimism              0.178    97.163    
                         clock uncertainty           -0.225    96.938    
    SLICE_X82Y71         FDRE (Setup_fdre_C_D)       -0.045    96.893    iCPU/regfile_inst/x16_reg[17]
  -------------------------------------------------------------------
                         required time                         96.893    
                         arrival time                         -55.870    
  -------------------------------------------------------------------
                         slack                                 41.023    

Slack (MET) :             41.081ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x26_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        8.258ns  (logic 2.826ns (34.222%)  route 5.432ns (65.778%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.962ns = ( 97.038 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.414ns = ( 47.586 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.753    47.586    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    50.040 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=4, routed)           1.103    51.143    iDec/doutb[4]
    SLICE_X61Y60         LUT6 (Prop_lut6_I0_O)        0.124    51.267 f  iDec/x1[31]_i_9/O
                         net (fo=16, routed)          0.844    52.111    iDec/x1[31]_i_9_n_1
    SLICE_X62Y61         LUT5 (Prop_lut5_I2_O)        0.124    52.235 r  iDec/x1[20]_i_2/O
                         net (fo=1, routed)           0.423    52.658    iDec/x1[20]_i_2_n_1
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.124    52.782 r  iDec/x1[20]_i_1/O
                         net (fo=31, routed)          3.062    55.844    iCPU/regfile_inst/x31_reg[31]_0[12]
    SLICE_X91Y74         FDRE                                         r  iCPU/regfile_inst/x26_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.588    97.038    iCPU/regfile_inst/clk0
    SLICE_X91Y74         FDRE                                         r  iCPU/regfile_inst/x26_reg[20]/C
                         clock pessimism              0.178    97.217    
                         clock uncertainty           -0.225    96.992    
    SLICE_X91Y74         FDRE (Setup_fdre_C_D)       -0.067    96.925    iCPU/regfile_inst/x26_reg[20]
  -------------------------------------------------------------------
                         required time                         96.925    
                         arrival time                         -55.844    
  -------------------------------------------------------------------
                         slack                                 41.081    

Slack (MET) :             41.115ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x30_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        8.262ns  (logic 2.826ns (34.205%)  route 5.436ns (65.795%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.960ns = ( 97.040 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.414ns = ( 47.586 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.753    47.586    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    50.040 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=4, routed)           1.103    51.143    iDec/doutb[4]
    SLICE_X61Y60         LUT6 (Prop_lut6_I0_O)        0.124    51.267 f  iDec/x1[31]_i_9/O
                         net (fo=16, routed)          0.844    52.111    iDec/x1[31]_i_9_n_1
    SLICE_X62Y61         LUT5 (Prop_lut5_I2_O)        0.124    52.235 r  iDec/x1[20]_i_2/O
                         net (fo=1, routed)           0.423    52.658    iDec/x1[20]_i_2_n_1
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.124    52.782 r  iDec/x1[20]_i_1/O
                         net (fo=31, routed)          3.066    55.848    iCPU/regfile_inst/x31_reg[31]_0[12]
    SLICE_X90Y73         FDRE                                         r  iCPU/regfile_inst/x30_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.590    97.040    iCPU/regfile_inst/clk0
    SLICE_X90Y73         FDRE                                         r  iCPU/regfile_inst/x30_reg[20]/C
                         clock pessimism              0.178    97.219    
                         clock uncertainty           -0.225    96.994    
    SLICE_X90Y73         FDRE (Setup_fdre_C_D)       -0.031    96.963    iCPU/regfile_inst/x30_reg[20]
  -------------------------------------------------------------------
                         required time                         96.963    
                         arrival time                         -55.848    
  -------------------------------------------------------------------
                         slack                                 41.115    

Slack (MET) :             41.117ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x24_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        8.258ns  (logic 2.826ns (34.222%)  route 5.432ns (65.778%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.962ns = ( 97.038 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.414ns = ( 47.586 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.753    47.586    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    50.040 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=4, routed)           1.103    51.143    iDec/doutb[4]
    SLICE_X61Y60         LUT6 (Prop_lut6_I0_O)        0.124    51.267 f  iDec/x1[31]_i_9/O
                         net (fo=16, routed)          0.844    52.111    iDec/x1[31]_i_9_n_1
    SLICE_X62Y61         LUT5 (Prop_lut5_I2_O)        0.124    52.235 r  iDec/x1[20]_i_2/O
                         net (fo=1, routed)           0.423    52.658    iDec/x1[20]_i_2_n_1
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.124    52.782 r  iDec/x1[20]_i_1/O
                         net (fo=31, routed)          3.062    55.844    iCPU/regfile_inst/x31_reg[31]_0[12]
    SLICE_X90Y74         FDRE                                         r  iCPU/regfile_inst/x24_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.588    97.038    iCPU/regfile_inst/clk0
    SLICE_X90Y74         FDRE                                         r  iCPU/regfile_inst/x24_reg[20]/C
                         clock pessimism              0.178    97.217    
                         clock uncertainty           -0.225    96.992    
    SLICE_X90Y74         FDRE (Setup_fdre_C_D)       -0.031    96.961    iCPU/regfile_inst/x24_reg[20]
  -------------------------------------------------------------------
                         required time                         96.961    
                         arrival time                         -55.844    
  -------------------------------------------------------------------
                         slack                                 41.117    

Slack (MET) :             41.228ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x18_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        8.114ns  (logic 2.826ns (34.831%)  route 5.288ns (65.169%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.959ns = ( 97.041 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.414ns = ( 47.586 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.753    47.586    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    50.040 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=4, routed)           1.103    51.143    iDec/doutb[4]
    SLICE_X61Y60         LUT6 (Prop_lut6_I0_O)        0.124    51.267 f  iDec/x1[31]_i_9/O
                         net (fo=16, routed)          0.844    52.111    iDec/x1[31]_i_9_n_1
    SLICE_X62Y61         LUT5 (Prop_lut5_I2_O)        0.124    52.235 r  iDec/x1[20]_i_2/O
                         net (fo=1, routed)           0.423    52.658    iDec/x1[20]_i_2_n_1
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.124    52.782 r  iDec/x1[20]_i_1/O
                         net (fo=31, routed)          2.918    55.700    iCPU/regfile_inst/x31_reg[31]_0[12]
    SLICE_X93Y73         FDRE                                         r  iCPU/regfile_inst/x18_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.591    97.041    iCPU/regfile_inst/clk0
    SLICE_X93Y73         FDRE                                         r  iCPU/regfile_inst/x18_reg[20]/C
                         clock pessimism              0.178    97.220    
                         clock uncertainty           -0.225    96.995    
    SLICE_X93Y73         FDRE (Setup_fdre_C_D)       -0.067    96.928    iCPU/regfile_inst/x18_reg[20]
  -------------------------------------------------------------------
                         required time                         96.928    
                         arrival time                         -55.700    
  -------------------------------------------------------------------
                         slack                                 41.228    

Slack (MET) :             41.232ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x29_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        8.108ns  (logic 2.826ns (34.854%)  route 5.282ns (65.146%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.960ns = ( 97.040 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.414ns = ( 47.586 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.753    47.586    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    50.040 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=4, routed)           1.103    51.143    iDec/doutb[4]
    SLICE_X61Y60         LUT6 (Prop_lut6_I0_O)        0.124    51.267 f  iDec/x1[31]_i_9/O
                         net (fo=16, routed)          0.844    52.111    iDec/x1[31]_i_9_n_1
    SLICE_X62Y61         LUT5 (Prop_lut5_I2_O)        0.124    52.235 r  iDec/x1[20]_i_2/O
                         net (fo=1, routed)           0.423    52.658    iDec/x1[20]_i_2_n_1
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.124    52.782 r  iDec/x1[20]_i_1/O
                         net (fo=31, routed)          2.912    55.695    iCPU/regfile_inst/x31_reg[31]_0[12]
    SLICE_X91Y73         FDRE                                         r  iCPU/regfile_inst/x29_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.590    97.040    iCPU/regfile_inst/clk0
    SLICE_X91Y73         FDRE                                         r  iCPU/regfile_inst/x29_reg[20]/C
                         clock pessimism              0.178    97.219    
                         clock uncertainty           -0.225    96.994    
    SLICE_X91Y73         FDRE (Setup_fdre_C_D)       -0.067    96.927    iCPU/regfile_inst/x29_reg[20]
  -------------------------------------------------------------------
                         required time                         96.927    
                         arrival time                         -55.695    
  -------------------------------------------------------------------
                         slack                                 41.232    

Slack (MET) :             41.242ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x28_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        8.108ns  (logic 2.826ns (34.854%)  route 5.282ns (65.146%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.959ns = ( 97.041 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.414ns = ( 47.586 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.753    47.586    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    50.040 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=4, routed)           1.103    51.143    iDec/doutb[4]
    SLICE_X61Y60         LUT6 (Prop_lut6_I0_O)        0.124    51.267 f  iDec/x1[31]_i_9/O
                         net (fo=16, routed)          0.844    52.111    iDec/x1[31]_i_9_n_1
    SLICE_X62Y61         LUT5 (Prop_lut5_I2_O)        0.124    52.235 r  iDec/x1[20]_i_2/O
                         net (fo=1, routed)           0.423    52.658    iDec/x1[20]_i_2_n_1
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.124    52.782 r  iDec/x1[20]_i_1/O
                         net (fo=31, routed)          2.912    55.695    iCPU/regfile_inst/x31_reg[31]_0[12]
    SLICE_X91Y72         FDRE                                         r  iCPU/regfile_inst/x28_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.591    97.041    iCPU/regfile_inst/clk0
    SLICE_X91Y72         FDRE                                         r  iCPU/regfile_inst/x28_reg[20]/C
                         clock pessimism              0.178    97.220    
                         clock uncertainty           -0.225    96.995    
    SLICE_X91Y72         FDRE (Setup_fdre_C_D)       -0.058    96.937    iCPU/regfile_inst/x28_reg[20]
  -------------------------------------------------------------------
                         required time                         96.937    
                         arrival time                         -55.695    
  -------------------------------------------------------------------
                         slack                                 41.242    

Slack (MET) :             41.261ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x27_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        8.102ns  (logic 2.826ns (34.879%)  route 5.276ns (65.121%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.959ns = ( 97.041 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.414ns = ( 47.586 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.753    47.586    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    50.040 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=4, routed)           1.103    51.143    iDec/doutb[4]
    SLICE_X61Y60         LUT6 (Prop_lut6_I0_O)        0.124    51.267 f  iDec/x1[31]_i_9/O
                         net (fo=16, routed)          0.844    52.111    iDec/x1[31]_i_9_n_1
    SLICE_X62Y61         LUT5 (Prop_lut5_I2_O)        0.124    52.235 r  iDec/x1[20]_i_2/O
                         net (fo=1, routed)           0.423    52.658    iDec/x1[20]_i_2_n_1
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.124    52.782 r  iDec/x1[20]_i_1/O
                         net (fo=31, routed)          2.906    55.689    iCPU/regfile_inst/x31_reg[31]_0[12]
    SLICE_X90Y72         FDRE                                         r  iCPU/regfile_inst/x27_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.591    97.041    iCPU/regfile_inst/clk0
    SLICE_X90Y72         FDRE                                         r  iCPU/regfile_inst/x27_reg[20]/C
                         clock pessimism              0.178    97.220    
                         clock uncertainty           -0.225    96.995    
    SLICE_X90Y72         FDRE (Setup_fdre_C_D)       -0.045    96.950    iCPU/regfile_inst/x27_reg[20]
  -------------------------------------------------------------------
                         required time                         96.950    
                         arrival time                         -55.689    
  -------------------------------------------------------------------
                         slack                                 41.261    

Slack (MET) :             41.264ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x25_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        8.114ns  (logic 2.826ns (34.831%)  route 5.288ns (65.169%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.959ns = ( 97.041 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.414ns = ( 47.586 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.753    47.586    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    50.040 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=4, routed)           1.103    51.143    iDec/doutb[4]
    SLICE_X61Y60         LUT6 (Prop_lut6_I0_O)        0.124    51.267 f  iDec/x1[31]_i_9/O
                         net (fo=16, routed)          0.844    52.111    iDec/x1[31]_i_9_n_1
    SLICE_X62Y61         LUT5 (Prop_lut5_I2_O)        0.124    52.235 r  iDec/x1[20]_i_2/O
                         net (fo=1, routed)           0.423    52.658    iDec/x1[20]_i_2_n_1
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.124    52.782 r  iDec/x1[20]_i_1/O
                         net (fo=31, routed)          2.918    55.700    iCPU/regfile_inst/x31_reg[31]_0[12]
    SLICE_X92Y73         FDRE                                         r  iCPU/regfile_inst/x25_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.591    97.041    iCPU/regfile_inst/clk0
    SLICE_X92Y73         FDRE                                         r  iCPU/regfile_inst/x25_reg[20]/C
                         clock pessimism              0.178    97.220    
                         clock uncertainty           -0.225    96.995    
    SLICE_X92Y73         FDRE (Setup_fdre_C_D)       -0.031    96.964    iCPU/regfile_inst/x25_reg[20]
  -------------------------------------------------------------------
                         required time                         96.964    
                         arrival time                         -55.700    
  -------------------------------------------------------------------
                         slack                                 41.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             50.555ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x24_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.136ns  (logic 0.675ns (59.431%)  route 0.461ns (40.570%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.303ns
    Source Clock Delay      (SCD):    -0.834ns = ( 49.166 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.616    49.166    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.585    49.751 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           0.264    50.015    iDec/doutb[18]
    SLICE_X60Y63         LUT5 (Prop_lut5_I1_O)        0.045    50.060 r  iDec/x1[21]_i_2/O
                         net (fo=1, routed)           0.059    50.119    iDec/x1[21]_i_2_n_1
    SLICE_X60Y63         LUT6 (Prop_lut6_I0_O)        0.045    50.164 r  iDec/x1[21]_i_1/O
                         net (fo=31, routed)          0.138    50.302    iCPU/regfile_inst/x31_reg[31]_0[13]
    SLICE_X60Y64         FDRE                                         r  iCPU/regfile_inst/x24_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.843    -1.303    iCPU/regfile_inst/clk0
    SLICE_X60Y64         FDRE                                         r  iCPU/regfile_inst/x24_reg[21]/C
                         clock pessimism              0.755    -0.548    
                         clock uncertainty            0.225    -0.323    
    SLICE_X60Y64         FDRE (Hold_fdre_C_D)         0.070    -0.253    iCPU/regfile_inst/x24_reg[21]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          50.302    
  -------------------------------------------------------------------
                         slack                                 50.555    

Slack (MET) :             50.597ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.180ns  (logic 0.630ns (53.397%)  route 0.550ns (46.603%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.298ns
    Source Clock Delay      (SCD):    -0.832ns = ( 49.168 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.618    49.168    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.585    49.753 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           0.416    50.169    iCPU/regfile_inst/doutb[0]
    SLICE_X60Y55         LUT6 (Prop_lut6_I0_O)        0.045    50.214 r  iCPU/regfile_inst/x1[4]_i_1/O
                         net (fo=31, routed)          0.134    50.348    iCPU/regfile_inst/rd_data[4]
    SLICE_X60Y55         FDRE                                         r  iCPU/regfile_inst/x3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.848    -1.298    iCPU/regfile_inst/clk0
    SLICE_X60Y55         FDRE                                         r  iCPU/regfile_inst/x3_reg[4]/C
                         clock pessimism              0.755    -0.543    
                         clock uncertainty            0.225    -0.318    
    SLICE_X60Y55         FDRE (Hold_fdre_C_D)         0.070    -0.248    iCPU/regfile_inst/x3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          50.348    
  -------------------------------------------------------------------
                         slack                                 50.597    

Slack (MET) :             50.598ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.179ns  (logic 0.630ns (53.438%)  route 0.549ns (46.562%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.300ns
    Source Clock Delay      (SCD):    -0.832ns = ( 49.168 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.618    49.168    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.585    49.753 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           0.358    50.111    iCPU/regfile_inst/doutb[2]
    SLICE_X62Y58         LUT6 (Prop_lut6_I0_O)        0.045    50.156 r  iCPU/regfile_inst/x1[6]_i_1/O
                         net (fo=31, routed)          0.191    50.347    iCPU/regfile_inst/rd_data[6]
    SLICE_X60Y60         FDRE                                         r  iCPU/regfile_inst/x2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.846    -1.300    iCPU/regfile_inst/clk0
    SLICE_X60Y60         FDRE                                         r  iCPU/regfile_inst/x2_reg[6]/C
                         clock pessimism              0.755    -0.545    
                         clock uncertainty            0.225    -0.320    
    SLICE_X60Y60         FDRE (Hold_fdre_C_D)         0.070    -0.250    iCPU/regfile_inst/x2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          50.347    
  -------------------------------------------------------------------
                         slack                                 50.598    

Slack (MET) :             50.599ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x5_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.177ns  (logic 0.675ns (57.329%)  route 0.502ns (42.671%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.305ns
    Source Clock Delay      (SCD):    -0.834ns = ( 49.166 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.616    49.166    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.585    49.751 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           0.264    50.015    iDec/doutb[18]
    SLICE_X60Y63         LUT5 (Prop_lut5_I1_O)        0.045    50.060 r  iDec/x1[21]_i_2/O
                         net (fo=1, routed)           0.059    50.119    iDec/x1[21]_i_2_n_1
    SLICE_X60Y63         LUT6 (Prop_lut6_I0_O)        0.045    50.164 r  iDec/x1[21]_i_1/O
                         net (fo=31, routed)          0.180    50.344    iCPU/regfile_inst/x31_reg[31]_0[13]
    SLICE_X63Y66         FDRE                                         r  iCPU/regfile_inst/x5_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.841    -1.305    iCPU/regfile_inst/clk0
    SLICE_X63Y66         FDRE                                         r  iCPU/regfile_inst/x5_reg[21]/C
                         clock pessimism              0.755    -0.550    
                         clock uncertainty            0.225    -0.325    
    SLICE_X63Y66         FDRE (Hold_fdre_C_D)         0.070    -0.255    iCPU/regfile_inst/x5_reg[21]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          50.344    
  -------------------------------------------------------------------
                         slack                                 50.599    

Slack (MET) :             50.603ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x16_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.185ns  (logic 0.675ns (56.944%)  route 0.510ns (43.057%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.299ns
    Source Clock Delay      (SCD):    -0.832ns = ( 49.168 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.618    49.168    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.585    49.753 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=4, routed)           0.322    50.075    iDec/doutb[4]
    SLICE_X61Y58         LUT6 (Prop_lut6_I5_O)        0.045    50.120 r  iDec/x1[11]_i_2/O
                         net (fo=7, routed)           0.072    50.192    iDec/x1[11]_i_2_n_1
    SLICE_X61Y58         LUT6 (Prop_lut6_I0_O)        0.045    50.237 r  iDec/x1[9]_i_1/O
                         net (fo=31, routed)          0.117    50.354    iCPU/regfile_inst/x31_reg[31]_0[1]
    SLICE_X60Y58         FDRE                                         r  iCPU/regfile_inst/x16_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.847    -1.299    iCPU/regfile_inst/clk0
    SLICE_X60Y58         FDRE                                         r  iCPU/regfile_inst/x16_reg[9]/C
                         clock pessimism              0.755    -0.544    
                         clock uncertainty            0.225    -0.319    
    SLICE_X60Y58         FDRE (Hold_fdre_C_D)         0.070    -0.249    iCPU/regfile_inst/x16_reg[9]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          50.354    
  -------------------------------------------------------------------
                         slack                                 50.603    

Slack (MET) :             50.608ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x9_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.178ns  (logic 0.630ns (53.480%)  route 0.548ns (46.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.300ns
    Source Clock Delay      (SCD):    -0.832ns = ( 49.168 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.618    49.168    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.585    49.753 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           0.358    50.111    iCPU/regfile_inst/doutb[2]
    SLICE_X62Y58         LUT6 (Prop_lut6_I0_O)        0.045    50.156 r  iCPU/regfile_inst/x1[6]_i_1/O
                         net (fo=31, routed)          0.190    50.346    iCPU/regfile_inst/rd_data[6]
    SLICE_X62Y61         FDRE                                         r  iCPU/regfile_inst/x9_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.846    -1.300    iCPU/regfile_inst/clk0
    SLICE_X62Y61         FDRE                                         r  iCPU/regfile_inst/x9_reg[6]/C
                         clock pessimism              0.755    -0.545    
                         clock uncertainty            0.225    -0.320    
    SLICE_X62Y61         FDRE (Hold_fdre_C_D)         0.059    -0.261    iCPU/regfile_inst/x9_reg[6]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          50.346    
  -------------------------------------------------------------------
                         slack                                 50.608    

Slack (MET) :             50.664ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x9_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.239ns  (logic 0.630ns (50.842%)  route 0.609ns (49.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.299ns
    Source Clock Delay      (SCD):    -0.832ns = ( 49.168 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.618    49.168    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.585    49.753 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           0.416    50.169    iCPU/regfile_inst/doutb[0]
    SLICE_X60Y55         LUT6 (Prop_lut6_I0_O)        0.045    50.214 r  iCPU/regfile_inst/x1[4]_i_1/O
                         net (fo=31, routed)          0.193    50.407    iCPU/regfile_inst/rd_data[4]
    SLICE_X58Y53         FDRE                                         r  iCPU/regfile_inst/x9_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.847    -1.299    iCPU/regfile_inst/clk0
    SLICE_X58Y53         FDRE                                         r  iCPU/regfile_inst/x9_reg[4]/C
                         clock pessimism              0.755    -0.544    
                         clock uncertainty            0.225    -0.319    
    SLICE_X58Y53         FDRE (Hold_fdre_C_D)         0.063    -0.256    iCPU/regfile_inst/x9_reg[4]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          50.407    
  -------------------------------------------------------------------
                         slack                                 50.664    

Slack (MET) :             50.673ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x12_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.259ns  (logic 0.630ns (50.034%)  route 0.629ns (49.966%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.300ns
    Source Clock Delay      (SCD):    -0.832ns = ( 49.168 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.618    49.168    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.585    49.753 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=4, routed)           0.493    50.246    iCPU/regfile_inst/doutb[3]
    SLICE_X61Y58         LUT6 (Prop_lut6_I0_O)        0.045    50.291 r  iCPU/regfile_inst/x1[7]_i_1/O
                         net (fo=31, routed)          0.136    50.427    iCPU/regfile_inst/rd_data[7]
    SLICE_X59Y59         FDRE                                         r  iCPU/regfile_inst/x12_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.846    -1.300    iCPU/regfile_inst/clk0
    SLICE_X59Y59         FDRE                                         r  iCPU/regfile_inst/x12_reg[7]/C
                         clock pessimism              0.755    -0.545    
                         clock uncertainty            0.225    -0.320    
    SLICE_X59Y59         FDRE (Hold_fdre_C_D)         0.075    -0.245    iCPU/regfile_inst/x12_reg[7]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          50.427    
  -------------------------------------------------------------------
                         slack                                 50.673    

Slack (MET) :             50.676ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x31_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.258ns  (logic 0.675ns (53.652%)  route 0.583ns (46.348%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.299ns
    Source Clock Delay      (SCD):    -0.832ns = ( 49.168 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.618    49.168    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.585    49.753 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=4, routed)           0.322    50.075    iDec/doutb[4]
    SLICE_X61Y58         LUT6 (Prop_lut6_I5_O)        0.045    50.120 r  iDec/x1[11]_i_2/O
                         net (fo=7, routed)           0.072    50.192    iDec/x1[11]_i_2_n_1
    SLICE_X61Y58         LUT6 (Prop_lut6_I0_O)        0.045    50.237 r  iDec/x1[9]_i_1/O
                         net (fo=31, routed)          0.189    50.426    iCPU/regfile_inst/x31_reg[31]_0[1]
    SLICE_X61Y57         FDRE                                         r  iCPU/regfile_inst/x31_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.847    -1.299    iCPU/regfile_inst/clk0
    SLICE_X61Y57         FDRE                                         r  iCPU/regfile_inst/x31_reg[9]/C
                         clock pessimism              0.755    -0.544    
                         clock uncertainty            0.225    -0.319    
    SLICE_X61Y57         FDRE (Hold_fdre_C_D)         0.070    -0.249    iCPU/regfile_inst/x31_reg[9]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          50.426    
  -------------------------------------------------------------------
                         slack                                 50.676    

Slack (MET) :             50.679ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x18_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.257ns  (logic 0.675ns (53.703%)  route 0.582ns (46.298%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.299ns
    Source Clock Delay      (SCD):    -0.832ns = ( 49.168 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.618    49.168    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.585    49.753 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=4, routed)           0.322    50.075    iDec/doutb[4]
    SLICE_X61Y58         LUT6 (Prop_lut6_I5_O)        0.045    50.120 r  iDec/x1[11]_i_2/O
                         net (fo=7, routed)           0.072    50.192    iDec/x1[11]_i_2_n_1
    SLICE_X61Y58         LUT6 (Prop_lut6_I0_O)        0.045    50.237 r  iDec/x1[9]_i_1/O
                         net (fo=31, routed)          0.188    50.425    iCPU/regfile_inst/x31_reg[31]_0[1]
    SLICE_X61Y58         FDRE                                         r  iCPU/regfile_inst/x18_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.847    -1.299    iCPU/regfile_inst/clk0
    SLICE_X61Y58         FDRE                                         r  iCPU/regfile_inst/x18_reg[9]/C
                         clock pessimism              0.755    -0.544    
                         clock uncertainty            0.225    -0.319    
    SLICE_X61Y58         FDRE (Hold_fdre_C_D)         0.066    -0.253    iCPU/regfile_inst/x18_reg[9]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          50.425    
  -------------------------------------------------------------------
                         slack                                 50.679    





---------------------------------------------------------------------------------------------------
From Clock:  clk90_clk_wiz_0
  To Clock:  clk0_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       46.399ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       25.494ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.399ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x30_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        27.887ns  (logic 6.514ns (23.359%)  route 21.373ns (76.641%))
  Logic Levels:           17  (LDCE=1 LUT2=3 LUT3=1 LUT5=1 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.015ns = ( 96.985 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 22.585 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.752    22.585    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    25.039 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=16, routed)          1.867    26.906    iCPU/regfile_inst/douta[1]
    SLICE_X81Y57         LUT2 (Prop_lut2_I0_O)        0.152    27.058 f  iCPU/regfile_inst/x1[31]_i_7/O
                         net (fo=15, routed)          0.808    27.866    iCPU/inst0/iMEM_i_72
    SLICE_X66Y56         LUT6 (Prop_lut6_I2_O)        0.326    28.192 r  iCPU/inst0/iMEM_i_189/O
                         net (fo=66, routed)          1.073    29.265    iCPU/regfile_inst/pc_next_reg[31]_i_4_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I2_O)        0.124    29.389 f  iCPU/regfile_inst/iMEM_i_234/O
                         net (fo=92, routed)          1.780    31.169    iCPU/regfile_inst/iMEM_i_234_n_1
    SLICE_X89Y65         LUT2 (Prop_lut2_I0_O)        0.153    31.322 r  iCPU/regfile_inst/pc_next_reg[23]_i_16/O
                         net (fo=4, routed)           1.137    32.460    iCPU/regfile_inst/pc_next_reg[23]_i_16_n_1
    SLICE_X90Y61         LUT6 (Prop_lut6_I3_O)        0.327    32.787 r  iCPU/regfile_inst/pc_next_reg[29]_i_12/O
                         net (fo=4, routed)           1.180    33.966    iCPU/regfile_inst/pc_next_reg[29]_i_12_n_1
    SLICE_X88Y64         LUT6 (Prop_lut6_I1_O)        0.124    34.090 f  iCPU/regfile_inst/pc_next_reg[29]_i_8/O
                         net (fo=2, routed)           0.966    35.056    iCPU/regfile_inst/pc_next_reg[29]_i_8_n_1
    SLICE_X87Y62         LUT3 (Prop_lut3_I0_O)        0.152    35.208 r  iCPU/regfile_inst/pc_next_reg[28]_i_5/O
                         net (fo=1, routed)           1.299    36.508    iCPU/regfile_inst/pc_next_reg[28]_i_5_n_1
    SLICE_X83Y67         LUT6 (Prop_lut6_I0_O)        0.326    36.834 r  iCPU/regfile_inst/pc_next_reg[28]_i_3/O
                         net (fo=1, routed)           0.000    36.834    iCPU/regfile_inst/pc_next_reg[28]_i_3_n_1
    SLICE_X83Y67         MUXF7 (Prop_muxf7_I0_O)      0.212    37.046 r  iCPU/regfile_inst/pc_next_reg[28]_i_2/O
                         net (fo=5, routed)           1.459    38.505    iCPU/regfile_inst/pc_next_reg[28]_i_4_0
    SLICE_X62Y63         LUT5 (Prop_lut5_I4_O)        0.299    38.804 f  iCPU/regfile_inst/cs_mem_reg_i_12/O
                         net (fo=1, routed)           0.990    39.794    iCPU/regfile_inst/cs_mem_reg_i_12_n_1
    SLICE_X67Y63         LUT6 (Prop_lut6_I5_O)        0.124    39.918 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           0.603    40.520    iCPU/regfile_inst/cs_mem_reg_i_12_0
    SLICE_X67Y62         LUT6 (Prop_lut6_I0_O)        0.124    40.644 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.841    41.485    iDec/DataOut[0]_i_3_0
    SLICE_X67Y62         LDCE (SetClr_ldce_CLR_Q)     0.885    42.370 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.670    44.040    iDec/cs_uart
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.152    44.192 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.346    45.538    iDec/cs_uart_reg_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.332    45.870 f  iDec/x1[31]_i_9/O
                         net (fo=16, routed)          1.119    46.989    iDec/x1[31]_i_9_n_1
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.124    47.113 r  iDec/x1[17]_i_2/O
                         net (fo=1, routed)           0.452    47.564    iDec/x1[17]_i_2_n_1
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.124    47.688 r  iDec/x1[17]_i_1/O
                         net (fo=31, routed)          2.784    50.473    iCPU/regfile_inst/x31_reg[31]_0[9]
    SLICE_X83Y69         FDRE                                         r  iCPU/regfile_inst/x30_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.535    96.985    iCPU/regfile_inst/clk0
    SLICE_X83Y69         FDRE                                         r  iCPU/regfile_inst/x30_reg[17]/C
                         clock pessimism              0.178    97.164    
                         clock uncertainty           -0.225    96.939    
    SLICE_X83Y69         FDRE (Setup_fdre_C_D)       -0.067    96.872    iCPU/regfile_inst/x30_reg[17]
  -------------------------------------------------------------------
                         required time                         96.872    
                         arrival time                         -50.473    
  -------------------------------------------------------------------
                         slack                                 46.399    

Slack (MET) :             46.420ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x16_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        27.887ns  (logic 6.514ns (23.359%)  route 21.373ns (76.641%))
  Logic Levels:           17  (LDCE=1 LUT2=3 LUT3=1 LUT5=1 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.016ns = ( 96.984 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 22.585 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.752    22.585    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    25.039 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=16, routed)          1.867    26.906    iCPU/regfile_inst/douta[1]
    SLICE_X81Y57         LUT2 (Prop_lut2_I0_O)        0.152    27.058 f  iCPU/regfile_inst/x1[31]_i_7/O
                         net (fo=15, routed)          0.808    27.866    iCPU/inst0/iMEM_i_72
    SLICE_X66Y56         LUT6 (Prop_lut6_I2_O)        0.326    28.192 r  iCPU/inst0/iMEM_i_189/O
                         net (fo=66, routed)          1.073    29.265    iCPU/regfile_inst/pc_next_reg[31]_i_4_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I2_O)        0.124    29.389 f  iCPU/regfile_inst/iMEM_i_234/O
                         net (fo=92, routed)          1.780    31.169    iCPU/regfile_inst/iMEM_i_234_n_1
    SLICE_X89Y65         LUT2 (Prop_lut2_I0_O)        0.153    31.322 r  iCPU/regfile_inst/pc_next_reg[23]_i_16/O
                         net (fo=4, routed)           1.137    32.460    iCPU/regfile_inst/pc_next_reg[23]_i_16_n_1
    SLICE_X90Y61         LUT6 (Prop_lut6_I3_O)        0.327    32.787 r  iCPU/regfile_inst/pc_next_reg[29]_i_12/O
                         net (fo=4, routed)           1.180    33.966    iCPU/regfile_inst/pc_next_reg[29]_i_12_n_1
    SLICE_X88Y64         LUT6 (Prop_lut6_I1_O)        0.124    34.090 f  iCPU/regfile_inst/pc_next_reg[29]_i_8/O
                         net (fo=2, routed)           0.966    35.056    iCPU/regfile_inst/pc_next_reg[29]_i_8_n_1
    SLICE_X87Y62         LUT3 (Prop_lut3_I0_O)        0.152    35.208 r  iCPU/regfile_inst/pc_next_reg[28]_i_5/O
                         net (fo=1, routed)           1.299    36.508    iCPU/regfile_inst/pc_next_reg[28]_i_5_n_1
    SLICE_X83Y67         LUT6 (Prop_lut6_I0_O)        0.326    36.834 r  iCPU/regfile_inst/pc_next_reg[28]_i_3/O
                         net (fo=1, routed)           0.000    36.834    iCPU/regfile_inst/pc_next_reg[28]_i_3_n_1
    SLICE_X83Y67         MUXF7 (Prop_muxf7_I0_O)      0.212    37.046 r  iCPU/regfile_inst/pc_next_reg[28]_i_2/O
                         net (fo=5, routed)           1.459    38.505    iCPU/regfile_inst/pc_next_reg[28]_i_4_0
    SLICE_X62Y63         LUT5 (Prop_lut5_I4_O)        0.299    38.804 f  iCPU/regfile_inst/cs_mem_reg_i_12/O
                         net (fo=1, routed)           0.990    39.794    iCPU/regfile_inst/cs_mem_reg_i_12_n_1
    SLICE_X67Y63         LUT6 (Prop_lut6_I5_O)        0.124    39.918 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           0.603    40.520    iCPU/regfile_inst/cs_mem_reg_i_12_0
    SLICE_X67Y62         LUT6 (Prop_lut6_I0_O)        0.124    40.644 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.841    41.485    iDec/DataOut[0]_i_3_0
    SLICE_X67Y62         LDCE (SetClr_ldce_CLR_Q)     0.885    42.370 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.670    44.040    iDec/cs_uart
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.152    44.192 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.346    45.538    iDec/cs_uart_reg_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.332    45.870 f  iDec/x1[31]_i_9/O
                         net (fo=16, routed)          1.119    46.989    iDec/x1[31]_i_9_n_1
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.124    47.113 r  iDec/x1[17]_i_2/O
                         net (fo=1, routed)           0.452    47.564    iDec/x1[17]_i_2_n_1
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.124    47.688 r  iDec/x1[17]_i_1/O
                         net (fo=31, routed)          2.784    50.473    iCPU/regfile_inst/x31_reg[31]_0[9]
    SLICE_X82Y71         FDRE                                         r  iCPU/regfile_inst/x16_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.534    96.984    iCPU/regfile_inst/clk0
    SLICE_X82Y71         FDRE                                         r  iCPU/regfile_inst/x16_reg[17]/C
                         clock pessimism              0.178    97.163    
                         clock uncertainty           -0.225    96.938    
    SLICE_X82Y71         FDRE (Setup_fdre_C_D)       -0.045    96.893    iCPU/regfile_inst/x16_reg[17]
  -------------------------------------------------------------------
                         required time                         96.893    
                         arrival time                         -50.473    
  -------------------------------------------------------------------
                         slack                                 46.420    

Slack (MET) :             46.478ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x26_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        27.861ns  (logic 6.514ns (23.380%)  route 21.347ns (76.620%))
  Logic Levels:           17  (LDCE=1 LUT2=3 LUT3=1 LUT5=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.962ns = ( 97.038 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 22.585 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.752    22.585    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    25.039 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=16, routed)          1.867    26.906    iCPU/regfile_inst/douta[1]
    SLICE_X81Y57         LUT2 (Prop_lut2_I0_O)        0.152    27.058 f  iCPU/regfile_inst/x1[31]_i_7/O
                         net (fo=15, routed)          0.808    27.866    iCPU/inst0/iMEM_i_72
    SLICE_X66Y56         LUT6 (Prop_lut6_I2_O)        0.326    28.192 r  iCPU/inst0/iMEM_i_189/O
                         net (fo=66, routed)          1.073    29.265    iCPU/regfile_inst/pc_next_reg[31]_i_4_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I2_O)        0.124    29.389 f  iCPU/regfile_inst/iMEM_i_234/O
                         net (fo=92, routed)          1.780    31.169    iCPU/regfile_inst/iMEM_i_234_n_1
    SLICE_X89Y65         LUT2 (Prop_lut2_I0_O)        0.153    31.322 r  iCPU/regfile_inst/pc_next_reg[23]_i_16/O
                         net (fo=4, routed)           1.137    32.460    iCPU/regfile_inst/pc_next_reg[23]_i_16_n_1
    SLICE_X90Y61         LUT6 (Prop_lut6_I3_O)        0.327    32.787 r  iCPU/regfile_inst/pc_next_reg[29]_i_12/O
                         net (fo=4, routed)           1.180    33.966    iCPU/regfile_inst/pc_next_reg[29]_i_12_n_1
    SLICE_X88Y64         LUT6 (Prop_lut6_I1_O)        0.124    34.090 f  iCPU/regfile_inst/pc_next_reg[29]_i_8/O
                         net (fo=2, routed)           0.966    35.056    iCPU/regfile_inst/pc_next_reg[29]_i_8_n_1
    SLICE_X87Y62         LUT3 (Prop_lut3_I0_O)        0.152    35.208 r  iCPU/regfile_inst/pc_next_reg[28]_i_5/O
                         net (fo=1, routed)           1.299    36.508    iCPU/regfile_inst/pc_next_reg[28]_i_5_n_1
    SLICE_X83Y67         LUT6 (Prop_lut6_I0_O)        0.326    36.834 r  iCPU/regfile_inst/pc_next_reg[28]_i_3/O
                         net (fo=1, routed)           0.000    36.834    iCPU/regfile_inst/pc_next_reg[28]_i_3_n_1
    SLICE_X83Y67         MUXF7 (Prop_muxf7_I0_O)      0.212    37.046 r  iCPU/regfile_inst/pc_next_reg[28]_i_2/O
                         net (fo=5, routed)           1.459    38.505    iCPU/regfile_inst/pc_next_reg[28]_i_4_0
    SLICE_X62Y63         LUT5 (Prop_lut5_I4_O)        0.299    38.804 f  iCPU/regfile_inst/cs_mem_reg_i_12/O
                         net (fo=1, routed)           0.990    39.794    iCPU/regfile_inst/cs_mem_reg_i_12_n_1
    SLICE_X67Y63         LUT6 (Prop_lut6_I5_O)        0.124    39.918 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           0.603    40.520    iCPU/regfile_inst/cs_mem_reg_i_12_0
    SLICE_X67Y62         LUT6 (Prop_lut6_I0_O)        0.124    40.644 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.841    41.485    iDec/DataOut[0]_i_3_0
    SLICE_X67Y62         LDCE (SetClr_ldce_CLR_Q)     0.885    42.370 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.670    44.040    iDec/cs_uart
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.152    44.192 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.346    45.538    iDec/cs_uart_reg_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.332    45.870 f  iDec/x1[31]_i_9/O
                         net (fo=16, routed)          0.844    46.714    iDec/x1[31]_i_9_n_1
    SLICE_X62Y61         LUT5 (Prop_lut5_I2_O)        0.124    46.838 r  iDec/x1[20]_i_2/O
                         net (fo=1, routed)           0.423    47.261    iDec/x1[20]_i_2_n_1
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.124    47.385 r  iDec/x1[20]_i_1/O
                         net (fo=31, routed)          3.062    50.447    iCPU/regfile_inst/x31_reg[31]_0[12]
    SLICE_X91Y74         FDRE                                         r  iCPU/regfile_inst/x26_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.588    97.038    iCPU/regfile_inst/clk0
    SLICE_X91Y74         FDRE                                         r  iCPU/regfile_inst/x26_reg[20]/C
                         clock pessimism              0.178    97.217    
                         clock uncertainty           -0.225    96.992    
    SLICE_X91Y74         FDRE (Setup_fdre_C_D)       -0.067    96.925    iCPU/regfile_inst/x26_reg[20]
  -------------------------------------------------------------------
                         required time                         96.925    
                         arrival time                         -50.447    
  -------------------------------------------------------------------
                         slack                                 46.478    

Slack (MET) :             46.512ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x30_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        27.866ns  (logic 6.514ns (23.377%)  route 21.352ns (76.623%))
  Logic Levels:           17  (LDCE=1 LUT2=3 LUT3=1 LUT5=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.960ns = ( 97.040 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 22.585 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.752    22.585    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    25.039 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=16, routed)          1.867    26.906    iCPU/regfile_inst/douta[1]
    SLICE_X81Y57         LUT2 (Prop_lut2_I0_O)        0.152    27.058 f  iCPU/regfile_inst/x1[31]_i_7/O
                         net (fo=15, routed)          0.808    27.866    iCPU/inst0/iMEM_i_72
    SLICE_X66Y56         LUT6 (Prop_lut6_I2_O)        0.326    28.192 r  iCPU/inst0/iMEM_i_189/O
                         net (fo=66, routed)          1.073    29.265    iCPU/regfile_inst/pc_next_reg[31]_i_4_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I2_O)        0.124    29.389 f  iCPU/regfile_inst/iMEM_i_234/O
                         net (fo=92, routed)          1.780    31.169    iCPU/regfile_inst/iMEM_i_234_n_1
    SLICE_X89Y65         LUT2 (Prop_lut2_I0_O)        0.153    31.322 r  iCPU/regfile_inst/pc_next_reg[23]_i_16/O
                         net (fo=4, routed)           1.137    32.460    iCPU/regfile_inst/pc_next_reg[23]_i_16_n_1
    SLICE_X90Y61         LUT6 (Prop_lut6_I3_O)        0.327    32.787 r  iCPU/regfile_inst/pc_next_reg[29]_i_12/O
                         net (fo=4, routed)           1.180    33.966    iCPU/regfile_inst/pc_next_reg[29]_i_12_n_1
    SLICE_X88Y64         LUT6 (Prop_lut6_I1_O)        0.124    34.090 f  iCPU/regfile_inst/pc_next_reg[29]_i_8/O
                         net (fo=2, routed)           0.966    35.056    iCPU/regfile_inst/pc_next_reg[29]_i_8_n_1
    SLICE_X87Y62         LUT3 (Prop_lut3_I0_O)        0.152    35.208 r  iCPU/regfile_inst/pc_next_reg[28]_i_5/O
                         net (fo=1, routed)           1.299    36.508    iCPU/regfile_inst/pc_next_reg[28]_i_5_n_1
    SLICE_X83Y67         LUT6 (Prop_lut6_I0_O)        0.326    36.834 r  iCPU/regfile_inst/pc_next_reg[28]_i_3/O
                         net (fo=1, routed)           0.000    36.834    iCPU/regfile_inst/pc_next_reg[28]_i_3_n_1
    SLICE_X83Y67         MUXF7 (Prop_muxf7_I0_O)      0.212    37.046 r  iCPU/regfile_inst/pc_next_reg[28]_i_2/O
                         net (fo=5, routed)           1.459    38.505    iCPU/regfile_inst/pc_next_reg[28]_i_4_0
    SLICE_X62Y63         LUT5 (Prop_lut5_I4_O)        0.299    38.804 f  iCPU/regfile_inst/cs_mem_reg_i_12/O
                         net (fo=1, routed)           0.990    39.794    iCPU/regfile_inst/cs_mem_reg_i_12_n_1
    SLICE_X67Y63         LUT6 (Prop_lut6_I5_O)        0.124    39.918 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           0.603    40.520    iCPU/regfile_inst/cs_mem_reg_i_12_0
    SLICE_X67Y62         LUT6 (Prop_lut6_I0_O)        0.124    40.644 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.841    41.485    iDec/DataOut[0]_i_3_0
    SLICE_X67Y62         LDCE (SetClr_ldce_CLR_Q)     0.885    42.370 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.670    44.040    iDec/cs_uart
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.152    44.192 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.346    45.538    iDec/cs_uart_reg_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.332    45.870 f  iDec/x1[31]_i_9/O
                         net (fo=16, routed)          0.844    46.714    iDec/x1[31]_i_9_n_1
    SLICE_X62Y61         LUT5 (Prop_lut5_I2_O)        0.124    46.838 r  iDec/x1[20]_i_2/O
                         net (fo=1, routed)           0.423    47.261    iDec/x1[20]_i_2_n_1
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.124    47.385 r  iDec/x1[20]_i_1/O
                         net (fo=31, routed)          3.066    50.451    iCPU/regfile_inst/x31_reg[31]_0[12]
    SLICE_X90Y73         FDRE                                         r  iCPU/regfile_inst/x30_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.590    97.040    iCPU/regfile_inst/clk0
    SLICE_X90Y73         FDRE                                         r  iCPU/regfile_inst/x30_reg[20]/C
                         clock pessimism              0.178    97.219    
                         clock uncertainty           -0.225    96.994    
    SLICE_X90Y73         FDRE (Setup_fdre_C_D)       -0.031    96.963    iCPU/regfile_inst/x30_reg[20]
  -------------------------------------------------------------------
                         required time                         96.963    
                         arrival time                         -50.451    
  -------------------------------------------------------------------
                         slack                                 46.512    

Slack (MET) :             46.514ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x24_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        27.861ns  (logic 6.514ns (23.380%)  route 21.347ns (76.620%))
  Logic Levels:           17  (LDCE=1 LUT2=3 LUT3=1 LUT5=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.962ns = ( 97.038 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 22.585 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.752    22.585    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    25.039 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=16, routed)          1.867    26.906    iCPU/regfile_inst/douta[1]
    SLICE_X81Y57         LUT2 (Prop_lut2_I0_O)        0.152    27.058 f  iCPU/regfile_inst/x1[31]_i_7/O
                         net (fo=15, routed)          0.808    27.866    iCPU/inst0/iMEM_i_72
    SLICE_X66Y56         LUT6 (Prop_lut6_I2_O)        0.326    28.192 r  iCPU/inst0/iMEM_i_189/O
                         net (fo=66, routed)          1.073    29.265    iCPU/regfile_inst/pc_next_reg[31]_i_4_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I2_O)        0.124    29.389 f  iCPU/regfile_inst/iMEM_i_234/O
                         net (fo=92, routed)          1.780    31.169    iCPU/regfile_inst/iMEM_i_234_n_1
    SLICE_X89Y65         LUT2 (Prop_lut2_I0_O)        0.153    31.322 r  iCPU/regfile_inst/pc_next_reg[23]_i_16/O
                         net (fo=4, routed)           1.137    32.460    iCPU/regfile_inst/pc_next_reg[23]_i_16_n_1
    SLICE_X90Y61         LUT6 (Prop_lut6_I3_O)        0.327    32.787 r  iCPU/regfile_inst/pc_next_reg[29]_i_12/O
                         net (fo=4, routed)           1.180    33.966    iCPU/regfile_inst/pc_next_reg[29]_i_12_n_1
    SLICE_X88Y64         LUT6 (Prop_lut6_I1_O)        0.124    34.090 f  iCPU/regfile_inst/pc_next_reg[29]_i_8/O
                         net (fo=2, routed)           0.966    35.056    iCPU/regfile_inst/pc_next_reg[29]_i_8_n_1
    SLICE_X87Y62         LUT3 (Prop_lut3_I0_O)        0.152    35.208 r  iCPU/regfile_inst/pc_next_reg[28]_i_5/O
                         net (fo=1, routed)           1.299    36.508    iCPU/regfile_inst/pc_next_reg[28]_i_5_n_1
    SLICE_X83Y67         LUT6 (Prop_lut6_I0_O)        0.326    36.834 r  iCPU/regfile_inst/pc_next_reg[28]_i_3/O
                         net (fo=1, routed)           0.000    36.834    iCPU/regfile_inst/pc_next_reg[28]_i_3_n_1
    SLICE_X83Y67         MUXF7 (Prop_muxf7_I0_O)      0.212    37.046 r  iCPU/regfile_inst/pc_next_reg[28]_i_2/O
                         net (fo=5, routed)           1.459    38.505    iCPU/regfile_inst/pc_next_reg[28]_i_4_0
    SLICE_X62Y63         LUT5 (Prop_lut5_I4_O)        0.299    38.804 f  iCPU/regfile_inst/cs_mem_reg_i_12/O
                         net (fo=1, routed)           0.990    39.794    iCPU/regfile_inst/cs_mem_reg_i_12_n_1
    SLICE_X67Y63         LUT6 (Prop_lut6_I5_O)        0.124    39.918 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           0.603    40.520    iCPU/regfile_inst/cs_mem_reg_i_12_0
    SLICE_X67Y62         LUT6 (Prop_lut6_I0_O)        0.124    40.644 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.841    41.485    iDec/DataOut[0]_i_3_0
    SLICE_X67Y62         LDCE (SetClr_ldce_CLR_Q)     0.885    42.370 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.670    44.040    iDec/cs_uart
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.152    44.192 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.346    45.538    iDec/cs_uart_reg_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.332    45.870 f  iDec/x1[31]_i_9/O
                         net (fo=16, routed)          0.844    46.714    iDec/x1[31]_i_9_n_1
    SLICE_X62Y61         LUT5 (Prop_lut5_I2_O)        0.124    46.838 r  iDec/x1[20]_i_2/O
                         net (fo=1, routed)           0.423    47.261    iDec/x1[20]_i_2_n_1
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.124    47.385 r  iDec/x1[20]_i_1/O
                         net (fo=31, routed)          3.062    50.447    iCPU/regfile_inst/x31_reg[31]_0[12]
    SLICE_X90Y74         FDRE                                         r  iCPU/regfile_inst/x24_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.588    97.038    iCPU/regfile_inst/clk0
    SLICE_X90Y74         FDRE                                         r  iCPU/regfile_inst/x24_reg[20]/C
                         clock pessimism              0.178    97.217    
                         clock uncertainty           -0.225    96.992    
    SLICE_X90Y74         FDRE (Setup_fdre_C_D)       -0.031    96.961    iCPU/regfile_inst/x24_reg[20]
  -------------------------------------------------------------------
                         required time                         96.961    
                         arrival time                         -50.447    
  -------------------------------------------------------------------
                         slack                                 46.514    

Slack (MET) :             46.625ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x18_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        27.717ns  (logic 6.514ns (23.502%)  route 21.203ns (76.498%))
  Logic Levels:           17  (LDCE=1 LUT2=3 LUT3=1 LUT5=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.959ns = ( 97.041 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 22.585 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.752    22.585    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    25.039 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=16, routed)          1.867    26.906    iCPU/regfile_inst/douta[1]
    SLICE_X81Y57         LUT2 (Prop_lut2_I0_O)        0.152    27.058 f  iCPU/regfile_inst/x1[31]_i_7/O
                         net (fo=15, routed)          0.808    27.866    iCPU/inst0/iMEM_i_72
    SLICE_X66Y56         LUT6 (Prop_lut6_I2_O)        0.326    28.192 r  iCPU/inst0/iMEM_i_189/O
                         net (fo=66, routed)          1.073    29.265    iCPU/regfile_inst/pc_next_reg[31]_i_4_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I2_O)        0.124    29.389 f  iCPU/regfile_inst/iMEM_i_234/O
                         net (fo=92, routed)          1.780    31.169    iCPU/regfile_inst/iMEM_i_234_n_1
    SLICE_X89Y65         LUT2 (Prop_lut2_I0_O)        0.153    31.322 r  iCPU/regfile_inst/pc_next_reg[23]_i_16/O
                         net (fo=4, routed)           1.137    32.460    iCPU/regfile_inst/pc_next_reg[23]_i_16_n_1
    SLICE_X90Y61         LUT6 (Prop_lut6_I3_O)        0.327    32.787 r  iCPU/regfile_inst/pc_next_reg[29]_i_12/O
                         net (fo=4, routed)           1.180    33.966    iCPU/regfile_inst/pc_next_reg[29]_i_12_n_1
    SLICE_X88Y64         LUT6 (Prop_lut6_I1_O)        0.124    34.090 f  iCPU/regfile_inst/pc_next_reg[29]_i_8/O
                         net (fo=2, routed)           0.966    35.056    iCPU/regfile_inst/pc_next_reg[29]_i_8_n_1
    SLICE_X87Y62         LUT3 (Prop_lut3_I0_O)        0.152    35.208 r  iCPU/regfile_inst/pc_next_reg[28]_i_5/O
                         net (fo=1, routed)           1.299    36.508    iCPU/regfile_inst/pc_next_reg[28]_i_5_n_1
    SLICE_X83Y67         LUT6 (Prop_lut6_I0_O)        0.326    36.834 r  iCPU/regfile_inst/pc_next_reg[28]_i_3/O
                         net (fo=1, routed)           0.000    36.834    iCPU/regfile_inst/pc_next_reg[28]_i_3_n_1
    SLICE_X83Y67         MUXF7 (Prop_muxf7_I0_O)      0.212    37.046 r  iCPU/regfile_inst/pc_next_reg[28]_i_2/O
                         net (fo=5, routed)           1.459    38.505    iCPU/regfile_inst/pc_next_reg[28]_i_4_0
    SLICE_X62Y63         LUT5 (Prop_lut5_I4_O)        0.299    38.804 f  iCPU/regfile_inst/cs_mem_reg_i_12/O
                         net (fo=1, routed)           0.990    39.794    iCPU/regfile_inst/cs_mem_reg_i_12_n_1
    SLICE_X67Y63         LUT6 (Prop_lut6_I5_O)        0.124    39.918 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           0.603    40.520    iCPU/regfile_inst/cs_mem_reg_i_12_0
    SLICE_X67Y62         LUT6 (Prop_lut6_I0_O)        0.124    40.644 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.841    41.485    iDec/DataOut[0]_i_3_0
    SLICE_X67Y62         LDCE (SetClr_ldce_CLR_Q)     0.885    42.370 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.670    44.040    iDec/cs_uart
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.152    44.192 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.346    45.538    iDec/cs_uart_reg_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.332    45.870 f  iDec/x1[31]_i_9/O
                         net (fo=16, routed)          0.844    46.714    iDec/x1[31]_i_9_n_1
    SLICE_X62Y61         LUT5 (Prop_lut5_I2_O)        0.124    46.838 r  iDec/x1[20]_i_2/O
                         net (fo=1, routed)           0.423    47.261    iDec/x1[20]_i_2_n_1
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.124    47.385 r  iDec/x1[20]_i_1/O
                         net (fo=31, routed)          2.918    50.303    iCPU/regfile_inst/x31_reg[31]_0[12]
    SLICE_X93Y73         FDRE                                         r  iCPU/regfile_inst/x18_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.591    97.041    iCPU/regfile_inst/clk0
    SLICE_X93Y73         FDRE                                         r  iCPU/regfile_inst/x18_reg[20]/C
                         clock pessimism              0.178    97.220    
                         clock uncertainty           -0.225    96.995    
    SLICE_X93Y73         FDRE (Setup_fdre_C_D)       -0.067    96.928    iCPU/regfile_inst/x18_reg[20]
  -------------------------------------------------------------------
                         required time                         96.928    
                         arrival time                         -50.303    
  -------------------------------------------------------------------
                         slack                                 46.625    

Slack (MET) :             46.630ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x29_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        27.712ns  (logic 6.514ns (23.506%)  route 21.198ns (76.494%))
  Logic Levels:           17  (LDCE=1 LUT2=3 LUT3=1 LUT5=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.960ns = ( 97.040 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 22.585 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.752    22.585    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    25.039 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=16, routed)          1.867    26.906    iCPU/regfile_inst/douta[1]
    SLICE_X81Y57         LUT2 (Prop_lut2_I0_O)        0.152    27.058 f  iCPU/regfile_inst/x1[31]_i_7/O
                         net (fo=15, routed)          0.808    27.866    iCPU/inst0/iMEM_i_72
    SLICE_X66Y56         LUT6 (Prop_lut6_I2_O)        0.326    28.192 r  iCPU/inst0/iMEM_i_189/O
                         net (fo=66, routed)          1.073    29.265    iCPU/regfile_inst/pc_next_reg[31]_i_4_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I2_O)        0.124    29.389 f  iCPU/regfile_inst/iMEM_i_234/O
                         net (fo=92, routed)          1.780    31.169    iCPU/regfile_inst/iMEM_i_234_n_1
    SLICE_X89Y65         LUT2 (Prop_lut2_I0_O)        0.153    31.322 r  iCPU/regfile_inst/pc_next_reg[23]_i_16/O
                         net (fo=4, routed)           1.137    32.460    iCPU/regfile_inst/pc_next_reg[23]_i_16_n_1
    SLICE_X90Y61         LUT6 (Prop_lut6_I3_O)        0.327    32.787 r  iCPU/regfile_inst/pc_next_reg[29]_i_12/O
                         net (fo=4, routed)           1.180    33.966    iCPU/regfile_inst/pc_next_reg[29]_i_12_n_1
    SLICE_X88Y64         LUT6 (Prop_lut6_I1_O)        0.124    34.090 f  iCPU/regfile_inst/pc_next_reg[29]_i_8/O
                         net (fo=2, routed)           0.966    35.056    iCPU/regfile_inst/pc_next_reg[29]_i_8_n_1
    SLICE_X87Y62         LUT3 (Prop_lut3_I0_O)        0.152    35.208 r  iCPU/regfile_inst/pc_next_reg[28]_i_5/O
                         net (fo=1, routed)           1.299    36.508    iCPU/regfile_inst/pc_next_reg[28]_i_5_n_1
    SLICE_X83Y67         LUT6 (Prop_lut6_I0_O)        0.326    36.834 r  iCPU/regfile_inst/pc_next_reg[28]_i_3/O
                         net (fo=1, routed)           0.000    36.834    iCPU/regfile_inst/pc_next_reg[28]_i_3_n_1
    SLICE_X83Y67         MUXF7 (Prop_muxf7_I0_O)      0.212    37.046 r  iCPU/regfile_inst/pc_next_reg[28]_i_2/O
                         net (fo=5, routed)           1.459    38.505    iCPU/regfile_inst/pc_next_reg[28]_i_4_0
    SLICE_X62Y63         LUT5 (Prop_lut5_I4_O)        0.299    38.804 f  iCPU/regfile_inst/cs_mem_reg_i_12/O
                         net (fo=1, routed)           0.990    39.794    iCPU/regfile_inst/cs_mem_reg_i_12_n_1
    SLICE_X67Y63         LUT6 (Prop_lut6_I5_O)        0.124    39.918 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           0.603    40.520    iCPU/regfile_inst/cs_mem_reg_i_12_0
    SLICE_X67Y62         LUT6 (Prop_lut6_I0_O)        0.124    40.644 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.841    41.485    iDec/DataOut[0]_i_3_0
    SLICE_X67Y62         LDCE (SetClr_ldce_CLR_Q)     0.885    42.370 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.670    44.040    iDec/cs_uart
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.152    44.192 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.346    45.538    iDec/cs_uart_reg_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.332    45.870 f  iDec/x1[31]_i_9/O
                         net (fo=16, routed)          0.844    46.714    iDec/x1[31]_i_9_n_1
    SLICE_X62Y61         LUT5 (Prop_lut5_I2_O)        0.124    46.838 r  iDec/x1[20]_i_2/O
                         net (fo=1, routed)           0.423    47.261    iDec/x1[20]_i_2_n_1
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.124    47.385 r  iDec/x1[20]_i_1/O
                         net (fo=31, routed)          2.912    50.297    iCPU/regfile_inst/x31_reg[31]_0[12]
    SLICE_X91Y73         FDRE                                         r  iCPU/regfile_inst/x29_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.590    97.040    iCPU/regfile_inst/clk0
    SLICE_X91Y73         FDRE                                         r  iCPU/regfile_inst/x29_reg[20]/C
                         clock pessimism              0.178    97.219    
                         clock uncertainty           -0.225    96.994    
    SLICE_X91Y73         FDRE (Setup_fdre_C_D)       -0.067    96.927    iCPU/regfile_inst/x29_reg[20]
  -------------------------------------------------------------------
                         required time                         96.927    
                         arrival time                         -50.297    
  -------------------------------------------------------------------
                         slack                                 46.630    

Slack (MET) :             46.640ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x28_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        27.712ns  (logic 6.514ns (23.506%)  route 21.198ns (76.494%))
  Logic Levels:           17  (LDCE=1 LUT2=3 LUT3=1 LUT5=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.959ns = ( 97.041 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 22.585 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.752    22.585    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    25.039 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=16, routed)          1.867    26.906    iCPU/regfile_inst/douta[1]
    SLICE_X81Y57         LUT2 (Prop_lut2_I0_O)        0.152    27.058 f  iCPU/regfile_inst/x1[31]_i_7/O
                         net (fo=15, routed)          0.808    27.866    iCPU/inst0/iMEM_i_72
    SLICE_X66Y56         LUT6 (Prop_lut6_I2_O)        0.326    28.192 r  iCPU/inst0/iMEM_i_189/O
                         net (fo=66, routed)          1.073    29.265    iCPU/regfile_inst/pc_next_reg[31]_i_4_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I2_O)        0.124    29.389 f  iCPU/regfile_inst/iMEM_i_234/O
                         net (fo=92, routed)          1.780    31.169    iCPU/regfile_inst/iMEM_i_234_n_1
    SLICE_X89Y65         LUT2 (Prop_lut2_I0_O)        0.153    31.322 r  iCPU/regfile_inst/pc_next_reg[23]_i_16/O
                         net (fo=4, routed)           1.137    32.460    iCPU/regfile_inst/pc_next_reg[23]_i_16_n_1
    SLICE_X90Y61         LUT6 (Prop_lut6_I3_O)        0.327    32.787 r  iCPU/regfile_inst/pc_next_reg[29]_i_12/O
                         net (fo=4, routed)           1.180    33.966    iCPU/regfile_inst/pc_next_reg[29]_i_12_n_1
    SLICE_X88Y64         LUT6 (Prop_lut6_I1_O)        0.124    34.090 f  iCPU/regfile_inst/pc_next_reg[29]_i_8/O
                         net (fo=2, routed)           0.966    35.056    iCPU/regfile_inst/pc_next_reg[29]_i_8_n_1
    SLICE_X87Y62         LUT3 (Prop_lut3_I0_O)        0.152    35.208 r  iCPU/regfile_inst/pc_next_reg[28]_i_5/O
                         net (fo=1, routed)           1.299    36.508    iCPU/regfile_inst/pc_next_reg[28]_i_5_n_1
    SLICE_X83Y67         LUT6 (Prop_lut6_I0_O)        0.326    36.834 r  iCPU/regfile_inst/pc_next_reg[28]_i_3/O
                         net (fo=1, routed)           0.000    36.834    iCPU/regfile_inst/pc_next_reg[28]_i_3_n_1
    SLICE_X83Y67         MUXF7 (Prop_muxf7_I0_O)      0.212    37.046 r  iCPU/regfile_inst/pc_next_reg[28]_i_2/O
                         net (fo=5, routed)           1.459    38.505    iCPU/regfile_inst/pc_next_reg[28]_i_4_0
    SLICE_X62Y63         LUT5 (Prop_lut5_I4_O)        0.299    38.804 f  iCPU/regfile_inst/cs_mem_reg_i_12/O
                         net (fo=1, routed)           0.990    39.794    iCPU/regfile_inst/cs_mem_reg_i_12_n_1
    SLICE_X67Y63         LUT6 (Prop_lut6_I5_O)        0.124    39.918 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           0.603    40.520    iCPU/regfile_inst/cs_mem_reg_i_12_0
    SLICE_X67Y62         LUT6 (Prop_lut6_I0_O)        0.124    40.644 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.841    41.485    iDec/DataOut[0]_i_3_0
    SLICE_X67Y62         LDCE (SetClr_ldce_CLR_Q)     0.885    42.370 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.670    44.040    iDec/cs_uart
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.152    44.192 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.346    45.538    iDec/cs_uart_reg_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.332    45.870 f  iDec/x1[31]_i_9/O
                         net (fo=16, routed)          0.844    46.714    iDec/x1[31]_i_9_n_1
    SLICE_X62Y61         LUT5 (Prop_lut5_I2_O)        0.124    46.838 r  iDec/x1[20]_i_2/O
                         net (fo=1, routed)           0.423    47.261    iDec/x1[20]_i_2_n_1
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.124    47.385 r  iDec/x1[20]_i_1/O
                         net (fo=31, routed)          2.912    50.297    iCPU/regfile_inst/x31_reg[31]_0[12]
    SLICE_X91Y72         FDRE                                         r  iCPU/regfile_inst/x28_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.591    97.041    iCPU/regfile_inst/clk0
    SLICE_X91Y72         FDRE                                         r  iCPU/regfile_inst/x28_reg[20]/C
                         clock pessimism              0.178    97.220    
                         clock uncertainty           -0.225    96.995    
    SLICE_X91Y72         FDRE (Setup_fdre_C_D)       -0.058    96.937    iCPU/regfile_inst/x28_reg[20]
  -------------------------------------------------------------------
                         required time                         96.937    
                         arrival time                         -50.297    
  -------------------------------------------------------------------
                         slack                                 46.640    

Slack (MET) :             46.658ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x27_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        27.706ns  (logic 6.514ns (23.511%)  route 21.192ns (76.489%))
  Logic Levels:           17  (LDCE=1 LUT2=3 LUT3=1 LUT5=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.959ns = ( 97.041 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 22.585 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.752    22.585    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    25.039 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=16, routed)          1.867    26.906    iCPU/regfile_inst/douta[1]
    SLICE_X81Y57         LUT2 (Prop_lut2_I0_O)        0.152    27.058 f  iCPU/regfile_inst/x1[31]_i_7/O
                         net (fo=15, routed)          0.808    27.866    iCPU/inst0/iMEM_i_72
    SLICE_X66Y56         LUT6 (Prop_lut6_I2_O)        0.326    28.192 r  iCPU/inst0/iMEM_i_189/O
                         net (fo=66, routed)          1.073    29.265    iCPU/regfile_inst/pc_next_reg[31]_i_4_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I2_O)        0.124    29.389 f  iCPU/regfile_inst/iMEM_i_234/O
                         net (fo=92, routed)          1.780    31.169    iCPU/regfile_inst/iMEM_i_234_n_1
    SLICE_X89Y65         LUT2 (Prop_lut2_I0_O)        0.153    31.322 r  iCPU/regfile_inst/pc_next_reg[23]_i_16/O
                         net (fo=4, routed)           1.137    32.460    iCPU/regfile_inst/pc_next_reg[23]_i_16_n_1
    SLICE_X90Y61         LUT6 (Prop_lut6_I3_O)        0.327    32.787 r  iCPU/regfile_inst/pc_next_reg[29]_i_12/O
                         net (fo=4, routed)           1.180    33.966    iCPU/regfile_inst/pc_next_reg[29]_i_12_n_1
    SLICE_X88Y64         LUT6 (Prop_lut6_I1_O)        0.124    34.090 f  iCPU/regfile_inst/pc_next_reg[29]_i_8/O
                         net (fo=2, routed)           0.966    35.056    iCPU/regfile_inst/pc_next_reg[29]_i_8_n_1
    SLICE_X87Y62         LUT3 (Prop_lut3_I0_O)        0.152    35.208 r  iCPU/regfile_inst/pc_next_reg[28]_i_5/O
                         net (fo=1, routed)           1.299    36.508    iCPU/regfile_inst/pc_next_reg[28]_i_5_n_1
    SLICE_X83Y67         LUT6 (Prop_lut6_I0_O)        0.326    36.834 r  iCPU/regfile_inst/pc_next_reg[28]_i_3/O
                         net (fo=1, routed)           0.000    36.834    iCPU/regfile_inst/pc_next_reg[28]_i_3_n_1
    SLICE_X83Y67         MUXF7 (Prop_muxf7_I0_O)      0.212    37.046 r  iCPU/regfile_inst/pc_next_reg[28]_i_2/O
                         net (fo=5, routed)           1.459    38.505    iCPU/regfile_inst/pc_next_reg[28]_i_4_0
    SLICE_X62Y63         LUT5 (Prop_lut5_I4_O)        0.299    38.804 f  iCPU/regfile_inst/cs_mem_reg_i_12/O
                         net (fo=1, routed)           0.990    39.794    iCPU/regfile_inst/cs_mem_reg_i_12_n_1
    SLICE_X67Y63         LUT6 (Prop_lut6_I5_O)        0.124    39.918 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           0.603    40.520    iCPU/regfile_inst/cs_mem_reg_i_12_0
    SLICE_X67Y62         LUT6 (Prop_lut6_I0_O)        0.124    40.644 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.841    41.485    iDec/DataOut[0]_i_3_0
    SLICE_X67Y62         LDCE (SetClr_ldce_CLR_Q)     0.885    42.370 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.670    44.040    iDec/cs_uart
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.152    44.192 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.346    45.538    iDec/cs_uart_reg_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.332    45.870 f  iDec/x1[31]_i_9/O
                         net (fo=16, routed)          0.844    46.714    iDec/x1[31]_i_9_n_1
    SLICE_X62Y61         LUT5 (Prop_lut5_I2_O)        0.124    46.838 r  iDec/x1[20]_i_2/O
                         net (fo=1, routed)           0.423    47.261    iDec/x1[20]_i_2_n_1
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.124    47.385 r  iDec/x1[20]_i_1/O
                         net (fo=31, routed)          2.906    50.291    iCPU/regfile_inst/x31_reg[31]_0[12]
    SLICE_X90Y72         FDRE                                         r  iCPU/regfile_inst/x27_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.591    97.041    iCPU/regfile_inst/clk0
    SLICE_X90Y72         FDRE                                         r  iCPU/regfile_inst/x27_reg[20]/C
                         clock pessimism              0.178    97.220    
                         clock uncertainty           -0.225    96.995    
    SLICE_X90Y72         FDRE (Setup_fdre_C_D)       -0.045    96.950    iCPU/regfile_inst/x27_reg[20]
  -------------------------------------------------------------------
                         required time                         96.950    
                         arrival time                         -50.291    
  -------------------------------------------------------------------
                         slack                                 46.658    

Slack (MET) :             46.661ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x25_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        27.717ns  (logic 6.514ns (23.502%)  route 21.203ns (76.498%))
  Logic Levels:           17  (LDCE=1 LUT2=3 LUT3=1 LUT5=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.959ns = ( 97.041 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 22.585 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.752    22.585    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    25.039 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=16, routed)          1.867    26.906    iCPU/regfile_inst/douta[1]
    SLICE_X81Y57         LUT2 (Prop_lut2_I0_O)        0.152    27.058 f  iCPU/regfile_inst/x1[31]_i_7/O
                         net (fo=15, routed)          0.808    27.866    iCPU/inst0/iMEM_i_72
    SLICE_X66Y56         LUT6 (Prop_lut6_I2_O)        0.326    28.192 r  iCPU/inst0/iMEM_i_189/O
                         net (fo=66, routed)          1.073    29.265    iCPU/regfile_inst/pc_next_reg[31]_i_4_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I2_O)        0.124    29.389 f  iCPU/regfile_inst/iMEM_i_234/O
                         net (fo=92, routed)          1.780    31.169    iCPU/regfile_inst/iMEM_i_234_n_1
    SLICE_X89Y65         LUT2 (Prop_lut2_I0_O)        0.153    31.322 r  iCPU/regfile_inst/pc_next_reg[23]_i_16/O
                         net (fo=4, routed)           1.137    32.460    iCPU/regfile_inst/pc_next_reg[23]_i_16_n_1
    SLICE_X90Y61         LUT6 (Prop_lut6_I3_O)        0.327    32.787 r  iCPU/regfile_inst/pc_next_reg[29]_i_12/O
                         net (fo=4, routed)           1.180    33.966    iCPU/regfile_inst/pc_next_reg[29]_i_12_n_1
    SLICE_X88Y64         LUT6 (Prop_lut6_I1_O)        0.124    34.090 f  iCPU/regfile_inst/pc_next_reg[29]_i_8/O
                         net (fo=2, routed)           0.966    35.056    iCPU/regfile_inst/pc_next_reg[29]_i_8_n_1
    SLICE_X87Y62         LUT3 (Prop_lut3_I0_O)        0.152    35.208 r  iCPU/regfile_inst/pc_next_reg[28]_i_5/O
                         net (fo=1, routed)           1.299    36.508    iCPU/regfile_inst/pc_next_reg[28]_i_5_n_1
    SLICE_X83Y67         LUT6 (Prop_lut6_I0_O)        0.326    36.834 r  iCPU/regfile_inst/pc_next_reg[28]_i_3/O
                         net (fo=1, routed)           0.000    36.834    iCPU/regfile_inst/pc_next_reg[28]_i_3_n_1
    SLICE_X83Y67         MUXF7 (Prop_muxf7_I0_O)      0.212    37.046 r  iCPU/regfile_inst/pc_next_reg[28]_i_2/O
                         net (fo=5, routed)           1.459    38.505    iCPU/regfile_inst/pc_next_reg[28]_i_4_0
    SLICE_X62Y63         LUT5 (Prop_lut5_I4_O)        0.299    38.804 f  iCPU/regfile_inst/cs_mem_reg_i_12/O
                         net (fo=1, routed)           0.990    39.794    iCPU/regfile_inst/cs_mem_reg_i_12_n_1
    SLICE_X67Y63         LUT6 (Prop_lut6_I5_O)        0.124    39.918 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           0.603    40.520    iCPU/regfile_inst/cs_mem_reg_i_12_0
    SLICE_X67Y62         LUT6 (Prop_lut6_I0_O)        0.124    40.644 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.841    41.485    iDec/DataOut[0]_i_3_0
    SLICE_X67Y62         LDCE (SetClr_ldce_CLR_Q)     0.885    42.370 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.670    44.040    iDec/cs_uart
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.152    44.192 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.346    45.538    iDec/cs_uart_reg_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.332    45.870 f  iDec/x1[31]_i_9/O
                         net (fo=16, routed)          0.844    46.714    iDec/x1[31]_i_9_n_1
    SLICE_X62Y61         LUT5 (Prop_lut5_I2_O)        0.124    46.838 r  iDec/x1[20]_i_2/O
                         net (fo=1, routed)           0.423    47.261    iDec/x1[20]_i_2_n_1
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.124    47.385 r  iDec/x1[20]_i_1/O
                         net (fo=31, routed)          2.918    50.303    iCPU/regfile_inst/x31_reg[31]_0[12]
    SLICE_X92Y73         FDRE                                         r  iCPU/regfile_inst/x25_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.591    97.041    iCPU/regfile_inst/clk0
    SLICE_X92Y73         FDRE                                         r  iCPU/regfile_inst/x25_reg[20]/C
                         clock pessimism              0.178    97.220    
                         clock uncertainty           -0.225    96.995    
    SLICE_X92Y73         FDRE (Setup_fdre_C_D)       -0.031    96.964    iCPU/regfile_inst/x25_reg[20]
  -------------------------------------------------------------------
                         required time                         96.964    
                         arrival time                         -50.303    
  -------------------------------------------------------------------
                         slack                                 46.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.494ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x22_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        0.966ns  (logic 0.630ns (65.239%)  route 0.336ns (34.761%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.302ns
    Source Clock Delay      (SCD):    -0.833ns = ( 24.167 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.617    24.167    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585    24.752 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=35, routed)          0.202    24.954    iCPU/regfile_inst/douta[7]
    SLICE_X54Y59         LUT6 (Prop_lut6_I2_O)        0.045    24.999 r  iCPU/regfile_inst/x22[31]_i_1/O
                         net (fo=32, routed)          0.134    25.133    iCPU/regfile_inst/x22
    SLICE_X55Y58         FDRE                                         r  iCPU/regfile_inst/x22_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.844    -1.302    iCPU/regfile_inst/clk0
    SLICE_X55Y58         FDRE                                         r  iCPU/regfile_inst/x22_reg[2]/C
                         clock pessimism              0.755    -0.547    
                         clock uncertainty            0.225    -0.322    
    SLICE_X55Y58         FDRE (Hold_fdre_C_CE)       -0.039    -0.361    iCPU/regfile_inst/x22_reg[2]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          25.133    
  -------------------------------------------------------------------
                         slack                                 25.494    

Slack (MET) :             25.519ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x18_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.100ns  (logic 0.630ns (57.284%)  route 0.470ns (42.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.305ns
    Source Clock Delay      (SCD):    -0.836ns = ( 24.164 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.614    24.164    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585    24.749 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=47, routed)          0.286    25.035    iDec/douta[21]
    SLICE_X58Y63         LUT6 (Prop_lut6_I4_O)        0.045    25.080 r  iDec/x1[23]_i_1/O
                         net (fo=31, routed)          0.184    25.264    iCPU/regfile_inst/x31_reg[31]_0[15]
    SLICE_X57Y65         FDRE                                         r  iCPU/regfile_inst/x18_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.841    -1.305    iCPU/regfile_inst/clk0
    SLICE_X57Y65         FDRE                                         r  iCPU/regfile_inst/x18_reg[23]/C
                         clock pessimism              0.755    -0.550    
                         clock uncertainty            0.225    -0.325    
    SLICE_X57Y65         FDRE (Hold_fdre_C_D)         0.070    -0.255    iCPU/regfile_inst/x18_reg[23]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          25.264    
  -------------------------------------------------------------------
                         slack                                 25.519    

Slack (MET) :             25.535ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x20_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.029ns  (logic 0.630ns (61.224%)  route 0.399ns (38.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.302ns
    Source Clock Delay      (SCD):    -0.833ns = ( 24.167 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.617    24.167    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      0.585    24.752 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10]
                         net (fo=33, routed)          0.243    24.995    iCPU/regfile_inst/douta[10]
    SLICE_X54Y57         LUT6 (Prop_lut6_I4_O)        0.045    25.040 r  iCPU/regfile_inst/x20[31]_i_1/O
                         net (fo=32, routed)          0.156    25.196    iCPU/regfile_inst/x20
    SLICE_X54Y57         FDRE                                         r  iCPU/regfile_inst/x20_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.844    -1.302    iCPU/regfile_inst/clk0
    SLICE_X54Y57         FDRE                                         r  iCPU/regfile_inst/x20_reg[2]/C
                         clock pessimism              0.755    -0.547    
                         clock uncertainty            0.225    -0.322    
    SLICE_X54Y57         FDRE (Hold_fdre_C_CE)       -0.016    -0.338    iCPU/regfile_inst/x20_reg[2]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          25.196    
  -------------------------------------------------------------------
                         slack                                 25.535    

Slack (MET) :             25.554ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x16_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.048ns  (logic 0.630ns (60.108%)  route 0.418ns (39.892%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.302ns
    Source Clock Delay      (SCD):    -0.833ns = ( 24.167 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.617    24.167    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      0.585    24.752 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11]
                         net (fo=33, routed)          0.254    25.006    iCPU/regfile_inst/douta[11]
    SLICE_X54Y59         LUT6 (Prop_lut6_I5_O)        0.045    25.051 r  iCPU/regfile_inst/x16[31]_i_1/O
                         net (fo=32, routed)          0.164    25.215    iCPU/regfile_inst/x16
    SLICE_X54Y59         FDRE                                         r  iCPU/regfile_inst/x16_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.844    -1.302    iCPU/regfile_inst/clk0
    SLICE_X54Y59         FDRE                                         r  iCPU/regfile_inst/x16_reg[2]/C
                         clock pessimism              0.755    -0.547    
                         clock uncertainty            0.225    -0.322    
    SLICE_X54Y59         FDRE (Hold_fdre_C_CE)       -0.016    -0.338    iCPU/regfile_inst/x16_reg[2]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          25.215    
  -------------------------------------------------------------------
                         slack                                 25.554    

Slack (MET) :             25.554ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x16_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.048ns  (logic 0.630ns (60.108%)  route 0.418ns (39.892%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.302ns
    Source Clock Delay      (SCD):    -0.833ns = ( 24.167 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.617    24.167    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      0.585    24.752 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11]
                         net (fo=33, routed)          0.254    25.006    iCPU/regfile_inst/douta[11]
    SLICE_X54Y59         LUT6 (Prop_lut6_I5_O)        0.045    25.051 r  iCPU/regfile_inst/x16[31]_i_1/O
                         net (fo=32, routed)          0.164    25.215    iCPU/regfile_inst/x16
    SLICE_X54Y59         FDRE                                         r  iCPU/regfile_inst/x16_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.844    -1.302    iCPU/regfile_inst/clk0
    SLICE_X54Y59         FDRE                                         r  iCPU/regfile_inst/x16_reg[7]/C
                         clock pessimism              0.755    -0.547    
                         clock uncertainty            0.225    -0.322    
    SLICE_X54Y59         FDRE (Hold_fdre_C_CE)       -0.016    -0.338    iCPU/regfile_inst/x16_reg[7]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          25.215    
  -------------------------------------------------------------------
                         slack                                 25.554    

Slack (MET) :             25.575ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x21_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.049ns  (logic 0.630ns (60.048%)  route 0.419ns (39.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.299ns
    Source Clock Delay      (SCD):    -0.833ns = ( 24.167 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.617    24.167    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585    24.752 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=35, routed)          0.221    24.973    iCPU/regfile_inst/douta[7]
    SLICE_X54Y57         LUT6 (Prop_lut6_I3_O)        0.045    25.018 r  iCPU/regfile_inst/x21[31]_i_1/O
                         net (fo=32, routed)          0.198    25.216    iCPU/regfile_inst/x21
    SLICE_X60Y57         FDRE                                         r  iCPU/regfile_inst/x21_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.847    -1.299    iCPU/regfile_inst/clk0
    SLICE_X60Y57         FDRE                                         r  iCPU/regfile_inst/x21_reg[14]/C
                         clock pessimism              0.755    -0.544    
                         clock uncertainty            0.225    -0.319    
    SLICE_X60Y57         FDRE (Hold_fdre_C_CE)       -0.039    -0.358    iCPU/regfile_inst/x21_reg[14]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          25.216    
  -------------------------------------------------------------------
                         slack                                 25.575    

Slack (MET) :             25.575ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x21_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.049ns  (logic 0.630ns (60.048%)  route 0.419ns (39.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.299ns
    Source Clock Delay      (SCD):    -0.833ns = ( 24.167 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.617    24.167    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585    24.752 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=35, routed)          0.221    24.973    iCPU/regfile_inst/douta[7]
    SLICE_X54Y57         LUT6 (Prop_lut6_I3_O)        0.045    25.018 r  iCPU/regfile_inst/x21[31]_i_1/O
                         net (fo=32, routed)          0.198    25.216    iCPU/regfile_inst/x21
    SLICE_X60Y57         FDRE                                         r  iCPU/regfile_inst/x21_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.847    -1.299    iCPU/regfile_inst/clk0
    SLICE_X60Y57         FDRE                                         r  iCPU/regfile_inst/x21_reg[3]/C
                         clock pessimism              0.755    -0.544    
                         clock uncertainty            0.225    -0.319    
    SLICE_X60Y57         FDRE (Hold_fdre_C_CE)       -0.039    -0.358    iCPU/regfile_inst/x21_reg[3]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          25.216    
  -------------------------------------------------------------------
                         slack                                 25.575    

Slack (MET) :             25.575ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x21_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.049ns  (logic 0.630ns (60.048%)  route 0.419ns (39.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.299ns
    Source Clock Delay      (SCD):    -0.833ns = ( 24.167 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.617    24.167    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585    24.752 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=35, routed)          0.221    24.973    iCPU/regfile_inst/douta[7]
    SLICE_X54Y57         LUT6 (Prop_lut6_I3_O)        0.045    25.018 r  iCPU/regfile_inst/x21[31]_i_1/O
                         net (fo=32, routed)          0.198    25.216    iCPU/regfile_inst/x21
    SLICE_X60Y57         FDRE                                         r  iCPU/regfile_inst/x21_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.847    -1.299    iCPU/regfile_inst/clk0
    SLICE_X60Y57         FDRE                                         r  iCPU/regfile_inst/x21_reg[9]/C
                         clock pessimism              0.755    -0.544    
                         clock uncertainty            0.225    -0.319    
    SLICE_X60Y57         FDRE (Hold_fdre_C_CE)       -0.039    -0.358    iCPU/regfile_inst/x21_reg[9]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          25.216    
  -------------------------------------------------------------------
                         slack                                 25.575    

Slack (MET) :             25.576ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x10_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.131ns  (logic 0.630ns (55.707%)  route 0.501ns (44.292%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.307ns
    Source Clock Delay      (SCD):    -0.836ns = ( 24.164 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.614    24.164    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585    24.749 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=47, routed)          0.286    25.035    iDec/douta[21]
    SLICE_X58Y63         LUT6 (Prop_lut6_I4_O)        0.045    25.080 r  iDec/x1[23]_i_1/O
                         net (fo=31, routed)          0.215    25.295    iCPU/regfile_inst/x31_reg[31]_0[15]
    SLICE_X60Y68         FDRE                                         r  iCPU/regfile_inst/x10_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.839    -1.307    iCPU/regfile_inst/clk0
    SLICE_X60Y68         FDRE                                         r  iCPU/regfile_inst/x10_reg[23]/C
                         clock pessimism              0.755    -0.552    
                         clock uncertainty            0.225    -0.327    
    SLICE_X60Y68         FDRE (Hold_fdre_C_D)         0.047    -0.280    iCPU/regfile_inst/x10_reg[23]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          25.295    
  -------------------------------------------------------------------
                         slack                                 25.576    

Slack (MET) :             25.584ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x13_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.058ns  (logic 0.630ns (59.550%)  route 0.428ns (40.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.299ns
    Source Clock Delay      (SCD):    -0.833ns = ( 24.167 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.617    24.167    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      0.585    24.752 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10]
                         net (fo=33, routed)          0.263    25.016    iCPU/regfile_inst/douta[10]
    SLICE_X56Y56         LUT6 (Prop_lut6_I5_O)        0.045    25.061 r  iCPU/regfile_inst/x13[31]_i_1/O
                         net (fo=32, routed)          0.165    25.225    iCPU/regfile_inst/x13[31]_i_1_n_1
    SLICE_X56Y56         FDRE                                         r  iCPU/regfile_inst/x13_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.847    -1.299    iCPU/regfile_inst/clk0
    SLICE_X56Y56         FDRE                                         r  iCPU/regfile_inst/x13_reg[2]/C
                         clock pessimism              0.755    -0.544    
                         clock uncertainty            0.225    -0.319    
    SLICE_X56Y56         FDRE (Hold_fdre_C_CE)       -0.039    -0.358    iCPU/regfile_inst/x13_reg[2]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          25.225    
  -------------------------------------------------------------------
                         slack                                 25.584    





---------------------------------------------------------------------------------------------------
From Clock:  clk0_clk_wiz_0
  To Clock:  clk180_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       37.230ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       49.928ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.230ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x17_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.641ns  (logic 2.229ns (19.147%)  route 9.412ns (80.853%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.974ns = ( 47.026 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.709    -2.458    iCPU/regfile_inst/clk0
    SLICE_X54Y60         FDRE                                         r  iCPU/regfile_inst/x17_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDRE (Prop_fdre_C_Q)         0.518    -1.940 f  iCPU/regfile_inst/x17_reg[2]/Q
                         net (fo=2, routed)           0.967    -0.973    iCPU/regfile_inst/x17_reg_n_1_[2]
    SLICE_X55Y58         LUT6 (Prop_lut6_I3_O)        0.124    -0.849 f  iCPU/regfile_inst/iMEM_i_673/O
                         net (fo=1, routed)           0.000    -0.849    iCPU/regfile_inst/iMEM_i_673_n_1
    SLICE_X55Y58         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.637 f  iCPU/regfile_inst/iMEM_i_396/O
                         net (fo=1, routed)           0.693     0.056    iCPU/regfile_inst/iMEM_i_396_n_1
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.299     0.355 f  iCPU/regfile_inst/iMEM_i_150/O
                         net (fo=10, routed)          0.907     1.262    iCPU/regfile_inst/write_data[2]
    SLICE_X64Y55         LUT6 (Prop_lut6_I5_O)        0.124     1.386 r  iCPU/regfile_inst/iMEM_i_248/O
                         net (fo=89, routed)          2.966     4.352    iCPU/regfile_inst/iMEM_i_248_n_1
    SLICE_X89Y60         LUT4 (Prop_lut4_I2_O)        0.152     4.504 r  iCPU/regfile_inst/iMEM_i_476/O
                         net (fo=2, routed)           1.051     5.555    iCPU/regfile_inst/iMEM_i_476_n_1
    SLICE_X90Y59         LUT3 (Prop_lut3_I2_O)        0.348     5.903 r  iCPU/regfile_inst/iMEM_i_228/O
                         net (fo=2, routed)           0.590     6.493    iCPU/regfile_inst/iMEM_i_228_n_1
    SLICE_X91Y58         LUT5 (Prop_lut5_I0_O)        0.328     6.821 r  iCPU/regfile_inst/iMEM_i_88/O
                         net (fo=1, routed)           0.151     6.972    iCPU/regfile_inst/iMEM_i_88_n_1
    SLICE_X91Y58         LUT6 (Prop_lut6_I4_O)        0.124     7.096 r  iCPU/regfile_inst/iMEM_i_12/O
                         net (fo=7, routed)           2.087     9.183    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[2]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.575    47.026    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.204    
                         clock uncertainty           -0.225    46.979    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    46.413    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.413    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                 37.230    

Slack (MET) :             37.571ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x17_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.303ns  (logic 2.229ns (19.720%)  route 9.074ns (80.280%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.971ns = ( 47.029 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.709    -2.458    iCPU/regfile_inst/clk0
    SLICE_X54Y60         FDRE                                         r  iCPU/regfile_inst/x17_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDRE (Prop_fdre_C_Q)         0.518    -1.940 f  iCPU/regfile_inst/x17_reg[2]/Q
                         net (fo=2, routed)           0.967    -0.973    iCPU/regfile_inst/x17_reg_n_1_[2]
    SLICE_X55Y58         LUT6 (Prop_lut6_I3_O)        0.124    -0.849 f  iCPU/regfile_inst/iMEM_i_673/O
                         net (fo=1, routed)           0.000    -0.849    iCPU/regfile_inst/iMEM_i_673_n_1
    SLICE_X55Y58         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.637 f  iCPU/regfile_inst/iMEM_i_396/O
                         net (fo=1, routed)           0.693     0.056    iCPU/regfile_inst/iMEM_i_396_n_1
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.299     0.355 f  iCPU/regfile_inst/iMEM_i_150/O
                         net (fo=10, routed)          0.907     1.262    iCPU/regfile_inst/write_data[2]
    SLICE_X64Y55         LUT6 (Prop_lut6_I5_O)        0.124     1.386 r  iCPU/regfile_inst/iMEM_i_248/O
                         net (fo=89, routed)          2.966     4.352    iCPU/regfile_inst/iMEM_i_248_n_1
    SLICE_X89Y60         LUT4 (Prop_lut4_I2_O)        0.152     4.504 r  iCPU/regfile_inst/iMEM_i_476/O
                         net (fo=2, routed)           1.051     5.555    iCPU/regfile_inst/iMEM_i_476_n_1
    SLICE_X90Y59         LUT3 (Prop_lut3_I2_O)        0.348     5.903 r  iCPU/regfile_inst/iMEM_i_228/O
                         net (fo=2, routed)           0.590     6.493    iCPU/regfile_inst/iMEM_i_228_n_1
    SLICE_X91Y58         LUT5 (Prop_lut5_I0_O)        0.328     6.821 r  iCPU/regfile_inst/iMEM_i_88/O
                         net (fo=1, routed)           0.151     6.972    iCPU/regfile_inst/iMEM_i_88_n_1
    SLICE_X91Y58         LUT6 (Prop_lut6_I4_O)        0.124     7.096 r  iCPU/regfile_inst/iMEM_i_12/O
                         net (fo=7, routed)           1.749     8.845    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.578    47.029    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.207    
                         clock uncertainty           -0.225    46.982    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    46.416    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.416    
                         arrival time                          -8.845    
  -------------------------------------------------------------------
                         slack                                 37.571    

Slack (MET) :             37.626ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x17_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.245ns  (logic 2.229ns (19.822%)  route 9.016ns (80.178%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.974ns = ( 47.026 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.709    -2.458    iCPU/regfile_inst/clk0
    SLICE_X54Y60         FDRE                                         r  iCPU/regfile_inst/x17_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDRE (Prop_fdre_C_Q)         0.518    -1.940 f  iCPU/regfile_inst/x17_reg[2]/Q
                         net (fo=2, routed)           0.967    -0.973    iCPU/regfile_inst/x17_reg_n_1_[2]
    SLICE_X55Y58         LUT6 (Prop_lut6_I3_O)        0.124    -0.849 f  iCPU/regfile_inst/iMEM_i_673/O
                         net (fo=1, routed)           0.000    -0.849    iCPU/regfile_inst/iMEM_i_673_n_1
    SLICE_X55Y58         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.637 f  iCPU/regfile_inst/iMEM_i_396/O
                         net (fo=1, routed)           0.693     0.056    iCPU/regfile_inst/iMEM_i_396_n_1
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.299     0.355 f  iCPU/regfile_inst/iMEM_i_150/O
                         net (fo=10, routed)          0.907     1.262    iCPU/regfile_inst/write_data[2]
    SLICE_X64Y55         LUT6 (Prop_lut6_I5_O)        0.124     1.386 r  iCPU/regfile_inst/iMEM_i_248/O
                         net (fo=89, routed)          2.966     4.352    iCPU/regfile_inst/iMEM_i_248_n_1
    SLICE_X89Y60         LUT4 (Prop_lut4_I2_O)        0.152     4.504 r  iCPU/regfile_inst/iMEM_i_476/O
                         net (fo=2, routed)           1.051     5.555    iCPU/regfile_inst/iMEM_i_476_n_1
    SLICE_X90Y59         LUT3 (Prop_lut3_I2_O)        0.348     5.903 r  iCPU/regfile_inst/iMEM_i_228/O
                         net (fo=2, routed)           0.543     6.446    iCPU/regfile_inst/iMEM_i_228_n_1
    SLICE_X89Y58         LUT6 (Prop_lut6_I0_O)        0.328     6.774 f  iCPU/regfile_inst/iMEM_i_84/O
                         net (fo=1, routed)           0.452     7.226    iCPU/regfile_inst/iMEM_i_84_n_1
    SLICE_X84Y57         LUT5 (Prop_lut5_I3_O)        0.124     7.350 r  iCPU/regfile_inst/iMEM_i_11/O
                         net (fo=8, routed)           1.437     8.787    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[3]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.575    47.026    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.204    
                         clock uncertainty           -0.225    46.979    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    46.413    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.413    
                         arrival time                          -8.787    
  -------------------------------------------------------------------
                         slack                                 37.626    

Slack (MET) :             37.820ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x17_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.051ns  (logic 1.773ns (16.043%)  route 9.278ns (83.957%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.974ns = ( 47.026 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.709    -2.458    iCPU/regfile_inst/clk0
    SLICE_X54Y60         FDRE                                         r  iCPU/regfile_inst/x17_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDRE (Prop_fdre_C_Q)         0.518    -1.940 f  iCPU/regfile_inst/x17_reg[2]/Q
                         net (fo=2, routed)           0.967    -0.973    iCPU/regfile_inst/x17_reg_n_1_[2]
    SLICE_X55Y58         LUT6 (Prop_lut6_I3_O)        0.124    -0.849 f  iCPU/regfile_inst/iMEM_i_673/O
                         net (fo=1, routed)           0.000    -0.849    iCPU/regfile_inst/iMEM_i_673_n_1
    SLICE_X55Y58         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.637 f  iCPU/regfile_inst/iMEM_i_396/O
                         net (fo=1, routed)           0.693     0.056    iCPU/regfile_inst/iMEM_i_396_n_1
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.299     0.355 f  iCPU/regfile_inst/iMEM_i_150/O
                         net (fo=10, routed)          0.907     1.262    iCPU/regfile_inst/write_data[2]
    SLICE_X64Y55         LUT6 (Prop_lut6_I5_O)        0.124     1.386 r  iCPU/regfile_inst/iMEM_i_248/O
                         net (fo=89, routed)          2.987     4.373    iCPU/regfile_inst/iMEM_i_248_n_1
    SLICE_X92Y62         LUT6 (Prop_lut6_I4_O)        0.124     4.497 f  iCPU/regfile_inst/iMEM_i_452/O
                         net (fo=2, routed)           0.663     5.160    iCPU/regfile_inst/iMEM_i_452_n_1
    SLICE_X87Y62         LUT3 (Prop_lut3_I0_O)        0.124     5.284 f  iCPU/regfile_inst/iMEM_i_199/O
                         net (fo=1, routed)           0.577     5.861    iCPU/regfile_inst/iMEM_i_199_n_1
    SLICE_X87Y59         LUT5 (Prop_lut5_I0_O)        0.124     5.985 f  iCPU/regfile_inst/iMEM_i_67/O
                         net (fo=1, routed)           0.667     6.652    iCPU/regfile_inst/iMEM_i_67_n_1
    SLICE_X87Y59         LUT6 (Prop_lut6_I4_O)        0.124     6.776 r  iCPU/regfile_inst/iMEM_i_7/O
                         net (fo=8, routed)           1.817     8.593    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[7]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.575    47.026    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.204    
                         clock uncertainty           -0.225    46.979    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    46.413    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.413    
                         arrival time                          -8.593    
  -------------------------------------------------------------------
                         slack                                 37.820    

Slack (MET) :             37.967ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x17_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.907ns  (logic 2.229ns (20.436%)  route 8.678ns (79.564%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.971ns = ( 47.029 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.709    -2.458    iCPU/regfile_inst/clk0
    SLICE_X54Y60         FDRE                                         r  iCPU/regfile_inst/x17_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDRE (Prop_fdre_C_Q)         0.518    -1.940 f  iCPU/regfile_inst/x17_reg[2]/Q
                         net (fo=2, routed)           0.967    -0.973    iCPU/regfile_inst/x17_reg_n_1_[2]
    SLICE_X55Y58         LUT6 (Prop_lut6_I3_O)        0.124    -0.849 f  iCPU/regfile_inst/iMEM_i_673/O
                         net (fo=1, routed)           0.000    -0.849    iCPU/regfile_inst/iMEM_i_673_n_1
    SLICE_X55Y58         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.637 f  iCPU/regfile_inst/iMEM_i_396/O
                         net (fo=1, routed)           0.693     0.056    iCPU/regfile_inst/iMEM_i_396_n_1
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.299     0.355 f  iCPU/regfile_inst/iMEM_i_150/O
                         net (fo=10, routed)          0.907     1.262    iCPU/regfile_inst/write_data[2]
    SLICE_X64Y55         LUT6 (Prop_lut6_I5_O)        0.124     1.386 r  iCPU/regfile_inst/iMEM_i_248/O
                         net (fo=89, routed)          2.966     4.352    iCPU/regfile_inst/iMEM_i_248_n_1
    SLICE_X89Y60         LUT4 (Prop_lut4_I2_O)        0.152     4.504 r  iCPU/regfile_inst/iMEM_i_476/O
                         net (fo=2, routed)           1.051     5.555    iCPU/regfile_inst/iMEM_i_476_n_1
    SLICE_X90Y59         LUT3 (Prop_lut3_I2_O)        0.348     5.903 r  iCPU/regfile_inst/iMEM_i_228/O
                         net (fo=2, routed)           0.543     6.446    iCPU/regfile_inst/iMEM_i_228_n_1
    SLICE_X89Y58         LUT6 (Prop_lut6_I0_O)        0.328     6.774 f  iCPU/regfile_inst/iMEM_i_84/O
                         net (fo=1, routed)           0.452     7.226    iCPU/regfile_inst/iMEM_i_84_n_1
    SLICE_X84Y57         LUT5 (Prop_lut5_I3_O)        0.124     7.350 r  iCPU/regfile_inst/iMEM_i_11/O
                         net (fo=8, routed)           1.099     8.449    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[3]
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.578    47.029    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.207    
                         clock uncertainty           -0.225    46.982    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    46.416    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.416    
                         arrival time                          -8.449    
  -------------------------------------------------------------------
                         slack                                 37.967    

Slack (MET) :             37.997ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x17_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.875ns  (logic 2.001ns (18.401%)  route 8.874ns (81.599%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.974ns = ( 47.026 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.709    -2.458    iCPU/regfile_inst/clk0
    SLICE_X54Y60         FDRE                                         r  iCPU/regfile_inst/x17_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDRE (Prop_fdre_C_Q)         0.518    -1.940 f  iCPU/regfile_inst/x17_reg[2]/Q
                         net (fo=2, routed)           0.967    -0.973    iCPU/regfile_inst/x17_reg_n_1_[2]
    SLICE_X55Y58         LUT6 (Prop_lut6_I3_O)        0.124    -0.849 f  iCPU/regfile_inst/iMEM_i_673/O
                         net (fo=1, routed)           0.000    -0.849    iCPU/regfile_inst/iMEM_i_673_n_1
    SLICE_X55Y58         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.637 f  iCPU/regfile_inst/iMEM_i_396/O
                         net (fo=1, routed)           0.693     0.056    iCPU/regfile_inst/iMEM_i_396_n_1
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.299     0.355 f  iCPU/regfile_inst/iMEM_i_150/O
                         net (fo=10, routed)          0.907     1.262    iCPU/regfile_inst/write_data[2]
    SLICE_X64Y55         LUT6 (Prop_lut6_I5_O)        0.124     1.386 r  iCPU/regfile_inst/iMEM_i_248/O
                         net (fo=89, routed)          2.056     3.442    iCPU/regfile_inst/iMEM_i_248_n_1
    SLICE_X91Y56         LUT5 (Prop_lut5_I1_O)        0.124     3.566 r  iCPU/regfile_inst/iMEM_i_231/O
                         net (fo=3, routed)           0.724     4.290    iCPU/regfile_inst/iMEM_i_231_n_1
    SLICE_X91Y57         LUT5 (Prop_lut5_I4_O)        0.124     4.414 r  iCPU/regfile_inst/iMEM_i_214/O
                         net (fo=2, routed)           0.840     5.254    iCPU/regfile_inst/iMEM_i_214_n_1
    SLICE_X88Y57         LUT4 (Prop_lut4_I0_O)        0.150     5.404 r  iCPU/regfile_inst/iMEM_i_79/O
                         net (fo=1, routed)           0.791     6.195    iCPU/regfile_inst/iMEM_i_79_n_1
    SLICE_X84Y57         LUT6 (Prop_lut6_I2_O)        0.326     6.521 r  iCPU/regfile_inst/iMEM_i_10/O
                         net (fo=6, routed)           1.895     8.417    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[4]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.575    47.026    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.204    
                         clock uncertainty           -0.225    46.979    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    46.413    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.413    
                         arrival time                          -8.417    
  -------------------------------------------------------------------
                         slack                                 37.997    

Slack (MET) :             38.074ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x17_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.797ns  (logic 1.773ns (16.421%)  route 9.024ns (83.579%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.974ns = ( 47.026 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.709    -2.458    iCPU/regfile_inst/clk0
    SLICE_X54Y60         FDRE                                         r  iCPU/regfile_inst/x17_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDRE (Prop_fdre_C_Q)         0.518    -1.940 f  iCPU/regfile_inst/x17_reg[2]/Q
                         net (fo=2, routed)           0.967    -0.973    iCPU/regfile_inst/x17_reg_n_1_[2]
    SLICE_X55Y58         LUT6 (Prop_lut6_I3_O)        0.124    -0.849 f  iCPU/regfile_inst/iMEM_i_673/O
                         net (fo=1, routed)           0.000    -0.849    iCPU/regfile_inst/iMEM_i_673_n_1
    SLICE_X55Y58         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.637 f  iCPU/regfile_inst/iMEM_i_396/O
                         net (fo=1, routed)           0.693     0.056    iCPU/regfile_inst/iMEM_i_396_n_1
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.299     0.355 f  iCPU/regfile_inst/iMEM_i_150/O
                         net (fo=10, routed)          0.907     1.262    iCPU/regfile_inst/write_data[2]
    SLICE_X64Y55         LUT6 (Prop_lut6_I5_O)        0.124     1.386 r  iCPU/regfile_inst/iMEM_i_248/O
                         net (fo=89, routed)          1.968     3.354    iCPU/regfile_inst/iMEM_i_248_n_1
    SLICE_X90Y57         LUT6 (Prop_lut6_I2_O)        0.124     3.478 r  iCPU/regfile_inst/iMEM_i_440/O
                         net (fo=2, routed)           1.007     4.486    iCPU/regfile_inst/iMEM_i_440_n_1
    SLICE_X89Y65         LUT3 (Prop_lut3_I2_O)        0.124     4.610 r  iCPU/regfile_inst/iMEM_i_176/O
                         net (fo=2, routed)           1.192     5.802    iCPU/regfile_inst/iMEM_i_176_n_1
    SLICE_X90Y58         LUT4 (Prop_lut4_I1_O)        0.124     5.926 r  iCPU/regfile_inst/iMEM_i_61/O
                         net (fo=1, routed)           0.705     6.631    iCPU/regfile_inst/iMEM_i_61_n_1
    SLICE_X85Y58         LUT6 (Prop_lut6_I3_O)        0.124     6.755 r  iCPU/regfile_inst/iMEM_i_6/O
                         net (fo=8, routed)           1.584     8.339    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[8]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.575    47.026    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.204    
                         clock uncertainty           -0.225    46.979    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    46.413    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.413    
                         arrival time                          -8.339    
  -------------------------------------------------------------------
                         slack                                 38.074    

Slack (MET) :             38.161ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x17_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.713ns  (logic 1.773ns (16.549%)  route 8.940ns (83.451%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.971ns = ( 47.029 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.709    -2.458    iCPU/regfile_inst/clk0
    SLICE_X54Y60         FDRE                                         r  iCPU/regfile_inst/x17_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDRE (Prop_fdre_C_Q)         0.518    -1.940 f  iCPU/regfile_inst/x17_reg[2]/Q
                         net (fo=2, routed)           0.967    -0.973    iCPU/regfile_inst/x17_reg_n_1_[2]
    SLICE_X55Y58         LUT6 (Prop_lut6_I3_O)        0.124    -0.849 f  iCPU/regfile_inst/iMEM_i_673/O
                         net (fo=1, routed)           0.000    -0.849    iCPU/regfile_inst/iMEM_i_673_n_1
    SLICE_X55Y58         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.637 f  iCPU/regfile_inst/iMEM_i_396/O
                         net (fo=1, routed)           0.693     0.056    iCPU/regfile_inst/iMEM_i_396_n_1
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.299     0.355 f  iCPU/regfile_inst/iMEM_i_150/O
                         net (fo=10, routed)          0.907     1.262    iCPU/regfile_inst/write_data[2]
    SLICE_X64Y55         LUT6 (Prop_lut6_I5_O)        0.124     1.386 r  iCPU/regfile_inst/iMEM_i_248/O
                         net (fo=89, routed)          2.987     4.373    iCPU/regfile_inst/iMEM_i_248_n_1
    SLICE_X92Y62         LUT6 (Prop_lut6_I4_O)        0.124     4.497 f  iCPU/regfile_inst/iMEM_i_452/O
                         net (fo=2, routed)           0.663     5.160    iCPU/regfile_inst/iMEM_i_452_n_1
    SLICE_X87Y62         LUT3 (Prop_lut3_I0_O)        0.124     5.284 f  iCPU/regfile_inst/iMEM_i_199/O
                         net (fo=1, routed)           0.577     5.861    iCPU/regfile_inst/iMEM_i_199_n_1
    SLICE_X87Y59         LUT5 (Prop_lut5_I0_O)        0.124     5.985 f  iCPU/regfile_inst/iMEM_i_67/O
                         net (fo=1, routed)           0.667     6.652    iCPU/regfile_inst/iMEM_i_67_n_1
    SLICE_X87Y59         LUT6 (Prop_lut6_I4_O)        0.124     6.776 r  iCPU/regfile_inst/iMEM_i_7/O
                         net (fo=8, routed)           1.479     8.255    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[7]
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.578    47.029    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.207    
                         clock uncertainty           -0.225    46.982    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    46.416    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.416    
                         arrival time                          -8.255    
  -------------------------------------------------------------------
                         slack                                 38.161    

Slack (MET) :             38.219ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x17_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.652ns  (logic 2.003ns (18.804%)  route 8.649ns (81.196%))
  Logic Levels:           8  (LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.974ns = ( 47.026 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.709    -2.458    iCPU/regfile_inst/clk0
    SLICE_X54Y60         FDRE                                         r  iCPU/regfile_inst/x17_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDRE (Prop_fdre_C_Q)         0.518    -1.940 f  iCPU/regfile_inst/x17_reg[2]/Q
                         net (fo=2, routed)           0.967    -0.973    iCPU/regfile_inst/x17_reg_n_1_[2]
    SLICE_X55Y58         LUT6 (Prop_lut6_I3_O)        0.124    -0.849 f  iCPU/regfile_inst/iMEM_i_673/O
                         net (fo=1, routed)           0.000    -0.849    iCPU/regfile_inst/iMEM_i_673_n_1
    SLICE_X55Y58         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.637 f  iCPU/regfile_inst/iMEM_i_396/O
                         net (fo=1, routed)           0.693     0.056    iCPU/regfile_inst/iMEM_i_396_n_1
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.299     0.355 f  iCPU/regfile_inst/iMEM_i_150/O
                         net (fo=10, routed)          0.907     1.262    iCPU/regfile_inst/write_data[2]
    SLICE_X64Y55         LUT6 (Prop_lut6_I5_O)        0.124     1.386 r  iCPU/regfile_inst/iMEM_i_248/O
                         net (fo=89, routed)          2.037     3.423    iCPU/regfile_inst/iMEM_i_248_n_1
    SLICE_X90Y57         LUT5 (Prop_lut5_I1_O)        0.124     3.547 r  iCPU/regfile_inst/iMEM_i_459/O
                         net (fo=2, routed)           0.593     4.140    iCPU/regfile_inst/iMEM_i_459_n_1
    SLICE_X90Y58         LUT5 (Prop_lut5_I4_O)        0.150     4.290 r  iCPU/regfile_inst/iMEM_i_202/O
                         net (fo=2, routed)           0.828     5.118    iCPU/regfile_inst/iMEM_i_202_n_1
    SLICE_X88Y57         LUT5 (Prop_lut5_I2_O)        0.328     5.446 r  iCPU/regfile_inst/iMEM_i_75/O
                         net (fo=1, routed)           0.818     6.264    iCPU/regfile_inst/iMEM_i_75_n_1
    SLICE_X87Y58         LUT6 (Prop_lut6_I1_O)        0.124     6.388 r  iCPU/regfile_inst/iMEM_i_9/O
                         net (fo=6, routed)           1.806     8.194    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[5]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.575    47.026    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.204    
                         clock uncertainty           -0.225    46.979    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    46.413    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.413    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                 38.219    

Slack (MET) :             38.268ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x17_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.606ns  (logic 1.773ns (16.717%)  route 8.833ns (83.283%))
  Logic Levels:           8  (LUT3=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.971ns = ( 47.029 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.709    -2.458    iCPU/regfile_inst/clk0
    SLICE_X54Y60         FDRE                                         r  iCPU/regfile_inst/x17_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDRE (Prop_fdre_C_Q)         0.518    -1.940 f  iCPU/regfile_inst/x17_reg[2]/Q
                         net (fo=2, routed)           0.967    -0.973    iCPU/regfile_inst/x17_reg_n_1_[2]
    SLICE_X55Y58         LUT6 (Prop_lut6_I3_O)        0.124    -0.849 f  iCPU/regfile_inst/iMEM_i_673/O
                         net (fo=1, routed)           0.000    -0.849    iCPU/regfile_inst/iMEM_i_673_n_1
    SLICE_X55Y58         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.637 f  iCPU/regfile_inst/iMEM_i_396/O
                         net (fo=1, routed)           0.693     0.056    iCPU/regfile_inst/iMEM_i_396_n_1
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.299     0.355 f  iCPU/regfile_inst/iMEM_i_150/O
                         net (fo=10, routed)          0.907     1.262    iCPU/regfile_inst/write_data[2]
    SLICE_X64Y55         LUT6 (Prop_lut6_I5_O)        0.124     1.386 r  iCPU/regfile_inst/iMEM_i_248/O
                         net (fo=89, routed)          1.968     3.354    iCPU/regfile_inst/iMEM_i_248_n_1
    SLICE_X90Y57         LUT6 (Prop_lut6_I2_O)        0.124     3.478 r  iCPU/regfile_inst/iMEM_i_440/O
                         net (fo=2, routed)           1.007     4.486    iCPU/regfile_inst/iMEM_i_440_n_1
    SLICE_X89Y65         LUT3 (Prop_lut3_I2_O)        0.124     4.610 r  iCPU/regfile_inst/iMEM_i_176/O
                         net (fo=2, routed)           0.739     5.348    iCPU/regfile_inst/iMEM_i_176_n_1
    SLICE_X88Y59         LUT6 (Prop_lut6_I3_O)        0.124     5.472 r  iCPU/regfile_inst/iMEM_i_55/O
                         net (fo=1, routed)           0.780     6.252    iCPU/regfile_inst/iMEM_i_55_n_1
    SLICE_X84Y59         LUT6 (Prop_lut6_I0_O)        0.124     6.376 r  iCPU/regfile_inst/iMEM_i_5/O
                         net (fo=8, routed)           1.772     8.148    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[9]
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.578    47.029    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.207    
                         clock uncertainty           -0.225    46.982    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    46.416    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.416    
                         arrival time                          -8.148    
  -------------------------------------------------------------------
                         slack                                 38.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.928ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x14_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.820ns  (logic 0.359ns (43.766%)  route 0.461ns (56.234%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 48.739 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.877ns = ( 99.123 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.573    99.123    iCPU/regfile_inst/clk0
    SLICE_X61Y67         FDRE                                         r  iCPU/regfile_inst/x14_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.141    99.264 r  iCPU/regfile_inst/x14_reg[30]/Q
                         net (fo=2, routed)           0.071    99.334    iCPU/regfile_inst/x14_reg_n_1_[30]
    SLICE_X60Y67         LUT6 (Prop_lut6_I1_O)        0.045    99.379 r  iCPU/regfile_inst/iMEM_i_512/O
                         net (fo=1, routed)           0.000    99.379    iCPU/regfile_inst/iMEM_i_512_n_1
    SLICE_X60Y67         MUXF7 (Prop_muxf7_I1_O)      0.065    99.444 r  iCPU/regfile_inst/iMEM_i_259/O
                         net (fo=1, routed)           0.117    99.562    iCPU/regfile_inst/iMEM_i_259_n_1
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.108    99.670 r  iCPU/regfile_inst/iMEM_i_101/O
                         net (fo=5, routed)           0.273    99.943    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[14]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.885    48.739    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.494    
                         clock uncertainty            0.225    49.719    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[14])
                                                      0.296    50.015    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.015    
                         arrival time                          99.943    
  -------------------------------------------------------------------
                         slack                                 49.928    

Slack (MET) :             49.930ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x15_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.817ns  (logic 0.359ns (43.936%)  route 0.458ns (56.064%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 48.741 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.870ns = ( 99.130 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.580    99.130    iCPU/regfile_inst/clk0
    SLICE_X60Y52         FDRE                                         r  iCPU/regfile_inst/x15_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y52         FDRE (Prop_fdre_C_Q)         0.141    99.271 r  iCPU/regfile_inst/x15_reg[10]/Q
                         net (fo=2, routed)           0.098    99.369    iCPU/regfile_inst/x15_reg_n_1_[10]
    SLICE_X61Y52         LUT6 (Prop_lut6_I0_O)        0.045    99.414 r  iCPU/regfile_inst/iMEM_i_662/O
                         net (fo=1, routed)           0.000    99.414    iCPU/regfile_inst/iMEM_i_662_n_1
    SLICE_X61Y52         MUXF7 (Prop_muxf7_I1_O)      0.065    99.479 r  iCPU/regfile_inst/iMEM_i_342/O
                         net (fo=1, routed)           0.139    99.618    iCPU/regfile_inst/iMEM_i_342_n_1
    SLICE_X61Y52         LUT6 (Prop_lut6_I3_O)        0.108    99.726 r  iCPU/regfile_inst/iMEM_i_124/O
                         net (fo=4, routed)           0.221    99.947    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[10]
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.887    48.741    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.496    
                         clock uncertainty            0.225    49.721    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[10])
                                                      0.296    50.017    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.017    
                         arrival time                          99.947    
  -------------------------------------------------------------------
                         slack                                 49.930    

Slack (MET) :             49.944ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x31_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.833ns  (logic 0.358ns (42.961%)  route 0.475ns (57.039%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 48.741 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.872ns = ( 99.128 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.578    99.128    iCPU/regfile_inst/clk0
    SLICE_X61Y57         FDRE                                         r  iCPU/regfile_inst/x31_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.141    99.269 r  iCPU/regfile_inst/x31_reg[9]/Q
                         net (fo=2, routed)           0.110    99.379    iCPU/regfile_inst/x31_reg_n_1_[9]
    SLICE_X62Y56         LUT6 (Prop_lut6_I0_O)        0.045    99.424 r  iCPU/regfile_inst/iMEM_i_666/O
                         net (fo=1, routed)           0.000    99.424    iCPU/regfile_inst/iMEM_i_666_n_1
    SLICE_X62Y56         MUXF7 (Prop_muxf7_I1_O)      0.064    99.488 r  iCPU/regfile_inst/iMEM_i_344/O
                         net (fo=1, routed)           0.107    99.595    iCPU/regfile_inst/iMEM_i_344_n_1
    SLICE_X60Y57         LUT6 (Prop_lut6_I0_O)        0.108    99.703 r  iCPU/regfile_inst/iMEM_i_125/O
                         net (fo=4, routed)           0.258    99.961    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[9]
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.887    48.741    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.496    
                         clock uncertainty            0.225    49.721    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                      0.296    50.017    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.017    
                         arrival time                          99.961    
  -------------------------------------------------------------------
                         slack                                 49.944    

Slack (MET) :             49.971ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.863ns  (logic 0.356ns (41.263%)  route 0.507ns (58.737%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 48.741 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 99.126 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.576    99.126    iCPU/regfile_inst/clk0
    SLICE_X56Y57         FDRE                                         r  iCPU/regfile_inst/x1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y57         FDRE (Prop_fdre_C_Q)         0.141    99.267 r  iCPU/regfile_inst/x1_reg[3]/Q
                         net (fo=2, routed)           0.110    99.377    iCPU/regfile_inst/x1_reg_n_1_[3]
    SLICE_X59Y57         LUT5 (Prop_lut5_I4_O)        0.045    99.422 r  iCPU/regfile_inst/iMEM_i_392/O
                         net (fo=2, routed)           0.000    99.422    iCPU/regfile_inst/iMEM_i_392_n_1
    SLICE_X59Y57         MUXF7 (Prop_muxf7_I0_O)      0.062    99.484 r  iCPU/regfile_inst/iMEM_i_148/O
                         net (fo=1, routed)           0.139    99.623    iCPU/regfile_inst/iMEM_i_148_n_1
    SLICE_X59Y57         LUT6 (Prop_lut6_I3_O)        0.108    99.731 r  iCPU/regfile_inst/iMEM_i_43/O
                         net (fo=9, routed)           0.257    99.989    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[3]
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.887    48.741    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.496    
                         clock uncertainty            0.225    49.721    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.296    50.017    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.017    
                         arrival time                          99.989    
  -------------------------------------------------------------------
                         slack                                 49.971    

Slack (MET) :             49.973ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.865ns  (logic 0.356ns (41.177%)  route 0.509ns (58.823%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 48.741 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 99.126 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.576    99.126    iCPU/regfile_inst/clk0
    SLICE_X56Y57         FDRE                                         r  iCPU/regfile_inst/x1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y57         FDRE (Prop_fdre_C_Q)         0.141    99.267 r  iCPU/regfile_inst/x1_reg[2]/Q
                         net (fo=2, routed)           0.099    99.366    iCPU/regfile_inst/x1_reg_n_1_[2]
    SLICE_X57Y57         LUT5 (Prop_lut5_I4_O)        0.045    99.411 r  iCPU/regfile_inst/iMEM_i_677/O
                         net (fo=1, routed)           0.000    99.411    iCPU/regfile_inst/iMEM_i_677_n_1
    SLICE_X57Y57         MUXF7 (Prop_muxf7_I0_O)      0.062    99.473 r  iCPU/regfile_inst/iMEM_i_398/O
                         net (fo=1, routed)           0.168    99.641    iCPU/regfile_inst/iMEM_i_398_n_1
    SLICE_X55Y58         LUT6 (Prop_lut6_I3_O)        0.108    99.749 r  iCPU/regfile_inst/iMEM_i_150/O
                         net (fo=10, routed)          0.241    99.990    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[2]
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.887    48.741    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.496    
                         clock uncertainty            0.225    49.721    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.296    50.017    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.017    
                         arrival time                          99.990    
  -------------------------------------------------------------------
                         slack                                 49.973    

Slack (MET) :             49.980ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x29_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.877ns  (logic 0.359ns (40.949%)  route 0.518ns (59.051%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 48.739 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.881ns = ( 99.119 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.569    99.119    iCPU/regfile_inst/clk0
    SLICE_X55Y68         FDRE                                         r  iCPU/regfile_inst/x29_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDRE (Prop_fdre_C_Q)         0.141    99.260 r  iCPU/regfile_inst/x29_reg[23]/Q
                         net (fo=2, routed)           0.122    99.381    iCPU/regfile_inst/x29_reg_n_1_[23]
    SLICE_X57Y67         LUT6 (Prop_lut6_I3_O)        0.045    99.426 r  iCPU/regfile_inst/iMEM_i_562/O
                         net (fo=1, routed)           0.000    99.426    iCPU/regfile_inst/iMEM_i_562_n_1
    SLICE_X57Y67         MUXF7 (Prop_muxf7_I1_O)      0.065    99.491 r  iCPU/regfile_inst/iMEM_i_284/O
                         net (fo=1, routed)           0.139    99.631    iCPU/regfile_inst/iMEM_i_284_n_1
    SLICE_X57Y67         LUT6 (Prop_lut6_I0_O)        0.108    99.739 r  iCPU/regfile_inst/iMEM_i_108/O
                         net (fo=3, routed)           0.257    99.995    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[7]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.885    48.739    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.494    
                         clock uncertainty            0.225    49.719    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                      0.296    50.015    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.015    
                         arrival time                          99.995    
  -------------------------------------------------------------------
                         slack                                 49.980    

Slack (MET) :             49.987ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x6_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.877ns  (logic 0.368ns (41.941%)  route 0.509ns (58.059%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 48.741 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns = ( 99.127 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.577    99.127    iCPU/regfile_inst/clk0
    SLICE_X57Y53         FDRE                                         r  iCPU/regfile_inst/x6_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y53         FDRE (Prop_fdre_C_Q)         0.141    99.268 r  iCPU/regfile_inst/x6_reg[8]/Q
                         net (fo=2, routed)           0.111    99.379    iCPU/regfile_inst/x6_reg_n_1_[8]
    SLICE_X56Y53         LUT6 (Prop_lut6_I1_O)        0.045    99.424 r  iCPU/regfile_inst/iMEM_i_355/O
                         net (fo=1, routed)           0.000    99.424    iCPU/regfile_inst/iMEM_i_355_n_1
    SLICE_X56Y53         MUXF7 (Prop_muxf7_I1_O)      0.074    99.498 r  iCPU/regfile_inst/iMEM_i_129/O
                         net (fo=1, routed)           0.140    99.637    iCPU/regfile_inst/iMEM_i_129_n_1
    SLICE_X57Y52         LUT6 (Prop_lut6_I5_O)        0.108    99.745 r  iCPU/regfile_inst/iMEM_i_38/O
                         net (fo=4, routed)           0.259   100.004    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[8]
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.887    48.741    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.496    
                         clock uncertainty            0.225    49.721    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                      0.296    50.017    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.017    
                         arrival time                         100.004    
  -------------------------------------------------------------------
                         slack                                 49.987    

Slack (MET) :             49.997ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x17_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.890ns  (logic 0.379ns (42.574%)  route 0.511ns (57.426%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 48.741 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.876ns = ( 99.124 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.574    99.124    iCPU/regfile_inst/clk0
    SLICE_X54Y60         FDRE                                         r  iCPU/regfile_inst/x17_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDRE (Prop_fdre_C_Q)         0.164    99.288 r  iCPU/regfile_inst/x17_reg[7]/Q
                         net (fo=2, routed)           0.149    99.437    iCPU/regfile_inst/x17_reg_n_1_[7]
    SLICE_X55Y61         LUT6 (Prop_lut6_I3_O)        0.045    99.482 r  iCPU/regfile_inst/iMEM_i_358/O
                         net (fo=1, routed)           0.000    99.482    iCPU/regfile_inst/iMEM_i_358_n_1
    SLICE_X55Y61         MUXF7 (Prop_muxf7_I0_O)      0.062    99.544 r  iCPU/regfile_inst/iMEM_i_131/O
                         net (fo=1, routed)           0.122    99.666    iCPU/regfile_inst/iMEM_i_131_n_1
    SLICE_X56Y60         LUT6 (Prop_lut6_I1_O)        0.108    99.774 r  iCPU/regfile_inst/iMEM_i_39/O
                         net (fo=4, routed)           0.240   100.014    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[7]
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.887    48.741    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.496    
                         clock uncertainty            0.225    49.721    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                      0.296    50.017    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.017    
                         arrival time                         100.014    
  -------------------------------------------------------------------
                         slack                                 49.997    

Slack (MET) :             49.999ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x6_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.892ns  (logic 0.382ns (42.812%)  route 0.510ns (57.188%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 48.739 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.878ns = ( 99.122 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.572    99.122    iCPU/regfile_inst/clk0
    SLICE_X62Y68         FDRE                                         r  iCPU/regfile_inst/x6_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.164    99.286 r  iCPU/regfile_inst/x6_reg[25]/Q
                         net (fo=2, routed)           0.129    99.414    iCPU/regfile_inst/x6_reg_n_1_[25]
    SLICE_X64Y67         LUT6 (Prop_lut6_I1_O)        0.045    99.459 r  iCPU/regfile_inst/iMEM_i_550/O
                         net (fo=1, routed)           0.000    99.459    iCPU/regfile_inst/iMEM_i_550_n_1
    SLICE_X64Y67         MUXF7 (Prop_muxf7_I1_O)      0.065    99.524 r  iCPU/regfile_inst/iMEM_i_278/O
                         net (fo=1, routed)           0.117    99.642    iCPU/regfile_inst/iMEM_i_278_n_1
    SLICE_X62Y67         LUT6 (Prop_lut6_I3_O)        0.108    99.750 r  iCPU/regfile_inst/iMEM_i_106/O
                         net (fo=2, routed)           0.264   100.014    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[9]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.885    48.739    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.494    
                         clock uncertainty            0.225    49.719    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                      0.296    50.015    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.015    
                         arrival time                         100.014    
  -------------------------------------------------------------------
                         slack                                 49.999    

Slack (MET) :             50.007ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x25_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.900ns  (logic 0.356ns (39.576%)  route 0.544ns (60.424%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 48.741 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 99.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.575    99.125    iCPU/regfile_inst/clk0
    SLICE_X57Y60         FDRE                                         r  iCPU/regfile_inst/x25_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y60         FDRE (Prop_fdre_C_Q)         0.141    99.266 r  iCPU/regfile_inst/x25_reg[14]/Q
                         net (fo=2, routed)           0.145    99.411    iCPU/regfile_inst/x25_reg_n_1_[14]
    SLICE_X58Y60         LUT6 (Prop_lut6_I3_O)        0.045    99.456 r  iCPU/regfile_inst/iMEM_i_633/O
                         net (fo=1, routed)           0.000    99.456    iCPU/regfile_inst/iMEM_i_633_n_1
    SLICE_X58Y60         MUXF7 (Prop_muxf7_I0_O)      0.062    99.518 r  iCPU/regfile_inst/iMEM_i_320/O
                         net (fo=1, routed)           0.141    99.659    iCPU/regfile_inst/iMEM_i_320_n_1
    SLICE_X58Y60         LUT6 (Prop_lut6_I0_O)        0.108    99.767 r  iCPU/regfile_inst/iMEM_i_117/O
                         net (fo=4, routed)           0.257   100.024    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[14]
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.887    48.741    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.496    
                         clock uncertainty            0.225    49.721    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[14])
                                                      0.296    50.017    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.017    
                         arrival time                         100.024    
  -------------------------------------------------------------------
                         slack                                 50.007    





---------------------------------------------------------------------------------------------------
From Clock:  clk90_clk_wiz_0
  To Clock:  clk180_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.095ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       75.369ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.095ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        14.733ns  (logic 4.142ns (28.113%)  route 10.591ns (71.887%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.974ns = ( 47.026 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 22.585 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.752    22.585    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    25.039 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=25, routed)          1.951    26.990    iDec/douta[6]
    SLICE_X80Y56         LUT2 (Prop_lut2_I1_O)        0.152    27.142 f  iDec/x1[5]_i_3/O
                         net (fo=2, routed)           0.581    27.723    iDec/bbstub_douta[6]_3
    SLICE_X66Y56         LUT6 (Prop_lut6_I0_O)        0.332    28.055 f  iDec/iMEM_i_188/O
                         net (fo=32, routed)          2.034    30.089    iCPU/regfile_inst/b_true_reg_i_25_0
    SLICE_X92Y65         LUT6 (Prop_lut6_I1_O)        0.124    30.213 r  iCPU/regfile_inst/pc_next_reg[13]_i_9/O
                         net (fo=11, routed)          1.091    31.304    iCPU/regfile_inst/pc_next_reg[13]_i_9_n_1
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124    31.428 r  iCPU/regfile_inst/iMEM_i_495/O
                         net (fo=2, routed)           0.825    32.253    iCPU/regfile_inst/iMEM_i_495_n_1
    SLICE_X87Y60         LUT3 (Prop_lut3_I1_O)        0.152    32.405 r  iCPU/regfile_inst/iMEM_i_246/O
                         net (fo=4, routed)           1.281    33.686    iCPU/regfile_inst/iMEM_i_246_n_1
    SLICE_X90Y59         LUT3 (Prop_lut3_I0_O)        0.352    34.038 r  iCPU/regfile_inst/iMEM_i_228/O
                         net (fo=2, routed)           0.590    34.629    iCPU/regfile_inst/iMEM_i_228_n_1
    SLICE_X91Y58         LUT5 (Prop_lut5_I0_O)        0.328    34.957 r  iCPU/regfile_inst/iMEM_i_88/O
                         net (fo=1, routed)           0.151    35.108    iCPU/regfile_inst/iMEM_i_88_n_1
    SLICE_X91Y58         LUT6 (Prop_lut6_I4_O)        0.124    35.232 r  iCPU/regfile_inst/iMEM_i_12/O
                         net (fo=7, routed)           2.087    37.319    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[2]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.575    47.026    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.204    
                         clock uncertainty           -0.225    46.979    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    46.413    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.413    
                         arrival time                         -37.319    
  -------------------------------------------------------------------
                         slack                                  9.095    

Slack (MET) :             9.436ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        14.395ns  (logic 4.142ns (28.773%)  route 10.253ns (71.227%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.971ns = ( 47.029 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 22.585 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.752    22.585    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    25.039 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=25, routed)          1.951    26.990    iDec/douta[6]
    SLICE_X80Y56         LUT2 (Prop_lut2_I1_O)        0.152    27.142 f  iDec/x1[5]_i_3/O
                         net (fo=2, routed)           0.581    27.723    iDec/bbstub_douta[6]_3
    SLICE_X66Y56         LUT6 (Prop_lut6_I0_O)        0.332    28.055 f  iDec/iMEM_i_188/O
                         net (fo=32, routed)          2.034    30.089    iCPU/regfile_inst/b_true_reg_i_25_0
    SLICE_X92Y65         LUT6 (Prop_lut6_I1_O)        0.124    30.213 r  iCPU/regfile_inst/pc_next_reg[13]_i_9/O
                         net (fo=11, routed)          1.091    31.304    iCPU/regfile_inst/pc_next_reg[13]_i_9_n_1
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124    31.428 r  iCPU/regfile_inst/iMEM_i_495/O
                         net (fo=2, routed)           0.825    32.253    iCPU/regfile_inst/iMEM_i_495_n_1
    SLICE_X87Y60         LUT3 (Prop_lut3_I1_O)        0.152    32.405 r  iCPU/regfile_inst/iMEM_i_246/O
                         net (fo=4, routed)           1.281    33.686    iCPU/regfile_inst/iMEM_i_246_n_1
    SLICE_X90Y59         LUT3 (Prop_lut3_I0_O)        0.352    34.038 r  iCPU/regfile_inst/iMEM_i_228/O
                         net (fo=2, routed)           0.590    34.629    iCPU/regfile_inst/iMEM_i_228_n_1
    SLICE_X91Y58         LUT5 (Prop_lut5_I0_O)        0.328    34.957 r  iCPU/regfile_inst/iMEM_i_88/O
                         net (fo=1, routed)           0.151    35.108    iCPU/regfile_inst/iMEM_i_88_n_1
    SLICE_X91Y58         LUT6 (Prop_lut6_I4_O)        0.124    35.232 r  iCPU/regfile_inst/iMEM_i_12/O
                         net (fo=7, routed)           1.749    36.981    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.578    47.029    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.207    
                         clock uncertainty           -0.225    46.982    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    46.416    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.416    
                         arrival time                         -36.981    
  -------------------------------------------------------------------
                         slack                                  9.436    

Slack (MET) :             9.491ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        14.337ns  (logic 4.142ns (28.890%)  route 10.195ns (71.110%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.974ns = ( 47.026 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 22.585 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.752    22.585    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    25.039 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=25, routed)          1.951    26.990    iDec/douta[6]
    SLICE_X80Y56         LUT2 (Prop_lut2_I1_O)        0.152    27.142 f  iDec/x1[5]_i_3/O
                         net (fo=2, routed)           0.581    27.723    iDec/bbstub_douta[6]_3
    SLICE_X66Y56         LUT6 (Prop_lut6_I0_O)        0.332    28.055 f  iDec/iMEM_i_188/O
                         net (fo=32, routed)          2.034    30.089    iCPU/regfile_inst/b_true_reg_i_25_0
    SLICE_X92Y65         LUT6 (Prop_lut6_I1_O)        0.124    30.213 r  iCPU/regfile_inst/pc_next_reg[13]_i_9/O
                         net (fo=11, routed)          1.091    31.304    iCPU/regfile_inst/pc_next_reg[13]_i_9_n_1
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124    31.428 r  iCPU/regfile_inst/iMEM_i_495/O
                         net (fo=2, routed)           0.825    32.253    iCPU/regfile_inst/iMEM_i_495_n_1
    SLICE_X87Y60         LUT3 (Prop_lut3_I1_O)        0.152    32.405 r  iCPU/regfile_inst/iMEM_i_246/O
                         net (fo=4, routed)           1.281    33.686    iCPU/regfile_inst/iMEM_i_246_n_1
    SLICE_X90Y59         LUT3 (Prop_lut3_I0_O)        0.352    34.038 r  iCPU/regfile_inst/iMEM_i_228/O
                         net (fo=2, routed)           0.543    34.581    iCPU/regfile_inst/iMEM_i_228_n_1
    SLICE_X89Y58         LUT6 (Prop_lut6_I0_O)        0.328    34.909 f  iCPU/regfile_inst/iMEM_i_84/O
                         net (fo=1, routed)           0.452    35.361    iCPU/regfile_inst/iMEM_i_84_n_1
    SLICE_X84Y57         LUT5 (Prop_lut5_I3_O)        0.124    35.485 r  iCPU/regfile_inst/iMEM_i_11/O
                         net (fo=8, routed)           1.437    36.922    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[3]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.575    47.026    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.204    
                         clock uncertainty           -0.225    46.979    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    46.413    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.413    
                         arrival time                         -36.922    
  -------------------------------------------------------------------
                         slack                                  9.491    

Slack (MET) :             9.666ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        14.162ns  (logic 3.676ns (25.958%)  route 10.486ns (74.042%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.974ns = ( 47.026 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 22.585 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.752    22.585    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    25.039 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=16, routed)          1.867    26.906    iCPU/regfile_inst/douta[1]
    SLICE_X81Y57         LUT2 (Prop_lut2_I0_O)        0.152    27.058 f  iCPU/regfile_inst/x1[31]_i_7/O
                         net (fo=15, routed)          0.808    27.866    iCPU/inst0/iMEM_i_72
    SLICE_X66Y56         LUT6 (Prop_lut6_I2_O)        0.326    28.192 r  iCPU/inst0/iMEM_i_189/O
                         net (fo=66, routed)          1.073    29.265    iCPU/regfile_inst/pc_next_reg[31]_i_4_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I2_O)        0.124    29.389 r  iCPU/regfile_inst/iMEM_i_234/O
                         net (fo=92, routed)          2.025    31.415    iCPU/regfile_inst/iMEM_i_234_n_1
    SLICE_X91Y62         LUT5 (Prop_lut5_I4_O)        0.124    31.539 f  iCPU/regfile_inst/iMEM_i_461/O
                         net (fo=4, routed)           0.988    32.527    iCPU/regfile_inst/iMEM_i_461_n_1
    SLICE_X92Y62         LUT6 (Prop_lut6_I0_O)        0.124    32.651 f  iCPU/regfile_inst/iMEM_i_452/O
                         net (fo=2, routed)           0.663    33.314    iCPU/regfile_inst/iMEM_i_452_n_1
    SLICE_X87Y62         LUT3 (Prop_lut3_I0_O)        0.124    33.438 f  iCPU/regfile_inst/iMEM_i_199/O
                         net (fo=1, routed)           0.577    34.015    iCPU/regfile_inst/iMEM_i_199_n_1
    SLICE_X87Y59         LUT5 (Prop_lut5_I0_O)        0.124    34.139 f  iCPU/regfile_inst/iMEM_i_67/O
                         net (fo=1, routed)           0.667    34.806    iCPU/regfile_inst/iMEM_i_67_n_1
    SLICE_X87Y59         LUT6 (Prop_lut6_I4_O)        0.124    34.930 r  iCPU/regfile_inst/iMEM_i_7/O
                         net (fo=8, routed)           1.817    36.747    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[7]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.575    47.026    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.204    
                         clock uncertainty           -0.225    46.979    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    46.413    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.413    
                         arrival time                         -36.747    
  -------------------------------------------------------------------
                         slack                                  9.666    

Slack (MET) :             9.745ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        14.083ns  (logic 3.552ns (25.222%)  route 10.531ns (74.778%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.974ns = ( 47.026 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 22.585 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.752    22.585    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    25.039 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=16, routed)          1.867    26.906    iCPU/regfile_inst/douta[1]
    SLICE_X81Y57         LUT2 (Prop_lut2_I0_O)        0.152    27.058 f  iCPU/regfile_inst/x1[31]_i_7/O
                         net (fo=15, routed)          0.808    27.866    iCPU/inst0/iMEM_i_72
    SLICE_X66Y56         LUT6 (Prop_lut6_I2_O)        0.326    28.192 r  iCPU/inst0/iMEM_i_189/O
                         net (fo=66, routed)          1.196    29.388    iCPU/regfile_inst/pc_next_reg[31]_i_4_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I2_O)        0.124    29.512 r  iCPU/regfile_inst/iMEM_i_240/O
                         net (fo=89, routed)          2.171    31.683    iCPU/regfile_inst/iMEM_i_240_n_1
    SLICE_X90Y57         LUT6 (Prop_lut6_I3_O)        0.124    31.807 r  iCPU/regfile_inst/iMEM_i_440/O
                         net (fo=2, routed)           1.007    32.815    iCPU/regfile_inst/iMEM_i_440_n_1
    SLICE_X89Y65         LUT3 (Prop_lut3_I2_O)        0.124    32.939 r  iCPU/regfile_inst/iMEM_i_176/O
                         net (fo=2, routed)           1.192    34.131    iCPU/regfile_inst/iMEM_i_176_n_1
    SLICE_X90Y58         LUT4 (Prop_lut4_I1_O)        0.124    34.255 r  iCPU/regfile_inst/iMEM_i_61/O
                         net (fo=1, routed)           0.705    34.960    iCPU/regfile_inst/iMEM_i_61_n_1
    SLICE_X85Y58         LUT6 (Prop_lut6_I3_O)        0.124    35.084 r  iCPU/regfile_inst/iMEM_i_6/O
                         net (fo=8, routed)           1.584    36.668    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[8]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.575    47.026    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.204    
                         clock uncertainty           -0.225    46.979    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    46.413    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.413    
                         arrival time                         -36.668    
  -------------------------------------------------------------------
                         slack                                  9.745    

Slack (MET) :             9.760ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        14.068ns  (logic 4.014ns (28.534%)  route 10.054ns (71.466%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.974ns = ( 47.026 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 22.585 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.752    22.585    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    25.039 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=16, routed)          1.867    26.906    iCPU/regfile_inst/douta[1]
    SLICE_X81Y57         LUT2 (Prop_lut2_I0_O)        0.152    27.058 f  iCPU/regfile_inst/x1[31]_i_7/O
                         net (fo=15, routed)          0.808    27.866    iCPU/inst0/iMEM_i_72
    SLICE_X66Y56         LUT6 (Prop_lut6_I2_O)        0.326    28.192 r  iCPU/inst0/iMEM_i_189/O
                         net (fo=66, routed)          1.196    29.388    iCPU/regfile_inst/pc_next_reg[31]_i_4_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I2_O)        0.124    29.512 r  iCPU/regfile_inst/iMEM_i_240/O
                         net (fo=89, routed)          1.979    31.491    iCPU/regfile_inst/iMEM_i_240_n_1
    SLICE_X91Y57         LUT3 (Prop_lut3_I0_O)        0.150    31.641 r  iCPU/regfile_inst/iMEM_i_454/O
                         net (fo=5, routed)           0.678    32.319    iCPU/regfile_inst/iMEM_i_454_n_1
    SLICE_X91Y57         LUT5 (Prop_lut5_I2_O)        0.332    32.651 r  iCPU/regfile_inst/iMEM_i_214/O
                         net (fo=2, routed)           0.840    33.491    iCPU/regfile_inst/iMEM_i_214_n_1
    SLICE_X88Y57         LUT4 (Prop_lut4_I0_O)        0.150    33.641 r  iCPU/regfile_inst/iMEM_i_79/O
                         net (fo=1, routed)           0.791    34.432    iCPU/regfile_inst/iMEM_i_79_n_1
    SLICE_X84Y57         LUT6 (Prop_lut6_I2_O)        0.326    34.758 r  iCPU/regfile_inst/iMEM_i_10/O
                         net (fo=6, routed)           1.895    36.653    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[4]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.575    47.026    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.204    
                         clock uncertainty           -0.225    46.979    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    46.413    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.413    
                         arrival time                         -36.653    
  -------------------------------------------------------------------
                         slack                                  9.760    

Slack (MET) :             9.764ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        14.064ns  (logic 3.788ns (26.934%)  route 10.276ns (73.066%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.974ns = ( 47.026 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 22.585 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.752    22.585    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    25.039 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=25, routed)          1.951    26.990    iDec/douta[6]
    SLICE_X80Y56         LUT2 (Prop_lut2_I1_O)        0.152    27.142 f  iDec/x1[5]_i_3/O
                         net (fo=2, routed)           0.581    27.723    iDec/bbstub_douta[6]_3
    SLICE_X66Y56         LUT6 (Prop_lut6_I0_O)        0.332    28.055 f  iDec/iMEM_i_188/O
                         net (fo=32, routed)          2.034    30.089    iCPU/regfile_inst/b_true_reg_i_25_0
    SLICE_X92Y65         LUT6 (Prop_lut6_I1_O)        0.124    30.213 r  iCPU/regfile_inst/pc_next_reg[13]_i_9/O
                         net (fo=11, routed)          1.091    31.304    iCPU/regfile_inst/pc_next_reg[13]_i_9_n_1
    SLICE_X89Y61         LUT6 (Prop_lut6_I4_O)        0.124    31.428 r  iCPU/regfile_inst/iMEM_i_495/O
                         net (fo=2, routed)           0.825    32.253    iCPU/regfile_inst/iMEM_i_495_n_1
    SLICE_X87Y60         LUT3 (Prop_lut3_I1_O)        0.152    32.405 r  iCPU/regfile_inst/iMEM_i_246/O
                         net (fo=4, routed)           0.866    33.271    iCPU/regfile_inst/iMEM_i_246_n_1
    SLICE_X90Y59         LUT6 (Prop_lut6_I3_O)        0.326    33.597 f  iCPU/regfile_inst/iMEM_i_97/O
                         net (fo=1, routed)           0.764    34.362    iCPU/regfile_inst/iMEM_i_97_n_1
    SLICE_X90Y56         LUT6 (Prop_lut6_I3_O)        0.124    34.486 r  iCPU/regfile_inst/iMEM_i_14/O
                         net (fo=15, routed)          2.164    36.649    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[0]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.575    47.026    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.204    
                         clock uncertainty           -0.225    46.979    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    46.413    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.413    
                         arrival time                         -36.649    
  -------------------------------------------------------------------
                         slack                                  9.764    

Slack (MET) :             9.801ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        14.029ns  (logic 3.908ns (27.856%)  route 10.121ns (72.144%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.971ns = ( 47.029 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 22.585 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.752    22.585    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    25.039 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=16, routed)          1.867    26.906    iCPU/regfile_inst/douta[1]
    SLICE_X81Y57         LUT2 (Prop_lut2_I0_O)        0.152    27.058 f  iCPU/regfile_inst/x1[31]_i_7/O
                         net (fo=15, routed)          0.808    27.866    iCPU/inst0/iMEM_i_72
    SLICE_X66Y56         LUT6 (Prop_lut6_I2_O)        0.326    28.192 r  iCPU/inst0/iMEM_i_189/O
                         net (fo=66, routed)          1.073    29.265    iCPU/regfile_inst/pc_next_reg[31]_i_4_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I2_O)        0.124    29.389 r  iCPU/regfile_inst/iMEM_i_234/O
                         net (fo=92, routed)          1.780    31.169    iCPU/regfile_inst/iMEM_i_234_n_1
    SLICE_X89Y65         LUT2 (Prop_lut2_I0_O)        0.153    31.322 f  iCPU/regfile_inst/pc_next_reg[23]_i_16/O
                         net (fo=4, routed)           0.973    32.296    iCPU/regfile_inst/pc_next_reg[23]_i_16_n_1
    SLICE_X90Y61         LUT6 (Prop_lut6_I5_O)        0.327    32.623 f  iCPU/regfile_inst/iMEM_i_431/O
                         net (fo=1, routed)           0.716    33.339    iCPU/regfile_inst/iMEM_i_431_n_1
    SLICE_X90Y59         LUT3 (Prop_lut3_I0_O)        0.124    33.463 r  iCPU/regfile_inst/iMEM_i_167/O
                         net (fo=2, routed)           0.553    34.016    iCPU/regfile_inst/iMEM_i_167_n_1
    SLICE_X86Y59         LUT6 (Prop_lut6_I5_O)        0.124    34.140 f  iCPU/regfile_inst/iMEM_i_57/O
                         net (fo=1, routed)           0.579    34.719    iCPU/regfile_inst/iMEM_i_57_n_1
    SLICE_X84Y59         LUT6 (Prop_lut6_I3_O)        0.124    34.843 r  iCPU/regfile_inst/iMEM_i_5/O
                         net (fo=8, routed)           1.772    36.615    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[9]
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.578    47.029    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.207    
                         clock uncertainty           -0.225    46.982    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    46.416    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.416    
                         arrival time                         -36.615    
  -------------------------------------------------------------------
                         slack                                  9.801    

Slack (MET) :             9.802ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        14.026ns  (logic 3.908ns (27.863%)  route 10.118ns (72.137%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.974ns = ( 47.026 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 22.585 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.752    22.585    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    25.039 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=16, routed)          1.867    26.906    iCPU/regfile_inst/douta[1]
    SLICE_X81Y57         LUT2 (Prop_lut2_I0_O)        0.152    27.058 f  iCPU/regfile_inst/x1[31]_i_7/O
                         net (fo=15, routed)          0.808    27.866    iCPU/inst0/iMEM_i_72
    SLICE_X66Y56         LUT6 (Prop_lut6_I2_O)        0.326    28.192 r  iCPU/inst0/iMEM_i_189/O
                         net (fo=66, routed)          1.073    29.265    iCPU/regfile_inst/pc_next_reg[31]_i_4_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I2_O)        0.124    29.389 r  iCPU/regfile_inst/iMEM_i_234/O
                         net (fo=92, routed)          1.780    31.169    iCPU/regfile_inst/iMEM_i_234_n_1
    SLICE_X89Y65         LUT2 (Prop_lut2_I0_O)        0.153    31.322 f  iCPU/regfile_inst/pc_next_reg[23]_i_16/O
                         net (fo=4, routed)           0.973    32.296    iCPU/regfile_inst/pc_next_reg[23]_i_16_n_1
    SLICE_X90Y61         LUT6 (Prop_lut6_I5_O)        0.327    32.623 f  iCPU/regfile_inst/iMEM_i_431/O
                         net (fo=1, routed)           0.716    33.339    iCPU/regfile_inst/iMEM_i_431_n_1
    SLICE_X90Y59         LUT3 (Prop_lut3_I0_O)        0.124    33.463 r  iCPU/regfile_inst/iMEM_i_167/O
                         net (fo=2, routed)           0.553    34.016    iCPU/regfile_inst/iMEM_i_167_n_1
    SLICE_X86Y59         LUT6 (Prop_lut6_I5_O)        0.124    34.140 f  iCPU/regfile_inst/iMEM_i_57/O
                         net (fo=1, routed)           0.579    34.719    iCPU/regfile_inst/iMEM_i_57_n_1
    SLICE_X84Y59         LUT6 (Prop_lut6_I3_O)        0.124    34.843 r  iCPU/regfile_inst/iMEM_i_5/O
                         net (fo=8, routed)           1.769    36.611    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[9]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.575    47.026    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.204    
                         clock uncertainty           -0.225    46.979    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    46.413    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.413    
                         arrival time                         -36.611    
  -------------------------------------------------------------------
                         slack                                  9.802    

Slack (MET) :             9.831ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        13.997ns  (logic 3.908ns (27.921%)  route 10.089ns (72.079%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.974ns = ( 47.026 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 22.585 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.752    22.585    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    25.039 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=16, routed)          1.867    26.906    iCPU/regfile_inst/douta[1]
    SLICE_X81Y57         LUT2 (Prop_lut2_I0_O)        0.152    27.058 f  iCPU/regfile_inst/x1[31]_i_7/O
                         net (fo=15, routed)          0.808    27.866    iCPU/inst0/iMEM_i_72
    SLICE_X66Y56         LUT6 (Prop_lut6_I2_O)        0.326    28.192 r  iCPU/inst0/iMEM_i_189/O
                         net (fo=66, routed)          1.073    29.265    iCPU/regfile_inst/pc_next_reg[31]_i_4_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I2_O)        0.124    29.389 r  iCPU/regfile_inst/iMEM_i_234/O
                         net (fo=92, routed)          1.780    31.169    iCPU/regfile_inst/iMEM_i_234_n_1
    SLICE_X89Y65         LUT2 (Prop_lut2_I0_O)        0.153    31.322 f  iCPU/regfile_inst/pc_next_reg[23]_i_16/O
                         net (fo=4, routed)           0.973    32.296    iCPU/regfile_inst/pc_next_reg[23]_i_16_n_1
    SLICE_X90Y61         LUT6 (Prop_lut6_I5_O)        0.327    32.623 f  iCPU/regfile_inst/iMEM_i_431/O
                         net (fo=1, routed)           0.716    33.339    iCPU/regfile_inst/iMEM_i_431_n_1
    SLICE_X90Y59         LUT3 (Prop_lut3_I0_O)        0.124    33.463 r  iCPU/regfile_inst/iMEM_i_167/O
                         net (fo=2, routed)           0.677    34.140    iCPU/regfile_inst/iMEM_i_167_n_1
    SLICE_X86Y59         LUT6 (Prop_lut6_I5_O)        0.124    34.264 r  iCPU/regfile_inst/iMEM_i_50/O
                         net (fo=1, routed)           0.162    34.426    iCPU/regfile_inst/iMEM_i_50_n_1
    SLICE_X86Y59         LUT6 (Prop_lut6_I1_O)        0.124    34.550 r  iCPU/regfile_inst/iMEM_i_4/O
                         net (fo=6, routed)           2.032    36.582    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[10]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.575    47.026    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.204    
                         clock uncertainty           -0.225    46.979    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    46.413    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.413    
                         arrival time                         -36.582    
  -------------------------------------------------------------------
                         slack                                  9.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             75.369ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.012ns  (logic 0.630ns (62.236%)  route 0.382ns (37.764%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 48.741 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.833ns = ( 124.167 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.617   124.167    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585   124.752 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=16, routed)          0.215   124.967    inst[1]
    SLICE_X54Y57         LUT6 (Prop_lut6_I1_O)        0.045   125.012 r  iMEM_i_3/O
                         net (fo=1, routed)           0.167   125.180    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/web[0]
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.887    48.741    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.496    
                         clock uncertainty            0.225    49.721    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                      0.089    49.810    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -49.810    
                         arrival time                         125.180    
  -------------------------------------------------------------------
                         slack                                 75.369    

Slack (MET) :             75.456ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.309ns  (logic 0.630ns (48.140%)  route 0.679ns (51.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 48.741 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.836ns = ( 124.164 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.614   124.164    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585   124.749 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=41, routed)          0.439   125.188    iCPU/regfile_inst/douta[24]
    SLICE_X56Y60         LUT6 (Prop_lut6_I2_O)        0.045   125.233 r  iCPU/regfile_inst/iMEM_i_39/O
                         net (fo=4, routed)           0.240   125.473    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[7]
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.887    48.741    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.496    
                         clock uncertainty            0.225    49.721    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                      0.296    50.017    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.017    
                         arrival time                         125.473    
  -------------------------------------------------------------------
                         slack                                 75.456    

Slack (MET) :             75.456ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.309ns  (logic 0.630ns (48.132%)  route 0.679ns (51.868%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 48.741 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.836ns = ( 124.164 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.614   124.164    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585   124.749 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=47, routed)          0.415   125.164    iCPU/regfile_inst/douta[23]
    SLICE_X55Y65         LUT6 (Prop_lut6_I4_O)        0.045   125.209 r  iCPU/regfile_inst/iMEM_i_116/O
                         net (fo=4, routed)           0.264   125.473    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[15]
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.887    48.741    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.496    
                         clock uncertainty            0.225    49.721    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[15])
                                                      0.296    50.017    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.017    
                         arrival time                         125.473    
  -------------------------------------------------------------------
                         slack                                 75.456    

Slack (MET) :             75.506ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.359ns  (logic 0.630ns (46.352%)  route 0.729ns (53.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 48.741 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.836ns = ( 124.164 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.614   124.164    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585   124.749 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=41, routed)          0.472   125.221    iCPU/regfile_inst/douta[24]
    SLICE_X59Y57         LUT6 (Prop_lut6_I2_O)        0.045   125.266 r  iCPU/regfile_inst/iMEM_i_43/O
                         net (fo=9, routed)           0.257   125.523    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[3]
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.887    48.741    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.496    
                         clock uncertainty            0.225    49.721    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.296    50.017    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.017    
                         arrival time                         125.523    
  -------------------------------------------------------------------
                         slack                                 75.506    

Slack (MET) :             75.552ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.405ns  (logic 0.630ns (44.833%)  route 0.775ns (55.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 48.741 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.836ns = ( 124.164 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.614   124.164    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585   124.749 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=41, routed)          0.452   125.201    iCPU/regfile_inst/douta[24]
    SLICE_X57Y62         LUT6 (Prop_lut6_I2_O)        0.045   125.246 r  iCPU/regfile_inst/iMEM_i_40/O
                         net (fo=10, routed)          0.323   125.569    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[6]
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.887    48.741    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.496    
                         clock uncertainty            0.225    49.721    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[6])
                                                      0.296    50.017    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.017    
                         arrival time                         125.569    
  -------------------------------------------------------------------
                         slack                                 75.552    

Slack (MET) :             75.553ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.196ns  (logic 0.630ns (52.679%)  route 0.566ns (47.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 48.741 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.833ns = ( 124.167 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.617   124.167    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      0.585   124.752 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14]
                         net (fo=28, routed)          0.336   125.088    inst[14]
    SLICE_X56Y57         LUT4 (Prop_lut4_I0_O)        0.045   125.133 r  iMEM_i_2/O
                         net (fo=1, routed)           0.230   125.363    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/web[1]
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.887    48.741    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.496    
                         clock uncertainty            0.225    49.721    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_WEBWE[1])
                                                      0.089    49.810    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -49.810    
                         arrival time                         125.363    
  -------------------------------------------------------------------
                         slack                                 75.553    

Slack (MET) :             75.561ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.412ns  (logic 0.630ns (44.617%)  route 0.782ns (55.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 48.739 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.836ns = ( 124.164 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.614   124.164    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585   124.749 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=41, routed)          0.351   125.100    iCPU/regfile_inst/douta[24]
    SLICE_X57Y64         LUT6 (Prop_lut6_I2_O)        0.045   125.145 r  iCPU/regfile_inst/iMEM_i_105/O
                         net (fo=4, routed)           0.431   125.576    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[10]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.885    48.739    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.494    
                         clock uncertainty            0.225    49.719    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[10])
                                                      0.296    50.015    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.015    
                         arrival time                         125.576    
  -------------------------------------------------------------------
                         slack                                 75.561    

Slack (MET) :             75.574ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.427ns  (logic 0.630ns (44.157%)  route 0.797ns (55.843%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 48.741 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.836ns = ( 124.164 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.614   124.164    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585   124.749 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=47, routed)          0.540   125.289    iCPU/regfile_inst/douta[23]
    SLICE_X58Y60         LUT6 (Prop_lut6_I4_O)        0.045   125.334 r  iCPU/regfile_inst/iMEM_i_117/O
                         net (fo=4, routed)           0.257   125.591    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[14]
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.887    48.741    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.496    
                         clock uncertainty            0.225    49.721    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[14])
                                                      0.296    50.017    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.017    
                         arrival time                         125.591    
  -------------------------------------------------------------------
                         slack                                 75.574    

Slack (MET) :             75.608ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.458ns  (logic 0.630ns (43.198%)  route 0.828ns (56.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 48.739 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.836ns = ( 124.164 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.614   124.164    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585   124.749 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=47, routed)          0.555   125.304    iCPU/regfile_inst/douta[23]
    SLICE_X58Y67         LUT6 (Prop_lut6_I4_O)        0.045   125.349 r  iCPU/regfile_inst/iMEM_i_101/O
                         net (fo=5, routed)           0.273   125.623    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[14]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.885    48.739    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.494    
                         clock uncertainty            0.225    49.719    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[14])
                                                      0.296    50.015    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.015    
                         arrival time                         125.623    
  -------------------------------------------------------------------
                         slack                                 75.608    

Slack (MET) :             75.608ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.459ns  (logic 0.630ns (43.185%)  route 0.829ns (56.815%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 48.739 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.836ns = ( 124.164 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.614   124.164    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585   124.749 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=41, routed)          0.572   125.321    iCPU/regfile_inst/douta[24]
    SLICE_X57Y67         LUT6 (Prop_lut6_I2_O)        0.045   125.366 r  iCPU/regfile_inst/iMEM_i_108/O
                         net (fo=3, routed)           0.257   125.623    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[7]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.885    48.739    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.494    
                         clock uncertainty            0.225    49.719    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                      0.296    50.015    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.015    
                         arrival time                         125.623    
  -------------------------------------------------------------------
                         slack                                 75.608    





---------------------------------------------------------------------------------------------------
From Clock:  clk0_clk_wiz_0
  To Clock:  clk90_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       21.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       74.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.050ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.819ns  (logic 0.518ns (18.376%)  route 2.301ns (81.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.972ns = ( 22.028 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.714    -2.453    iCPU/clk0
    SLICE_X66Y58         FDCE                                         r  iCPU/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y58         FDCE (Prop_fdce_C_Q)         0.518    -1.935 r  iCPU/pc_reg[6]/Q
                         net (fo=7, routed)           2.301     0.366    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.577    22.028    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.206    
                         clock uncertainty           -0.225    21.981    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    21.415    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.415    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                 21.050    

Slack (MET) :             21.384ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.481ns  (logic 0.518ns (20.880%)  route 1.963ns (79.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.976ns = ( 22.024 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.714    -2.453    iCPU/clk0
    SLICE_X66Y58         FDCE                                         r  iCPU/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y58         FDCE (Prop_fdce_C_Q)         0.518    -1.935 r  iCPU/pc_reg[6]/Q
                         net (fo=7, routed)           1.963     0.028    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[4]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.573    22.024    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.202    
                         clock uncertainty           -0.225    21.977    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    21.411    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.411    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                 21.384    

Slack (MET) :             21.571ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.518ns (22.535%)  route 1.781ns (77.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.972ns = ( 22.028 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.713    -2.454    iCPU/clk0
    SLICE_X66Y59         FDCE                                         r  iCPU/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y59         FDCE (Prop_fdce_C_Q)         0.518    -1.936 r  iCPU/pc_reg[11]/Q
                         net (fo=7, routed)           1.781    -0.155    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.577    22.028    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.206    
                         clock uncertainty           -0.225    21.981    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    21.415    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.415    
                         arrival time                           0.155    
  -------------------------------------------------------------------
                         slack                                 21.571    

Slack (MET) :             21.589ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 0.518ns (22.712%)  route 1.763ns (77.288%))
  Logic Levels:           0  
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.972ns = ( 22.028 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.713    -2.454    iCPU/clk0
    SLICE_X66Y59         FDCE                                         r  iCPU/pc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y59         FDCE (Prop_fdce_C_Q)         0.518    -1.936 r  iCPU/pc_reg[10]/Q
                         net (fo=7, routed)           1.763    -0.173    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.577    22.028    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.206    
                         clock uncertainty           -0.225    21.981    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    21.415    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.415    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                 21.589    

Slack (MET) :             21.717ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 0.518ns (24.117%)  route 1.630ns (75.883%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.976ns = ( 22.024 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.714    -2.453    iCPU/clk0
    SLICE_X66Y58         FDCE                                         r  iCPU/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y58         FDCE (Prop_fdce_C_Q)         0.518    -1.935 r  iCPU/pc_reg[8]/Q
                         net (fo=7, routed)           1.630    -0.305    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[6]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.573    22.024    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.202    
                         clock uncertainty           -0.225    21.977    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    21.411    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.411    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                 21.717    

Slack (MET) :             21.752ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 0.518ns (24.474%)  route 1.599ns (75.526%))
  Logic Levels:           0  
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.972ns = ( 22.028 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.714    -2.453    iCPU/clk0
    SLICE_X66Y57         FDCE                                         r  iCPU/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y57         FDCE (Prop_fdce_C_Q)         0.518    -1.935 r  iCPU/pc_reg[2]/Q
                         net (fo=8, routed)           1.599    -0.336    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.577    22.028    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.206    
                         clock uncertainty           -0.225    21.981    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    21.415    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.415    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                 21.752    

Slack (MET) :             21.755ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.110ns  (logic 0.518ns (24.551%)  route 1.592ns (75.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.976ns = ( 22.024 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.713    -2.454    iCPU/clk0
    SLICE_X66Y59         FDCE                                         r  iCPU/pc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y59         FDCE (Prop_fdce_C_Q)         0.518    -1.936 r  iCPU/pc_reg[9]/Q
                         net (fo=7, routed)           1.592    -0.344    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[7]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.573    22.024    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.202    
                         clock uncertainty           -0.225    21.977    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    21.411    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.411    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                 21.755    

Slack (MET) :             21.875ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.993ns  (logic 0.518ns (25.986%)  route 1.475ns (74.014%))
  Logic Levels:           0  
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.972ns = ( 22.028 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.714    -2.453    iCPU/clk0
    SLICE_X66Y58         FDCE                                         r  iCPU/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y58         FDCE (Prop_fdce_C_Q)         0.518    -1.935 r  iCPU/pc_reg[7]/Q
                         net (fo=7, routed)           1.475    -0.460    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.577    22.028    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.206    
                         clock uncertainty           -0.225    21.981    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    21.415    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.415    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                 21.875    

Slack (MET) :             21.905ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.961ns  (logic 0.518ns (26.420%)  route 1.443ns (73.580%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.976ns = ( 22.024 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.713    -2.454    iCPU/clk0
    SLICE_X66Y59         FDCE                                         r  iCPU/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y59         FDCE (Prop_fdce_C_Q)         0.518    -1.936 r  iCPU/pc_reg[11]/Q
                         net (fo=7, routed)           1.443    -0.493    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[9]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.573    22.024    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.202    
                         clock uncertainty           -0.225    21.977    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    21.411    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.411    
                         arrival time                           0.493    
  -------------------------------------------------------------------
                         slack                                 21.905    

Slack (MET) :             21.923ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.943ns  (logic 0.518ns (26.663%)  route 1.425ns (73.337%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.976ns = ( 22.024 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.454ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.713    -2.454    iCPU/clk0
    SLICE_X66Y59         FDCE                                         r  iCPU/pc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y59         FDCE (Prop_fdce_C_Q)         0.518    -1.936 r  iCPU/pc_reg[10]/Q
                         net (fo=7, routed)           1.425    -0.511    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[8]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.573    22.024    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.202    
                         clock uncertainty           -0.225    21.977    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    21.411    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.411    
                         arrival time                           0.511    
  -------------------------------------------------------------------
                         slack                                 21.923    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.712ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.487ns  (logic 0.164ns (33.644%)  route 0.323ns (66.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 23.740 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.872ns = ( 99.128 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.578    99.128    iCPU/clk0
    SLICE_X66Y57         FDCE                                         r  iCPU/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y57         FDCE (Prop_fdce_C_Q)         0.164    99.292 r  iCPU/pc_reg[3]/Q
                         net (fo=7, routed)           0.323    99.615    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.886    23.740    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.495    
                         clock uncertainty            0.225    24.720    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    24.903    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.903    
                         arrival time                          99.615    
  -------------------------------------------------------------------
                         slack                                 74.712    

Slack (MET) :             74.715ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.490ns  (logic 0.164ns (33.451%)  route 0.326ns (66.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 23.740 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.872ns = ( 99.128 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.578    99.128    iCPU/clk0
    SLICE_X66Y57         FDCE                                         r  iCPU/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y57         FDCE (Prop_fdce_C_Q)         0.164    99.292 r  iCPU/pc_reg[4]/Q
                         net (fo=7, routed)           0.326    99.618    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.886    23.740    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.495    
                         clock uncertainty            0.225    24.720    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    24.903    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.903    
                         arrival time                          99.618    
  -------------------------------------------------------------------
                         slack                                 74.715    

Slack (MET) :             74.797ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.568ns  (logic 0.164ns (28.851%)  route 0.404ns (71.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 23.736 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.872ns = ( 99.128 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.578    99.128    iCPU/clk0
    SLICE_X66Y58         FDCE                                         r  iCPU/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y58         FDCE (Prop_fdce_C_Q)         0.164    99.292 r  iCPU/pc_reg[5]/Q
                         net (fo=7, routed)           0.404    99.696    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[3]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.882    23.736    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.491    
                         clock uncertainty            0.225    24.716    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    24.899    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.899    
                         arrival time                          99.696    
  -------------------------------------------------------------------
                         slack                                 74.797    

Slack (MET) :             74.801ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.572ns  (logic 0.164ns (28.671%)  route 0.408ns (71.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 23.736 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.872ns = ( 99.128 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.578    99.128    iCPU/clk0
    SLICE_X66Y59         FDCE                                         r  iCPU/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y59         FDCE (Prop_fdce_C_Q)         0.164    99.292 r  iCPU/pc_reg[12]/Q
                         net (fo=7, routed)           0.408    99.700    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[10]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.882    23.736    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.491    
                         clock uncertainty            0.225    24.716    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    24.899    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.899    
                         arrival time                          99.700    
  -------------------------------------------------------------------
                         slack                                 74.801    

Slack (MET) :             74.822ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.593ns  (logic 0.164ns (27.635%)  route 0.429ns (72.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 23.736 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.872ns = ( 99.128 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.578    99.128    iCPU/clk0
    SLICE_X66Y57         FDCE                                         r  iCPU/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y57         FDCE (Prop_fdce_C_Q)         0.164    99.292 r  iCPU/pc_reg[3]/Q
                         net (fo=7, routed)           0.429    99.721    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[1]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.882    23.736    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.491    
                         clock uncertainty            0.225    24.716    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    24.899    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.899    
                         arrival time                          99.721    
  -------------------------------------------------------------------
                         slack                                 74.822    

Slack (MET) :             74.825ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.596ns  (logic 0.164ns (27.504%)  route 0.432ns (72.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 23.736 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.872ns = ( 99.128 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.578    99.128    iCPU/clk0
    SLICE_X66Y57         FDCE                                         r  iCPU/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y57         FDCE (Prop_fdce_C_Q)         0.164    99.292 r  iCPU/pc_reg[4]/Q
                         net (fo=7, routed)           0.432    99.724    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[2]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.882    23.736    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.491    
                         clock uncertainty            0.225    24.716    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    24.899    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.899    
                         arrival time                          99.724    
  -------------------------------------------------------------------
                         slack                                 74.825    

Slack (MET) :             74.863ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.634ns  (logic 0.164ns (25.875%)  route 0.470ns (74.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 23.736 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.872ns = ( 99.128 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.578    99.128    iCPU/clk0
    SLICE_X66Y58         FDCE                                         r  iCPU/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y58         FDCE (Prop_fdce_C_Q)         0.164    99.292 r  iCPU/pc_reg[7]/Q
                         net (fo=7, routed)           0.470    99.762    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[5]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.882    23.736    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.491    
                         clock uncertainty            0.225    24.716    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    24.899    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.899    
                         arrival time                          99.762    
  -------------------------------------------------------------------
                         slack                                 74.863    

Slack (MET) :             74.879ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.654ns  (logic 0.164ns (25.080%)  route 0.490ns (74.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 23.740 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.872ns = ( 99.128 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.578    99.128    iCPU/clk0
    SLICE_X66Y59         FDCE                                         r  iCPU/pc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y59         FDCE (Prop_fdce_C_Q)         0.164    99.292 r  iCPU/pc_reg[9]/Q
                         net (fo=7, routed)           0.490    99.782    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.886    23.740    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.495    
                         clock uncertainty            0.225    24.720    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    24.903    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.903    
                         arrival time                          99.782    
  -------------------------------------------------------------------
                         slack                                 74.879    

Slack (MET) :             74.893ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.668ns  (logic 0.164ns (24.555%)  route 0.504ns (75.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 23.740 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.872ns = ( 99.128 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.578    99.128    iCPU/clk0
    SLICE_X66Y58         FDCE                                         r  iCPU/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y58         FDCE (Prop_fdce_C_Q)         0.164    99.292 r  iCPU/pc_reg[8]/Q
                         net (fo=7, routed)           0.504    99.796    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.886    23.740    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.495    
                         clock uncertainty            0.225    24.720    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    24.903    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.903    
                         arrival time                          99.796    
  -------------------------------------------------------------------
                         slack                                 74.893    

Slack (MET) :             74.894ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.665ns  (logic 0.164ns (24.662%)  route 0.501ns (75.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 23.736 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.872ns = ( 99.128 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.578    99.128    iCPU/clk0
    SLICE_X66Y57         FDCE                                         r  iCPU/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y57         FDCE (Prop_fdce_C_Q)         0.164    99.292 r  iCPU/pc_reg[2]/Q
                         net (fo=8, routed)           0.501    99.793    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[0]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.882    23.736    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.491    
                         clock uncertainty            0.225    24.716    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    24.899    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.899    
                         arrival time                          99.793    
  -------------------------------------------------------------------
                         slack                                 74.894    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            rst_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.898ns  (logic 1.693ns (58.435%)  route 1.204ns (41.565%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 r  btn_IBUF_inst/O
                         net (fo=2, routed)           1.204     2.774    btn_IBUF
    SLICE_X113Y89        LUT2 (Prop_lut2_I0_O)        0.124     2.898 r  rst_i_1/O
                         net (fo=1, routed)           0.000     2.898    rst_i_1_n_1
    SLICE_X113Y89        FDRE                                         r  rst_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iPLL/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rst_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.570ns  (logic 0.045ns (7.890%)  route 0.525ns (92.110%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  iPLL/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.525     0.525    locked
    SLICE_X113Y89        LUT2 (Prop_lut2_I1_O)        0.045     0.570 r  rst_i_1/O
                         net (fo=1, routed)           0.000     0.570    rst_i_1_n_1
    SLICE_X113Y89        FDRE                                         r  rst_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk0_clk_wiz_0
  To Clock:  

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iCPU/regfile_inst/x3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iDec/cs_mem_reg/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.050ns  (logic 3.021ns (18.822%)  route 13.029ns (81.178%))
  Logic Levels:           13  (LUT2=1 LUT3=2 LUT5=3 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.714    -2.453    iCPU/regfile_inst/clk0
    SLICE_X60Y55         FDRE                                         r  iCPU/regfile_inst/x3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.456    -1.997 r  iCPU/regfile_inst/x3_reg[4]/Q
                         net (fo=2, routed)           1.130    -0.867    iCPU/regfile_inst/x3_reg_n_1_[4]
    SLICE_X60Y53         LUT5 (Prop_lut5_I0_O)        0.124    -0.743 r  iCPU/regfile_inst/iMEM_i_384/O
                         net (fo=2, routed)           0.806     0.063    iCPU/regfile_inst/iMEM_i_384_n_1
    SLICE_X59Y53         LUT6 (Prop_lut6_I1_O)        0.124     0.187 f  iCPU/regfile_inst/iMEM_i_483/O
                         net (fo=1, routed)           0.588     0.775    iCPU/regfile_inst/iMEM_i_483_n_1
    SLICE_X64Y54         LUT6 (Prop_lut6_I5_O)        0.124     0.899 f  iCPU/regfile_inst/iMEM_i_234/O
                         net (fo=92, routed)          1.780     2.679    iCPU/regfile_inst/iMEM_i_234_n_1
    SLICE_X89Y65         LUT2 (Prop_lut2_I0_O)        0.153     2.832 r  iCPU/regfile_inst/pc_next_reg[23]_i_16/O
                         net (fo=4, routed)           1.137     3.970    iCPU/regfile_inst/pc_next_reg[23]_i_16_n_1
    SLICE_X90Y61         LUT6 (Prop_lut6_I3_O)        0.327     4.297 r  iCPU/regfile_inst/pc_next_reg[29]_i_12/O
                         net (fo=4, routed)           1.180     5.476    iCPU/regfile_inst/pc_next_reg[29]_i_12_n_1
    SLICE_X88Y64         LUT6 (Prop_lut6_I1_O)        0.124     5.600 f  iCPU/regfile_inst/pc_next_reg[29]_i_8/O
                         net (fo=2, routed)           0.966     6.566    iCPU/regfile_inst/pc_next_reg[29]_i_8_n_1
    SLICE_X87Y62         LUT3 (Prop_lut3_I0_O)        0.152     6.718 r  iCPU/regfile_inst/pc_next_reg[28]_i_5/O
                         net (fo=1, routed)           1.299     8.018    iCPU/regfile_inst/pc_next_reg[28]_i_5_n_1
    SLICE_X83Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.344 r  iCPU/regfile_inst/pc_next_reg[28]_i_3/O
                         net (fo=1, routed)           0.000     8.344    iCPU/regfile_inst/pc_next_reg[28]_i_3_n_1
    SLICE_X83Y67         MUXF7 (Prop_muxf7_I0_O)      0.212     8.556 r  iCPU/regfile_inst/pc_next_reg[28]_i_2/O
                         net (fo=5, routed)           1.459    10.015    iCPU/regfile_inst/pc_next_reg[28]_i_4_0
    SLICE_X62Y63         LUT5 (Prop_lut5_I4_O)        0.299    10.314 f  iCPU/regfile_inst/cs_mem_reg_i_12/O
                         net (fo=1, routed)           0.990    11.304    iCPU/regfile_inst/cs_mem_reg_i_12_n_1
    SLICE_X67Y63         LUT6 (Prop_lut6_I5_O)        0.124    11.428 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           0.855    12.283    iCPU/regfile_inst/cs_mem_reg_i_12_0
    SLICE_X67Y62         LUT5 (Prop_lut5_I4_O)        0.150    12.433 f  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.839    13.271    iDec/cs_mem_reg/CLR
    SLICE_X67Y61         LUT3 (Prop_lut3_I1_O)        0.326    13.597 r  iDec/cs_mem_reg/L3_1/O
                         net (fo=1, routed)           0.000    13.597    iDec/cs_mem_reg/D0
    SLICE_X67Y61         LDCE                                         r  iDec/cs_mem_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/regfile_inst/x3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iDec/cs_uart_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.448ns  (logic 2.669ns (17.277%)  route 12.779ns (82.723%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.714    -2.453    iCPU/regfile_inst/clk0
    SLICE_X60Y55         FDRE                                         r  iCPU/regfile_inst/x3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.456    -1.997 f  iCPU/regfile_inst/x3_reg[4]/Q
                         net (fo=2, routed)           1.130    -0.867    iCPU/regfile_inst/x3_reg_n_1_[4]
    SLICE_X60Y53         LUT5 (Prop_lut5_I0_O)        0.124    -0.743 f  iCPU/regfile_inst/iMEM_i_384/O
                         net (fo=2, routed)           0.806     0.063    iCPU/regfile_inst/iMEM_i_384_n_1
    SLICE_X59Y53         LUT6 (Prop_lut6_I1_O)        0.124     0.187 r  iCPU/regfile_inst/iMEM_i_483/O
                         net (fo=1, routed)           0.588     0.775    iCPU/regfile_inst/iMEM_i_483_n_1
    SLICE_X64Y54         LUT6 (Prop_lut6_I5_O)        0.124     0.899 r  iCPU/regfile_inst/iMEM_i_234/O
                         net (fo=92, routed)          1.780     2.679    iCPU/regfile_inst/iMEM_i_234_n_1
    SLICE_X89Y65         LUT2 (Prop_lut2_I0_O)        0.153     2.832 f  iCPU/regfile_inst/pc_next_reg[23]_i_16/O
                         net (fo=4, routed)           1.137     3.970    iCPU/regfile_inst/pc_next_reg[23]_i_16_n_1
    SLICE_X90Y61         LUT6 (Prop_lut6_I3_O)        0.327     4.297 f  iCPU/regfile_inst/pc_next_reg[29]_i_12/O
                         net (fo=4, routed)           1.180     5.476    iCPU/regfile_inst/pc_next_reg[29]_i_12_n_1
    SLICE_X88Y64         LUT6 (Prop_lut6_I1_O)        0.124     5.600 r  iCPU/regfile_inst/pc_next_reg[29]_i_8/O
                         net (fo=2, routed)           0.966     6.566    iCPU/regfile_inst/pc_next_reg[29]_i_8_n_1
    SLICE_X87Y62         LUT3 (Prop_lut3_I0_O)        0.152     6.718 f  iCPU/regfile_inst/pc_next_reg[28]_i_5/O
                         net (fo=1, routed)           1.299     8.018    iCPU/regfile_inst/pc_next_reg[28]_i_5_n_1
    SLICE_X83Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.344 f  iCPU/regfile_inst/pc_next_reg[28]_i_3/O
                         net (fo=1, routed)           0.000     8.344    iCPU/regfile_inst/pc_next_reg[28]_i_3_n_1
    SLICE_X83Y67         MUXF7 (Prop_muxf7_I0_O)      0.212     8.556 f  iCPU/regfile_inst/pc_next_reg[28]_i_2/O
                         net (fo=5, routed)           1.459    10.015    iCPU/regfile_inst/pc_next_reg[28]_i_4_0
    SLICE_X62Y63         LUT5 (Prop_lut5_I4_O)        0.299    10.314 r  iCPU/regfile_inst/cs_mem_reg_i_12/O
                         net (fo=1, routed)           0.990    11.304    iCPU/regfile_inst/cs_mem_reg_i_12_n_1
    SLICE_X67Y63         LUT6 (Prop_lut6_I5_O)        0.124    11.428 f  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           0.603    12.030    iCPU/regfile_inst/cs_mem_reg_i_12_0
    SLICE_X67Y62         LUT6 (Prop_lut6_I0_O)        0.124    12.154 f  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.841    12.995    iDec/DataOut[0]_i_3_0
    SLICE_X67Y62         LDCE                                         f  iDec/cs_uart_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/regfile_inst/x3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iDec/cs_gpio_reg/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.128ns  (logic 2.669ns (17.643%)  route 12.459ns (82.357%))
  Logic Levels:           12  (LUT2=1 LUT3=2 LUT5=2 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.714    -2.453    iCPU/regfile_inst/clk0
    SLICE_X60Y55         FDRE                                         r  iCPU/regfile_inst/x3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.456    -1.997 f  iCPU/regfile_inst/x3_reg[4]/Q
                         net (fo=2, routed)           1.130    -0.867    iCPU/regfile_inst/x3_reg_n_1_[4]
    SLICE_X60Y53         LUT5 (Prop_lut5_I0_O)        0.124    -0.743 f  iCPU/regfile_inst/iMEM_i_384/O
                         net (fo=2, routed)           0.806     0.063    iCPU/regfile_inst/iMEM_i_384_n_1
    SLICE_X59Y53         LUT6 (Prop_lut6_I1_O)        0.124     0.187 r  iCPU/regfile_inst/iMEM_i_483/O
                         net (fo=1, routed)           0.588     0.775    iCPU/regfile_inst/iMEM_i_483_n_1
    SLICE_X64Y54         LUT6 (Prop_lut6_I5_O)        0.124     0.899 r  iCPU/regfile_inst/iMEM_i_234/O
                         net (fo=92, routed)          1.780     2.679    iCPU/regfile_inst/iMEM_i_234_n_1
    SLICE_X89Y65         LUT2 (Prop_lut2_I0_O)        0.153     2.832 f  iCPU/regfile_inst/pc_next_reg[23]_i_16/O
                         net (fo=4, routed)           1.137     3.970    iCPU/regfile_inst/pc_next_reg[23]_i_16_n_1
    SLICE_X90Y61         LUT6 (Prop_lut6_I3_O)        0.327     4.297 f  iCPU/regfile_inst/pc_next_reg[29]_i_12/O
                         net (fo=4, routed)           1.180     5.476    iCPU/regfile_inst/pc_next_reg[29]_i_12_n_1
    SLICE_X88Y64         LUT6 (Prop_lut6_I1_O)        0.124     5.600 r  iCPU/regfile_inst/pc_next_reg[29]_i_8/O
                         net (fo=2, routed)           0.966     6.566    iCPU/regfile_inst/pc_next_reg[29]_i_8_n_1
    SLICE_X87Y62         LUT3 (Prop_lut3_I0_O)        0.152     6.718 f  iCPU/regfile_inst/pc_next_reg[28]_i_5/O
                         net (fo=1, routed)           1.299     8.018    iCPU/regfile_inst/pc_next_reg[28]_i_5_n_1
    SLICE_X83Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.344 f  iCPU/regfile_inst/pc_next_reg[28]_i_3/O
                         net (fo=1, routed)           0.000     8.344    iCPU/regfile_inst/pc_next_reg[28]_i_3_n_1
    SLICE_X83Y67         MUXF7 (Prop_muxf7_I0_O)      0.212     8.556 f  iCPU/regfile_inst/pc_next_reg[28]_i_2/O
                         net (fo=5, routed)           1.459    10.015    iCPU/regfile_inst/pc_next_reg[28]_i_4_0
    SLICE_X62Y63         LUT5 (Prop_lut5_I4_O)        0.299    10.314 r  iCPU/regfile_inst/cs_mem_reg_i_12/O
                         net (fo=1, routed)           0.990    11.304    iCPU/regfile_inst/cs_mem_reg_i_12_n_1
    SLICE_X67Y63         LUT6 (Prop_lut6_I5_O)        0.124    11.428 f  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           0.745    12.172    iDec/cs_gpio_reg/CLR
    SLICE_X65Y62         LUT3 (Prop_lut3_I1_O)        0.124    12.296 r  iDec/cs_gpio_reg/L3_1/O
                         net (fo=1, routed)           0.379    12.675    iDec/cs_gpio_reg/D0
    SLICE_X65Y62         LDCE                                         r  iDec/cs_gpio_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/regfile_inst/x17_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.784ns  (logic 2.251ns (17.607%)  route 10.533ns (82.393%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.709    -2.458    iCPU/regfile_inst/clk0
    SLICE_X54Y60         FDRE                                         r  iCPU/regfile_inst/x17_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDRE (Prop_fdre_C_Q)         0.518    -1.940 f  iCPU/regfile_inst/x17_reg[2]/Q
                         net (fo=2, routed)           0.967    -0.973    iCPU/regfile_inst/x17_reg_n_1_[2]
    SLICE_X55Y58         LUT6 (Prop_lut6_I3_O)        0.124    -0.849 f  iCPU/regfile_inst/iMEM_i_673/O
                         net (fo=1, routed)           0.000    -0.849    iCPU/regfile_inst/iMEM_i_673_n_1
    SLICE_X55Y58         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.637 f  iCPU/regfile_inst/iMEM_i_396/O
                         net (fo=1, routed)           0.693     0.056    iCPU/regfile_inst/iMEM_i_396_n_1
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.299     0.355 f  iCPU/regfile_inst/iMEM_i_150/O
                         net (fo=10, routed)          0.907     1.262    iCPU/regfile_inst/write_data[2]
    SLICE_X64Y55         LUT6 (Prop_lut6_I5_O)        0.124     1.386 r  iCPU/regfile_inst/iMEM_i_248/O
                         net (fo=89, routed)          3.446     4.832    iCPU/regfile_inst/iMEM_i_248_n_1
    SLICE_X88Y65         LUT6 (Prop_lut6_I5_O)        0.124     4.956 r  iCPU/regfile_inst/pc_next_reg[23]_i_15/O
                         net (fo=3, routed)           0.668     5.624    iCPU/regfile_inst/pc_next_reg[23]_i_15_n_1
    SLICE_X89Y65         LUT3 (Prop_lut3_I0_O)        0.152     5.776 r  iCPU/regfile_inst/pc_next_reg[23]_i_9/O
                         net (fo=2, routed)           0.452     6.228    iCPU/regfile_inst/pc_next_reg[23]_i_9_n_1
    SLICE_X89Y65         LUT4 (Prop_lut4_I0_O)        0.326     6.554 r  iCPU/regfile_inst/pc_next_reg[22]_i_8/O
                         net (fo=1, routed)           0.801     7.355    iCPU/regfile_inst/pc_next_reg[22]_i_8_n_1
    SLICE_X84Y65         LUT6 (Prop_lut6_I5_O)        0.124     7.479 r  iCPU/regfile_inst/pc_next_reg[22]_i_3/O
                         net (fo=1, routed)           0.628     8.108    iCPU/regfile_inst/pc_next_reg[22]_i_3_n_1
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     8.232 f  iCPU/regfile_inst/pc_next_reg[22]_i_2/O
                         net (fo=5, routed)           1.097     9.329    iCPU/regfile_inst/pc_next_reg[22]_i_7_0
    SLICE_X62Y62         LUT4 (Prop_lut4_I0_O)        0.124     9.453 r  iCPU/regfile_inst/pc_next_reg[22]_i_1/O
                         net (fo=1, routed)           0.873    10.326    iCPU/regfile_inst_n_11
    SLICE_X63Y62         LDCE                                         r  iCPU/pc_next_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/regfile_inst/x17_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.762ns  (logic 1.897ns (14.864%)  route 10.865ns (85.136%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.709    -2.458    iCPU/regfile_inst/clk0
    SLICE_X54Y60         FDRE                                         r  iCPU/regfile_inst/x17_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDRE (Prop_fdre_C_Q)         0.518    -1.940 f  iCPU/regfile_inst/x17_reg[2]/Q
                         net (fo=2, routed)           0.967    -0.973    iCPU/regfile_inst/x17_reg_n_1_[2]
    SLICE_X55Y58         LUT6 (Prop_lut6_I3_O)        0.124    -0.849 f  iCPU/regfile_inst/iMEM_i_673/O
                         net (fo=1, routed)           0.000    -0.849    iCPU/regfile_inst/iMEM_i_673_n_1
    SLICE_X55Y58         MUXF7 (Prop_muxf7_I0_O)      0.212    -0.637 f  iCPU/regfile_inst/iMEM_i_396/O
                         net (fo=1, routed)           0.693     0.056    iCPU/regfile_inst/iMEM_i_396_n_1
    SLICE_X55Y58         LUT6 (Prop_lut6_I0_O)        0.299     0.355 f  iCPU/regfile_inst/iMEM_i_150/O
                         net (fo=10, routed)          0.907     1.262    iCPU/regfile_inst/write_data[2]
    SLICE_X64Y55         LUT6 (Prop_lut6_I5_O)        0.124     1.386 r  iCPU/regfile_inst/iMEM_i_248/O
                         net (fo=89, routed)          3.765     5.151    iCPU/regfile_inst/iMEM_i_248_n_1
    SLICE_X91Y65         LUT6 (Prop_lut6_I5_O)        0.124     5.275 f  iCPU/regfile_inst/pc_next_reg[19]_i_27/O
                         net (fo=2, routed)           0.867     6.142    iCPU/regfile_inst/pc_next_reg[19]_i_27_n_1
    SLICE_X89Y65         LUT3 (Prop_lut3_I0_O)        0.124     6.266 r  iCPU/regfile_inst/pc_next_reg[19]_i_18/O
                         net (fo=2, routed)           0.739     7.005    iCPU/regfile_inst/pc_next_reg[19]_i_18_n_1
    SLICE_X87Y63         LUT6 (Prop_lut6_I5_O)        0.124     7.129 f  iCPU/regfile_inst/pc_next_reg[19]_i_6/O
                         net (fo=1, routed)           1.009     8.138    iCPU/regfile_inst/pc_next_reg[19]_i_6_n_1
    SLICE_X86Y62         LUT6 (Prop_lut6_I4_O)        0.124     8.262 r  iCPU/regfile_inst/pc_next_reg[19]_i_2/O
                         net (fo=5, routed)           1.382     9.644    iCPU/regfile_inst/pc_next_reg[19]_i_7_0
    SLICE_X65Y66         LUT4 (Prop_lut4_I0_O)        0.124     9.768 r  iCPU/regfile_inst/pc_next_reg[19]_i_1/O
                         net (fo=1, routed)           0.536    10.304    iCPU/regfile_inst_n_14
    SLICE_X65Y61         LDCE                                         r  iCPU/pc_next_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iSeg7/seg_com_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.708ns  (logic 4.556ns (35.850%)  route 8.152ns (64.150%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.740    -2.427    iSeg7/clk0
    SLICE_X88Y48         FDCE                                         r  iSeg7/seg_com_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y48         FDCE (Prop_fdce_C_Q)         0.456    -1.971 r  iSeg7/seg_com_reg[0]/Q
                         net (fo=10, routed)          2.305     0.334    iSeg7/Q[0]
    SLICE_X80Y48         LUT6 (Prop_lut6_I0_O)        0.124     0.458 r  iSeg7/seg_data_OBUF[7]_inst_i_2/O
                         net (fo=7, routed)           0.949     1.407    iGPIO/seg_data[1]
    SLICE_X79Y49         LUT3 (Prop_lut3_I0_O)        0.152     1.559 r  iGPIO/seg_data_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.899     6.457    seg_data_OBUF[6]
    W8                   OBUF (Prop_obuf_I_O)         3.824    10.281 r  seg_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.281    seg_data[6]
    W8                                                                r  seg_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iSeg7/seg_com_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.674ns  (logic 4.224ns (33.330%)  route 8.450ns (66.670%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.740    -2.427    iSeg7/clk0
    SLICE_X88Y48         FDCE                                         r  iSeg7/seg_com_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y48         FDCE (Prop_fdce_C_Q)         0.456    -1.971 r  iSeg7/seg_com_reg[0]/Q
                         net (fo=10, routed)          2.305     0.334    iSeg7/Q[0]
    SLICE_X80Y48         LUT6 (Prop_lut6_I0_O)        0.124     0.458 r  iSeg7/seg_data_OBUF[7]_inst_i_2/O
                         net (fo=7, routed)           0.707     1.165    iGPIO/seg_data[1]
    SLICE_X77Y49         LUT3 (Prop_lut3_I0_O)        0.124     1.289 r  iGPIO/seg_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.438     6.727    seg_data_OBUF[1]
    V6                   OBUF (Prop_obuf_I_O)         3.520    10.247 r  seg_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.247    seg_data[1]
    V6                                                                r  seg_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iSeg7/seg_com_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.627ns  (logic 4.553ns (36.058%)  route 8.074ns (63.942%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.740    -2.427    iSeg7/clk0
    SLICE_X88Y48         FDCE                                         r  iSeg7/seg_com_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y48         FDCE (Prop_fdce_C_Q)         0.456    -1.971 r  iSeg7/seg_com_reg[0]/Q
                         net (fo=10, routed)          2.305     0.334    iSeg7/Q[0]
    SLICE_X80Y48         LUT6 (Prop_lut6_I0_O)        0.124     0.458 r  iSeg7/seg_data_OBUF[7]_inst_i_2/O
                         net (fo=7, routed)           1.008     1.466    iGPIO/seg_data[1]
    SLICE_X78Y48         LUT3 (Prop_lut3_I0_O)        0.150     1.616 r  iGPIO/seg_data_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.761     6.377    seg_data_OBUF[4]
    V7                   OBUF (Prop_obuf_I_O)         3.823    10.200 r  seg_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.200    seg_data[4]
    V7                                                                r  seg_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/regfile_inst/x3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.463ns  (logic 2.421ns (19.425%)  route 10.042ns (80.575%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.714    -2.453    iCPU/regfile_inst/clk0
    SLICE_X60Y55         FDRE                                         r  iCPU/regfile_inst/x3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.456    -1.997 f  iCPU/regfile_inst/x3_reg[4]/Q
                         net (fo=2, routed)           1.130    -0.867    iCPU/regfile_inst/x3_reg_n_1_[4]
    SLICE_X60Y53         LUT5 (Prop_lut5_I0_O)        0.124    -0.743 f  iCPU/regfile_inst/iMEM_i_384/O
                         net (fo=2, routed)           0.806     0.063    iCPU/regfile_inst/iMEM_i_384_n_1
    SLICE_X59Y53         LUT6 (Prop_lut6_I1_O)        0.124     0.187 r  iCPU/regfile_inst/iMEM_i_483/O
                         net (fo=1, routed)           0.588     0.775    iCPU/regfile_inst/iMEM_i_483_n_1
    SLICE_X64Y54         LUT6 (Prop_lut6_I5_O)        0.124     0.899 r  iCPU/regfile_inst/iMEM_i_234/O
                         net (fo=92, routed)          1.780     2.679    iCPU/regfile_inst/iMEM_i_234_n_1
    SLICE_X89Y65         LUT2 (Prop_lut2_I0_O)        0.153     2.832 f  iCPU/regfile_inst/pc_next_reg[23]_i_16/O
                         net (fo=4, routed)           1.137     3.970    iCPU/regfile_inst/pc_next_reg[23]_i_16_n_1
    SLICE_X90Y61         LUT6 (Prop_lut6_I3_O)        0.327     4.297 f  iCPU/regfile_inst/pc_next_reg[29]_i_12/O
                         net (fo=4, routed)           1.180     5.476    iCPU/regfile_inst/pc_next_reg[29]_i_12_n_1
    SLICE_X88Y64         LUT6 (Prop_lut6_I1_O)        0.124     5.600 r  iCPU/regfile_inst/pc_next_reg[29]_i_8/O
                         net (fo=2, routed)           0.966     6.566    iCPU/regfile_inst/pc_next_reg[29]_i_8_n_1
    SLICE_X87Y62         LUT3 (Prop_lut3_I0_O)        0.152     6.718 f  iCPU/regfile_inst/pc_next_reg[28]_i_5/O
                         net (fo=1, routed)           1.299     8.018    iCPU/regfile_inst/pc_next_reg[28]_i_5_n_1
    SLICE_X83Y67         LUT6 (Prop_lut6_I0_O)        0.326     8.344 f  iCPU/regfile_inst/pc_next_reg[28]_i_3/O
                         net (fo=1, routed)           0.000     8.344    iCPU/regfile_inst/pc_next_reg[28]_i_3_n_1
    SLICE_X83Y67         MUXF7 (Prop_muxf7_I0_O)      0.212     8.556 f  iCPU/regfile_inst/pc_next_reg[28]_i_2/O
                         net (fo=5, routed)           0.777     9.332    iCPU/regfile_inst/pc_next_reg[28]_i_4_0
    SLICE_X65Y63         LUT4 (Prop_lut4_I0_O)        0.299     9.631 r  iCPU/regfile_inst/pc_next_reg[28]_i_1/O
                         net (fo=1, routed)           0.379    10.010    iCPU/regfile_inst_n_5
    SLICE_X65Y63         LDCE                                         r  iCPU/pc_next_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iSeg7/seg_com_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.430ns  (logic 4.272ns (34.367%)  route 8.158ns (65.633%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.740    -2.427    iSeg7/clk0
    SLICE_X88Y48         FDCE                                         r  iSeg7/seg_com_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y48         FDCE (Prop_fdce_C_Q)         0.456    -1.971 r  iSeg7/seg_com_reg[0]/Q
                         net (fo=10, routed)          2.305     0.334    iSeg7/Q[0]
    SLICE_X80Y48         LUT6 (Prop_lut6_I0_O)        0.124     0.458 r  iSeg7/seg_data_OBUF[7]_inst_i_2/O
                         net (fo=7, routed)           1.008     1.466    iGPIO/seg_data[1]
    SLICE_X78Y48         LUT3 (Prop_lut3_I0_O)        0.124     1.590 r  iGPIO/seg_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.845     6.435    seg_data_OBUF[3]
    Y7                   OBUF (Prop_obuf_I_O)         3.568    10.003 r  seg_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.003    seg_data[3]
    Y7                                                                r  seg_data[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iCPU/pc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.830ns  (logic 1.146ns (62.611%)  route 0.684ns (37.389%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.539    -3.011    iCPU/clk0
    SLICE_X66Y59         FDCE                                         r  iCPU/pc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y59         FDCE (Prop_fdce_C_Q)         0.418    -2.593 r  iCPU/pc_reg[9]/Q
                         net (fo=7, routed)           0.423    -2.169    iCPU/fetch_addr[7]
    SLICE_X64Y60         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.481    -1.688 r  iCPU/pc_next0_carry__1/O[3]
                         net (fo=1, routed)           0.261    -1.427    iCPU/regfile_inst/data0[11]
    SLICE_X65Y59         LUT4 (Prop_lut4_I3_O)        0.247    -1.180 r  iCPU/regfile_inst/pc_next_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    -1.180    iCPU/regfile_inst_n_22
    SLICE_X65Y59         LDCE                                         r  iCPU/pc_next_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.859ns  (logic 0.950ns (51.104%)  route 0.909ns (48.896%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.536    -3.014    iCPU/clk0
    SLICE_X66Y64         FDCE                                         r  iCPU/pc_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y64         FDCE (Prop_fdce_C_Q)         0.418    -2.596 r  iCPU/pc_reg[30]/Q
                         net (fo=5, routed)           0.623    -1.973    iCPU/pc_reg[30]
    SLICE_X64Y65         LUT2 (Prop_lut2_I0_O)        0.100    -1.873 r  iCPU/pc_next0_carry__6_i_2/O
                         net (fo=1, routed)           0.000    -1.873    iCPU/pc_next0_carry__6_i_2_n_1
    SLICE_X64Y65         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189    -1.684 r  iCPU/pc_next0_carry__6/O[2]
                         net (fo=1, routed)           0.286    -1.398    iCPU/regfile_inst/data0[30]
    SLICE_X65Y65         LUT4 (Prop_lut4_I2_O)        0.243    -1.155 r  iCPU/regfile_inst/pc_next_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    -1.155    iCPU/regfile_inst_n_3
    SLICE_X65Y65         LDCE                                         r  iCPU/pc_next_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.920ns  (logic 0.954ns (49.700%)  route 0.966ns (50.300%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.539    -3.011    iCPU/clk0
    SLICE_X66Y60         FDCE                                         r  iCPU/pc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y60         FDCE (Prop_fdce_C_Q)         0.418    -2.593 r  iCPU/pc_reg[15]/Q
                         net (fo=5, routed)           0.307    -2.285    iCPU/pc_reg[15]
    SLICE_X64Y61         LUT6 (Prop_lut6_I0_O)        0.100    -2.185 r  iCPU/pc_next0_carry__2_i_1/O
                         net (fo=1, routed)           0.000    -2.185    iCPU/pc_next0_carry__2_i_1_n_1
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.189    -1.996 r  iCPU/pc_next0_carry__2/O[3]
                         net (fo=1, routed)           0.658    -1.338    iCPU/regfile_inst/data0[15]
    SLICE_X65Y60         LUT4 (Prop_lut4_I3_O)        0.247    -1.091 r  iCPU/regfile_inst/pc_next_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    -1.091    iCPU/regfile_inst_n_18
    SLICE_X65Y60         LDCE                                         r  iCPU/pc_next_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.984ns  (logic 0.954ns (48.090%)  route 1.030ns (51.910%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.536    -3.014    iCPU/clk0
    SLICE_X66Y64         FDCE                                         r  iCPU/pc_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y64         FDCE (Prop_fdce_C_Q)         0.418    -2.596 r  iCPU/pc_reg[31]/Q
                         net (fo=4, routed)           0.512    -2.084    iCPU/pc_reg[31]
    SLICE_X64Y65         LUT2 (Prop_lut2_I0_O)        0.100    -1.984 r  iCPU/pc_next0_carry__6_i_1/O
                         net (fo=1, routed)           0.000    -1.984    iCPU/pc_next0_carry__6_i_1_n_1
    SLICE_X64Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.189    -1.795 r  iCPU/pc_next0_carry__6/O[3]
                         net (fo=1, routed)           0.518    -1.277    iCPU/regfile_inst/data0[31]
    SLICE_X65Y65         LUT4 (Prop_lut4_I3_O)        0.247    -1.030 r  iCPU/regfile_inst/pc_next_reg[31]_i_1/O
                         net (fo=1, routed)           0.000    -1.030    iCPU/regfile_inst_n_2
    SLICE_X65Y65         LDCE                                         r  iCPU/pc_next_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.002ns  (logic 0.936ns (46.757%)  route 1.066ns (53.243%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.536    -3.014    iCPU/clk0
    SLICE_X66Y63         FDCE                                         r  iCPU/pc_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y63         FDCE (Prop_fdce_C_Q)         0.418    -2.596 r  iCPU/pc_reg[25]/Q
                         net (fo=5, routed)           0.398    -2.197    iCPU/pc_reg[25]
    SLICE_X64Y64         LUT2 (Prop_lut2_I0_O)        0.100    -2.097 r  iCPU/pc_next0_carry__5_i_3/O
                         net (fo=1, routed)           0.000    -2.097    iCPU/pc_next0_carry__5_i_3_n_1
    SLICE_X64Y64         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174    -1.923 r  iCPU/pc_next0_carry__5/O[1]
                         net (fo=1, routed)           0.667    -1.256    iCPU/regfile_inst/data0[25]
    SLICE_X65Y65         LUT4 (Prop_lut4_I2_O)        0.244    -1.012 r  iCPU/regfile_inst/pc_next_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    -1.012    iCPU/regfile_inst_n_8
    SLICE_X65Y65         LDCE                                         r  iCPU/pc_next_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.057ns  (logic 1.094ns (53.172%)  route 0.963ns (46.828%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.539    -3.011    iCPU/clk0
    SLICE_X66Y60         FDCE                                         r  iCPU/pc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y60         FDCE (Prop_fdce_C_Q)         0.418    -2.593 r  iCPU/pc_reg[13]/Q
                         net (fo=5, routed)           0.440    -2.153    iCPU/pc_reg[13]
    SLICE_X64Y61         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.433    -1.720 r  iCPU/pc_next0_carry__2/O[2]
                         net (fo=1, routed)           0.524    -1.196    iCPU/regfile_inst/data0[14]
    SLICE_X67Y60         LUT4 (Prop_lut4_I3_O)        0.243    -0.953 r  iCPU/regfile_inst/pc_next_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.953    iCPU/regfile_inst_n_19
    SLICE_X67Y60         LDCE                                         r  iCPU/pc_next_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.069ns  (logic 0.954ns (46.103%)  route 1.115ns (53.897%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.540    -3.010    iCPU/clk0
    SLICE_X66Y58         FDCE                                         r  iCPU/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y58         FDCE (Prop_fdce_C_Q)         0.418    -2.592 r  iCPU/pc_reg[7]/Q
                         net (fo=7, routed)           0.405    -2.186    iCPU/fetch_addr[5]
    SLICE_X64Y59         LUT5 (Prop_lut5_I0_O)        0.100    -2.086 r  iCPU/pc_next0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -2.086    iCPU/pc_next0_carry__0_i_1_n_1
    SLICE_X64Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.189    -1.897 r  iCPU/pc_next0_carry__0/O[3]
                         net (fo=1, routed)           0.710    -1.187    iCPU/regfile_inst/data0[7]
    SLICE_X65Y59         LUT4 (Prop_lut4_I3_O)        0.247    -0.940 r  iCPU/regfile_inst/pc_next_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.940    iCPU/regfile_inst_n_26
    SLICE_X65Y59         LDCE                                         r  iCPU/pc_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.070ns  (logic 0.936ns (45.215%)  route 1.134ns (54.785%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.540    -3.010    iCPU/clk0
    SLICE_X66Y57         FDCE                                         r  iCPU/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y57         FDCE (Prop_fdce_C_Q)         0.418    -2.592 r  iCPU/pc_reg[1]/Q
                         net (fo=5, routed)           0.401    -2.191    iCPU/pc_reg[1]
    SLICE_X64Y58         LUT6 (Prop_lut6_I0_O)        0.100    -2.091 r  iCPU/pc_next0_carry_i_3/O
                         net (fo=1, routed)           0.000    -2.091    iCPU/pc_next0_carry_i_3_n_1
    SLICE_X64Y58         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174    -1.917 r  iCPU/pc_next0_carry/O[1]
                         net (fo=1, routed)           0.416    -1.501    iCPU/regfile_inst/data0[1]
    SLICE_X65Y58         LUT4 (Prop_lut4_I3_O)        0.244    -1.257 r  iCPU/regfile_inst/pc_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.317    -0.939    iCPU/regfile_inst_n_32
    SLICE_X65Y58         LDCE                                         r  iCPU/pc_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.111ns  (logic 0.936ns (44.343%)  route 1.175ns (55.657%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.537    -3.013    iCPU/clk0
    SLICE_X66Y62         FDCE                                         r  iCPU/pc_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y62         FDCE (Prop_fdce_C_Q)         0.418    -2.595 r  iCPU/pc_reg[21]/Q
                         net (fo=5, routed)           0.377    -2.217    iCPU/pc_reg[21]
    SLICE_X64Y63         LUT2 (Prop_lut2_I0_O)        0.100    -2.117 r  iCPU/pc_next0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    -2.117    iCPU/pc_next0_carry__4_i_3_n_1
    SLICE_X64Y63         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174    -1.943 r  iCPU/pc_next0_carry__4/O[1]
                         net (fo=1, routed)           0.480    -1.463    iCPU/regfile_inst/data0[21]
    SLICE_X65Y63         LUT4 (Prop_lut4_I2_O)        0.244    -1.219 r  iCPU/regfile_inst/pc_next_reg[21]_i_1/O
                         net (fo=1, routed)           0.317    -0.902    iCPU/regfile_inst_n_12
    SLICE_X65Y63         LDCE                                         r  iCPU/pc_next_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.115ns  (logic 0.931ns (44.016%)  route 1.184ns (55.984%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.539    -3.011    iCPU/clk0
    SLICE_X66Y60         FDCE                                         r  iCPU/pc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y60         FDCE (Prop_fdce_C_Q)         0.418    -2.593 r  iCPU/pc_reg[13]/Q
                         net (fo=5, routed)           0.405    -2.187    iCPU/pc_reg[13]
    SLICE_X64Y61         LUT6 (Prop_lut6_I0_O)        0.100    -2.087 r  iCPU/pc_next0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    -2.087    iCPU/pc_next0_carry__2_i_3_n_1
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174    -1.913 r  iCPU/pc_next0_carry__2/O[1]
                         net (fo=1, routed)           0.459    -1.455    iCPU/regfile_inst/data0[13]
    SLICE_X67Y60         LUT4 (Prop_lut4_I3_O)        0.239    -1.216 r  iCPU/regfile_inst/pc_next_reg[13]_i_1/O
                         net (fo=1, routed)           0.320    -0.895    iCPU/regfile_inst_n_20
    SLICE_X67Y60         LDCE                                         r  iCPU/pc_next_reg[13]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk90_clk_wiz_0
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iDec/cs_mem_reg/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.502ns  (logic 5.249ns (26.915%)  route 14.253ns (73.085%))
  Logic Levels:           13  (LUT2=2 LUT3=2 LUT5=2 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.752    22.585    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    25.039 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=16, routed)          1.867    26.906    iCPU/regfile_inst/douta[1]
    SLICE_X81Y57         LUT2 (Prop_lut2_I0_O)        0.152    27.058 f  iCPU/regfile_inst/x1[31]_i_7/O
                         net (fo=15, routed)          0.808    27.866    iCPU/inst0/iMEM_i_72
    SLICE_X66Y56         LUT6 (Prop_lut6_I2_O)        0.326    28.192 r  iCPU/inst0/iMEM_i_189/O
                         net (fo=66, routed)          1.073    29.265    iCPU/regfile_inst/pc_next_reg[31]_i_4_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I2_O)        0.124    29.389 f  iCPU/regfile_inst/iMEM_i_234/O
                         net (fo=92, routed)          1.780    31.169    iCPU/regfile_inst/iMEM_i_234_n_1
    SLICE_X89Y65         LUT2 (Prop_lut2_I0_O)        0.153    31.322 r  iCPU/regfile_inst/pc_next_reg[23]_i_16/O
                         net (fo=4, routed)           1.137    32.460    iCPU/regfile_inst/pc_next_reg[23]_i_16_n_1
    SLICE_X90Y61         LUT6 (Prop_lut6_I3_O)        0.327    32.787 r  iCPU/regfile_inst/pc_next_reg[29]_i_12/O
                         net (fo=4, routed)           1.180    33.966    iCPU/regfile_inst/pc_next_reg[29]_i_12_n_1
    SLICE_X88Y64         LUT6 (Prop_lut6_I1_O)        0.124    34.090 f  iCPU/regfile_inst/pc_next_reg[29]_i_8/O
                         net (fo=2, routed)           0.966    35.056    iCPU/regfile_inst/pc_next_reg[29]_i_8_n_1
    SLICE_X87Y62         LUT3 (Prop_lut3_I0_O)        0.152    35.208 r  iCPU/regfile_inst/pc_next_reg[28]_i_5/O
                         net (fo=1, routed)           1.299    36.508    iCPU/regfile_inst/pc_next_reg[28]_i_5_n_1
    SLICE_X83Y67         LUT6 (Prop_lut6_I0_O)        0.326    36.834 r  iCPU/regfile_inst/pc_next_reg[28]_i_3/O
                         net (fo=1, routed)           0.000    36.834    iCPU/regfile_inst/pc_next_reg[28]_i_3_n_1
    SLICE_X83Y67         MUXF7 (Prop_muxf7_I0_O)      0.212    37.046 r  iCPU/regfile_inst/pc_next_reg[28]_i_2/O
                         net (fo=5, routed)           1.459    38.505    iCPU/regfile_inst/pc_next_reg[28]_i_4_0
    SLICE_X62Y63         LUT5 (Prop_lut5_I4_O)        0.299    38.804 f  iCPU/regfile_inst/cs_mem_reg_i_12/O
                         net (fo=1, routed)           0.990    39.794    iCPU/regfile_inst/cs_mem_reg_i_12_n_1
    SLICE_X67Y63         LUT6 (Prop_lut6_I5_O)        0.124    39.918 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           0.855    40.773    iCPU/regfile_inst/cs_mem_reg_i_12_0
    SLICE_X67Y62         LUT5 (Prop_lut5_I4_O)        0.150    40.923 f  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.839    41.761    iDec/cs_mem_reg/CLR
    SLICE_X67Y61         LUT3 (Prop_lut3_I1_O)        0.326    42.087 r  iDec/cs_mem_reg/L3_1/O
                         net (fo=1, routed)           0.000    42.087    iDec/cs_mem_reg/D0
    SLICE_X67Y61         LDCE                                         r  iDec/cs_mem_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iDec/cs_uart_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.900ns  (logic 4.897ns (25.911%)  route 14.003ns (74.089%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.752    22.585    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    25.039 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=16, routed)          1.867    26.906    iCPU/regfile_inst/douta[1]
    SLICE_X81Y57         LUT2 (Prop_lut2_I0_O)        0.152    27.058 f  iCPU/regfile_inst/x1[31]_i_7/O
                         net (fo=15, routed)          0.808    27.866    iCPU/inst0/iMEM_i_72
    SLICE_X66Y56         LUT6 (Prop_lut6_I2_O)        0.326    28.192 r  iCPU/inst0/iMEM_i_189/O
                         net (fo=66, routed)          1.073    29.265    iCPU/regfile_inst/pc_next_reg[31]_i_4_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I2_O)        0.124    29.389 r  iCPU/regfile_inst/iMEM_i_234/O
                         net (fo=92, routed)          1.780    31.169    iCPU/regfile_inst/iMEM_i_234_n_1
    SLICE_X89Y65         LUT2 (Prop_lut2_I0_O)        0.153    31.322 f  iCPU/regfile_inst/pc_next_reg[23]_i_16/O
                         net (fo=4, routed)           1.137    32.460    iCPU/regfile_inst/pc_next_reg[23]_i_16_n_1
    SLICE_X90Y61         LUT6 (Prop_lut6_I3_O)        0.327    32.787 f  iCPU/regfile_inst/pc_next_reg[29]_i_12/O
                         net (fo=4, routed)           1.180    33.966    iCPU/regfile_inst/pc_next_reg[29]_i_12_n_1
    SLICE_X88Y64         LUT6 (Prop_lut6_I1_O)        0.124    34.090 r  iCPU/regfile_inst/pc_next_reg[29]_i_8/O
                         net (fo=2, routed)           0.966    35.056    iCPU/regfile_inst/pc_next_reg[29]_i_8_n_1
    SLICE_X87Y62         LUT3 (Prop_lut3_I0_O)        0.152    35.208 f  iCPU/regfile_inst/pc_next_reg[28]_i_5/O
                         net (fo=1, routed)           1.299    36.508    iCPU/regfile_inst/pc_next_reg[28]_i_5_n_1
    SLICE_X83Y67         LUT6 (Prop_lut6_I0_O)        0.326    36.834 f  iCPU/regfile_inst/pc_next_reg[28]_i_3/O
                         net (fo=1, routed)           0.000    36.834    iCPU/regfile_inst/pc_next_reg[28]_i_3_n_1
    SLICE_X83Y67         MUXF7 (Prop_muxf7_I0_O)      0.212    37.046 f  iCPU/regfile_inst/pc_next_reg[28]_i_2/O
                         net (fo=5, routed)           1.459    38.505    iCPU/regfile_inst/pc_next_reg[28]_i_4_0
    SLICE_X62Y63         LUT5 (Prop_lut5_I4_O)        0.299    38.804 r  iCPU/regfile_inst/cs_mem_reg_i_12/O
                         net (fo=1, routed)           0.990    39.794    iCPU/regfile_inst/cs_mem_reg_i_12_n_1
    SLICE_X67Y63         LUT6 (Prop_lut6_I5_O)        0.124    39.918 f  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           0.603    40.520    iCPU/regfile_inst/cs_mem_reg_i_12_0
    SLICE_X67Y62         LUT6 (Prop_lut6_I0_O)        0.124    40.644 f  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.841    41.485    iDec/DataOut[0]_i_3_0
    SLICE_X67Y62         LDCE                                         f  iDec/cs_uart_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iDec/cs_gpio_reg/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.580ns  (logic 4.897ns (26.356%)  route 13.683ns (73.644%))
  Logic Levels:           12  (LUT2=2 LUT3=2 LUT5=1 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.752    22.585    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    25.039 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=16, routed)          1.867    26.906    iCPU/regfile_inst/douta[1]
    SLICE_X81Y57         LUT2 (Prop_lut2_I0_O)        0.152    27.058 f  iCPU/regfile_inst/x1[31]_i_7/O
                         net (fo=15, routed)          0.808    27.866    iCPU/inst0/iMEM_i_72
    SLICE_X66Y56         LUT6 (Prop_lut6_I2_O)        0.326    28.192 r  iCPU/inst0/iMEM_i_189/O
                         net (fo=66, routed)          1.073    29.265    iCPU/regfile_inst/pc_next_reg[31]_i_4_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I2_O)        0.124    29.389 r  iCPU/regfile_inst/iMEM_i_234/O
                         net (fo=92, routed)          1.780    31.169    iCPU/regfile_inst/iMEM_i_234_n_1
    SLICE_X89Y65         LUT2 (Prop_lut2_I0_O)        0.153    31.322 f  iCPU/regfile_inst/pc_next_reg[23]_i_16/O
                         net (fo=4, routed)           1.137    32.460    iCPU/regfile_inst/pc_next_reg[23]_i_16_n_1
    SLICE_X90Y61         LUT6 (Prop_lut6_I3_O)        0.327    32.787 f  iCPU/regfile_inst/pc_next_reg[29]_i_12/O
                         net (fo=4, routed)           1.180    33.966    iCPU/regfile_inst/pc_next_reg[29]_i_12_n_1
    SLICE_X88Y64         LUT6 (Prop_lut6_I1_O)        0.124    34.090 r  iCPU/regfile_inst/pc_next_reg[29]_i_8/O
                         net (fo=2, routed)           0.966    35.056    iCPU/regfile_inst/pc_next_reg[29]_i_8_n_1
    SLICE_X87Y62         LUT3 (Prop_lut3_I0_O)        0.152    35.208 f  iCPU/regfile_inst/pc_next_reg[28]_i_5/O
                         net (fo=1, routed)           1.299    36.508    iCPU/regfile_inst/pc_next_reg[28]_i_5_n_1
    SLICE_X83Y67         LUT6 (Prop_lut6_I0_O)        0.326    36.834 f  iCPU/regfile_inst/pc_next_reg[28]_i_3/O
                         net (fo=1, routed)           0.000    36.834    iCPU/regfile_inst/pc_next_reg[28]_i_3_n_1
    SLICE_X83Y67         MUXF7 (Prop_muxf7_I0_O)      0.212    37.046 f  iCPU/regfile_inst/pc_next_reg[28]_i_2/O
                         net (fo=5, routed)           1.459    38.505    iCPU/regfile_inst/pc_next_reg[28]_i_4_0
    SLICE_X62Y63         LUT5 (Prop_lut5_I4_O)        0.299    38.804 r  iCPU/regfile_inst/cs_mem_reg_i_12/O
                         net (fo=1, routed)           0.990    39.794    iCPU/regfile_inst/cs_mem_reg_i_12_n_1
    SLICE_X67Y63         LUT6 (Prop_lut6_I5_O)        0.124    39.918 f  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=6, routed)           0.745    40.662    iDec/cs_gpio_reg/CLR
    SLICE_X65Y62         LUT3 (Prop_lut3_I1_O)        0.124    40.786 r  iDec/cs_gpio_reg/L3_1/O
                         net (fo=1, routed)           0.379    41.165    iDec/cs_gpio_reg/D0
    SLICE_X65Y62         LDCE                                         r  iDec/cs_gpio_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.375ns  (logic 4.054ns (24.757%)  route 12.321ns (75.243%))
  Logic Levels:           11  (LUT2=1 LUT4=2 LUT5=1 LUT6=7)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.752    22.585    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    25.039 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=25, routed)          1.951    26.990    iDec/douta[6]
    SLICE_X80Y56         LUT2 (Prop_lut2_I1_O)        0.152    27.142 f  iDec/x1[5]_i_3/O
                         net (fo=2, routed)           0.581    27.723    iDec/bbstub_douta[6]_3
    SLICE_X66Y56         LUT6 (Prop_lut6_I0_O)        0.332    28.055 f  iDec/iMEM_i_188/O
                         net (fo=32, routed)          2.034    30.089    iCPU/regfile_inst/b_true_reg_i_25_0
    SLICE_X92Y65         LUT6 (Prop_lut6_I1_O)        0.124    30.213 r  iCPU/regfile_inst/pc_next_reg[13]_i_9/O
                         net (fo=11, routed)          1.339    31.552    iCPU/regfile_inst/pc_next_reg[13]_i_9_n_1
    SLICE_X81Y60         LUT6 (Prop_lut6_I0_O)        0.124    31.676 r  iCPU/regfile_inst/pc_next_reg[13]_i_5/O
                         net (fo=3, routed)           0.826    32.501    iCPU/regfile_inst/pc_next_reg[13]_i_5_n_1
    SLICE_X83Y60         LUT4 (Prop_lut4_I1_O)        0.124    32.625 r  iCPU/regfile_inst/pc_next_reg[25]_i_20/O
                         net (fo=3, routed)           0.990    33.615    iCPU/regfile_inst/pc_next_reg[25]_i_20_n_1
    SLICE_X85Y58         LUT6 (Prop_lut6_I5_O)        0.124    33.739 f  iCPU/regfile_inst/b_true_reg_i_42/O
                         net (fo=4, routed)           1.221    34.960    iCPU/regfile_inst/b_true_reg_i_42_n_1
    SLICE_X83Y64         LUT6 (Prop_lut6_I3_O)        0.124    35.084 r  iCPU/regfile_inst/b_true_reg_i_29/O
                         net (fo=10, routed)          0.883    35.966    iCPU/regfile_inst/b_true_reg_i_29_n_1
    SLICE_X81Y64         LUT5 (Prop_lut5_I1_O)        0.124    36.090 f  iCPU/regfile_inst/b_true_reg_i_9/O
                         net (fo=3, routed)           0.890    36.980    iCPU/regfile_inst/b_true_reg_i_9_n_1
    SLICE_X83Y57         LUT6 (Prop_lut6_I3_O)        0.124    37.104 r  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=1, routed)           0.571    37.675    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X83Y56         LUT6 (Prop_lut6_I3_O)        0.124    37.799 r  iCPU/regfile_inst/x1[0]_i_3/O
                         net (fo=2, routed)           0.566    38.366    iCPU/regfile_inst/x1[0]_i_3_n_1
    SLICE_X81Y58         LUT4 (Prop_lut4_I0_O)        0.124    38.490 r  iCPU/regfile_inst/pc_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.471    38.961    iCPU/regfile_inst_n_33
    SLICE_X81Y58         LDCE                                         r  iCPU/pc_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/inst0/b_true_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.191ns  (logic 4.263ns (26.329%)  route 11.928ns (73.671%))
  Logic Levels:           12  (LUT2=1 LUT4=2 LUT5=1 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.752    22.585    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    25.039 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=25, routed)          1.951    26.990    iDec/douta[6]
    SLICE_X80Y56         LUT2 (Prop_lut2_I1_O)        0.152    27.142 f  iDec/x1[5]_i_3/O
                         net (fo=2, routed)           0.581    27.723    iDec/bbstub_douta[6]_3
    SLICE_X66Y56         LUT6 (Prop_lut6_I0_O)        0.332    28.055 f  iDec/iMEM_i_188/O
                         net (fo=32, routed)          2.034    30.089    iCPU/regfile_inst/b_true_reg_i_25_0
    SLICE_X92Y65         LUT6 (Prop_lut6_I1_O)        0.124    30.213 r  iCPU/regfile_inst/pc_next_reg[13]_i_9/O
                         net (fo=11, routed)          1.339    31.552    iCPU/regfile_inst/pc_next_reg[13]_i_9_n_1
    SLICE_X81Y60         LUT6 (Prop_lut6_I0_O)        0.124    31.676 r  iCPU/regfile_inst/pc_next_reg[13]_i_5/O
                         net (fo=3, routed)           0.826    32.501    iCPU/regfile_inst/pc_next_reg[13]_i_5_n_1
    SLICE_X83Y60         LUT4 (Prop_lut4_I1_O)        0.124    32.625 r  iCPU/regfile_inst/pc_next_reg[25]_i_20/O
                         net (fo=3, routed)           0.990    33.615    iCPU/regfile_inst/pc_next_reg[25]_i_20_n_1
    SLICE_X85Y58         LUT6 (Prop_lut6_I5_O)        0.124    33.739 f  iCPU/regfile_inst/b_true_reg_i_42/O
                         net (fo=4, routed)           1.451    35.190    iCPU/regfile_inst/b_true_reg_i_42_n_1
    SLICE_X84Y63         LUT6 (Prop_lut6_I3_O)        0.124    35.314 r  iCPU/regfile_inst/b_true_reg_i_17/O
                         net (fo=4, routed)           0.477    35.791    iCPU/regfile_inst/b_true_reg_i_17_n_1
    SLICE_X82Y65         LUT6 (Prop_lut6_I5_O)        0.124    35.915 f  iCPU/regfile_inst/pc_next_reg[26]_i_6/O
                         net (fo=2, routed)           1.077    36.993    iCPU/regfile_inst/pc_next_reg[26]_i_6_n_1
    SLICE_X83Y61         LUT4 (Prop_lut4_I0_O)        0.124    37.117 r  iCPU/regfile_inst/b_true_reg_i_24/O
                         net (fo=2, routed)           0.537    37.653    iCPU/regfile_inst/b_true_reg_i_24_n_1
    SLICE_X82Y61         LUT6 (Prop_lut6_I2_O)        0.124    37.777 r  iCPU/regfile_inst/b_true_reg_i_8/O
                         net (fo=1, routed)           0.666    38.444    iCPU/regfile_inst/b_true_reg_i_8_n_1
    SLICE_X82Y61         LUT5 (Prop_lut5_I4_O)        0.124    38.568 r  iCPU/regfile_inst/b_true_reg_i_3/O
                         net (fo=1, routed)           0.000    38.568    iCPU/regfile_inst/b_true_reg_i_3_n_1
    SLICE_X82Y61         MUXF7 (Prop_muxf7_I0_O)      0.209    38.777 r  iCPU/regfile_inst/b_true_reg_i_1/O
                         net (fo=1, routed)           0.000    38.777    iCPU/inst0/b_true__0
    SLICE_X82Y61         LDCE                                         r  iCPU/inst0/b_true_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.141ns  (logic 3.930ns (24.347%)  route 12.211ns (75.653%))
  Logic Levels:           10  (LUT2=1 LUT4=2 LUT6=7)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.752    22.585    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    25.039 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=25, routed)          1.951    26.990    iDec/douta[6]
    SLICE_X80Y56         LUT2 (Prop_lut2_I1_O)        0.152    27.142 f  iDec/x1[5]_i_3/O
                         net (fo=2, routed)           0.581    27.723    iDec/bbstub_douta[6]_3
    SLICE_X66Y56         LUT6 (Prop_lut6_I0_O)        0.332    28.055 f  iDec/iMEM_i_188/O
                         net (fo=32, routed)          2.034    30.089    iCPU/regfile_inst/b_true_reg_i_25_0
    SLICE_X92Y65         LUT6 (Prop_lut6_I1_O)        0.124    30.213 r  iCPU/regfile_inst/pc_next_reg[13]_i_9/O
                         net (fo=11, routed)          1.339    31.552    iCPU/regfile_inst/pc_next_reg[13]_i_9_n_1
    SLICE_X81Y60         LUT6 (Prop_lut6_I0_O)        0.124    31.676 r  iCPU/regfile_inst/pc_next_reg[13]_i_5/O
                         net (fo=3, routed)           0.826    32.501    iCPU/regfile_inst/pc_next_reg[13]_i_5_n_1
    SLICE_X83Y60         LUT4 (Prop_lut4_I1_O)        0.124    32.625 r  iCPU/regfile_inst/pc_next_reg[25]_i_20/O
                         net (fo=3, routed)           0.990    33.615    iCPU/regfile_inst/pc_next_reg[25]_i_20_n_1
    SLICE_X85Y58         LUT6 (Prop_lut6_I5_O)        0.124    33.739 f  iCPU/regfile_inst/b_true_reg_i_42/O
                         net (fo=4, routed)           1.451    35.190    iCPU/regfile_inst/b_true_reg_i_42_n_1
    SLICE_X84Y63         LUT6 (Prop_lut6_I3_O)        0.124    35.314 r  iCPU/regfile_inst/b_true_reg_i_17/O
                         net (fo=4, routed)           0.477    35.791    iCPU/regfile_inst/b_true_reg_i_17_n_1
    SLICE_X82Y65         LUT6 (Prop_lut6_I5_O)        0.124    35.915 f  iCPU/regfile_inst/pc_next_reg[26]_i_6/O
                         net (fo=2, routed)           1.131    37.046    iCPU/regfile_inst/pc_next_reg[26]_i_6_n_1
    SLICE_X82Y64         LUT6 (Prop_lut6_I5_O)        0.124    37.170 r  iCPU/regfile_inst/pc_next_reg[26]_i_2/O
                         net (fo=4, routed)           1.053    38.223    iCPU/regfile_inst/pc_next_reg[26]_i_6_0
    SLICE_X65Y63         LUT4 (Prop_lut4_I0_O)        0.124    38.347 r  iCPU/regfile_inst/pc_next_reg[26]_i_1/O
                         net (fo=1, routed)           0.379    38.727    iCPU/regfile_inst_n_7
    SLICE_X65Y63         LDCE                                         r  iCPU/pc_next_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.039ns  (logic 4.030ns (25.127%)  route 12.009ns (74.873%))
  Logic Levels:           9  (LUT2=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.752    22.585    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    25.039 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=16, routed)          1.867    26.906    iCPU/regfile_inst/douta[1]
    SLICE_X81Y57         LUT2 (Prop_lut2_I0_O)        0.152    27.058 r  iCPU/regfile_inst/x1[31]_i_7/O
                         net (fo=15, routed)          0.733    27.792    iDec/iMEM_i_183
    SLICE_X67Y58         LUT6 (Prop_lut6_I4_O)        0.326    28.118 r  iDec/iMEM_i_185/O
                         net (fo=32, routed)          1.870    29.988    iCPU/regfile_inst/b_true_reg_i_25_1
    SLICE_X91Y65         LUT6 (Prop_lut6_I5_O)        0.124    30.112 r  iCPU/regfile_inst/pc_next_reg[20]_i_3/O
                         net (fo=11, routed)          1.214    31.326    iCPU/regfile_inst/pc_next_reg[20]_i_3_n_1
    SLICE_X87Y63         LUT2 (Prop_lut2_I1_O)        0.152    31.478 f  iCPU/regfile_inst/pc_next_reg[31]_i_26/O
                         net (fo=3, routed)           1.300    32.778    iCPU/regfile_inst/pc_next_reg[31]_i_26_n_1
    SLICE_X88Y65         LUT5 (Prop_lut5_I2_O)        0.326    33.104 r  iCPU/regfile_inst/pc_next_reg[27]_i_15/O
                         net (fo=4, routed)           1.050    34.153    iCPU/regfile_inst/pc_next_reg[27]_i_15_n_1
    SLICE_X90Y64         LUT6 (Prop_lut6_I3_O)        0.124    34.277 r  iCPU/regfile_inst/pc_next_reg[23]_i_8/O
                         net (fo=2, routed)           1.047    35.324    iCPU/regfile_inst/pc_next_reg[23]_i_8_n_1
    SLICE_X88Y64         LUT6 (Prop_lut6_I4_O)        0.124    35.448 f  iCPU/regfile_inst/pc_next_reg[22]_i_6/O
                         net (fo=1, routed)           0.957    36.405    iCPU/regfile_inst/pc_next_reg[22]_i_6_n_1
    SLICE_X83Y64         LUT6 (Prop_lut6_I4_O)        0.124    36.529 f  iCPU/regfile_inst/pc_next_reg[22]_i_2/O
                         net (fo=5, routed)           1.097    37.627    iCPU/regfile_inst/pc_next_reg[22]_i_7_0
    SLICE_X62Y62         LUT4 (Prop_lut4_I0_O)        0.124    37.751 r  iCPU/regfile_inst/pc_next_reg[22]_i_1/O
                         net (fo=1, routed)           0.873    38.624    iCPU/regfile_inst_n_11
    SLICE_X63Y62         LDCE                                         r  iCPU/pc_next_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.982ns  (logic 4.166ns (26.067%)  route 11.816ns (73.933%))
  Logic Levels:           10  (LUT2=1 LUT4=3 LUT6=6)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.752    22.585    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    25.039 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=25, routed)          1.951    26.990    iDec/douta[6]
    SLICE_X80Y56         LUT2 (Prop_lut2_I1_O)        0.152    27.142 f  iDec/x1[5]_i_3/O
                         net (fo=2, routed)           0.581    27.723    iDec/bbstub_douta[6]_3
    SLICE_X66Y56         LUT6 (Prop_lut6_I0_O)        0.332    28.055 f  iDec/iMEM_i_188/O
                         net (fo=32, routed)          2.034    30.089    iCPU/regfile_inst/b_true_reg_i_25_0
    SLICE_X92Y65         LUT6 (Prop_lut6_I1_O)        0.124    30.213 r  iCPU/regfile_inst/pc_next_reg[13]_i_9/O
                         net (fo=11, routed)          1.339    31.552    iCPU/regfile_inst/pc_next_reg[13]_i_9_n_1
    SLICE_X81Y60         LUT6 (Prop_lut6_I0_O)        0.124    31.676 r  iCPU/regfile_inst/pc_next_reg[13]_i_5/O
                         net (fo=3, routed)           0.826    32.501    iCPU/regfile_inst/pc_next_reg[13]_i_5_n_1
    SLICE_X83Y60         LUT4 (Prop_lut4_I1_O)        0.124    32.625 r  iCPU/regfile_inst/pc_next_reg[25]_i_20/O
                         net (fo=3, routed)           0.990    33.615    iCPU/regfile_inst/pc_next_reg[25]_i_20_n_1
    SLICE_X85Y58         LUT6 (Prop_lut6_I5_O)        0.124    33.739 f  iCPU/regfile_inst/b_true_reg_i_42/O
                         net (fo=4, routed)           1.221    34.960    iCPU/regfile_inst/b_true_reg_i_42_n_1
    SLICE_X83Y64         LUT6 (Prop_lut6_I3_O)        0.124    35.084 r  iCPU/regfile_inst/b_true_reg_i_29/O
                         net (fo=10, routed)          0.681    35.765    iCPU/regfile_inst/b_true_reg_i_29_n_1
    SLICE_X83Y65         LUT4 (Prop_lut4_I3_O)        0.152    35.917 f  iCPU/regfile_inst/pc_next_reg[29]_i_6/O
                         net (fo=2, routed)           0.654    36.571    iCPU/regfile_inst/pc_next_reg[29]_i_6_n_1
    SLICE_X83Y63         LUT6 (Prop_lut6_I5_O)        0.332    36.903 r  iCPU/regfile_inst/pc_next_reg[29]_i_2/O
                         net (fo=4, routed)           1.540    38.443    iCPU/regfile_inst/pc_next_reg[29]_i_6_0
    SLICE_X65Y65         LUT4 (Prop_lut4_I0_O)        0.124    38.567 r  iCPU/regfile_inst/pc_next_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    38.567    iCPU/regfile_inst_n_4
    SLICE_X65Y65         LDCE                                         r  iCPU/pc_next_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.915ns  (logic 4.649ns (29.211%)  route 11.266ns (70.789%))
  Logic Levels:           10  (LUT2=2 LUT3=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.752    22.585    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    25.039 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=16, routed)          1.867    26.906    iCPU/regfile_inst/douta[1]
    SLICE_X81Y57         LUT2 (Prop_lut2_I0_O)        0.152    27.058 f  iCPU/regfile_inst/x1[31]_i_7/O
                         net (fo=15, routed)          0.808    27.866    iCPU/inst0/iMEM_i_72
    SLICE_X66Y56         LUT6 (Prop_lut6_I2_O)        0.326    28.192 r  iCPU/inst0/iMEM_i_189/O
                         net (fo=66, routed)          1.073    29.265    iCPU/regfile_inst/pc_next_reg[31]_i_4_0
    SLICE_X64Y54         LUT6 (Prop_lut6_I2_O)        0.124    29.389 r  iCPU/regfile_inst/iMEM_i_234/O
                         net (fo=92, routed)          1.780    31.169    iCPU/regfile_inst/iMEM_i_234_n_1
    SLICE_X89Y65         LUT2 (Prop_lut2_I0_O)        0.153    31.322 f  iCPU/regfile_inst/pc_next_reg[23]_i_16/O
                         net (fo=4, routed)           1.137    32.460    iCPU/regfile_inst/pc_next_reg[23]_i_16_n_1
    SLICE_X90Y61         LUT6 (Prop_lut6_I3_O)        0.327    32.787 f  iCPU/regfile_inst/pc_next_reg[29]_i_12/O
                         net (fo=4, routed)           1.180    33.966    iCPU/regfile_inst/pc_next_reg[29]_i_12_n_1
    SLICE_X88Y64         LUT6 (Prop_lut6_I1_O)        0.124    34.090 r  iCPU/regfile_inst/pc_next_reg[29]_i_8/O
                         net (fo=2, routed)           0.966    35.056    iCPU/regfile_inst/pc_next_reg[29]_i_8_n_1
    SLICE_X87Y62         LUT3 (Prop_lut3_I0_O)        0.152    35.208 f  iCPU/regfile_inst/pc_next_reg[28]_i_5/O
                         net (fo=1, routed)           1.299    36.508    iCPU/regfile_inst/pc_next_reg[28]_i_5_n_1
    SLICE_X83Y67         LUT6 (Prop_lut6_I0_O)        0.326    36.834 f  iCPU/regfile_inst/pc_next_reg[28]_i_3/O
                         net (fo=1, routed)           0.000    36.834    iCPU/regfile_inst/pc_next_reg[28]_i_3_n_1
    SLICE_X83Y67         MUXF7 (Prop_muxf7_I0_O)      0.212    37.046 f  iCPU/regfile_inst/pc_next_reg[28]_i_2/O
                         net (fo=5, routed)           0.777    37.823    iCPU/regfile_inst/pc_next_reg[28]_i_4_0
    SLICE_X65Y63         LUT4 (Prop_lut4_I0_O)        0.299    38.122 r  iCPU/regfile_inst/pc_next_reg[28]_i_1/O
                         net (fo=1, routed)           0.379    38.501    iCPU/regfile_inst_n_5
    SLICE_X65Y63         LDCE                                         r  iCPU/pc_next_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.759ns  (logic 3.930ns (24.938%)  route 11.829ns (75.062%))
  Logic Levels:           10  (LUT2=1 LUT4=2 LUT6=7)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.752    22.585    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454    25.039 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=25, routed)          1.951    26.990    iDec/douta[6]
    SLICE_X80Y56         LUT2 (Prop_lut2_I1_O)        0.152    27.142 f  iDec/x1[5]_i_3/O
                         net (fo=2, routed)           0.581    27.723    iDec/bbstub_douta[6]_3
    SLICE_X66Y56         LUT6 (Prop_lut6_I0_O)        0.332    28.055 f  iDec/iMEM_i_188/O
                         net (fo=32, routed)          2.034    30.089    iCPU/regfile_inst/b_true_reg_i_25_0
    SLICE_X92Y65         LUT6 (Prop_lut6_I1_O)        0.124    30.213 r  iCPU/regfile_inst/pc_next_reg[13]_i_9/O
                         net (fo=11, routed)          1.339    31.552    iCPU/regfile_inst/pc_next_reg[13]_i_9_n_1
    SLICE_X81Y60         LUT6 (Prop_lut6_I0_O)        0.124    31.676 r  iCPU/regfile_inst/pc_next_reg[13]_i_5/O
                         net (fo=3, routed)           0.826    32.501    iCPU/regfile_inst/pc_next_reg[13]_i_5_n_1
    SLICE_X83Y60         LUT4 (Prop_lut4_I1_O)        0.124    32.625 r  iCPU/regfile_inst/pc_next_reg[25]_i_20/O
                         net (fo=3, routed)           0.990    33.615    iCPU/regfile_inst/pc_next_reg[25]_i_20_n_1
    SLICE_X85Y58         LUT6 (Prop_lut6_I5_O)        0.124    33.739 f  iCPU/regfile_inst/b_true_reg_i_42/O
                         net (fo=4, routed)           1.221    34.960    iCPU/regfile_inst/b_true_reg_i_42_n_1
    SLICE_X83Y64         LUT6 (Prop_lut6_I3_O)        0.124    35.084 r  iCPU/regfile_inst/b_true_reg_i_29/O
                         net (fo=10, routed)          0.643    35.726    iCPU/regfile_inst/b_true_reg_i_29_n_1
    SLICE_X81Y64         LUT6 (Prop_lut6_I5_O)        0.124    35.850 f  iCPU/regfile_inst/pc_next_reg[30]_i_6/O
                         net (fo=2, routed)           0.671    36.521    iCPU/regfile_inst/pc_next_reg[30]_i_6_n_1
    SLICE_X80Y64         LUT6 (Prop_lut6_I5_O)        0.124    36.645 r  iCPU/regfile_inst/pc_next_reg[30]_i_2/O
                         net (fo=4, routed)           1.575    38.220    iCPU/regfile_inst/pc_next_reg[30]_i_6_0
    SLICE_X65Y65         LUT4 (Prop_lut4_I0_O)        0.124    38.344 r  iCPU/regfile_inst/pc_next_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    38.344    iCPU/regfile_inst_n_3
    SLICE_X65Y65         LDCE                                         r  iCPU/pc_next_reg[30]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.553ns  (logic 1.453ns (56.923%)  route 1.100ns (43.077%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.577    22.028    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.353    23.381 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=56, routed)          1.100    24.481    iCPU/regfile_inst/douta[2]
    SLICE_X65Y59         LUT4 (Prop_lut4_I2_O)        0.100    24.581 r  iCPU/regfile_inst/pc_next_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    24.581    iCPU/regfile_inst_n_27
    SLICE_X65Y59         LDCE                                         r  iCPU/pc_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.557ns  (logic 1.453ns (56.834%)  route 1.104ns (43.166%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.577    22.028    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.353    23.381 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=56, routed)          1.104    24.485    iCPU/regfile_inst/douta[2]
    SLICE_X65Y59         LUT4 (Prop_lut4_I2_O)        0.100    24.585 r  iCPU/regfile_inst/pc_next_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    24.585    iCPU/regfile_inst_n_26
    SLICE_X65Y59         LDCE                                         r  iCPU/pc_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.614ns  (logic 1.453ns (55.576%)  route 1.161ns (44.424%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.577    22.028    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.353    23.381 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=60, routed)          1.161    24.542    iCPU/regfile_inst/douta[3]
    SLICE_X67Y60         LUT4 (Prop_lut4_I1_O)        0.100    24.642 r  iCPU/regfile_inst/pc_next_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    24.642    iCPU/regfile_inst_n_19
    SLICE_X67Y60         LDCE                                         r  iCPU/pc_next_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.645ns  (logic 1.453ns (54.941%)  route 1.192ns (45.059%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.577    22.028    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.353    23.381 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=56, routed)          0.802    24.183    iCPU/regfile_inst/douta[2]
    SLICE_X65Y57         LUT4 (Prop_lut4_I2_O)        0.100    24.283 r  iCPU/regfile_inst/pc_next_reg[5]_i_1/O
                         net (fo=1, routed)           0.390    24.673    iCPU/regfile_inst_n_28
    SLICE_X67Y57         LDCE                                         r  iCPU/pc_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.666ns  (logic 1.453ns (54.498%)  route 1.213ns (45.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.577    22.028    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.353    23.381 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=60, routed)          0.777    24.158    iCPU/regfile_inst/douta[3]
    SLICE_X67Y58         LUT4 (Prop_lut4_I1_O)        0.100    24.258 r  iCPU/regfile_inst/pc_next_reg[8]_i_1/O
                         net (fo=1, routed)           0.436    24.694    iCPU/regfile_inst_n_25
    SLICE_X67Y58         LDCE                                         r  iCPU/pc_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.684ns  (logic 1.453ns (54.133%)  route 1.231ns (45.867%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.577    22.028    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.353    23.381 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=60, routed)          0.914    24.295    iCPU/regfile_inst/douta[3]
    SLICE_X65Y58         LUT4 (Prop_lut4_I1_O)        0.100    24.395 r  iCPU/regfile_inst/pc_next_reg[10]_i_1/O
                         net (fo=1, routed)           0.317    24.712    iCPU/regfile_inst_n_23
    SLICE_X65Y58         LDCE                                         r  iCPU/pc_next_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.764ns  (logic 1.453ns (52.575%)  route 1.311ns (47.425%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.577    22.028    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.353    23.381 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=60, routed)          1.311    24.692    iCPU/regfile_inst/douta[3]
    SLICE_X65Y59         LUT4 (Prop_lut4_I1_O)        0.100    24.792 r  iCPU/regfile_inst/pc_next_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    24.792    iCPU/regfile_inst_n_22
    SLICE_X65Y59         LDCE                                         r  iCPU/pc_next_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.767ns  (logic 1.453ns (52.518%)  route 1.314ns (47.482%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.577    22.028    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.353    23.381 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=60, routed)          1.314    24.695    iCPU/regfile_inst/douta[3]
    SLICE_X65Y59         LUT4 (Prop_lut4_I1_O)        0.100    24.795 r  iCPU/regfile_inst/pc_next_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    24.795    iCPU/regfile_inst_n_29
    SLICE_X65Y59         LDCE                                         r  iCPU/pc_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.821ns  (logic 1.453ns (51.515%)  route 1.368ns (48.485%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.577    22.028    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.353    23.381 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=60, routed)          1.050    24.431    iCPU/regfile_inst/douta[3]
    SLICE_X65Y58         LUT4 (Prop_lut4_I1_O)        0.100    24.531 r  iCPU/regfile_inst/pc_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.317    24.848    iCPU/regfile_inst_n_32
    SLICE_X65Y58         LDCE                                         r  iCPU/pc_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.858ns  (logic 1.453ns (50.836%)  route 1.405ns (49.164%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.577    22.028    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.353    23.381 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=56, routed)          1.405    24.786    iCPU/regfile_inst/douta[2]
    SLICE_X65Y61         LUT4 (Prop_lut4_I3_O)        0.100    24.886 r  iCPU/regfile_inst/pc_next_reg[20]_i_1/O
                         net (fo=1, routed)           0.000    24.886    iCPU/regfile_inst_n_13
    SLICE_X65Y61         LDCE                                         r  iCPU/pc_next_reg[20]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iPLL/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            iPLL/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.726ns  (logic 0.029ns (1.680%)  route 1.697ns (98.320%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    K17                  IBUF                         0.000     4.000 f  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     4.480    iPLL/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.407     1.073 f  iPLL/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.752     1.825    iPLL/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.854 f  iPLL/inst/clkf_buf/O
                         net (fo=1, routed)           0.945     2.799    iPLL/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  iPLL/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iPLL/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            iPLL/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -2.779    iPLL/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  iPLL/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk0_clk_wiz_0

Max Delay          1251 Endpoints
Min Delay          1251 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iDec/cs_uart_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x16_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.661ns  (logic 1.291ns (14.905%)  route 7.370ns (85.095%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT6=3)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y62         LDCE                         0.000     0.000 r  iDec/cs_uart_reg/G
    SLICE_X67Y62         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.670     2.229    iDec/cs_uart
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.152     2.381 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.346     3.727    iDec/cs_uart_reg_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.332     4.059 f  iDec/x1[31]_i_9/O
                         net (fo=16, routed)          1.119     5.177    iDec/x1[31]_i_9_n_1
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.124     5.301 r  iDec/x1[17]_i_2/O
                         net (fo=1, routed)           0.452     5.753    iDec/x1[17]_i_2_n_1
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.877 r  iDec/x1[17]_i_1/O
                         net (fo=31, routed)          2.784     8.661    iCPU/regfile_inst/x31_reg[31]_0[9]
    SLICE_X82Y71         FDRE                                         r  iCPU/regfile_inst/x16_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.534    -3.016    iCPU/regfile_inst/clk0
    SLICE_X82Y71         FDRE                                         r  iCPU/regfile_inst/x16_reg[17]/C

Slack:                    inf
  Source:                 iDec/cs_uart_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x30_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.661ns  (logic 1.291ns (14.905%)  route 7.370ns (85.095%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT6=3)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y62         LDCE                         0.000     0.000 r  iDec/cs_uart_reg/G
    SLICE_X67Y62         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.670     2.229    iDec/cs_uart
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.152     2.381 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.346     3.727    iDec/cs_uart_reg_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.332     4.059 f  iDec/x1[31]_i_9/O
                         net (fo=16, routed)          1.119     5.177    iDec/x1[31]_i_9_n_1
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.124     5.301 r  iDec/x1[17]_i_2/O
                         net (fo=1, routed)           0.452     5.753    iDec/x1[17]_i_2_n_1
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.877 r  iDec/x1[17]_i_1/O
                         net (fo=31, routed)          2.784     8.661    iCPU/regfile_inst/x31_reg[31]_0[9]
    SLICE_X83Y69         FDRE                                         r  iCPU/regfile_inst/x30_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.535    -3.015    iCPU/regfile_inst/clk0
    SLICE_X83Y69         FDRE                                         r  iCPU/regfile_inst/x30_reg[17]/C

Slack:                    inf
  Source:                 iDec/cs_uart_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x30_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.640ns  (logic 1.291ns (14.942%)  route 7.349ns (85.058%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y62         LDCE                         0.000     0.000 r  iDec/cs_uart_reg/G
    SLICE_X67Y62         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.670     2.229    iDec/cs_uart
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.152     2.381 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.346     3.727    iDec/cs_uart_reg_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.332     4.059 f  iDec/x1[31]_i_9/O
                         net (fo=16, routed)          0.844     4.903    iDec/x1[31]_i_9_n_1
    SLICE_X62Y61         LUT5 (Prop_lut5_I2_O)        0.124     5.027 r  iDec/x1[20]_i_2/O
                         net (fo=1, routed)           0.423     5.450    iDec/x1[20]_i_2_n_1
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.574 r  iDec/x1[20]_i_1/O
                         net (fo=31, routed)          3.066     8.640    iCPU/regfile_inst/x31_reg[31]_0[12]
    SLICE_X90Y73         FDRE                                         r  iCPU/regfile_inst/x30_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.590    -2.960    iCPU/regfile_inst/clk0
    SLICE_X90Y73         FDRE                                         r  iCPU/regfile_inst/x30_reg[20]/C

Slack:                    inf
  Source:                 iDec/cs_uart_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x24_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.636ns  (logic 1.291ns (14.949%)  route 7.345ns (85.051%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y62         LDCE                         0.000     0.000 r  iDec/cs_uart_reg/G
    SLICE_X67Y62         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.670     2.229    iDec/cs_uart
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.152     2.381 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.346     3.727    iDec/cs_uart_reg_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.332     4.059 f  iDec/x1[31]_i_9/O
                         net (fo=16, routed)          0.844     4.903    iDec/x1[31]_i_9_n_1
    SLICE_X62Y61         LUT5 (Prop_lut5_I2_O)        0.124     5.027 r  iDec/x1[20]_i_2/O
                         net (fo=1, routed)           0.423     5.450    iDec/x1[20]_i_2_n_1
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.574 r  iDec/x1[20]_i_1/O
                         net (fo=31, routed)          3.062     8.636    iCPU/regfile_inst/x31_reg[31]_0[12]
    SLICE_X90Y74         FDRE                                         r  iCPU/regfile_inst/x24_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.588    -2.962    iCPU/regfile_inst/clk0
    SLICE_X90Y74         FDRE                                         r  iCPU/regfile_inst/x24_reg[20]/C

Slack:                    inf
  Source:                 iDec/cs_uart_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x26_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.636ns  (logic 1.291ns (14.949%)  route 7.345ns (85.051%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y62         LDCE                         0.000     0.000 r  iDec/cs_uart_reg/G
    SLICE_X67Y62         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.670     2.229    iDec/cs_uart
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.152     2.381 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.346     3.727    iDec/cs_uart_reg_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.332     4.059 f  iDec/x1[31]_i_9/O
                         net (fo=16, routed)          0.844     4.903    iDec/x1[31]_i_9_n_1
    SLICE_X62Y61         LUT5 (Prop_lut5_I2_O)        0.124     5.027 r  iDec/x1[20]_i_2/O
                         net (fo=1, routed)           0.423     5.450    iDec/x1[20]_i_2_n_1
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.574 r  iDec/x1[20]_i_1/O
                         net (fo=31, routed)          3.062     8.636    iCPU/regfile_inst/x31_reg[31]_0[12]
    SLICE_X91Y74         FDRE                                         r  iCPU/regfile_inst/x26_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.588    -2.962    iCPU/regfile_inst/clk0
    SLICE_X91Y74         FDRE                                         r  iCPU/regfile_inst/x26_reg[20]/C

Slack:                    inf
  Source:                 iDec/cs_uart_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x18_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.492ns  (logic 1.291ns (15.203%)  route 7.201ns (84.797%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y62         LDCE                         0.000     0.000 r  iDec/cs_uart_reg/G
    SLICE_X67Y62         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.670     2.229    iDec/cs_uart
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.152     2.381 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.346     3.727    iDec/cs_uart_reg_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.332     4.059 f  iDec/x1[31]_i_9/O
                         net (fo=16, routed)          0.844     4.903    iDec/x1[31]_i_9_n_1
    SLICE_X62Y61         LUT5 (Prop_lut5_I2_O)        0.124     5.027 r  iDec/x1[20]_i_2/O
                         net (fo=1, routed)           0.423     5.450    iDec/x1[20]_i_2_n_1
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.574 r  iDec/x1[20]_i_1/O
                         net (fo=31, routed)          2.918     8.492    iCPU/regfile_inst/x31_reg[31]_0[12]
    SLICE_X93Y73         FDRE                                         r  iCPU/regfile_inst/x18_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.591    -2.959    iCPU/regfile_inst/clk0
    SLICE_X93Y73         FDRE                                         r  iCPU/regfile_inst/x18_reg[20]/C

Slack:                    inf
  Source:                 iDec/cs_uart_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x25_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.492ns  (logic 1.291ns (15.203%)  route 7.201ns (84.797%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y62         LDCE                         0.000     0.000 r  iDec/cs_uart_reg/G
    SLICE_X67Y62         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.670     2.229    iDec/cs_uart
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.152     2.381 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.346     3.727    iDec/cs_uart_reg_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.332     4.059 f  iDec/x1[31]_i_9/O
                         net (fo=16, routed)          0.844     4.903    iDec/x1[31]_i_9_n_1
    SLICE_X62Y61         LUT5 (Prop_lut5_I2_O)        0.124     5.027 r  iDec/x1[20]_i_2/O
                         net (fo=1, routed)           0.423     5.450    iDec/x1[20]_i_2_n_1
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.574 r  iDec/x1[20]_i_1/O
                         net (fo=31, routed)          2.918     8.492    iCPU/regfile_inst/x31_reg[31]_0[12]
    SLICE_X92Y73         FDRE                                         r  iCPU/regfile_inst/x25_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.591    -2.959    iCPU/regfile_inst/clk0
    SLICE_X92Y73         FDRE                                         r  iCPU/regfile_inst/x25_reg[20]/C

Slack:                    inf
  Source:                 iDec/cs_uart_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x28_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.486ns  (logic 1.291ns (15.213%)  route 7.195ns (84.787%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y62         LDCE                         0.000     0.000 r  iDec/cs_uart_reg/G
    SLICE_X67Y62         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.670     2.229    iDec/cs_uart
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.152     2.381 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.346     3.727    iDec/cs_uart_reg_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.332     4.059 f  iDec/x1[31]_i_9/O
                         net (fo=16, routed)          0.844     4.903    iDec/x1[31]_i_9_n_1
    SLICE_X62Y61         LUT5 (Prop_lut5_I2_O)        0.124     5.027 r  iDec/x1[20]_i_2/O
                         net (fo=1, routed)           0.423     5.450    iDec/x1[20]_i_2_n_1
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.574 r  iDec/x1[20]_i_1/O
                         net (fo=31, routed)          2.912     8.486    iCPU/regfile_inst/x31_reg[31]_0[12]
    SLICE_X91Y72         FDRE                                         r  iCPU/regfile_inst/x28_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.591    -2.959    iCPU/regfile_inst/clk0
    SLICE_X91Y72         FDRE                                         r  iCPU/regfile_inst/x28_reg[20]/C

Slack:                    inf
  Source:                 iDec/cs_uart_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x29_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.486ns  (logic 1.291ns (15.213%)  route 7.195ns (84.787%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y62         LDCE                         0.000     0.000 r  iDec/cs_uart_reg/G
    SLICE_X67Y62         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.670     2.229    iDec/cs_uart
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.152     2.381 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.346     3.727    iDec/cs_uart_reg_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.332     4.059 f  iDec/x1[31]_i_9/O
                         net (fo=16, routed)          0.844     4.903    iDec/x1[31]_i_9_n_1
    SLICE_X62Y61         LUT5 (Prop_lut5_I2_O)        0.124     5.027 r  iDec/x1[20]_i_2/O
                         net (fo=1, routed)           0.423     5.450    iDec/x1[20]_i_2_n_1
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.574 r  iDec/x1[20]_i_1/O
                         net (fo=31, routed)          2.912     8.486    iCPU/regfile_inst/x31_reg[31]_0[12]
    SLICE_X91Y73         FDRE                                         r  iCPU/regfile_inst/x29_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.590    -2.960    iCPU/regfile_inst/clk0
    SLICE_X91Y73         FDRE                                         r  iCPU/regfile_inst/x29_reg[20]/C

Slack:                    inf
  Source:                 iDec/cs_uart_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x27_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.480ns  (logic 1.291ns (15.224%)  route 7.189ns (84.776%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y62         LDCE                         0.000     0.000 r  iDec/cs_uart_reg/G
    SLICE_X67Y62         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  iDec/cs_uart_reg/Q
                         net (fo=14, routed)          1.670     2.229    iDec/cs_uart
    SLICE_X81Y55         LUT2 (Prop_lut2_I1_O)        0.152     2.381 f  iDec/x1[7]_i_2/O
                         net (fo=6, routed)           1.346     3.727    iDec/cs_uart_reg_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I5_O)        0.332     4.059 f  iDec/x1[31]_i_9/O
                         net (fo=16, routed)          0.844     4.903    iDec/x1[31]_i_9_n_1
    SLICE_X62Y61         LUT5 (Prop_lut5_I2_O)        0.124     5.027 r  iDec/x1[20]_i_2/O
                         net (fo=1, routed)           0.423     5.450    iDec/x1[20]_i_2_n_1
    SLICE_X62Y62         LUT6 (Prop_lut6_I0_O)        0.124     5.574 r  iDec/x1[20]_i_1/O
                         net (fo=31, routed)          2.906     8.480    iCPU/regfile_inst/x31_reg[31]_0[12]
    SLICE_X90Y72         FDRE                                         r  iCPU/regfile_inst/x27_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        1.591    -2.959    iCPU/regfile_inst/clk0
    SLICE_X90Y72         FDRE                                         r  iCPU/regfile_inst/x27_reg[20]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iCPU/pc_next_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.269ns (83.255%)  route 0.054ns (16.745%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y60         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[14]/G
    SLICE_X67Y60         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iCPU/pc_next_reg[14]/Q
                         net (fo=1, routed)           0.054     0.212    iCPU/inst0/Q[14]
    SLICE_X66Y60         LUT3 (Prop_lut3_I2_O)        0.045     0.257 r  iCPU/inst0/pc[13]_i_4/O
                         net (fo=1, routed)           0.000     0.257    iCPU/inst0/pc[13]_i_4_n_1
    SLICE_X66Y60         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.323 r  iCPU/inst0/pc_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.323    iCPU/inst0_n_29
    SLICE_X66Y60         FDCE                                         r  iCPU/pc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.846    -1.300    iCPU/clk0
    SLICE_X66Y60         FDCE                                         r  iCPU/pc_reg[14]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[20]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.364ns  (logic 0.267ns (73.317%)  route 0.097ns (26.683%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[20]/G
    SLICE_X65Y61         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iCPU/pc_next_reg[20]/Q
                         net (fo=1, routed)           0.097     0.255    iCPU/inst0/Q[20]
    SLICE_X66Y61         LUT3 (Prop_lut3_I2_O)        0.045     0.300 r  iCPU/inst0/pc[17]_i_2/O
                         net (fo=1, routed)           0.000     0.300    iCPU/inst0/pc[17]_i_2_n_1
    SLICE_X66Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.364 r  iCPU/inst0/pc_reg[17]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.364    iCPU/inst0_n_31
    SLICE_X66Y61         FDCE                                         r  iCPU/pc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.846    -1.300    iCPU/clk0
    SLICE_X66Y61         FDCE                                         r  iCPU/pc_reg[20]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[30]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.269ns (73.214%)  route 0.098ns (26.786%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[30]/G
    SLICE_X65Y65         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iCPU/pc_next_reg[30]/Q
                         net (fo=1, routed)           0.098     0.256    iCPU/inst0/Q[30]
    SLICE_X66Y64         LUT3 (Prop_lut3_I2_O)        0.045     0.301 r  iCPU/inst0/pc[29]_i_3/O
                         net (fo=1, routed)           0.000     0.301    iCPU/inst0/pc[29]_i_3_n_1
    SLICE_X66Y64         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.367 r  iCPU/inst0/pc_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.367    iCPU/inst0_n_44
    SLICE_X66Y64         FDCE                                         r  iCPU/pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.843    -1.303    iCPU/clk0
    SLICE_X66Y64         FDCE                                         r  iCPU/pc_reg[30]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.268ns (72.792%)  route 0.100ns (27.208%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[11]/G
    SLICE_X65Y59         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iCPU/pc_next_reg[11]/Q
                         net (fo=1, routed)           0.100     0.258    iCPU/inst0/Q[11]
    SLICE_X66Y59         LUT3 (Prop_lut3_I2_O)        0.045     0.303 r  iCPU/inst0/pc[9]_i_3/O
                         net (fo=1, routed)           0.000     0.303    iCPU/inst0/pc[9]_i_3_n_1
    SLICE_X66Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.368 r  iCPU/inst0/pc_reg[9]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.368    iCPU/inst0_n_24
    SLICE_X66Y59         FDCE                                         r  iCPU/pc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.847    -1.299    iCPU/clk0
    SLICE_X66Y59         FDCE                                         r  iCPU/pc_reg[11]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.268ns (72.792%)  route 0.100ns (27.208%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[15]/G
    SLICE_X65Y60         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iCPU/pc_next_reg[15]/Q
                         net (fo=1, routed)           0.100     0.258    iCPU/inst0/Q[15]
    SLICE_X66Y60         LUT3 (Prop_lut3_I2_O)        0.045     0.303 r  iCPU/inst0/pc[13]_i_3/O
                         net (fo=1, routed)           0.000     0.303    iCPU/inst0/pc[13]_i_3_n_1
    SLICE_X66Y60         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.368 r  iCPU/inst0/pc_reg[13]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.368    iCPU/inst0_n_28
    SLICE_X66Y60         FDCE                                         r  iCPU/pc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.846    -1.300    iCPU/clk0
    SLICE_X66Y60         FDCE                                         r  iCPU/pc_reg[15]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.373ns  (logic 0.273ns (73.109%)  route 0.100ns (26.891%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[9]/G
    SLICE_X65Y60         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iCPU/pc_next_reg[9]/Q
                         net (fo=1, routed)           0.100     0.258    iCPU/inst0/Q[9]
    SLICE_X66Y59         LUT3 (Prop_lut3_I2_O)        0.045     0.303 r  iCPU/inst0/pc[9]_i_5/O
                         net (fo=1, routed)           0.000     0.303    iCPU/inst0/pc[9]_i_5_n_1
    SLICE_X66Y59         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.373 r  iCPU/inst0/pc_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.373    iCPU/inst0_n_26
    SLICE_X66Y59         FDCE                                         r  iCPU/pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.847    -1.299    iCPU/clk0
    SLICE_X66Y59         FDCE                                         r  iCPU/pc_reg[9]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.203ns (51.239%)  route 0.193ns (48.761%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y58         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[0]/G
    SLICE_X81Y58         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iCPU/pc_next_reg[0]/Q
                         net (fo=1, routed)           0.193     0.351    iCPU/inst0/Q[0]
    SLICE_X81Y59         LUT3 (Prop_lut3_I2_O)        0.045     0.396 r  iCPU/inst0/pc[0]_i_1/O
                         net (fo=1, routed)           0.000     0.396    iCPU/inst0_n_11
    SLICE_X81Y59         FDCE                                         r  iCPU/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.851    -1.295    iCPU/clk0
    SLICE_X81Y59         FDCE                                         r  iCPU/pc_reg[0]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[19]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.403ns  (logic 0.268ns (66.473%)  route 0.135ns (33.527%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[19]/G
    SLICE_X65Y61         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iCPU/pc_next_reg[19]/Q
                         net (fo=1, routed)           0.135     0.293    iCPU/inst0/Q[19]
    SLICE_X66Y61         LUT3 (Prop_lut3_I2_O)        0.045     0.338 r  iCPU/inst0/pc[17]_i_3/O
                         net (fo=1, routed)           0.000     0.338    iCPU/inst0/pc[17]_i_3_n_1
    SLICE_X66Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.403 r  iCPU/inst0/pc_reg[17]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.403    iCPU/inst0_n_32
    SLICE_X66Y61         FDCE                                         r  iCPU/pc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.846    -1.300    iCPU/clk0
    SLICE_X66Y61         FDCE                                         r  iCPU/pc_reg[19]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.404ns  (logic 0.304ns (75.215%)  route 0.100ns (24.785%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[11]/G
    SLICE_X65Y59         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iCPU/pc_next_reg[11]/Q
                         net (fo=1, routed)           0.100     0.258    iCPU/inst0/Q[11]
    SLICE_X66Y59         LUT3 (Prop_lut3_I2_O)        0.045     0.303 r  iCPU/inst0/pc[9]_i_3/O
                         net (fo=1, routed)           0.000     0.303    iCPU/inst0/pc[9]_i_3_n_1
    SLICE_X66Y59         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     0.404 r  iCPU/inst0/pc_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.404    iCPU/inst0_n_23
    SLICE_X66Y59         FDCE                                         r  iCPU/pc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.847    -1.299    iCPU/clk0
    SLICE_X66Y59         FDCE                                         r  iCPU/pc_reg[12]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.404ns  (logic 0.304ns (75.215%)  route 0.100ns (24.785%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[15]/G
    SLICE_X65Y60         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iCPU/pc_next_reg[15]/Q
                         net (fo=1, routed)           0.100     0.258    iCPU/inst0/Q[15]
    SLICE_X66Y60         LUT3 (Prop_lut3_I2_O)        0.045     0.303 r  iCPU/inst0/pc[13]_i_3/O
                         net (fo=1, routed)           0.000     0.303    iCPU/inst0/pc[13]_i_3_n_1
    SLICE_X66Y60         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     0.404 r  iCPU/inst0/pc_reg[13]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.404    iCPU/inst0_n_27
    SLICE_X66Y60         FDCE                                         r  iCPU/pc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1166, routed)        0.846    -1.300    iCPU/clk0
    SLICE_X66Y60         FDCE                                         r  iCPU/pc_reg[16]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk180_clk_wiz_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iDec/cs_mem_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.452ns  (logic 0.559ns (38.494%)  route 0.893ns (61.506%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y61         LDCE                         0.000     0.000 r  iDec/cs_mem_reg/L7/G
    SLICE_X67Y61         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  iDec/cs_mem_reg/L7/Q
                         net (fo=2, routed)           0.893     1.452    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/enb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.575    47.026    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 iDec/cs_mem_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.444ns  (logic 0.559ns (38.702%)  route 0.885ns (61.298%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y61         LDCE                         0.000     0.000 r  iDec/cs_mem_reg/L7/G
    SLICE_X67Y61         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  iDec/cs_mem_reg/L7/Q
                         net (fo=2, routed)           0.885     1.444    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/enb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.578    47.029    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iDec/cs_mem_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.519ns  (logic 0.158ns (30.432%)  route 0.361ns (69.568%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y61         LDCE                         0.000     0.000 r  iDec/cs_mem_reg/L7/G
    SLICE_X67Y61         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iDec/cs_mem_reg/L7/Q
                         net (fo=2, routed)           0.361     0.519    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/enb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.885    48.739    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 iDec/cs_mem_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.529ns  (logic 0.158ns (29.846%)  route 0.371ns (70.154%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y61         LDCE                         0.000     0.000 r  iDec/cs_mem_reg/L7/G
    SLICE_X67Y61         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iDec/cs_mem_reg/L7/Q
                         net (fo=2, routed)           0.371     0.529    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/enb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.887    48.741    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK





