// Seed: 2755594546
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    output id_3,
    input logic id_4,
    output id_5,
    input id_6,
    input id_7,
    input logic id_8,
    input id_9,
    input logic id_10,
    input logic id_11,
    output id_12,
    input id_13,
    input id_14,
    input logic id_15,
    input logic id_16,
    output id_17
);
  type_26 id_18 (
      .id_0 (id_6 ? 1 : 1),
      .id_1 (1),
      .id_2 (1),
      .id_3 (id_4),
      .id_4 (1'd0),
      .id_5 (1),
      .id_6 (id_3),
      .id_7 (1),
      .id_8 (id_12),
      .id_9 (id_7),
      .id_10(id_11),
      .id_11(id_5),
      .id_12(id_11)
  );
endmodule
`define pp_18 0
primitive id_6(id_2, id_7, id_2, id_9);
  input id_19, id_20;
  output id_21;
  table
    ? : 0;
    1 x ? 1 ? : 0;
    0 : 0;
    ? : 0;
    x ? : 0;
    1 ? 1 ? 0 ? 1 1 ? 1 1 0 x ? 1 0 1 0 1 n 0 1 n 0 1 : 0;
    0 : 1;
    ? ? 1 : 0;
    0 0 1 0 p 1 ? : 1;
  endtable
endprimitive
`default_nettype wire
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  output id_5;
  output id_4;
  output id_3;
  input id_2;
  inout id_1;
  assign id_4  = 1;
  assign id_12 = 1;
endmodule
