title = 'Hierarchical and Testable Design VHDL'

# Lesson 7 Notes

## Readings
- Chapter 13

## Assignments

## Lesson Outline
