#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Nov 16 22:45:31 2025
# Process ID: 23164
# Current directory: D:/working/systemverilog/2025_11_14_test_slave
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23048 D:\working\systemverilog\2025_11_14_test_slave\2025_11_14_test_slave.xpr
# Log file: D:/working/systemverilog/2025_11_14_test_slave/vivado.log
# Journal file: D:/working/systemverilog/2025_11_14_test_slave\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top_I2C_Slave
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1460.332 ; gain = 247.875
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_I2C_Slave' [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/i2c_slave_top.sv:3]
INFO: [Synth 8-6157] synthesizing module 'I2C_Slave' [D:/working/systemverilog/2025_11_11_I2C_Master_Slave/2025_11_11_I2C_Master_Slave.srcs/sources_1/new/I2C_Slave.sv:3]
	Parameter SLV_ADDR bound to: 7'b0000000 
INFO: [Synth 8-155] case statement is not full and has no default [D:/working/systemverilog/2025_11_11_I2C_Master_Slave/2025_11_11_I2C_Master_Slave.srcs/sources_1/new/I2C_Slave.sv:137]
INFO: [Synth 8-155] case statement is not full and has no default [D:/working/systemverilog/2025_11_11_I2C_Master_Slave/2025_11_11_I2C_Master_Slave.srcs/sources_1/new/I2C_Slave.sv:104]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Slave' (1#1) [D:/working/systemverilog/2025_11_11_I2C_Master_Slave/2025_11_11_I2C_Master_Slave.srcs/sources_1/new/I2C_Slave.sv:3]
INFO: [Synth 8-6157] synthesizing module 'btn_push_counter' [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/i2c_slave_top.sv:59]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/btn_debounce.v:3]
	Parameter MAX_COUNT bound to: 100000 - type: integer 
WARNING: [Synth 8-567] referenced signal 'q_reg' should be on the sensitivity list [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/btn_debounce.v:43]
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (2#1) [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/btn_debounce.v:3]
INFO: [Synth 8-6155] done synthesizing module 'btn_push_counter' (3#1) [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/i2c_slave_top.sv:59]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/i2c_slave_top.sv:48]
INFO: [Synth 8-6157] synthesizing module 'fndController' [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_1khz' [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:83]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_1khz' (4#1) [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:83]
INFO: [Synth 8-6157] synthesizing module 'counter_2bit' [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:107]
INFO: [Synth 8-6155] done synthesizing module 'counter_2bit' (5#1) [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:107]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:125]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (6#1) [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:125]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter' [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:141]
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter' (7#1) [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:141]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:154]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (8#1) [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:154]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG_decoder' [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:174]
INFO: [Synth 8-226] default block is never used [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:180]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG_decoder' (9#1) [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:174]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1_1bit' [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:66]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1_1bit' (10#1) [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:66]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (11#1) [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:3]
ERROR: [Synth 8-448] named port connection 'fndDot' does not exist for instance 'u_fndController' of module 'fndController' [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/i2c_slave_top.sv:52]
ERROR: [Synth 8-448] named port connection 'fndCom' does not exist for instance 'u_fndController' of module 'fndController' [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/i2c_slave_top.sv:53]
ERROR: [Synth 8-448] named port connection 'fndFont' does not exist for instance 'u_fndController' of module 'fndController' [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/i2c_slave_top.sv:54]
ERROR: [Synth 8-6156] failed synthesizing module 'top_I2C_Slave' [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/i2c_slave_top.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1507.715 ; gain = 295.258
---------------------------------------------------------------------------------
RTL Elaboration failed
27 Infos, 2 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top_I2C_Slave
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1518.164 ; gain = 10.449
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_I2C_Slave' [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/i2c_slave_top.sv:3]
INFO: [Synth 8-6157] synthesizing module 'I2C_Slave' [D:/working/systemverilog/2025_11_11_I2C_Master_Slave/2025_11_11_I2C_Master_Slave.srcs/sources_1/new/I2C_Slave.sv:3]
	Parameter SLV_ADDR bound to: 7'b0000000 
INFO: [Synth 8-155] case statement is not full and has no default [D:/working/systemverilog/2025_11_11_I2C_Master_Slave/2025_11_11_I2C_Master_Slave.srcs/sources_1/new/I2C_Slave.sv:137]
INFO: [Synth 8-155] case statement is not full and has no default [D:/working/systemverilog/2025_11_11_I2C_Master_Slave/2025_11_11_I2C_Master_Slave.srcs/sources_1/new/I2C_Slave.sv:104]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Slave' (1#1) [D:/working/systemverilog/2025_11_11_I2C_Master_Slave/2025_11_11_I2C_Master_Slave.srcs/sources_1/new/I2C_Slave.sv:3]
INFO: [Synth 8-6157] synthesizing module 'btn_push_counter' [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/i2c_slave_top.sv:59]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/btn_debounce.v:3]
	Parameter MAX_COUNT bound to: 100000 - type: integer 
WARNING: [Synth 8-567] referenced signal 'q_reg' should be on the sensitivity list [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/btn_debounce.v:43]
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (2#1) [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/btn_debounce.v:3]
INFO: [Synth 8-6155] done synthesizing module 'btn_push_counter' (3#1) [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/i2c_slave_top.sv:59]
INFO: [Synth 8-6157] synthesizing module 'fndController' [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_1khz' [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:83]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_1khz' (4#1) [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:83]
INFO: [Synth 8-6157] synthesizing module 'counter_2bit' [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:107]
INFO: [Synth 8-6155] done synthesizing module 'counter_2bit' (5#1) [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:107]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:125]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (6#1) [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:125]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter' [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:141]
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter' (7#1) [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:141]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:154]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (8#1) [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:154]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG_decoder' [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:174]
INFO: [Synth 8-226] default block is never used [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:180]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG_decoder' (9#1) [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:174]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1_1bit' [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:66]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1_1bit' (10#1) [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:66]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (11#1) [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_I2C_Slave' (12#1) [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/i2c_slave_top.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1539.844 ; gain = 32.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1539.844 ; gain = 32.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1539.844 ; gain = 32.129
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1539.844 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/constrs_1/imports/working/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/constrs_1/imports/working/Basys-3-Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/constrs_1/imports/working/Basys-3-Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/constrs_1/imports/working/Basys-3-Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/constrs_1/imports/working/Basys-3-Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/constrs_1/imports/working/Basys-3-Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/constrs_1/imports/working/Basys-3-Master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/constrs_1/imports/working/Basys-3-Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/constrs_1/imports/working/Basys-3-Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/constrs_1/imports/working/Basys-3-Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/constrs_1/imports/working/Basys-3-Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/constrs_1/imports/working/Basys-3-Master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/constrs_1/imports/working/Basys-3-Master.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/constrs_1/imports/working/Basys-3-Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/constrs_1/imports/working/Basys-3-Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[7]'. [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/constrs_1/imports/working/Basys-3-Master.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/constrs_1/imports/working/Basys-3-Master.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/constrs_1/imports/working/Basys-3-Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/constrs_1/imports/working/Basys-3-Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/constrs_1/imports/working/Basys-3-Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/constrs_1/imports/working/Basys-3-Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/constrs_1/imports/working/Basys-3-Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/constrs_1/imports/working/Basys-3-Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/constrs_1/imports/working/Basys-3-Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/constrs_1/imports/working/Basys-3-Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/constrs_1/imports/working/Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1651.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1793.578 ; gain = 285.863
29 Infos, 13 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1793.578 ; gain = 285.863
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1836.117 ; gain = 18.086
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_I2C_Slave' [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/i2c_slave_top.sv:3]
INFO: [Synth 8-6157] synthesizing module 'I2C_Slave' [D:/working/systemverilog/2025_11_11_I2C_Master_Slave/2025_11_11_I2C_Master_Slave.srcs/sources_1/new/I2C_Slave.sv:3]
	Parameter SLV_ADDR bound to: 7'b0000000 
INFO: [Synth 8-155] case statement is not full and has no default [D:/working/systemverilog/2025_11_11_I2C_Master_Slave/2025_11_11_I2C_Master_Slave.srcs/sources_1/new/I2C_Slave.sv:137]
INFO: [Synth 8-155] case statement is not full and has no default [D:/working/systemverilog/2025_11_11_I2C_Master_Slave/2025_11_11_I2C_Master_Slave.srcs/sources_1/new/I2C_Slave.sv:104]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Slave' (1#1) [D:/working/systemverilog/2025_11_11_I2C_Master_Slave/2025_11_11_I2C_Master_Slave.srcs/sources_1/new/I2C_Slave.sv:3]
INFO: [Synth 8-6157] synthesizing module 'btn_push_counter' [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/i2c_slave_top.sv:59]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/btn_debounce.v:3]
	Parameter MAX_COUNT bound to: 100000 - type: integer 
WARNING: [Synth 8-567] referenced signal 'q_reg' should be on the sensitivity list [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/btn_debounce.v:43]
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (2#1) [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/btn_debounce.v:3]
INFO: [Synth 8-6155] done synthesizing module 'btn_push_counter' (3#1) [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/i2c_slave_top.sv:59]
INFO: [Synth 8-6157] synthesizing module 'fndController' [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_1khz' [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:83]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_1khz' (4#1) [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:83]
INFO: [Synth 8-6157] synthesizing module 'counter_2bit' [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:107]
INFO: [Synth 8-6155] done synthesizing module 'counter_2bit' (5#1) [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:107]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:125]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (6#1) [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:125]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter' [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:141]
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter' (7#1) [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:141]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:154]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (8#1) [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:154]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG_decoder' [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:174]
INFO: [Synth 8-226] default block is never used [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:180]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG_decoder' (9#1) [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:174]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1_1bit' [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:66]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1_1bit' (10#1) [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:66]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (11#1) [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/fnd_controller.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_I2C_Slave' (12#1) [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/sources_1/new/i2c_slave_top.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1873.770 ; gain = 55.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1891.707 ; gain = 73.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1891.707 ; gain = 73.676
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1912.320 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/constrs_1/imports/working/Basys-3-Master.xdc]
Finished Parsing XDC File [D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.srcs/constrs_1/imports/working/Basys-3-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1912.320 ; gain = 94.289
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Nov 16 22:55:23 2025] Launched synth_1...
Run output will be captured here: D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.runs/synth_1/runme.log
[Sun Nov 16 22:55:23 2025] Launched impl_1...
Run output will be captured here: D:/working/systemverilog/2025_11_14_test_slave/2025_11_14_test_slave.runs/impl_1/runme.log
