Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1b2190227c67471f97508a14a160c290 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot DDU_tb_behav xil_defaultlib.DDU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ce [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/DDU.v:40]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 5 for port ra2 [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/RF_part.v:36]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 3 for port s [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/ALU_part.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.bcdTo7Seg
Compiling module xil_defaultlib.MUX_3ways
Compiling module xil_defaultlib.PC_module
Compiling module xil_defaultlib.PC_part
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.MEM_part
Compiling module xil_defaultlib.regflie_default
Compiling module xil_defaultlib.RF_part
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MUX_4ways
Compiling module xil_defaultlib.ALU_part
Compiling module xil_defaultlib.Control_part
Compiling module xil_defaultlib.ALU_control_part
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.DDU
Compiling module xil_defaultlib.DDU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot DDU_tb_behav
