TRACE::2024-06-24.13:27:03::SCWPlatform::Trying to open the hw design at D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:03::SCWPlatform::DSA given D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:03::SCWPlatform::DSA absoulate path D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:05::SCWPlatform::DSA directory D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw
TRACE::2024-06-24.13:27:05::SCWPlatform:: Platform Path D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:05::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-06-24.13:27:05::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-06-24.13:27:05::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2024-06-24.13:27:05::SCWWriter::formatted JSON is {
	"platformName":	"btn_intc_ip",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"btn_intc_ip",
	"platHandOff":	"D:/FPGA_RISC/vitastest/20240624_interrupt/btn_intc_ip.xsa",
	"platIntHandOff":	"<platformDir>/hw/btn_intc_ip.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2024-06-24.13:27:05::SCWWriter::formatted JSON is {
	"platformName":	"btn_intc_ip",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"btn_intc_ip",
	"platHandOff":	"D:/FPGA_RISC/vitastest/20240624_interrupt/btn_intc_ip.xsa",
	"platIntHandOff":	"<platformDir>/hw/btn_intc_ip.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"btn_intc_ip",
	"systems":	[{
			"systemName":	"btn_intc_ip",
			"systemDesc":	"btn_intc_ip",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"btn_intc_ip"
		}]
}
TRACE::2024-06-24.13:27:05::SCWPlatform::Boot application domains not present, creating them
TRACE::2024-06-24.13:27:05::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2024-06-24.13:27:05::SCWWriter::formatted JSON is {
	"platformName":	"btn_intc_ip",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"btn_intc_ip",
	"platHandOff":	"D:/FPGA_RISC/vitastest/20240624_interrupt/btn_intc_ip.xsa",
	"platIntHandOff":	"<platformDir>/hw/btn_intc_ip.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"btn_intc_ip",
	"systems":	[{
			"systemName":	"btn_intc_ip",
			"systemDesc":	"btn_intc_ip",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"btn_intc_ip"
		}]
}
TRACE::2024-06-24.13:27:05::SCWWriter::formatted JSON is {
	"platformName":	"btn_intc_ip",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"btn_intc_ip",
	"platHandOff":	"D:/FPGA_RISC/vitastest/20240624_interrupt/btn_intc_ip.xsa",
	"platIntHandOff":	"<platformDir>/hw/btn_intc_ip.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"btn_intc_ip",
	"systems":	[{
			"systemName":	"btn_intc_ip",
			"systemDesc":	"btn_intc_ip",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"btn_intc_ip"
		}]
}
TRACE::2024-06-24.13:27:05::SCWPlatform::Trying to open the hw design at D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:05::SCWPlatform::DSA given D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:05::SCWPlatform::DSA absoulate path D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:05::SCWPlatform::DSA directory D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw
TRACE::2024-06-24.13:27:05::SCWPlatform:: Platform Path D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:05::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-06-24.13:27:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-24.13:27:05::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-24.13:27:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-24.13:27:05::SCWDomain::checking for install qemu data   : 
TRACE::2024-06-24.13:27:05::SCWPlatform::Trying to open the hw design at D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:05::SCWPlatform::DSA given D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:05::SCWPlatform::DSA absoulate path D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:05::SCWPlatform::DSA directory D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw
TRACE::2024-06-24.13:27:05::SCWPlatform:: Platform Path D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:05::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-06-24.13:27:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-24.13:27:05::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-24.13:27:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-24.13:27:05::SCWPlatform::Trying to open the hw design at D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:05::SCWPlatform::DSA given D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:05::SCWPlatform::DSA absoulate path D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:05::SCWPlatform::DSA directory D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw
TRACE::2024-06-24.13:27:05::SCWPlatform:: Platform Path D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:05::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-06-24.13:27:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-24.13:27:05::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-24.13:27:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-24.13:27:05::SCWPlatform::Trying to open the hw design at D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:05::SCWPlatform::DSA given D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:05::SCWPlatform::DSA absoulate path D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:05::SCWPlatform::DSA directory D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw
TRACE::2024-06-24.13:27:05::SCWPlatform:: Platform Path D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:05::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-06-24.13:27:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-24.13:27:05::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-24.13:27:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-24.13:27:05::SCWMssOS::Checking the sw design at  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-24.13:27:05::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-06-24.13:27:05::SCWMssOS::No sw design opened at  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-24.13:27:05::SCWMssOS::mss does not exists at D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-24.13:27:05::SCWMssOS::Creating sw design at  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-24.13:27:05::SCWMssOS::Adding the swdes entry, created swdb D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-24.13:27:05::SCWMssOS::updating the scw layer changes to swdes at   D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-24.13:27:05::SCWMssOS::Writing mss at D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-24.13:27:05::SCWMssOS::Completed writing the mss file at D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-06-24.13:27:05::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-06-24.13:27:05::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-06-24.13:27:05::SCWMssOS::Completed writing the mss file at D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-06-24.13:27:05::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2024-06-24.13:27:06::SCWMssOS::Saving the mss changes D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-24.13:27:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-24.13:27:06::SCWMssOS::Running validate of swdbs.
KEYINFO::2024-06-24.13:27:06::SCWMssOS::Could not open the swdb for D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
KEYINFO::2024-06-24.13:27:06::SCWMssOS::Could not open the sw design at  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss is not found

TRACE::2024-06-24.13:27:06::SCWMssOS::Cleared the swdb table entry
TRACE::2024-06-24.13:27:06::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-06-24.13:27:06::SCWMssOS::Writing the mss file completed D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-24.13:27:06::SCWMssOS::Commit changes completed.
TRACE::2024-06-24.13:27:06::SCWPlatform::Trying to open the hw design at D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA given D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA absoulate path D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA directory D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw
TRACE::2024-06-24.13:27:06::SCWPlatform:: Platform Path D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-06-24.13:27:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-24.13:27:06::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-24.13:27:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-24.13:27:06::SCWMssOS::Checking the sw design at  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-24.13:27:06::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-06-24.13:27:06::SCWMssOS::Sw design exists and opened at  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-24.13:27:06::SCWPlatform::Trying to open the hw design at D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA given D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA absoulate path D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA directory D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw
TRACE::2024-06-24.13:27:06::SCWPlatform:: Platform Path D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-06-24.13:27:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-24.13:27:06::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-24.13:27:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-24.13:27:06::SCWMssOS::Checking the sw design at  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-24.13:27:06::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-06-24.13:27:06::SCWMssOS::Sw design exists and opened at  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-24.13:27:06::SCWPlatform::Trying to open the hw design at D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA given D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA absoulate path D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA directory D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw
TRACE::2024-06-24.13:27:06::SCWPlatform:: Platform Path D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-06-24.13:27:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-24.13:27:06::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-24.13:27:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-24.13:27:06::SCWMssOS::Checking the sw design at  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-24.13:27:06::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-06-24.13:27:06::SCWMssOS::Sw design exists and opened at  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-24.13:27:06::SCWWriter::formatted JSON is {
	"platformName":	"btn_intc_ip",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"btn_intc_ip",
	"platHandOff":	"D:/FPGA_RISC/vitastest/20240624_interrupt/btn_intc_ip.xsa",
	"platIntHandOff":	"<platformDir>/hw/btn_intc_ip.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"btn_intc_ip",
	"systems":	[{
			"systemName":	"btn_intc_ip",
			"systemDesc":	"btn_intc_ip",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"btn_intc_ip",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"aea591d8525f1f137c0f98226d626b69",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-06-24.13:27:06::SCWPlatform::Started generating the artifacts platform btn_intc_ip
TRACE::2024-06-24.13:27:06::SCWPlatform::Sanity checking of platform is completed
LOG::2024-06-24.13:27:06::SCWPlatform::Started generating the artifacts for system configuration btn_intc_ip
LOG::2024-06-24.13:27:06::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2024-06-24.13:27:06::SCWSystem::Not a boot domain 
LOG::2024-06-24.13:27:06::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2024-06-24.13:27:06::SCWDomain::Generating domain artifcats
TRACE::2024-06-24.13:27:06::SCWMssOS::Generating standalone artifcats
TRACE::2024-06-24.13:27:06::SCWMssOS:: Copying the user libraries. 
TRACE::2024-06-24.13:27:06::SCWPlatform::Trying to open the hw design at D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA given D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA absoulate path D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA directory D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw
TRACE::2024-06-24.13:27:06::SCWPlatform:: Platform Path D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-06-24.13:27:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-24.13:27:06::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-24.13:27:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-24.13:27:06::SCWMssOS::Checking the sw design at  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-24.13:27:06::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-06-24.13:27:06::SCWMssOS::Sw design exists and opened at  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-24.13:27:06::SCWMssOS::Completed writing the mss file at D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-06-24.13:27:06::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-24.13:27:06::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-06-24.13:27:06::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-06-24.13:27:06::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2024-06-24.13:27:06::SCWMssOS::skipping the bsp build ... 
TRACE::2024-06-24.13:27:06::SCWMssOS::Copying to export directory.
TRACE::2024-06-24.13:27:06::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-06-24.13:27:06::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-06-24.13:27:06::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2024-06-24.13:27:06::SCWSystem::Completed Processing the sysconfig btn_intc_ip
LOG::2024-06-24.13:27:06::SCWPlatform::Completed generating the artifacts for system configuration btn_intc_ip
TRACE::2024-06-24.13:27:06::SCWPlatform::Started preparing the platform 
TRACE::2024-06-24.13:27:06::SCWSystem::Writing the bif file for system config btn_intc_ip
TRACE::2024-06-24.13:27:06::SCWSystem::dir created 
TRACE::2024-06-24.13:27:06::SCWSystem::Writing the bif 
TRACE::2024-06-24.13:27:06::SCWPlatform::Started writing the spfm file 
TRACE::2024-06-24.13:27:06::SCWPlatform::Started writing the xpfm file 
TRACE::2024-06-24.13:27:06::SCWPlatform::Completed generating the platform
TRACE::2024-06-24.13:27:06::SCWMssOS::Saving the mss changes D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-24.13:27:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-24.13:27:06::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-24.13:27:06::SCWMssOS::Commit changes completed.
TRACE::2024-06-24.13:27:06::SCWPlatform::Trying to open the hw design at D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA given D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA absoulate path D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA directory D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw
TRACE::2024-06-24.13:27:06::SCWPlatform:: Platform Path D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-06-24.13:27:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-24.13:27:06::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-24.13:27:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-24.13:27:06::SCWMssOS::Checking the sw design at  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-24.13:27:06::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-06-24.13:27:06::SCWMssOS::Sw design exists and opened at  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-24.13:27:06::SCWPlatform::Trying to open the hw design at D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA given D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA absoulate path D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA directory D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw
TRACE::2024-06-24.13:27:06::SCWPlatform:: Platform Path D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-06-24.13:27:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-24.13:27:06::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-24.13:27:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-24.13:27:06::SCWMssOS::Checking the sw design at  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-24.13:27:06::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-06-24.13:27:06::SCWMssOS::Sw design exists and opened at  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-24.13:27:06::SCWPlatform::Trying to open the hw design at D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA given D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA absoulate path D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA directory D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw
TRACE::2024-06-24.13:27:06::SCWPlatform:: Platform Path D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-06-24.13:27:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-24.13:27:06::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-24.13:27:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-24.13:27:06::SCWMssOS::Checking the sw design at  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-24.13:27:06::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-06-24.13:27:06::SCWMssOS::Sw design exists and opened at  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-24.13:27:06::SCWWriter::formatted JSON is {
	"platformName":	"btn_intc_ip",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"btn_intc_ip",
	"platHandOff":	"D:/FPGA_RISC/vitastest/20240624_interrupt/btn_intc_ip.xsa",
	"platIntHandOff":	"<platformDir>/hw/btn_intc_ip.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"btn_intc_ip",
	"systems":	[{
			"systemName":	"btn_intc_ip",
			"systemDesc":	"btn_intc_ip",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"btn_intc_ip",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"aea591d8525f1f137c0f98226d626b69",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-06-24.13:27:06::SCWPlatform::updated the xpfm file.
TRACE::2024-06-24.13:27:06::SCWPlatform::Trying to open the hw design at D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA given D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA absoulate path D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA directory D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw
TRACE::2024-06-24.13:27:06::SCWPlatform:: Platform Path D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-06-24.13:27:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-24.13:27:06::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-24.13:27:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-24.13:27:06::SCWMssOS::Checking the sw design at  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-24.13:27:06::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-06-24.13:27:06::SCWMssOS::Sw design exists and opened at  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-24.13:27:06::SCWMssOS::Saving the mss changes D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-24.13:27:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-24.13:27:06::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-24.13:27:06::SCWMssOS::Commit changes completed.
TRACE::2024-06-24.13:27:06::SCWPlatform::Trying to open the hw design at D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA given D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA absoulate path D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA directory D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw
TRACE::2024-06-24.13:27:06::SCWPlatform:: Platform Path D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-06-24.13:27:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-24.13:27:06::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-24.13:27:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-24.13:27:06::SCWMssOS::Checking the sw design at  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-24.13:27:06::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-06-24.13:27:06::SCWMssOS::Sw design exists and opened at  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-24.13:27:06::SCWPlatform::Trying to open the hw design at D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA given D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA absoulate path D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA directory D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw
TRACE::2024-06-24.13:27:06::SCWPlatform:: Platform Path D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-06-24.13:27:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-24.13:27:06::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-24.13:27:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-24.13:27:06::SCWMssOS::Checking the sw design at  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-24.13:27:06::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-06-24.13:27:06::SCWMssOS::Sw design exists and opened at  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-24.13:27:06::SCWPlatform::Trying to open the hw design at D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA given D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA absoulate path D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA directory D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw
TRACE::2024-06-24.13:27:06::SCWPlatform:: Platform Path D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-06-24.13:27:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-24.13:27:06::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-24.13:27:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-24.13:27:06::SCWMssOS::Checking the sw design at  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-24.13:27:06::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-06-24.13:27:06::SCWMssOS::Sw design exists and opened at  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-24.13:27:06::SCWWriter::formatted JSON is {
	"platformName":	"btn_intc_ip",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"btn_intc_ip",
	"platHandOff":	"D:/FPGA_RISC/vitastest/20240624_interrupt/btn_intc_ip.xsa",
	"platIntHandOff":	"<platformDir>/hw/btn_intc_ip.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"btn_intc_ip",
	"systems":	[{
			"systemName":	"btn_intc_ip",
			"systemDesc":	"btn_intc_ip",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"btn_intc_ip",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"aea591d8525f1f137c0f98226d626b69",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-06-24.13:27:06::SCWPlatform::Trying to open the hw design at D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA given D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA absoulate path D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA directory D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw
TRACE::2024-06-24.13:27:06::SCWPlatform:: Platform Path D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-06-24.13:27:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-24.13:27:06::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-24.13:27:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-24.13:27:06::SCWMssOS::Checking the sw design at  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-24.13:27:06::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-06-24.13:27:06::SCWMssOS::Sw design exists and opened at  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-24.13:27:06::SCWPlatform::Trying to open the hw design at D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA given D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA absoulate path D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA directory D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw
TRACE::2024-06-24.13:27:06::SCWPlatform:: Platform Path D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-06-24.13:27:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-24.13:27:06::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-24.13:27:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-24.13:27:06::SCWMssOS::Checking the sw design at  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-24.13:27:06::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-06-24.13:27:06::SCWMssOS::Sw design exists and opened at  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-24.13:27:06::SCWMssOS::Saving the mss changes D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-24.13:27:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-24.13:27:06::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-24.13:27:06::SCWMssOS::Commit changes completed.
TRACE::2024-06-24.13:27:06::SCWPlatform::Trying to open the hw design at D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA given D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA absoulate path D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA directory D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw
TRACE::2024-06-24.13:27:06::SCWPlatform:: Platform Path D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-06-24.13:27:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-24.13:27:06::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-24.13:27:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-24.13:27:06::SCWMssOS::Checking the sw design at  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-24.13:27:06::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-06-24.13:27:06::SCWMssOS::Sw design exists and opened at  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-24.13:27:06::SCWPlatform::Trying to open the hw design at D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA given D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA absoulate path D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA directory D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw
TRACE::2024-06-24.13:27:06::SCWPlatform:: Platform Path D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-06-24.13:27:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-24.13:27:06::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-24.13:27:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-24.13:27:06::SCWMssOS::Checking the sw design at  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-24.13:27:06::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-06-24.13:27:06::SCWMssOS::Sw design exists and opened at  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-24.13:27:06::SCWPlatform::Trying to open the hw design at D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA given D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA absoulate path D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA directory D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw
TRACE::2024-06-24.13:27:06::SCWPlatform:: Platform Path D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-06-24.13:27:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-24.13:27:06::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-24.13:27:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-24.13:27:06::SCWMssOS::Checking the sw design at  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-24.13:27:06::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-06-24.13:27:06::SCWMssOS::Sw design exists and opened at  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-24.13:27:06::SCWWriter::formatted JSON is {
	"platformName":	"btn_intc_ip",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"btn_intc_ip",
	"platHandOff":	"D:/FPGA_RISC/vitastest/20240624_interrupt/btn_intc_ip.xsa",
	"platIntHandOff":	"<platformDir>/hw/btn_intc_ip.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"btn_intc_ip",
	"systems":	[{
			"systemName":	"btn_intc_ip",
			"systemDesc":	"btn_intc_ip",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"btn_intc_ip",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"aea591d8525f1f137c0f98226d626b69",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-06-24.13:27:06::SCWPlatform::Started generating the artifacts platform btn_intc_ip
TRACE::2024-06-24.13:27:06::SCWPlatform::Sanity checking of platform is completed
LOG::2024-06-24.13:27:06::SCWPlatform::Started generating the artifacts for system configuration btn_intc_ip
LOG::2024-06-24.13:27:06::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2024-06-24.13:27:06::SCWDomain::Generating domain artifcats
TRACE::2024-06-24.13:27:06::SCWMssOS::Generating standalone artifcats
TRACE::2024-06-24.13:27:06::SCWMssOS:: Copying the user libraries. 
TRACE::2024-06-24.13:27:06::SCWPlatform::Trying to open the hw design at D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA given D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA absoulate path D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA directory D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw
TRACE::2024-06-24.13:27:06::SCWPlatform:: Platform Path D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-06-24.13:27:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-24.13:27:06::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-24.13:27:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-24.13:27:06::SCWMssOS::Checking the sw design at  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-24.13:27:06::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-06-24.13:27:06::SCWMssOS::Sw design exists and opened at  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-24.13:27:06::SCWMssOS::Completed writing the mss file at D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-06-24.13:27:06::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-24.13:27:06::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-06-24.13:27:06::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-06-24.13:27:06::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2024-06-24.13:27:06::SCWMssOS::skipping the bsp build ... 
TRACE::2024-06-24.13:27:06::SCWMssOS::Copying to export directory.
TRACE::2024-06-24.13:27:06::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-06-24.13:27:06::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-06-24.13:27:06::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2024-06-24.13:27:06::SCWSystem::Completed Processing the sysconfig btn_intc_ip
LOG::2024-06-24.13:27:06::SCWPlatform::Completed generating the artifacts for system configuration btn_intc_ip
TRACE::2024-06-24.13:27:06::SCWPlatform::Started preparing the platform 
TRACE::2024-06-24.13:27:06::SCWSystem::Writing the bif file for system config btn_intc_ip
TRACE::2024-06-24.13:27:06::SCWSystem::dir created 
TRACE::2024-06-24.13:27:06::SCWSystem::Writing the bif 
TRACE::2024-06-24.13:27:06::SCWPlatform::Started writing the spfm file 
TRACE::2024-06-24.13:27:06::SCWPlatform::Started writing the xpfm file 
TRACE::2024-06-24.13:27:06::SCWPlatform::Completed generating the platform
TRACE::2024-06-24.13:27:06::SCWMssOS::Saving the mss changes D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-24.13:27:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-06-24.13:27:06::SCWMssOS::Completed writemss as part of save.
TRACE::2024-06-24.13:27:06::SCWMssOS::Commit changes completed.
TRACE::2024-06-24.13:27:06::SCWPlatform::Trying to open the hw design at D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA given D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA absoulate path D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA directory D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw
TRACE::2024-06-24.13:27:06::SCWPlatform:: Platform Path D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-06-24.13:27:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-24.13:27:06::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-24.13:27:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-24.13:27:06::SCWMssOS::Checking the sw design at  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-24.13:27:06::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-06-24.13:27:06::SCWMssOS::Sw design exists and opened at  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-24.13:27:06::SCWPlatform::Trying to open the hw design at D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA given D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA absoulate path D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA directory D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw
TRACE::2024-06-24.13:27:06::SCWPlatform:: Platform Path D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-06-24.13:27:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-24.13:27:06::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-24.13:27:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-24.13:27:06::SCWMssOS::Checking the sw design at  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-24.13:27:06::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-06-24.13:27:06::SCWMssOS::Sw design exists and opened at  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-24.13:27:06::SCWPlatform::Trying to open the hw design at D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA given D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA absoulate path D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform::DSA directory D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw
TRACE::2024-06-24.13:27:06::SCWPlatform:: Platform Path D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:06::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-06-24.13:27:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-24.13:27:06::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-24.13:27:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-24.13:27:06::SCWMssOS::Checking the sw design at  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-24.13:27:06::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-06-24.13:27:06::SCWMssOS::Sw design exists and opened at  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-24.13:27:06::SCWWriter::formatted JSON is {
	"platformName":	"btn_intc_ip",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"btn_intc_ip",
	"platHandOff":	"D:/FPGA_RISC/vitastest/20240624_interrupt/btn_intc_ip.xsa",
	"platIntHandOff":	"<platformDir>/hw/btn_intc_ip.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"btn_intc_ip",
	"systems":	[{
			"systemName":	"btn_intc_ip",
			"systemDesc":	"btn_intc_ip",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"btn_intc_ip",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.3",
					"mssFile":	"",
					"md5Digest":	"aea591d8525f1f137c0f98226d626b69",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-06-24.13:27:06::SCWPlatform::updated the xpfm file.
LOG::2024-06-24.13:27:26::SCWPlatform::Started generating the artifacts platform btn_intc_ip
TRACE::2024-06-24.13:27:26::SCWPlatform::Sanity checking of platform is completed
LOG::2024-06-24.13:27:26::SCWPlatform::Started generating the artifacts for system configuration btn_intc_ip
LOG::2024-06-24.13:27:26::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2024-06-24.13:27:26::SCWSystem::Not a boot domain 
LOG::2024-06-24.13:27:26::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2024-06-24.13:27:26::SCWDomain::Generating domain artifcats
TRACE::2024-06-24.13:27:26::SCWMssOS::Generating standalone artifcats
TRACE::2024-06-24.13:27:26::SCWMssOS:: Copying the user libraries. 
TRACE::2024-06-24.13:27:26::SCWPlatform::Trying to open the hw design at D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:26::SCWPlatform::DSA given D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:26::SCWPlatform::DSA absoulate path D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:26::SCWPlatform::DSA directory D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw
TRACE::2024-06-24.13:27:26::SCWPlatform:: Platform Path D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/hw/btn_intc_ip.xsa
TRACE::2024-06-24.13:27:26::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-06-24.13:27:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-06-24.13:27:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-06-24.13:27:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-06-24.13:27:26::SCWMssOS::Checking the sw design at  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-24.13:27:26::SCWMssOS::DEBUG:  swdes dump  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-06-24.13:27:26::SCWMssOS::Sw design exists and opened at  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-24.13:27:26::SCWMssOS::Completed writing the mss file at D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-06-24.13:27:26::SCWMssOS::Mss edits present, copying mssfile into export location D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-06-24.13:27:26::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-06-24.13:27:26::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-06-24.13:27:26::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2024-06-24.13:27:26::SCWMssOS::doing bsp build ... 
TRACE::2024-06-24.13:27:26::SCWMssOS::System Command Ran  D: & cd  D:/FPGA_RISC/vitastest/20240624_interrupt/vitis/btn_intc_ip/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2024-06-24.13:27:26::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-06-24.13:27:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_5/src"

TRACE::2024-06-24.13:27:26::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_5/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-06-24.13:27:26::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-06-24.13:27:26::SCWMssOS::-Wextra"

TRACE::2024-06-24.13:27:26::SCWMssOS::"Running Make include in microblaze_0/libsrc/buttondetector_v1_0/src"

TRACE::2024-06-24.13:27:26::SCWMssOS::make -C microblaze_0/libsrc/buttondetector_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2024-06-24.13:27:26::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2024-06-24.13:27:26::SCWMssOS::ons -Wall -Wextra"

ERROR::2024-06-24.13:27:26::SCWMssOS::Failed to build  the bsp sources for domain - standalone_microblaze_0
ERROR::2024-06-24.13:27:26::SCWSystem::Error in Processing the domain standalone_microblaze_0
