// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _cnn_HH_
#define _cnn_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "conv_2.h"
#include "conv_1.h"
#include "soft_max.h"
#include "max_pool_1.h"
#include "max_pool_2.h"
#include "flat.h"
#include "cnn_fpext_32ns_64sc4.h"
#include "cnn_mac_muladd_11tde.h"
#include "cnn_mac_muladd_11udo.h"
#include "cnn_mac_muladd_15vdy.h"
#include "cnn_dense_1_weighmb6.h"
#include "cnn_dense_1_bias_V.h"
#include "cnn_dense_2_weighncg.h"
#include "cnn_dense_2_bias_V.h"
#include "cnn_dense_out_weiocq.h"
#include "cnn_dense_out_biapcA.h"
#include "cnn_dense_array_V.h"
#include "cnn_conv_1_input_V.h"
#include "cnn_conv_1_out_V.h"
#include "cnn_max_pool_1_ouqcK.h"
#include "cnn_conv_2_out_V.h"
#include "cnn_max_pool_2_ourcU.h"
#include "cnn_dense_1_out_V.h"
#include "cnn_dense_2_out_V.h"
#include "cnn_CRTL_BUS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_CRTL_BUS_ADDR_WIDTH = 4,
         unsigned int C_S_AXI_CRTL_BUS_DATA_WIDTH = 32>
struct cnn : public sc_module {
    // Port declarations 34
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_lv<32> > cnn_input_Addr_A;
    sc_out< sc_logic > cnn_input_EN_A;
    sc_out< sc_lv<4> > cnn_input_WEN_A;
    sc_out< sc_lv<32> > cnn_input_Din_A;
    sc_in< sc_lv<32> > cnn_input_Dout_A;
    sc_out< sc_logic > cnn_input_Clk_A;
    sc_out< sc_logic > cnn_input_Rst_A;
    sc_out< sc_lv<32> > prediction_output_Addr_A;
    sc_out< sc_logic > prediction_output_EN_A;
    sc_out< sc_lv<4> > prediction_output_WEN_A;
    sc_out< sc_lv<32> > prediction_output_Din_A;
    sc_in< sc_lv<32> > prediction_output_Dout_A;
    sc_out< sc_logic > prediction_output_Clk_A;
    sc_out< sc_logic > prediction_output_Rst_A;
    sc_in< sc_logic > s_axi_CRTL_BUS_AWVALID;
    sc_out< sc_logic > s_axi_CRTL_BUS_AWREADY;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_ADDR_WIDTH> > s_axi_CRTL_BUS_AWADDR;
    sc_in< sc_logic > s_axi_CRTL_BUS_WVALID;
    sc_out< sc_logic > s_axi_CRTL_BUS_WREADY;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_DATA_WIDTH> > s_axi_CRTL_BUS_WDATA;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_DATA_WIDTH/8> > s_axi_CRTL_BUS_WSTRB;
    sc_in< sc_logic > s_axi_CRTL_BUS_ARVALID;
    sc_out< sc_logic > s_axi_CRTL_BUS_ARREADY;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_ADDR_WIDTH> > s_axi_CRTL_BUS_ARADDR;
    sc_out< sc_logic > s_axi_CRTL_BUS_RVALID;
    sc_in< sc_logic > s_axi_CRTL_BUS_RREADY;
    sc_out< sc_uint<C_S_AXI_CRTL_BUS_DATA_WIDTH> > s_axi_CRTL_BUS_RDATA;
    sc_out< sc_lv<2> > s_axi_CRTL_BUS_RRESP;
    sc_out< sc_logic > s_axi_CRTL_BUS_BVALID;
    sc_in< sc_logic > s_axi_CRTL_BUS_BREADY;
    sc_out< sc_lv<2> > s_axi_CRTL_BUS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    cnn(sc_module_name name);
    SC_HAS_PROCESS(cnn);

    ~cnn();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    cnn_dense_1_weighmb6* dense_1_weights_V_U;
    cnn_dense_1_bias_V* dense_1_bias_V_U;
    cnn_dense_2_weighncg* dense_2_weights_V_U;
    cnn_dense_2_bias_V* dense_2_bias_V_U;
    cnn_dense_out_weiocq* dense_out_weights_V_U;
    cnn_dense_out_biapcA* dense_out_bias_V_U;
    cnn_CRTL_BUS_s_axi<C_S_AXI_CRTL_BUS_ADDR_WIDTH,C_S_AXI_CRTL_BUS_DATA_WIDTH>* cnn_CRTL_BUS_s_axi_U;
    cnn_dense_array_V* dense_array_V_U;
    cnn_conv_1_input_V* conv_1_input_V_U;
    cnn_conv_1_out_V* conv_1_out_V_U;
    cnn_max_pool_1_ouqcK* max_pool_1_out_V_U;
    cnn_conv_2_out_V* conv_2_out_V_U;
    cnn_max_pool_2_ourcU* max_pool_2_out_V_U;
    cnn_max_pool_2_ourcU* flat_array_V_U;
    cnn_dense_1_out_V* dense_1_out_V_U;
    cnn_dense_2_out_V* dense_2_out_V_U;
    cnn_dense_array_V* prediction_V_U;
    conv_2* grp_conv_2_fu_732;
    conv_1* grp_conv_1_fu_742;
    soft_max* grp_soft_max_fu_752;
    max_pool_1* grp_max_pool_1_fu_764;
    max_pool_2* grp_max_pool_2_fu_770;
    flat* grp_flat_fu_776;
    cnn_fpext_32ns_64sc4<1,2,32,64>* cnn_fpext_32ns_64sc4_U30;
    cnn_mac_muladd_11tde<1,1,11,16,26,26>* cnn_mac_muladd_11tde_U31;
    cnn_mac_muladd_11udo<1,1,11,15,26,26>* cnn_mac_muladd_11udo_U32;
    cnn_mac_muladd_15vdy<1,1,15,11,26,26>* cnn_mac_muladd_15vdy_U33;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<32> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<15> > dense_1_weights_V_address0;
    sc_signal< sc_logic > dense_1_weights_V_ce0;
    sc_signal< sc_lv<11> > dense_1_weights_V_q0;
    sc_signal< sc_lv<6> > dense_1_bias_V_address0;
    sc_signal< sc_logic > dense_1_bias_V_ce0;
    sc_signal< sc_lv<8> > dense_1_bias_V_q0;
    sc_signal< sc_lv<11> > dense_2_weights_V_address0;
    sc_signal< sc_logic > dense_2_weights_V_ce0;
    sc_signal< sc_lv<11> > dense_2_weights_V_q0;
    sc_signal< sc_lv<5> > dense_2_bias_V_address0;
    sc_signal< sc_logic > dense_2_bias_V_ce0;
    sc_signal< sc_lv<11> > dense_2_bias_V_q0;
    sc_signal< sc_lv<9> > dense_out_weights_V_address0;
    sc_signal< sc_logic > dense_out_weights_V_ce0;
    sc_signal< sc_lv<11> > dense_out_weights_V_q0;
    sc_signal< sc_lv<4> > dense_out_bias_V_address0;
    sc_signal< sc_logic > dense_out_bias_V_ce0;
    sc_signal< sc_lv<10> > dense_out_bias_V_q0;
    sc_signal< sc_lv<5> > i_fu_792_p2;
    sc_signal< sc_lv<5> > i_reg_1896;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<10> > ix_in_fu_798_p2;
    sc_signal< sc_lv<10> > ix_in_reg_1901;
    sc_signal< sc_lv<1> > icmp_ln23_fu_786_p2;
    sc_signal< sc_lv<11> > sub_ln203_fu_828_p2;
    sc_signal< sc_lv<11> > sub_ln203_reg_1906;
    sc_signal< sc_lv<5> > j_fu_840_p2;
    sc_signal< sc_lv<5> > j_reg_1914;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<11> > add_ln203_8_fu_850_p2;
    sc_signal< sc_lv<11> > add_ln203_8_reg_1919;
    sc_signal< sc_lv<1> > icmp_ln25_fu_834_p2;
    sc_signal< sc_lv<10> > add_ln28_fu_860_p2;
    sc_signal< sc_lv<10> > add_ln28_reg_1929;
    sc_signal< sc_lv<32> > cnn_input_load_reg_1934;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<16> > select_ln603_3_fu_1151_p3;
    sc_signal< sc_lv<16> > select_ln603_3_reg_1940;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<6> > i_1_fu_1169_p2;
    sc_signal< sc_lv<6> > i_1_reg_1948;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<64> > zext_ln14_fu_1175_p1;
    sc_signal< sc_lv<64> > zext_ln14_reg_1953;
    sc_signal< sc_lv<1> > icmp_ln9_fu_1163_p2;
    sc_signal< sc_lv<15> > zext_ln13_fu_1179_p1;
    sc_signal< sc_lv<15> > zext_ln13_reg_1959;
    sc_signal< sc_lv<9> > j_1_fu_1189_p2;
    sc_signal< sc_lv<9> > j_1_reg_1967;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<15> > add_ln1117_3_fu_1200_p2;
    sc_signal< sc_lv<15> > add_ln1117_3_reg_1972;
    sc_signal< sc_lv<1> > icmp_ln13_fu_1183_p2;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<5> > i_2_fu_1288_p2;
    sc_signal< sc_lv<5> > i_2_reg_2000;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_lv<64> > zext_ln14_1_fu_1294_p1;
    sc_signal< sc_lv<64> > zext_ln14_1_reg_2005;
    sc_signal< sc_lv<1> > icmp_ln9_1_fu_1282_p2;
    sc_signal< sc_lv<12> > zext_ln13_3_fu_1298_p1;
    sc_signal< sc_lv<12> > zext_ln13_3_reg_2011;
    sc_signal< sc_lv<6> > j_2_fu_1308_p2;
    sc_signal< sc_lv<6> > j_2_reg_2019;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_lv<1> > icmp_ln13_1_fu_1302_p2;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_lv<4> > d_fu_1431_p2;
    sc_signal< sc_lv<4> > d_reg_2047;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_lv<64> > zext_ln48_fu_1437_p1;
    sc_signal< sc_lv<64> > zext_ln48_reg_2052;
    sc_signal< sc_lv<1> > icmp_ln41_fu_1425_p2;
    sc_signal< sc_lv<9> > zext_ln46_fu_1441_p1;
    sc_signal< sc_lv<9> > zext_ln46_reg_2058;
    sc_signal< sc_lv<5> > f_fu_1451_p2;
    sc_signal< sc_lv<5> > f_reg_2066;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_lv<1> > icmp_ln46_fu_1445_p2;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_lv<4> > i_3_fu_1544_p2;
    sc_signal< sc_lv<4> > i_3_reg_2094;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_lv<64> > zext_ln70_fu_1550_p1;
    sc_signal< sc_lv<64> > zext_ln70_reg_2099;
    sc_signal< sc_lv<1> > icmp_ln69_fu_1538_p2;
    sc_signal< sc_lv<1> > icmp_ln935_fu_1555_p2;
    sc_signal< sc_lv<1> > icmp_ln935_reg_2109;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< sc_lv<1> > p_Result_41_fu_1561_p3;
    sc_signal< sc_lv<1> > p_Result_41_reg_2114;
    sc_signal< sc_lv<16> > tmp_V_13_fu_1575_p3;
    sc_signal< sc_lv<16> > tmp_V_13_reg_2119;
    sc_signal< sc_lv<32> > sub_ln944_fu_1609_p2;
    sc_signal< sc_lv<32> > sub_ln944_reg_2124;
    sc_signal< sc_lv<32> > or_ln_fu_1719_p3;
    sc_signal< sc_lv<32> > or_ln_reg_2130;
    sc_signal< sc_lv<1> > icmp_ln958_fu_1727_p2;
    sc_signal< sc_lv<1> > icmp_ln958_reg_2135;
    sc_signal< sc_lv<8> > trunc_ln943_fu_1733_p1;
    sc_signal< sc_lv<8> > trunc_ln943_reg_2140;
    sc_signal< sc_lv<4> > dense_array_V_address0;
    sc_signal< sc_logic > dense_array_V_ce0;
    sc_signal< sc_logic > dense_array_V_we0;
    sc_signal< sc_lv<16> > dense_array_V_d0;
    sc_signal< sc_lv<16> > dense_array_V_q0;
    sc_signal< sc_lv<10> > conv_1_input_V_address0;
    sc_signal< sc_logic > conv_1_input_V_ce0;
    sc_signal< sc_logic > conv_1_input_V_we0;
    sc_signal< sc_lv<16> > conv_1_input_V_q0;
    sc_signal< sc_lv<12> > conv_1_out_V_address0;
    sc_signal< sc_logic > conv_1_out_V_ce0;
    sc_signal< sc_logic > conv_1_out_V_we0;
    sc_signal< sc_lv<16> > conv_1_out_V_d0;
    sc_signal< sc_lv<16> > conv_1_out_V_q0;
    sc_signal< sc_lv<10> > max_pool_1_out_V_address0;
    sc_signal< sc_logic > max_pool_1_out_V_ce0;
    sc_signal< sc_logic > max_pool_1_out_V_we0;
    sc_signal< sc_lv<16> > max_pool_1_out_V_d0;
    sc_signal< sc_lv<16> > max_pool_1_out_V_q0;
    sc_signal< sc_lv<11> > conv_2_out_V_address0;
    sc_signal< sc_logic > conv_2_out_V_ce0;
    sc_signal< sc_logic > conv_2_out_V_we0;
    sc_signal< sc_lv<16> > conv_2_out_V_d0;
    sc_signal< sc_lv<16> > conv_2_out_V_q0;
    sc_signal< sc_lv<9> > max_pool_2_out_V_address0;
    sc_signal< sc_logic > max_pool_2_out_V_ce0;
    sc_signal< sc_logic > max_pool_2_out_V_we0;
    sc_signal< sc_lv<16> > max_pool_2_out_V_d0;
    sc_signal< sc_lv<16> > max_pool_2_out_V_q0;
    sc_signal< sc_lv<9> > flat_array_V_address0;
    sc_signal< sc_logic > flat_array_V_ce0;
    sc_signal< sc_logic > flat_array_V_we0;
    sc_signal< sc_lv<16> > flat_array_V_d0;
    sc_signal< sc_lv<16> > flat_array_V_q0;
    sc_signal< sc_lv<6> > dense_1_out_V_address0;
    sc_signal< sc_logic > dense_1_out_V_ce0;
    sc_signal< sc_logic > dense_1_out_V_we0;
    sc_signal< sc_lv<15> > dense_1_out_V_d0;
    sc_signal< sc_lv<15> > dense_1_out_V_q0;
    sc_signal< sc_lv<5> > dense_2_out_V_address0;
    sc_signal< sc_logic > dense_2_out_V_ce0;
    sc_signal< sc_logic > dense_2_out_V_we0;
    sc_signal< sc_lv<15> > dense_2_out_V_d0;
    sc_signal< sc_lv<15> > dense_2_out_V_q0;
    sc_signal< sc_lv<4> > prediction_V_address0;
    sc_signal< sc_logic > prediction_V_ce0;
    sc_signal< sc_logic > prediction_V_we0;
    sc_signal< sc_lv<16> > prediction_V_d0;
    sc_signal< sc_lv<16> > prediction_V_q0;
    sc_signal< sc_logic > grp_conv_2_fu_732_ap_start;
    sc_signal< sc_logic > grp_conv_2_fu_732_ap_done;
    sc_signal< sc_logic > grp_conv_2_fu_732_ap_idle;
    sc_signal< sc_logic > grp_conv_2_fu_732_ap_ready;
    sc_signal< sc_lv<10> > grp_conv_2_fu_732_input_V_address0;
    sc_signal< sc_logic > grp_conv_2_fu_732_input_V_ce0;
    sc_signal< sc_lv<11> > grp_conv_2_fu_732_conv_out_V_address0;
    sc_signal< sc_logic > grp_conv_2_fu_732_conv_out_V_ce0;
    sc_signal< sc_logic > grp_conv_2_fu_732_conv_out_V_we0;
    sc_signal< sc_lv<16> > grp_conv_2_fu_732_conv_out_V_d0;
    sc_signal< sc_logic > grp_conv_1_fu_742_ap_start;
    sc_signal< sc_logic > grp_conv_1_fu_742_ap_done;
    sc_signal< sc_logic > grp_conv_1_fu_742_ap_idle;
    sc_signal< sc_logic > grp_conv_1_fu_742_ap_ready;
    sc_signal< sc_lv<10> > grp_conv_1_fu_742_input_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_742_input_V_ce0;
    sc_signal< sc_lv<12> > grp_conv_1_fu_742_conv_out_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_742_conv_out_V_ce0;
    sc_signal< sc_logic > grp_conv_1_fu_742_conv_out_V_we0;
    sc_signal< sc_lv<16> > grp_conv_1_fu_742_conv_out_V_d0;
    sc_signal< sc_logic > grp_soft_max_fu_752_ap_start;
    sc_signal< sc_logic > grp_soft_max_fu_752_ap_done;
    sc_signal< sc_logic > grp_soft_max_fu_752_ap_idle;
    sc_signal< sc_logic > grp_soft_max_fu_752_ap_ready;
    sc_signal< sc_lv<4> > grp_soft_max_fu_752_dense_array_V_address0;
    sc_signal< sc_logic > grp_soft_max_fu_752_dense_array_V_ce0;
    sc_signal< sc_logic > grp_soft_max_fu_752_dense_array_V_we0;
    sc_signal< sc_lv<16> > grp_soft_max_fu_752_dense_array_V_d0;
    sc_signal< sc_lv<4> > grp_soft_max_fu_752_prediction_V_address0;
    sc_signal< sc_logic > grp_soft_max_fu_752_prediction_V_ce0;
    sc_signal< sc_logic > grp_soft_max_fu_752_prediction_V_we0;
    sc_signal< sc_lv<16> > grp_soft_max_fu_752_prediction_V_d0;
    sc_signal< sc_logic > grp_max_pool_1_fu_764_ap_start;
    sc_signal< sc_logic > grp_max_pool_1_fu_764_ap_done;
    sc_signal< sc_logic > grp_max_pool_1_fu_764_ap_idle;
    sc_signal< sc_logic > grp_max_pool_1_fu_764_ap_ready;
    sc_signal< sc_lv<12> > grp_max_pool_1_fu_764_conv_out_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_764_conv_out_V_ce0;
    sc_signal< sc_lv<10> > grp_max_pool_1_fu_764_max_pool_out_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_764_max_pool_out_V_ce0;
    sc_signal< sc_logic > grp_max_pool_1_fu_764_max_pool_out_V_we0;
    sc_signal< sc_lv<16> > grp_max_pool_1_fu_764_max_pool_out_V_d0;
    sc_signal< sc_logic > grp_max_pool_2_fu_770_ap_start;
    sc_signal< sc_logic > grp_max_pool_2_fu_770_ap_done;
    sc_signal< sc_logic > grp_max_pool_2_fu_770_ap_idle;
    sc_signal< sc_logic > grp_max_pool_2_fu_770_ap_ready;
    sc_signal< sc_lv<11> > grp_max_pool_2_fu_770_conv_out_V_address0;
    sc_signal< sc_logic > grp_max_pool_2_fu_770_conv_out_V_ce0;
    sc_signal< sc_lv<9> > grp_max_pool_2_fu_770_max_pool_out_V_address0;
    sc_signal< sc_logic > grp_max_pool_2_fu_770_max_pool_out_V_ce0;
    sc_signal< sc_logic > grp_max_pool_2_fu_770_max_pool_out_V_we0;
    sc_signal< sc_lv<16> > grp_max_pool_2_fu_770_max_pool_out_V_d0;
    sc_signal< sc_logic > grp_flat_fu_776_ap_start;
    sc_signal< sc_logic > grp_flat_fu_776_ap_done;
    sc_signal< sc_logic > grp_flat_fu_776_ap_idle;
    sc_signal< sc_logic > grp_flat_fu_776_ap_ready;
    sc_signal< sc_lv<9> > grp_flat_fu_776_max_pool_out_V_address0;
    sc_signal< sc_logic > grp_flat_fu_776_max_pool_out_V_ce0;
    sc_signal< sc_lv<9> > grp_flat_fu_776_flat_array_V_address0;
    sc_signal< sc_logic > grp_flat_fu_776_flat_array_V_ce0;
    sc_signal< sc_logic > grp_flat_fu_776_flat_array_V_we0;
    sc_signal< sc_lv<16> > grp_flat_fu_776_flat_array_V_d0;
    sc_signal< sc_lv<10> > ix_in_0_reg_564;
    sc_signal< sc_lv<5> > i_0_reg_576;
    sc_signal< sc_lv<10> > ix_in_1_reg_587;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<5> > j_0_reg_597;
    sc_signal< sc_lv<6> > i_0_i_reg_608;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_lv<16> > p_Val2_29_reg_619;
    sc_signal< sc_lv<9> > j_0_i_reg_631;
    sc_signal< sc_lv<15> > phi_mul_reg_642;
    sc_signal< sc_lv<5> > i_0_i5_reg_653;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_lv<16> > p_Val2_32_reg_664;
    sc_signal< sc_lv<6> > j_0_i10_reg_676;
    sc_signal< sc_lv<4> > d_0_i_reg_687;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_lv<16> > p_Val2_38_reg_698;
    sc_signal< sc_lv<5> > f_0_i_reg_710;
    sc_signal< sc_lv<4> > i24_0_reg_721;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_logic > ap_CS_fsm_state32;
    sc_signal< sc_logic > grp_conv_2_fu_732_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > grp_conv_1_fu_742_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > grp_soft_max_fu_752_ap_start_reg;
    sc_signal< sc_logic > grp_max_pool_1_fu_764_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > grp_max_pool_2_fu_770_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_logic > grp_flat_fu_776_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<64> > zext_ln27_fu_855_p1;
    sc_signal< sc_lv<64> > sext_ln203_fu_1159_p1;
    sc_signal< sc_lv<64> > zext_ln1117_fu_1211_p1;
    sc_signal< sc_lv<64> > zext_ln14_2_fu_1195_p1;
    sc_signal< sc_lv<64> > sext_ln1117_fu_1354_p1;
    sc_signal< sc_lv<64> > zext_ln14_3_fu_1314_p1;
    sc_signal< sc_lv<64> > zext_ln1116_9_fu_1497_p1;
    sc_signal< sc_lv<64> > zext_ln48_1_fu_1457_p1;
    sc_signal< sc_lv<32> > cnn_input_Addr_A_orig;
    sc_signal< sc_lv<15> > select_ln19_fu_1273_p3;
    sc_signal< sc_lv<15> > select_ln19_1_fu_1416_p3;
    sc_signal< sc_lv<16> > add_ln703_2_fu_1531_p2;
    sc_signal< sc_lv<32> > prediction_output_Addr_A_orig;
    sc_signal< sc_lv<10> > tmp_s_fu_804_p3;
    sc_signal< sc_lv<7> > tmp_11_fu_816_p3;
    sc_signal< sc_lv<11> > zext_ln203_fu_812_p1;
    sc_signal< sc_lv<11> > zext_ln203_17_fu_824_p1;
    sc_signal< sc_lv<11> > zext_ln203_18_fu_846_p1;
    sc_signal< sc_lv<64> > grp_fu_782_p1;
    sc_signal< sc_lv<64> > ireg_V_fu_866_p1;
    sc_signal< sc_lv<11> > exp_tmp_V_fu_882_p4;
    sc_signal< sc_lv<52> > trunc_ln565_fu_896_p1;
    sc_signal< sc_lv<53> > tmp_fu_900_p3;
    sc_signal< sc_lv<54> > p_Result_40_fu_908_p1;
    sc_signal< sc_lv<1> > p_Result_39_fu_874_p3;
    sc_signal< sc_lv<54> > man_V_1_fu_912_p2;
    sc_signal< sc_lv<63> > trunc_ln556_fu_870_p1;
    sc_signal< sc_lv<12> > zext_ln461_fu_892_p1;
    sc_signal< sc_lv<12> > F2_fu_932_p2;
    sc_signal< sc_lv<1> > icmp_ln581_fu_938_p2;
    sc_signal< sc_lv<12> > add_ln581_fu_944_p2;
    sc_signal< sc_lv<12> > sub_ln581_fu_950_p2;
    sc_signal< sc_lv<12> > sh_amt_fu_956_p3;
    sc_signal< sc_lv<54> > man_V_2_fu_918_p3;
    sc_signal< sc_lv<8> > tmp_20_fu_984_p4;
    sc_signal< sc_lv<32> > sext_ln581_fu_964_p1;
    sc_signal< sc_lv<54> > zext_ln586_fu_1000_p1;
    sc_signal< sc_lv<54> > ashr_ln586_fu_1004_p2;
    sc_signal< sc_lv<32> > bitcast_ln696_fu_1014_p1;
    sc_signal< sc_lv<1> > tmp_21_fu_1017_p3;
    sc_signal< sc_lv<16> > trunc_ln583_fu_974_p1;
    sc_signal< sc_lv<16> > sext_ln581cast_fu_1033_p1;
    sc_signal< sc_lv<1> > icmp_ln571_fu_926_p2;
    sc_signal< sc_lv<1> > icmp_ln582_fu_968_p2;
    sc_signal< sc_lv<1> > xor_ln571_fu_1043_p2;
    sc_signal< sc_lv<1> > or_ln582_fu_1055_p2;
    sc_signal< sc_lv<1> > xor_ln582_fu_1061_p2;
    sc_signal< sc_lv<1> > icmp_ln585_fu_978_p2;
    sc_signal< sc_lv<1> > and_ln581_fu_1067_p2;
    sc_signal< sc_lv<1> > xor_ln585_fu_1073_p2;
    sc_signal< sc_lv<1> > or_ln581_fu_1091_p2;
    sc_signal< sc_lv<1> > icmp_ln603_fu_994_p2;
    sc_signal< sc_lv<1> > xor_ln581_fu_1097_p2;
    sc_signal< sc_lv<1> > and_ln603_fu_1103_p2;
    sc_signal< sc_lv<16> > shl_ln604_fu_1037_p2;
    sc_signal< sc_lv<16> > trunc_ln586_fu_1010_p1;
    sc_signal< sc_lv<1> > and_ln585_1_fu_1085_p2;
    sc_signal< sc_lv<1> > and_ln585_fu_1079_p2;
    sc_signal< sc_lv<16> > select_ln588_fu_1025_p3;
    sc_signal< sc_lv<1> > and_ln582_fu_1049_p2;
    sc_signal< sc_lv<1> > or_ln603_fu_1117_p2;
    sc_signal< sc_lv<16> > select_ln603_fu_1109_p3;
    sc_signal< sc_lv<16> > select_ln603_1_fu_1123_p3;
    sc_signal< sc_lv<1> > or_ln603_1_fu_1131_p2;
    sc_signal< sc_lv<1> > or_ln603_2_fu_1145_p2;
    sc_signal< sc_lv<16> > select_ln603_2_fu_1137_p3;
    sc_signal< sc_lv<15> > add_ln1117_fu_1206_p2;
    sc_signal< sc_lv<26> > grp_fu_1846_p3;
    sc_signal< sc_lv<8> > sext_ln1265_fu_1241_p0;
    sc_signal< sc_lv<8> > sext_ln703_fu_1249_p0;
    sc_signal< sc_lv<16> > sext_ln1265_fu_1241_p1;
    sc_signal< sc_lv<15> > sext_ln703_fu_1249_p1;
    sc_signal< sc_lv<15> > trunc_ln703_fu_1245_p1;
    sc_signal< sc_lv<16> > add_ln703_fu_1253_p2;
    sc_signal< sc_lv<1> > tmp_22_fu_1265_p3;
    sc_signal< sc_lv<15> > add_ln203_fu_1259_p2;
    sc_signal< sc_lv<11> > tmp_12_fu_1319_p3;
    sc_signal< sc_lv<7> > tmp_13_fu_1331_p3;
    sc_signal< sc_lv<12> > zext_ln1117_6_fu_1327_p1;
    sc_signal< sc_lv<12> > zext_ln1117_7_fu_1339_p1;
    sc_signal< sc_lv<12> > sub_ln1117_fu_1343_p2;
    sc_signal< sc_lv<12> > add_ln1117_2_fu_1349_p2;
    sc_signal< sc_lv<26> > grp_fu_1855_p3;
    sc_signal< sc_lv<11> > sext_ln1265_1_fu_1384_p0;
    sc_signal< sc_lv<11> > sext_ln703_2_fu_1392_p0;
    sc_signal< sc_lv<16> > sext_ln1265_1_fu_1384_p1;
    sc_signal< sc_lv<15> > sext_ln703_2_fu_1392_p1;
    sc_signal< sc_lv<15> > trunc_ln703_1_fu_1388_p1;
    sc_signal< sc_lv<16> > add_ln703_1_fu_1396_p2;
    sc_signal< sc_lv<1> > tmp_23_fu_1408_p3;
    sc_signal< sc_lv<15> > add_ln203_1_fu_1402_p2;
    sc_signal< sc_lv<8> > tmp_14_fu_1462_p3;
    sc_signal< sc_lv<6> > tmp_15_fu_1474_p3;
    sc_signal< sc_lv<9> > zext_ln1116_8_fu_1482_p1;
    sc_signal< sc_lv<9> > zext_ln1116_fu_1470_p1;
    sc_signal< sc_lv<9> > add_ln1116_fu_1486_p2;
    sc_signal< sc_lv<9> > add_ln1116_4_fu_1492_p2;
    sc_signal< sc_lv<26> > grp_fu_1864_p3;
    sc_signal< sc_lv<16> > sext_ln1265_2_fu_1527_p1;
    sc_signal< sc_lv<16> > tmp_V_fu_1569_p2;
    sc_signal< sc_lv<16> > p_Result_s_fu_1583_p4;
    sc_signal< sc_lv<32> > p_Result_42_fu_1593_p3;
    sc_signal< sc_lv<32> > l_fu_1601_p3;
    sc_signal< sc_lv<32> > lsb_index_fu_1619_p2;
    sc_signal< sc_lv<31> > tmp_25_fu_1625_p4;
    sc_signal< sc_lv<5> > trunc_ln947_fu_1641_p1;
    sc_signal< sc_lv<5> > sub_ln947_fu_1645_p2;
    sc_signal< sc_lv<16> > zext_ln947_fu_1651_p1;
    sc_signal< sc_lv<16> > lshr_ln947_fu_1655_p2;
    sc_signal< sc_lv<16> > p_Result_36_fu_1661_p2;
    sc_signal< sc_lv<1> > icmp_ln947_fu_1635_p2;
    sc_signal< sc_lv<1> > icmp_ln947_1_fu_1667_p2;
    sc_signal< sc_lv<1> > tmp_26_fu_1679_p3;
    sc_signal< sc_lv<16> > trunc_ln944_fu_1615_p1;
    sc_signal< sc_lv<16> > add_ln949_fu_1693_p2;
    sc_signal< sc_lv<1> > p_Result_37_fu_1699_p3;
    sc_signal< sc_lv<1> > xor_ln949_fu_1687_p2;
    sc_signal< sc_lv<1> > and_ln949_fu_1707_p2;
    sc_signal< sc_lv<1> > a_fu_1673_p2;
    sc_signal< sc_lv<1> > or_ln949_fu_1713_p2;
    sc_signal< sc_lv<32> > m_fu_1737_p1;
    sc_signal< sc_lv<32> > add_ln958_fu_1740_p2;
    sc_signal< sc_lv<32> > sub_ln958_fu_1751_p2;
    sc_signal< sc_lv<32> > lshr_ln958_fu_1745_p2;
    sc_signal< sc_lv<32> > shl_ln958_fu_1756_p2;
    sc_signal< sc_lv<32> > m_12_fu_1762_p3;
    sc_signal< sc_lv<32> > m_13_fu_1769_p2;
    sc_signal< sc_lv<31> > m_s_fu_1774_p4;
    sc_signal< sc_lv<1> > tmp_27_fu_1788_p3;
    sc_signal< sc_lv<8> > select_ln964_fu_1796_p3;
    sc_signal< sc_lv<8> > sub_ln964_fu_1804_p2;
    sc_signal< sc_lv<8> > add_ln964_fu_1809_p2;
    sc_signal< sc_lv<32> > m_16_fu_1784_p1;
    sc_signal< sc_lv<9> > tmp_9_fu_1815_p3;
    sc_signal< sc_lv<32> > p_Result_43_fu_1822_p5;
    sc_signal< sc_lv<32> > bitcast_ln739_fu_1834_p1;
    sc_signal< sc_lv<26> > grp_fu_1846_p2;
    sc_signal< sc_lv<15> > grp_fu_1855_p1;
    sc_signal< sc_lv<26> > grp_fu_1855_p2;
    sc_signal< sc_lv<15> > grp_fu_1864_p0;
    sc_signal< sc_lv<26> > grp_fu_1864_p2;
    sc_signal< sc_lv<32> > ap_NS_fsm;
    sc_signal< sc_lv<26> > grp_fu_1855_p10;
    sc_signal< sc_lv<26> > grp_fu_1864_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<32> ap_ST_fsm_state1;
    static const sc_lv<32> ap_ST_fsm_state2;
    static const sc_lv<32> ap_ST_fsm_state3;
    static const sc_lv<32> ap_ST_fsm_state4;
    static const sc_lv<32> ap_ST_fsm_state5;
    static const sc_lv<32> ap_ST_fsm_state6;
    static const sc_lv<32> ap_ST_fsm_state7;
    static const sc_lv<32> ap_ST_fsm_state8;
    static const sc_lv<32> ap_ST_fsm_state9;
    static const sc_lv<32> ap_ST_fsm_state10;
    static const sc_lv<32> ap_ST_fsm_state11;
    static const sc_lv<32> ap_ST_fsm_state12;
    static const sc_lv<32> ap_ST_fsm_state13;
    static const sc_lv<32> ap_ST_fsm_state14;
    static const sc_lv<32> ap_ST_fsm_state15;
    static const sc_lv<32> ap_ST_fsm_state16;
    static const sc_lv<32> ap_ST_fsm_state17;
    static const sc_lv<32> ap_ST_fsm_state18;
    static const sc_lv<32> ap_ST_fsm_state19;
    static const sc_lv<32> ap_ST_fsm_state20;
    static const sc_lv<32> ap_ST_fsm_state21;
    static const sc_lv<32> ap_ST_fsm_state22;
    static const sc_lv<32> ap_ST_fsm_state23;
    static const sc_lv<32> ap_ST_fsm_state24;
    static const sc_lv<32> ap_ST_fsm_state25;
    static const sc_lv<32> ap_ST_fsm_state26;
    static const sc_lv<32> ap_ST_fsm_state27;
    static const sc_lv<32> ap_ST_fsm_state28;
    static const sc_lv<32> ap_ST_fsm_state29;
    static const sc_lv<32> ap_ST_fsm_state30;
    static const sc_lv<32> ap_ST_fsm_state31;
    static const sc_lv<32> ap_ST_fsm_state32;
    static const sc_lv<32> ap_const_lv32_0;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<5> ap_const_lv5_1C;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<10> ap_const_lv10_1C;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<54> ap_const_lv54_0;
    static const sc_lv<63> ap_const_lv63_0;
    static const sc_lv<12> ap_const_lv12_433;
    static const sc_lv<12> ap_const_lv12_A;
    static const sc_lv<12> ap_const_lv12_FF6;
    static const sc_lv<12> ap_const_lv12_36;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<16> ap_const_lv16_FFFF;
    static const sc_lv<6> ap_const_lv6_32;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<9> ap_const_lv9_190;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<15> ap_const_lv15_32;
    static const sc_lv<5> ap_const_lv5_1E;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_FFFFFFE8;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<5> ap_const_lv5_9;
    static const sc_lv<16> ap_const_lv16_FFE8;
    static const sc_lv<32> ap_const_lv32_FFFFFFE7;
    static const sc_lv<8> ap_const_lv8_7F;
    static const sc_lv<8> ap_const_lv8_7E;
    static const sc_lv<8> ap_const_lv8_6;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_F2_fu_932_p2();
    void thread_a_fu_1673_p2();
    void thread_add_ln1116_4_fu_1492_p2();
    void thread_add_ln1116_fu_1486_p2();
    void thread_add_ln1117_2_fu_1349_p2();
    void thread_add_ln1117_3_fu_1200_p2();
    void thread_add_ln1117_fu_1206_p2();
    void thread_add_ln203_1_fu_1402_p2();
    void thread_add_ln203_8_fu_850_p2();
    void thread_add_ln203_fu_1259_p2();
    void thread_add_ln28_fu_860_p2();
    void thread_add_ln581_fu_944_p2();
    void thread_add_ln703_1_fu_1396_p2();
    void thread_add_ln703_2_fu_1531_p2();
    void thread_add_ln703_fu_1253_p2();
    void thread_add_ln949_fu_1693_p2();
    void thread_add_ln958_fu_1740_p2();
    void thread_add_ln964_fu_1809_p2();
    void thread_and_ln581_fu_1067_p2();
    void thread_and_ln582_fu_1049_p2();
    void thread_and_ln585_1_fu_1085_p2();
    void thread_and_ln585_fu_1079_p2();
    void thread_and_ln603_fu_1103_p2();
    void thread_and_ln949_fu_1707_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state31();
    void thread_ap_CS_fsm_state32();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ashr_ln586_fu_1004_p2();
    void thread_bitcast_ln696_fu_1014_p1();
    void thread_bitcast_ln739_fu_1834_p1();
    void thread_cnn_input_Addr_A();
    void thread_cnn_input_Addr_A_orig();
    void thread_cnn_input_Clk_A();
    void thread_cnn_input_Din_A();
    void thread_cnn_input_EN_A();
    void thread_cnn_input_Rst_A();
    void thread_cnn_input_WEN_A();
    void thread_conv_1_input_V_address0();
    void thread_conv_1_input_V_ce0();
    void thread_conv_1_input_V_we0();
    void thread_conv_1_out_V_address0();
    void thread_conv_1_out_V_ce0();
    void thread_conv_1_out_V_d0();
    void thread_conv_1_out_V_we0();
    void thread_conv_2_out_V_address0();
    void thread_conv_2_out_V_ce0();
    void thread_conv_2_out_V_d0();
    void thread_conv_2_out_V_we0();
    void thread_d_fu_1431_p2();
    void thread_dense_1_bias_V_address0();
    void thread_dense_1_bias_V_ce0();
    void thread_dense_1_out_V_address0();
    void thread_dense_1_out_V_ce0();
    void thread_dense_1_out_V_d0();
    void thread_dense_1_out_V_we0();
    void thread_dense_1_weights_V_address0();
    void thread_dense_1_weights_V_ce0();
    void thread_dense_2_bias_V_address0();
    void thread_dense_2_bias_V_ce0();
    void thread_dense_2_out_V_address0();
    void thread_dense_2_out_V_ce0();
    void thread_dense_2_out_V_d0();
    void thread_dense_2_out_V_we0();
    void thread_dense_2_weights_V_address0();
    void thread_dense_2_weights_V_ce0();
    void thread_dense_array_V_address0();
    void thread_dense_array_V_ce0();
    void thread_dense_array_V_d0();
    void thread_dense_array_V_we0();
    void thread_dense_out_bias_V_address0();
    void thread_dense_out_bias_V_ce0();
    void thread_dense_out_weights_V_address0();
    void thread_dense_out_weights_V_ce0();
    void thread_exp_tmp_V_fu_882_p4();
    void thread_f_fu_1451_p2();
    void thread_flat_array_V_address0();
    void thread_flat_array_V_ce0();
    void thread_flat_array_V_d0();
    void thread_flat_array_V_we0();
    void thread_grp_conv_1_fu_742_ap_start();
    void thread_grp_conv_2_fu_732_ap_start();
    void thread_grp_flat_fu_776_ap_start();
    void thread_grp_fu_1846_p2();
    void thread_grp_fu_1855_p1();
    void thread_grp_fu_1855_p10();
    void thread_grp_fu_1855_p2();
    void thread_grp_fu_1864_p0();
    void thread_grp_fu_1864_p00();
    void thread_grp_fu_1864_p2();
    void thread_grp_max_pool_1_fu_764_ap_start();
    void thread_grp_max_pool_2_fu_770_ap_start();
    void thread_grp_soft_max_fu_752_ap_start();
    void thread_i_1_fu_1169_p2();
    void thread_i_2_fu_1288_p2();
    void thread_i_3_fu_1544_p2();
    void thread_i_fu_792_p2();
    void thread_icmp_ln13_1_fu_1302_p2();
    void thread_icmp_ln13_fu_1183_p2();
    void thread_icmp_ln23_fu_786_p2();
    void thread_icmp_ln25_fu_834_p2();
    void thread_icmp_ln41_fu_1425_p2();
    void thread_icmp_ln46_fu_1445_p2();
    void thread_icmp_ln571_fu_926_p2();
    void thread_icmp_ln581_fu_938_p2();
    void thread_icmp_ln582_fu_968_p2();
    void thread_icmp_ln585_fu_978_p2();
    void thread_icmp_ln603_fu_994_p2();
    void thread_icmp_ln69_fu_1538_p2();
    void thread_icmp_ln935_fu_1555_p2();
    void thread_icmp_ln947_1_fu_1667_p2();
    void thread_icmp_ln947_fu_1635_p2();
    void thread_icmp_ln958_fu_1727_p2();
    void thread_icmp_ln9_1_fu_1282_p2();
    void thread_icmp_ln9_fu_1163_p2();
    void thread_ireg_V_fu_866_p1();
    void thread_ix_in_fu_798_p2();
    void thread_j_1_fu_1189_p2();
    void thread_j_2_fu_1308_p2();
    void thread_j_fu_840_p2();
    void thread_l_fu_1601_p3();
    void thread_lsb_index_fu_1619_p2();
    void thread_lshr_ln947_fu_1655_p2();
    void thread_lshr_ln958_fu_1745_p2();
    void thread_m_12_fu_1762_p3();
    void thread_m_13_fu_1769_p2();
    void thread_m_16_fu_1784_p1();
    void thread_m_fu_1737_p1();
    void thread_m_s_fu_1774_p4();
    void thread_man_V_1_fu_912_p2();
    void thread_man_V_2_fu_918_p3();
    void thread_max_pool_1_out_V_address0();
    void thread_max_pool_1_out_V_ce0();
    void thread_max_pool_1_out_V_d0();
    void thread_max_pool_1_out_V_we0();
    void thread_max_pool_2_out_V_address0();
    void thread_max_pool_2_out_V_ce0();
    void thread_max_pool_2_out_V_d0();
    void thread_max_pool_2_out_V_we0();
    void thread_or_ln581_fu_1091_p2();
    void thread_or_ln582_fu_1055_p2();
    void thread_or_ln603_1_fu_1131_p2();
    void thread_or_ln603_2_fu_1145_p2();
    void thread_or_ln603_fu_1117_p2();
    void thread_or_ln949_fu_1713_p2();
    void thread_or_ln_fu_1719_p3();
    void thread_p_Result_36_fu_1661_p2();
    void thread_p_Result_37_fu_1699_p3();
    void thread_p_Result_39_fu_874_p3();
    void thread_p_Result_40_fu_908_p1();
    void thread_p_Result_41_fu_1561_p3();
    void thread_p_Result_42_fu_1593_p3();
    void thread_p_Result_43_fu_1822_p5();
    void thread_p_Result_s_fu_1583_p4();
    void thread_prediction_V_address0();
    void thread_prediction_V_ce0();
    void thread_prediction_V_d0();
    void thread_prediction_V_we0();
    void thread_prediction_output_Addr_A();
    void thread_prediction_output_Addr_A_orig();
    void thread_prediction_output_Clk_A();
    void thread_prediction_output_Din_A();
    void thread_prediction_output_EN_A();
    void thread_prediction_output_Rst_A();
    void thread_prediction_output_WEN_A();
    void thread_select_ln19_1_fu_1416_p3();
    void thread_select_ln19_fu_1273_p3();
    void thread_select_ln588_fu_1025_p3();
    void thread_select_ln603_1_fu_1123_p3();
    void thread_select_ln603_2_fu_1137_p3();
    void thread_select_ln603_3_fu_1151_p3();
    void thread_select_ln603_fu_1109_p3();
    void thread_select_ln964_fu_1796_p3();
    void thread_sext_ln1117_fu_1354_p1();
    void thread_sext_ln1265_1_fu_1384_p0();
    void thread_sext_ln1265_1_fu_1384_p1();
    void thread_sext_ln1265_2_fu_1527_p1();
    void thread_sext_ln1265_fu_1241_p0();
    void thread_sext_ln1265_fu_1241_p1();
    void thread_sext_ln203_fu_1159_p1();
    void thread_sext_ln581_fu_964_p1();
    void thread_sext_ln581cast_fu_1033_p1();
    void thread_sext_ln703_2_fu_1392_p0();
    void thread_sext_ln703_2_fu_1392_p1();
    void thread_sext_ln703_fu_1249_p0();
    void thread_sext_ln703_fu_1249_p1();
    void thread_sh_amt_fu_956_p3();
    void thread_shl_ln604_fu_1037_p2();
    void thread_shl_ln958_fu_1756_p2();
    void thread_sub_ln1117_fu_1343_p2();
    void thread_sub_ln203_fu_828_p2();
    void thread_sub_ln581_fu_950_p2();
    void thread_sub_ln944_fu_1609_p2();
    void thread_sub_ln947_fu_1645_p2();
    void thread_sub_ln958_fu_1751_p2();
    void thread_sub_ln964_fu_1804_p2();
    void thread_tmp_11_fu_816_p3();
    void thread_tmp_12_fu_1319_p3();
    void thread_tmp_13_fu_1331_p3();
    void thread_tmp_14_fu_1462_p3();
    void thread_tmp_15_fu_1474_p3();
    void thread_tmp_20_fu_984_p4();
    void thread_tmp_21_fu_1017_p3();
    void thread_tmp_22_fu_1265_p3();
    void thread_tmp_23_fu_1408_p3();
    void thread_tmp_25_fu_1625_p4();
    void thread_tmp_26_fu_1679_p3();
    void thread_tmp_27_fu_1788_p3();
    void thread_tmp_9_fu_1815_p3();
    void thread_tmp_V_13_fu_1575_p3();
    void thread_tmp_V_fu_1569_p2();
    void thread_tmp_fu_900_p3();
    void thread_tmp_s_fu_804_p3();
    void thread_trunc_ln556_fu_870_p1();
    void thread_trunc_ln565_fu_896_p1();
    void thread_trunc_ln583_fu_974_p1();
    void thread_trunc_ln586_fu_1010_p1();
    void thread_trunc_ln703_1_fu_1388_p1();
    void thread_trunc_ln703_fu_1245_p1();
    void thread_trunc_ln943_fu_1733_p1();
    void thread_trunc_ln944_fu_1615_p1();
    void thread_trunc_ln947_fu_1641_p1();
    void thread_xor_ln571_fu_1043_p2();
    void thread_xor_ln581_fu_1097_p2();
    void thread_xor_ln582_fu_1061_p2();
    void thread_xor_ln585_fu_1073_p2();
    void thread_xor_ln949_fu_1687_p2();
    void thread_zext_ln1116_8_fu_1482_p1();
    void thread_zext_ln1116_9_fu_1497_p1();
    void thread_zext_ln1116_fu_1470_p1();
    void thread_zext_ln1117_6_fu_1327_p1();
    void thread_zext_ln1117_7_fu_1339_p1();
    void thread_zext_ln1117_fu_1211_p1();
    void thread_zext_ln13_3_fu_1298_p1();
    void thread_zext_ln13_fu_1179_p1();
    void thread_zext_ln14_1_fu_1294_p1();
    void thread_zext_ln14_2_fu_1195_p1();
    void thread_zext_ln14_3_fu_1314_p1();
    void thread_zext_ln14_fu_1175_p1();
    void thread_zext_ln203_17_fu_824_p1();
    void thread_zext_ln203_18_fu_846_p1();
    void thread_zext_ln203_fu_812_p1();
    void thread_zext_ln27_fu_855_p1();
    void thread_zext_ln461_fu_892_p1();
    void thread_zext_ln46_fu_1441_p1();
    void thread_zext_ln48_1_fu_1457_p1();
    void thread_zext_ln48_fu_1437_p1();
    void thread_zext_ln586_fu_1000_p1();
    void thread_zext_ln70_fu_1550_p1();
    void thread_zext_ln947_fu_1651_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
