/* Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Ign)
		Device PartName(SOCVHPS) MfrSpec(OpMask(0));
	P ActionCode(Cfg)
		Device PartName(5CSEMA4U23) Path("/home/lm/Documents/FPGA-HPS/CD/DE0-Nano-SoC_v.1.1.0_HWrevB0_revC0_SystemCD/Demonstrations/SoC_FPGA/Pulse_cnt_FIFO_done_conduit2slave/fpga-rtl/") File("soc_system.sof") MfrSpec(OpMask(1));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
